circuit SpMVVBTemplate :
  module BRAMLikeMem1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<11>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<11>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [2048] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<11>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 10, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<11>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 10, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<12>("h800")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<12>("h800")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module BRAMLikeMem1_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<11>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<11>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [2048] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<11>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 10, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<11>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 10, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<12>("h800")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<12>("h800")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module BRAMLikeMem1_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<11>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<11>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [2048] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<11>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 10, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<11>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 10, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<12>("h800")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<12>("h800")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module BRAMLikeMem1_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<11>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<11>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [2048] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<11>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 10, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<11>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 10, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<12>("h800")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<12>("h800")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module BRAMLikeMem1_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<8>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<8>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [256] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<8>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 7, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<8>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 7, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<9>("h100")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<9>("h100")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module BRAMLikeMem1_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enable_1 : UInt<1>, flip write_1 : UInt<1>, flip addr_1 : UInt<8>, flip dataIn_1 : UInt<36>, dataOut_1 : UInt<36>, flip enable_2 : UInt<1>, flip write_2 : UInt<1>, flip addr_2 : UInt<8>, flip dataIn_2 : UInt<36>, dataOut_2 : UInt<36>}

    smem mem : UInt<36> [256] @[ME.scala 113:24]
    when io.write_1 : @[ME.scala 115:20]
      write mport MPORT = mem[io.addr_1], clock
      MPORT <= io.dataIn_1
    wire _io_dataOut_1_WIRE : UInt @[ME.scala 116:27]
    _io_dataOut_1_WIRE is invalid @[ME.scala 116:27]
    when io.enable_1 : @[ME.scala 116:27]
      _io_dataOut_1_WIRE <= io.addr_1 @[ME.scala 116:27]
      node _io_dataOut_1_T = or(_io_dataOut_1_WIRE, UInt<8>("h0")) @[ME.scala 116:27]
      node _io_dataOut_1_T_1 = bits(_io_dataOut_1_T, 7, 0) @[ME.scala 116:27]
      read mport io_dataOut_1_MPORT = mem[_io_dataOut_1_T_1], clock @[ME.scala 116:27]
    io.dataOut_1 <= io_dataOut_1_MPORT @[ME.scala 116:16]
    when io.write_2 : @[ME.scala 118:20]
      write mport MPORT_1 = mem[io.addr_2], clock
      MPORT_1 <= io.dataIn_2
    wire _io_dataOut_2_WIRE : UInt @[ME.scala 119:27]
    _io_dataOut_2_WIRE is invalid @[ME.scala 119:27]
    when io.enable_2 : @[ME.scala 119:27]
      _io_dataOut_2_WIRE <= io.addr_2 @[ME.scala 119:27]
      node _io_dataOut_2_T = or(_io_dataOut_2_WIRE, UInt<8>("h0")) @[ME.scala 119:27]
      node _io_dataOut_2_T_1 = bits(_io_dataOut_2_T, 7, 0) @[ME.scala 119:27]
      read mport io_dataOut_2_MPORT = mem[_io_dataOut_2_T_1], clock @[ME.scala 119:27]
    io.dataOut_2 <= io_dataOut_2_MPORT @[ME.scala 119:16]
    node _T = lt(io.addr_1, UInt<9>("h100")) @[ME.scala 121:21]
    node _T_1 = lt(io.addr_2, UInt<9>("h100")) @[ME.scala 121:48]
    node _T_2 = and(_T, _T_1) @[ME.scala 121:34]
    node _T_3 = asUInt(reset) @[ME.scala 121:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[ME.scala 121:9]
    when _T_4 : @[ME.scala 121:9]
      node _T_5 = eq(_T_2, UInt<1>("h0")) @[ME.scala 121:9]
      when _T_5 : @[ME.scala 121:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ME.scala:121 assert((io.addr_1 < entries.U) && (io.addr_2 < entries.U))\n") : printf @[ME.scala 121:9]
      assert(clock, _T_2, UInt<1>("h1"), "") : assert @[ME.scala 121:9]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_1 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_2 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_3 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_4 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module TwoBankSelector :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module NtoMMemInterface :
    input clock : Clock
    input reset : Reset
    output io : { flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}[5], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], busy : UInt<1>}

    inst reqQueues_0 of BankAccessQueue @[MEInterface.scala 179:11]
    reqQueues_0.clock <= clock
    reqQueues_0.reset <= reset
    inst reqQueues_1 of BankAccessQueue_1 @[MEInterface.scala 179:11]
    reqQueues_1.clock <= clock
    reqQueues_1.reset <= reset
    inst reqQueues_2 of BankAccessQueue_2 @[MEInterface.scala 179:11]
    reqQueues_2.clock <= clock
    reqQueues_2.reset <= reset
    inst reqQueues_3 of BankAccessQueue_3 @[MEInterface.scala 179:11]
    reqQueues_3.clock <= clock
    reqQueues_3.reset <= reset
    inst reqQueues_4 of BankAccessQueue_4 @[MEInterface.scala 179:11]
    reqQueues_4.clock <= clock
    reqQueues_4.reset <= reset
    inst bankSelectors_0 of TwoBankSelector @[MEInterface.scala 183:29]
    bankSelectors_0.clock <= clock
    bankSelectors_0.reset <= reset
    bankSelectors_0.io.portOut_1 <= io.portOut_1[0] @[MEInterface.scala 187:35]
    bankSelectors_0.io.portOut_2 <= io.portOut_2[0] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[0] <= bankSelectors_0.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[0] <= bankSelectors_0.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[0] <= bankSelectors_0.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[0] <= bankSelectors_0.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[0] <= bankSelectors_0.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[0] <= bankSelectors_0.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[0] <= bankSelectors_0.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[0] <= bankSelectors_0.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[0] <= bankSelectors_0.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[0] <= bankSelectors_0.io.reqDone[4] @[MEInterface.scala 192:38]
    reqQueues_0.io.inReq <= io.inReq[0] @[MEInterface.scala 197:17]
    io.outData[0].bits <= reqQueues_0.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[0].valid <= reqQueues_0.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_0.io.outData.ready <= io.outData[0].ready @[MEInterface.scala 198:19]
    reqQueues_1.io.inReq <= io.inReq[1] @[MEInterface.scala 197:17]
    io.outData[1].bits <= reqQueues_1.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[1].valid <= reqQueues_1.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_1.io.outData.ready <= io.outData[1].ready @[MEInterface.scala 198:19]
    reqQueues_2.io.inReq <= io.inReq[2] @[MEInterface.scala 197:17]
    io.outData[2].bits <= reqQueues_2.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[2].valid <= reqQueues_2.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_2.io.outData.ready <= io.outData[2].ready @[MEInterface.scala 198:19]
    reqQueues_3.io.inReq <= io.inReq[3] @[MEInterface.scala 197:17]
    io.outData[3].bits <= reqQueues_3.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[3].valid <= reqQueues_3.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_3.io.outData.ready <= io.outData[3].ready @[MEInterface.scala 198:19]
    reqQueues_4.io.inReq <= io.inReq[4] @[MEInterface.scala 197:17]
    io.outData[4].bits <= reqQueues_4.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[4].valid <= reqQueues_4.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_4.io.outData.ready <= io.outData[4].ready @[MEInterface.scala 198:19]
    node _io_busy_T = and(reqQueues_0.io.empty, reqQueues_1.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_1 = and(_io_busy_T, reqQueues_2.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_2 = and(_io_busy_T_1, reqQueues_3.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_3 = and(_io_busy_T_2, reqQueues_4.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_4 = eq(_io_busy_T_3, UInt<1>("h0")) @[MEInterface.scala 201:14]
    io.busy <= _io_busy_T_4 @[MEInterface.scala 201:11]

  module Queue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_5 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_6 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_7 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_8 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_9 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module TwoBankSelector_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module NtoMMemInterface_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}[5], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], busy : UInt<1>}

    inst reqQueues_0 of BankAccessQueue_5 @[MEInterface.scala 179:11]
    reqQueues_0.clock <= clock
    reqQueues_0.reset <= reset
    inst reqQueues_1 of BankAccessQueue_6 @[MEInterface.scala 179:11]
    reqQueues_1.clock <= clock
    reqQueues_1.reset <= reset
    inst reqQueues_2 of BankAccessQueue_7 @[MEInterface.scala 179:11]
    reqQueues_2.clock <= clock
    reqQueues_2.reset <= reset
    inst reqQueues_3 of BankAccessQueue_8 @[MEInterface.scala 179:11]
    reqQueues_3.clock <= clock
    reqQueues_3.reset <= reset
    inst reqQueues_4 of BankAccessQueue_9 @[MEInterface.scala 179:11]
    reqQueues_4.clock <= clock
    reqQueues_4.reset <= reset
    inst bankSelectors_0 of TwoBankSelector_1 @[MEInterface.scala 183:29]
    bankSelectors_0.clock <= clock
    bankSelectors_0.reset <= reset
    bankSelectors_0.io.portOut_1 <= io.portOut_1[0] @[MEInterface.scala 187:35]
    bankSelectors_0.io.portOut_2 <= io.portOut_2[0] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[0] <= bankSelectors_0.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[0] <= bankSelectors_0.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[0] <= bankSelectors_0.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[0] <= bankSelectors_0.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[0] <= bankSelectors_0.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[0] <= bankSelectors_0.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[0] <= bankSelectors_0.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[0] <= bankSelectors_0.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[0] <= bankSelectors_0.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[0] <= bankSelectors_0.io.reqDone[4] @[MEInterface.scala 192:38]
    reqQueues_0.io.inReq <= io.inReq[0] @[MEInterface.scala 197:17]
    io.outData[0].bits <= reqQueues_0.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[0].valid <= reqQueues_0.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_0.io.outData.ready <= io.outData[0].ready @[MEInterface.scala 198:19]
    reqQueues_1.io.inReq <= io.inReq[1] @[MEInterface.scala 197:17]
    io.outData[1].bits <= reqQueues_1.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[1].valid <= reqQueues_1.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_1.io.outData.ready <= io.outData[1].ready @[MEInterface.scala 198:19]
    reqQueues_2.io.inReq <= io.inReq[2] @[MEInterface.scala 197:17]
    io.outData[2].bits <= reqQueues_2.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[2].valid <= reqQueues_2.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_2.io.outData.ready <= io.outData[2].ready @[MEInterface.scala 198:19]
    reqQueues_3.io.inReq <= io.inReq[3] @[MEInterface.scala 197:17]
    io.outData[3].bits <= reqQueues_3.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[3].valid <= reqQueues_3.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_3.io.outData.ready <= io.outData[3].ready @[MEInterface.scala 198:19]
    reqQueues_4.io.inReq <= io.inReq[4] @[MEInterface.scala 197:17]
    io.outData[4].bits <= reqQueues_4.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[4].valid <= reqQueues_4.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_4.io.outData.ready <= io.outData[4].ready @[MEInterface.scala 198:19]
    node _io_busy_T = and(reqQueues_0.io.empty, reqQueues_1.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_1 = and(_io_busy_T, reqQueues_2.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_2 = and(_io_busy_T_1, reqQueues_3.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_3 = and(_io_busy_T_2, reqQueues_4.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_4 = eq(_io_busy_T_3, UInt<1>("h0")) @[MEInterface.scala 201:14]
    io.busy <= _io_busy_T_4 @[MEInterface.scala 201:11]

  module Queue_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_10 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_11 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_12 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_13 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_14 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module TwoBankSelector_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module NtoMMemInterface_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}[5], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], busy : UInt<1>}

    inst reqQueues_0 of BankAccessQueue_10 @[MEInterface.scala 179:11]
    reqQueues_0.clock <= clock
    reqQueues_0.reset <= reset
    inst reqQueues_1 of BankAccessQueue_11 @[MEInterface.scala 179:11]
    reqQueues_1.clock <= clock
    reqQueues_1.reset <= reset
    inst reqQueues_2 of BankAccessQueue_12 @[MEInterface.scala 179:11]
    reqQueues_2.clock <= clock
    reqQueues_2.reset <= reset
    inst reqQueues_3 of BankAccessQueue_13 @[MEInterface.scala 179:11]
    reqQueues_3.clock <= clock
    reqQueues_3.reset <= reset
    inst reqQueues_4 of BankAccessQueue_14 @[MEInterface.scala 179:11]
    reqQueues_4.clock <= clock
    reqQueues_4.reset <= reset
    inst bankSelectors_0 of TwoBankSelector_2 @[MEInterface.scala 183:29]
    bankSelectors_0.clock <= clock
    bankSelectors_0.reset <= reset
    bankSelectors_0.io.portOut_1 <= io.portOut_1[0] @[MEInterface.scala 187:35]
    bankSelectors_0.io.portOut_2 <= io.portOut_2[0] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[0] <= bankSelectors_0.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[0] <= bankSelectors_0.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[0] <= bankSelectors_0.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[0] <= bankSelectors_0.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[0] <= bankSelectors_0.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[0] <= bankSelectors_0.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[0] <= bankSelectors_0.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[0] <= bankSelectors_0.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[0] <= bankSelectors_0.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[0] <= bankSelectors_0.io.reqDone[4] @[MEInterface.scala 192:38]
    reqQueues_0.io.inReq <= io.inReq[0] @[MEInterface.scala 197:17]
    io.outData[0].bits <= reqQueues_0.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[0].valid <= reqQueues_0.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_0.io.outData.ready <= io.outData[0].ready @[MEInterface.scala 198:19]
    reqQueues_1.io.inReq <= io.inReq[1] @[MEInterface.scala 197:17]
    io.outData[1].bits <= reqQueues_1.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[1].valid <= reqQueues_1.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_1.io.outData.ready <= io.outData[1].ready @[MEInterface.scala 198:19]
    reqQueues_2.io.inReq <= io.inReq[2] @[MEInterface.scala 197:17]
    io.outData[2].bits <= reqQueues_2.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[2].valid <= reqQueues_2.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_2.io.outData.ready <= io.outData[2].ready @[MEInterface.scala 198:19]
    reqQueues_3.io.inReq <= io.inReq[3] @[MEInterface.scala 197:17]
    io.outData[3].bits <= reqQueues_3.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[3].valid <= reqQueues_3.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_3.io.outData.ready <= io.outData[3].ready @[MEInterface.scala 198:19]
    reqQueues_4.io.inReq <= io.inReq[4] @[MEInterface.scala 197:17]
    io.outData[4].bits <= reqQueues_4.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[4].valid <= reqQueues_4.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_4.io.outData.ready <= io.outData[4].ready @[MEInterface.scala 198:19]
    node _io_busy_T = and(reqQueues_0.io.empty, reqQueues_1.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_1 = and(_io_busy_T, reqQueues_2.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_2 = and(_io_busy_T_1, reqQueues_3.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_3 = and(_io_busy_T_2, reqQueues_4.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_4 = eq(_io_busy_T_3, UInt<1>("h0")) @[MEInterface.scala 201:14]
    io.busy <= _io_busy_T_4 @[MEInterface.scala 201:11]

  module Queue_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_15 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_16 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_17 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_18 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[1], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_19 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 11, 11) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 10, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = orr(io.reqDone[0]) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_1 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_2 = and(_T, _T_1) @[MEInterface.scala 117:84]
    when _T_2 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(io.reqDone[0], _outSel_T) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    io.outData.bits <= io.outSeq[0].dataOut @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module TwoBankSelector_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module NtoMMemInterface_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<12>, dataIn : UInt<32>}}[5], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<11>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[1], busy : UInt<1>}

    inst reqQueues_0 of BankAccessQueue_15 @[MEInterface.scala 179:11]
    reqQueues_0.clock <= clock
    reqQueues_0.reset <= reset
    inst reqQueues_1 of BankAccessQueue_16 @[MEInterface.scala 179:11]
    reqQueues_1.clock <= clock
    reqQueues_1.reset <= reset
    inst reqQueues_2 of BankAccessQueue_17 @[MEInterface.scala 179:11]
    reqQueues_2.clock <= clock
    reqQueues_2.reset <= reset
    inst reqQueues_3 of BankAccessQueue_18 @[MEInterface.scala 179:11]
    reqQueues_3.clock <= clock
    reqQueues_3.reset <= reset
    inst reqQueues_4 of BankAccessQueue_19 @[MEInterface.scala 179:11]
    reqQueues_4.clock <= clock
    reqQueues_4.reset <= reset
    inst bankSelectors_0 of TwoBankSelector_3 @[MEInterface.scala 183:29]
    bankSelectors_0.clock <= clock
    bankSelectors_0.reset <= reset
    bankSelectors_0.io.portOut_1 <= io.portOut_1[0] @[MEInterface.scala 187:35]
    bankSelectors_0.io.portOut_2 <= io.portOut_2[0] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[0] <= bankSelectors_0.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[0] <= bankSelectors_0.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[0] <= bankSelectors_0.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[0] <= bankSelectors_0.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[0] <= bankSelectors_0.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[0] <= bankSelectors_0.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[0] <= bankSelectors_0.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[0] <= bankSelectors_0.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[0] <= bankSelectors_0.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[0] <= bankSelectors_0.io.reqDone[4] @[MEInterface.scala 192:38]
    reqQueues_0.io.inReq <= io.inReq[0] @[MEInterface.scala 197:17]
    io.outData[0].bits <= reqQueues_0.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[0].valid <= reqQueues_0.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_0.io.outData.ready <= io.outData[0].ready @[MEInterface.scala 198:19]
    reqQueues_1.io.inReq <= io.inReq[1] @[MEInterface.scala 197:17]
    io.outData[1].bits <= reqQueues_1.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[1].valid <= reqQueues_1.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_1.io.outData.ready <= io.outData[1].ready @[MEInterface.scala 198:19]
    reqQueues_2.io.inReq <= io.inReq[2] @[MEInterface.scala 197:17]
    io.outData[2].bits <= reqQueues_2.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[2].valid <= reqQueues_2.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_2.io.outData.ready <= io.outData[2].ready @[MEInterface.scala 198:19]
    reqQueues_3.io.inReq <= io.inReq[3] @[MEInterface.scala 197:17]
    io.outData[3].bits <= reqQueues_3.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[3].valid <= reqQueues_3.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_3.io.outData.ready <= io.outData[3].ready @[MEInterface.scala 198:19]
    reqQueues_4.io.inReq <= io.inReq[4] @[MEInterface.scala 197:17]
    io.outData[4].bits <= reqQueues_4.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[4].valid <= reqQueues_4.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_4.io.outData.ready <= io.outData[4].ready @[MEInterface.scala 198:19]
    node _io_busy_T = and(reqQueues_0.io.empty, reqQueues_1.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_1 = and(_io_busy_T, reqQueues_2.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_2 = and(_io_busy_T_1, reqQueues_3.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_3 = and(_io_busy_T_2, reqQueues_4.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_4 = eq(_io_busy_T_3, UInt<1>("h0")) @[MEInterface.scala 201:14]
    io.busy <= _io_busy_T_4 @[MEInterface.scala 201:11]

  module Queue_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_20 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 8, 8) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    node _validEl_T_1 = eq(reqBank, UInt<1>("h1")) @[MEInterface.scala 108:28]
    node validEl_1 = and(_validEl_T_1, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_write_T = and(requestQueue.io.deq.bits.write, validEl_1) @[MEInterface.scala 109:45]
    io.outSeq[1].write <= _io_outSeq_1_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[1].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[1].valid <= validEl_1 @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[1].addr <= _io_outSeq_1_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = cat(io.reqDone[1], io.reqDone[0]) @[MEInterface.scala 117:20]
    node _T_1 = orr(_T) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_2 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_3 = and(_T_1, _T_2) @[MEInterface.scala 117:84]
    when _T_3 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = cat(io.reqDone[0], io.reqDone[1]) @[Cat.scala 33:92]
    node _outSel_T_1 = bits(_outSel_T, 0, 0) @[Bitwise.scala 114:18]
    node _outSel_T_2 = bits(_outSel_T, 1, 1) @[Bitwise.scala 114:47]
    node _outSel_T_3 = cat(_outSel_T_1, _outSel_T_2) @[Cat.scala 33:92]
    node _outSel_T_4 = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(_outSel_T_3, _outSel_T_4) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    node _io_outData_bits_T_1 = bits(io_outData_bits_REG, 1, 1) @[Mux.scala 29:36]
    node _io_outData_bits_T_2 = mux(_io_outData_bits_T, io.outSeq[0].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_3 = mux(_io_outData_bits_T_1, io.outSeq[1].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_4 = or(_io_outData_bits_T_2, _io_outData_bits_T_3) @[Mux.scala 27:73]
    wire _io_outData_bits_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_outData_bits_WIRE <= _io_outData_bits_T_4 @[Mux.scala 27:73]
    io.outData.bits <= _io_outData_bits_WIRE @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_21 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 8, 8) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    node _validEl_T_1 = eq(reqBank, UInt<1>("h1")) @[MEInterface.scala 108:28]
    node validEl_1 = and(_validEl_T_1, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_write_T = and(requestQueue.io.deq.bits.write, validEl_1) @[MEInterface.scala 109:45]
    io.outSeq[1].write <= _io_outSeq_1_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[1].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[1].valid <= validEl_1 @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[1].addr <= _io_outSeq_1_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = cat(io.reqDone[1], io.reqDone[0]) @[MEInterface.scala 117:20]
    node _T_1 = orr(_T) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_2 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_3 = and(_T_1, _T_2) @[MEInterface.scala 117:84]
    when _T_3 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = cat(io.reqDone[0], io.reqDone[1]) @[Cat.scala 33:92]
    node _outSel_T_1 = bits(_outSel_T, 0, 0) @[Bitwise.scala 114:18]
    node _outSel_T_2 = bits(_outSel_T, 1, 1) @[Bitwise.scala 114:47]
    node _outSel_T_3 = cat(_outSel_T_1, _outSel_T_2) @[Cat.scala 33:92]
    node _outSel_T_4 = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(_outSel_T_3, _outSel_T_4) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    node _io_outData_bits_T_1 = bits(io_outData_bits_REG, 1, 1) @[Mux.scala 29:36]
    node _io_outData_bits_T_2 = mux(_io_outData_bits_T, io.outSeq[0].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_3 = mux(_io_outData_bits_T_1, io.outSeq[1].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_4 = or(_io_outData_bits_T_2, _io_outData_bits_T_3) @[Mux.scala 27:73]
    wire _io_outData_bits_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_outData_bits_WIRE <= _io_outData_bits_T_4 @[Mux.scala 27:73]
    io.outData.bits <= _io_outData_bits_WIRE @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_22 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 8, 8) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    node _validEl_T_1 = eq(reqBank, UInt<1>("h1")) @[MEInterface.scala 108:28]
    node validEl_1 = and(_validEl_T_1, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_write_T = and(requestQueue.io.deq.bits.write, validEl_1) @[MEInterface.scala 109:45]
    io.outSeq[1].write <= _io_outSeq_1_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[1].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[1].valid <= validEl_1 @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[1].addr <= _io_outSeq_1_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = cat(io.reqDone[1], io.reqDone[0]) @[MEInterface.scala 117:20]
    node _T_1 = orr(_T) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_2 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_3 = and(_T_1, _T_2) @[MEInterface.scala 117:84]
    when _T_3 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = cat(io.reqDone[0], io.reqDone[1]) @[Cat.scala 33:92]
    node _outSel_T_1 = bits(_outSel_T, 0, 0) @[Bitwise.scala 114:18]
    node _outSel_T_2 = bits(_outSel_T, 1, 1) @[Bitwise.scala 114:47]
    node _outSel_T_3 = cat(_outSel_T_1, _outSel_T_2) @[Cat.scala 33:92]
    node _outSel_T_4 = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(_outSel_T_3, _outSel_T_4) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    node _io_outData_bits_T_1 = bits(io_outData_bits_REG, 1, 1) @[Mux.scala 29:36]
    node _io_outData_bits_T_2 = mux(_io_outData_bits_T, io.outSeq[0].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_3 = mux(_io_outData_bits_T_1, io.outSeq[1].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_4 = or(_io_outData_bits_T_2, _io_outData_bits_T_3) @[Mux.scala 27:73]
    wire _io_outData_bits_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_outData_bits_WIRE <= _io_outData_bits_T_4 @[Mux.scala 27:73]
    io.outData.bits <= _io_outData_bits_WIRE @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_23 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 8, 8) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    node _validEl_T_1 = eq(reqBank, UInt<1>("h1")) @[MEInterface.scala 108:28]
    node validEl_1 = and(_validEl_T_1, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_write_T = and(requestQueue.io.deq.bits.write, validEl_1) @[MEInterface.scala 109:45]
    io.outSeq[1].write <= _io_outSeq_1_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[1].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[1].valid <= validEl_1 @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[1].addr <= _io_outSeq_1_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = cat(io.reqDone[1], io.reqDone[0]) @[MEInterface.scala 117:20]
    node _T_1 = orr(_T) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_2 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_3 = and(_T_1, _T_2) @[MEInterface.scala 117:84]
    when _T_3 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = cat(io.reqDone[0], io.reqDone[1]) @[Cat.scala 33:92]
    node _outSel_T_1 = bits(_outSel_T, 0, 0) @[Bitwise.scala 114:18]
    node _outSel_T_2 = bits(_outSel_T, 1, 1) @[Bitwise.scala 114:47]
    node _outSel_T_3 = cat(_outSel_T_1, _outSel_T_2) @[Cat.scala 33:92]
    node _outSel_T_4 = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(_outSel_T_3, _outSel_T_4) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    node _io_outData_bits_T_1 = bits(io_outData_bits_REG, 1, 1) @[Mux.scala 29:36]
    node _io_outData_bits_T_2 = mux(_io_outData_bits_T, io.outSeq[0].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_3 = mux(_io_outData_bits_T_1, io.outSeq[1].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_4 = or(_io_outData_bits_T_2, _io_outData_bits_T_3) @[Mux.scala 27:73]
    wire _io_outData_bits_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_outData_bits_WIRE <= _io_outData_bits_T_4 @[Mux.scala 27:73]
    io.outData.bits <= _io_outData_bits_WIRE @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module Queue_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, count : UInt<5>}

    cmem ram : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>} [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module BankAccessQueue_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip outSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}, flip reqDone : UInt<1>[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, empty : UInt<1>}

    inst requestQueue of Queue_24 @[Decoupled.scala 377:21]
    requestQueue.clock <= clock
    requestQueue.reset <= reset
    requestQueue.io.enq.valid <= io.inReq.valid @[Decoupled.scala 379:22]
    requestQueue.io.enq.bits.dataIn <= io.inReq.bits.dataIn @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.addr <= io.inReq.bits.addr @[Decoupled.scala 380:21]
    requestQueue.io.enq.bits.write <= io.inReq.bits.write @[Decoupled.scala 380:21]
    io.inReq.ready <= requestQueue.io.enq.ready @[Decoupled.scala 381:17]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node reqBank = bits(requestQueue.io.deq.bits.addr, 8, 8) @[MEInterface.scala 106:26]
    node _validEl_T = eq(reqBank, UInt<1>("h0")) @[MEInterface.scala 108:28]
    node validEl = and(_validEl_T, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_write_T = and(requestQueue.io.deq.bits.write, validEl) @[MEInterface.scala 109:45]
    io.outSeq[0].write <= _io_outSeq_0_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[0].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[0].valid <= validEl @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_0_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[0].addr <= _io_outSeq_0_addr_T @[MEInterface.scala 112:18]
    node _validEl_T_1 = eq(reqBank, UInt<1>("h1")) @[MEInterface.scala 108:28]
    node validEl_1 = and(_validEl_T_1, requestQueue.io.deq.valid) @[MEInterface.scala 108:58]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_write_T = and(requestQueue.io.deq.bits.write, validEl_1) @[MEInterface.scala 109:45]
    io.outSeq[1].write <= _io_outSeq_1_write_T @[MEInterface.scala 109:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    io.outSeq[1].dataIn <= requestQueue.io.deq.bits.dataIn @[MEInterface.scala 110:20]
    io.outSeq[1].valid <= validEl_1 @[MEInterface.scala 111:19]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _io_outSeq_1_addr_T = bits(requestQueue.io.deq.bits.addr, 7, 0) @[MEInterface.scala 112:42]
    io.outSeq[1].addr <= _io_outSeq_1_addr_T @[MEInterface.scala 112:18]
    wire validNext : UInt<1> @[MEInterface.scala 115:23]
    node _T = cat(io.reqDone[1], io.reqDone[0]) @[MEInterface.scala 117:20]
    node _T_1 = orr(_T) @[MEInterface.scala 117:27]
    requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
    node _T_2 = or(io.outData.ready, requestQueue.io.deq.bits.write) @[MEInterface.scala 117:105]
    node _T_3 = and(_T_1, _T_2) @[MEInterface.scala 117:84]
    when _T_3 : @[MEInterface.scala 117:132]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      node _validNext_T = eq(requestQueue.io.deq.bits.write, UInt<1>("h0")) @[MEInterface.scala 118:18]
      validNext <= _validNext_T @[MEInterface.scala 118:15]
      requestQueue.io.deq.ready <= UInt<1>("h1") @[MEInterface.scala 119:24]
    else :
      requestQueue.io.deq.ready <= UInt<1>("h0") @[MEInterface.scala 121:24]
      validNext <= UInt<1>("h0") @[MEInterface.scala 122:15]
    node _outSel_T = cat(io.reqDone[0], io.reqDone[1]) @[Cat.scala 33:92]
    node _outSel_T_1 = bits(_outSel_T, 0, 0) @[Bitwise.scala 114:18]
    node _outSel_T_2 = bits(_outSel_T, 1, 1) @[Bitwise.scala 114:47]
    node _outSel_T_3 = cat(_outSel_T_1, _outSel_T_2) @[Cat.scala 33:92]
    node _outSel_T_4 = dshl(UInt<1>("h1"), reqBank) @[OneHot.scala 57:35]
    node outSel = and(_outSel_T_3, _outSel_T_4) @[MEInterface.scala 124:41]
    reg io_outData_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_outData_valid_REG) @[MEInterface.scala 126:30]
    io_outData_valid_REG <= validNext @[MEInterface.scala 126:30]
    io.outData.valid <= io_outData_valid_REG @[MEInterface.scala 126:20]
    reg io_outData_bits_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_outData_bits_REG) @[MEInterface.scala 127:35]
    io_outData_bits_REG <= outSel @[MEInterface.scala 127:35]
    node _io_outData_bits_T = bits(io_outData_bits_REG, 0, 0) @[Mux.scala 29:36]
    node _io_outData_bits_T_1 = bits(io_outData_bits_REG, 1, 1) @[Mux.scala 29:36]
    node _io_outData_bits_T_2 = mux(_io_outData_bits_T, io.outSeq[0].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_3 = mux(_io_outData_bits_T_1, io.outSeq[1].dataOut, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_outData_bits_T_4 = or(_io_outData_bits_T_2, _io_outData_bits_T_3) @[Mux.scala 27:73]
    wire _io_outData_bits_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_outData_bits_WIRE <= _io_outData_bits_T_4 @[Mux.scala 27:73]
    io.outData.bits <= _io_outData_bits_WIRE @[MEInterface.scala 127:19]
    node _io_empty_T = eq(requestQueue.io.deq.valid, UInt<1>("h0")) @[MEInterface.scala 128:15]
    io.empty <= _io_empty_T @[MEInterface.scala 128:12]

  module TwoBankSelector_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module TwoBankSelector_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}, inSeq : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[5], reqDone : UInt<1>[5]}

    node oHSeq_lo = cat(io.inSeq[3].valid, io.inSeq[4].valid) @[Cat.scala 33:92]
    node oHSeq_hi_hi = cat(io.inSeq[0].valid, io.inSeq[1].valid) @[Cat.scala 33:92]
    node oHSeq_hi = cat(oHSeq_hi_hi, io.inSeq[2].valid) @[Cat.scala 33:92]
    node _oHSeq_T = cat(oHSeq_hi, oHSeq_lo) @[Cat.scala 33:92]
    node _oHSeq_T_1 = bits(_oHSeq_T, 3, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_2 = bits(_oHSeq_T_1, 1, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_3 = bits(_oHSeq_T_2, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_4 = bits(_oHSeq_T_2, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_5 = cat(_oHSeq_T_3, _oHSeq_T_4) @[Cat.scala 33:92]
    node _oHSeq_T_6 = bits(_oHSeq_T_1, 3, 2) @[Bitwise.scala 114:47]
    node _oHSeq_T_7 = bits(_oHSeq_T_6, 0, 0) @[Bitwise.scala 114:18]
    node _oHSeq_T_8 = bits(_oHSeq_T_6, 1, 1) @[Bitwise.scala 114:47]
    node _oHSeq_T_9 = cat(_oHSeq_T_7, _oHSeq_T_8) @[Cat.scala 33:92]
    node _oHSeq_T_10 = cat(_oHSeq_T_5, _oHSeq_T_9) @[Cat.scala 33:92]
    node _oHSeq_T_11 = bits(_oHSeq_T, 4, 4) @[Bitwise.scala 114:47]
    node oHSeq = cat(_oHSeq_T_10, _oHSeq_T_11) @[Cat.scala 33:92]
    node _portOneEncoded_T = bits(oHSeq, 0, 0) @[OneHot.scala 47:45]
    node _portOneEncoded_T_1 = bits(oHSeq, 1, 1) @[OneHot.scala 47:45]
    node _portOneEncoded_T_2 = bits(oHSeq, 2, 2) @[OneHot.scala 47:45]
    node _portOneEncoded_T_3 = bits(oHSeq, 3, 3) @[OneHot.scala 47:45]
    node _portOneEncoded_T_4 = bits(oHSeq, 4, 4) @[OneHot.scala 47:45]
    node _portOneEncoded_T_5 = mux(_portOneEncoded_T_3, UInt<2>("h3"), UInt<3>("h4")) @[Mux.scala 47:70]
    node _portOneEncoded_T_6 = mux(_portOneEncoded_T_2, UInt<2>("h2"), _portOneEncoded_T_5) @[Mux.scala 47:70]
    node _portOneEncoded_T_7 = mux(_portOneEncoded_T_1, UInt<1>("h1"), _portOneEncoded_T_6) @[Mux.scala 47:70]
    node portOneEncoded = mux(_portOneEncoded_T, UInt<1>("h0"), _portOneEncoded_T_7) @[Mux.scala 47:70]
    node _oHSeq_2_T = dshl(UInt<1>("h1"), portOneEncoded) @[MEInterface.scala 37:24]
    node _oHSeq_2_T_1 = not(_oHSeq_2_T) @[MEInterface.scala 37:18]
    node oHSeq_2 = and(_oHSeq_2_T_1, oHSeq) @[MEInterface.scala 37:44]
    node _portTwoEncoded_T = bits(oHSeq_2, 0, 0) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_1 = bits(oHSeq_2, 1, 1) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_2 = bits(oHSeq_2, 2, 2) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_3 = bits(oHSeq_2, 3, 3) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_4 = bits(oHSeq_2, 4, 4) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_5 = bits(oHSeq_2, 5, 5) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_6 = bits(oHSeq_2, 6, 6) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_7 = bits(oHSeq_2, 7, 7) @[OneHot.scala 47:45]
    node _portTwoEncoded_T_8 = mux(_portTwoEncoded_T_6, UInt<3>("h6"), UInt<3>("h7")) @[Mux.scala 47:70]
    node _portTwoEncoded_T_9 = mux(_portTwoEncoded_T_5, UInt<3>("h5"), _portTwoEncoded_T_8) @[Mux.scala 47:70]
    node _portTwoEncoded_T_10 = mux(_portTwoEncoded_T_4, UInt<3>("h4"), _portTwoEncoded_T_9) @[Mux.scala 47:70]
    node _portTwoEncoded_T_11 = mux(_portTwoEncoded_T_3, UInt<2>("h3"), _portTwoEncoded_T_10) @[Mux.scala 47:70]
    node _portTwoEncoded_T_12 = mux(_portTwoEncoded_T_2, UInt<2>("h2"), _portTwoEncoded_T_11) @[Mux.scala 47:70]
    node _portTwoEncoded_T_13 = mux(_portTwoEncoded_T_1, UInt<1>("h1"), _portTwoEncoded_T_12) @[Mux.scala 47:70]
    node portTwoEncoded = mux(_portTwoEncoded_T, UInt<1>("h0"), _portTwoEncoded_T_13) @[Mux.scala 47:70]
    node _portSelector_1_write_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_write_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_write_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_write_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_write_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_write_T_5 = mux(_portSelector_1_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_1_write_T_6 = mux(_portSelector_1_write_T_2, io.inSeq[2].write, _portSelector_1_write_T_5) @[Mux.scala 47:70]
    node _portSelector_1_write_T_7 = mux(_portSelector_1_write_T_1, io.inSeq[1].write, _portSelector_1_write_T_6) @[Mux.scala 47:70]
    node portSelector_1_write = mux(_portSelector_1_write_T, io.inSeq[0].write, _portSelector_1_write_T_7) @[Mux.scala 47:70]
    node _portSelector_1_addr_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_addr_T_5 = mux(_portSelector_1_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_6 = mux(_portSelector_1_addr_T_2, io.inSeq[2].addr, _portSelector_1_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_1_addr_T_7 = mux(_portSelector_1_addr_T_1, io.inSeq[1].addr, _portSelector_1_addr_T_6) @[Mux.scala 47:70]
    node portSelector_1_addr = mux(_portSelector_1_addr_T, io.inSeq[0].addr, _portSelector_1_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_dataIn_T_5 = mux(_portSelector_1_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_6 = mux(_portSelector_1_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_1_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_1_dataIn_T_7 = mux(_portSelector_1_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_1_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_1_dataIn = mux(_portSelector_1_dataIn_T, io.inSeq[0].dataIn, _portSelector_1_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_1_valid_T = bits(oHSeq, 0, 0) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_1 = bits(oHSeq, 1, 1) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_2 = bits(oHSeq, 2, 2) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_3 = bits(oHSeq, 3, 3) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_4 = bits(oHSeq, 4, 4) @[Mux.scala 49:83]
    node _portSelector_1_valid_T_5 = mux(_portSelector_1_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_6 = mux(_portSelector_1_valid_T_2, io.inSeq[2].valid, _portSelector_1_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_1_valid_T_7 = mux(_portSelector_1_valid_T_1, io.inSeq[1].valid, _portSelector_1_valid_T_6) @[Mux.scala 47:70]
    node portSelector_1_valid = mux(_portSelector_1_valid_T, io.inSeq[0].valid, _portSelector_1_valid_T_7) @[Mux.scala 47:70]
    io.portOut_1.write <= portSelector_1_write @[MEInterface.scala 45:22]
    io.portOut_1.addr <= portSelector_1_addr @[MEInterface.scala 46:21]
    io.portOut_1.dataIn <= portSelector_1_dataIn @[MEInterface.scala 47:23]
    io.portOut_1.valid <= portSelector_1_valid @[MEInterface.scala 48:22]
    node _portSelector_2_write_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_write_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_write_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_write_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_write_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_write_T_5 = mux(_portSelector_2_write_T_3, io.inSeq[3].write, io.inSeq[4].write) @[Mux.scala 47:70]
    node _portSelector_2_write_T_6 = mux(_portSelector_2_write_T_2, io.inSeq[2].write, _portSelector_2_write_T_5) @[Mux.scala 47:70]
    node _portSelector_2_write_T_7 = mux(_portSelector_2_write_T_1, io.inSeq[1].write, _portSelector_2_write_T_6) @[Mux.scala 47:70]
    node portSelector_2_write = mux(_portSelector_2_write_T, io.inSeq[0].write, _portSelector_2_write_T_7) @[Mux.scala 47:70]
    node _portSelector_2_addr_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_addr_T_5 = mux(_portSelector_2_addr_T_3, io.inSeq[3].addr, io.inSeq[4].addr) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_6 = mux(_portSelector_2_addr_T_2, io.inSeq[2].addr, _portSelector_2_addr_T_5) @[Mux.scala 47:70]
    node _portSelector_2_addr_T_7 = mux(_portSelector_2_addr_T_1, io.inSeq[1].addr, _portSelector_2_addr_T_6) @[Mux.scala 47:70]
    node portSelector_2_addr = mux(_portSelector_2_addr_T, io.inSeq[0].addr, _portSelector_2_addr_T_7) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_dataIn_T_5 = mux(_portSelector_2_dataIn_T_3, io.inSeq[3].dataIn, io.inSeq[4].dataIn) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_6 = mux(_portSelector_2_dataIn_T_2, io.inSeq[2].dataIn, _portSelector_2_dataIn_T_5) @[Mux.scala 47:70]
    node _portSelector_2_dataIn_T_7 = mux(_portSelector_2_dataIn_T_1, io.inSeq[1].dataIn, _portSelector_2_dataIn_T_6) @[Mux.scala 47:70]
    node portSelector_2_dataIn = mux(_portSelector_2_dataIn_T, io.inSeq[0].dataIn, _portSelector_2_dataIn_T_7) @[Mux.scala 47:70]
    node _portSelector_2_valid_T = bits(oHSeq_2, 0, 0) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_1 = bits(oHSeq_2, 1, 1) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_2 = bits(oHSeq_2, 2, 2) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_3 = bits(oHSeq_2, 3, 3) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_4 = bits(oHSeq_2, 4, 4) @[Mux.scala 49:83]
    node _portSelector_2_valid_T_5 = mux(_portSelector_2_valid_T_3, io.inSeq[3].valid, io.inSeq[4].valid) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_6 = mux(_portSelector_2_valid_T_2, io.inSeq[2].valid, _portSelector_2_valid_T_5) @[Mux.scala 47:70]
    node _portSelector_2_valid_T_7 = mux(_portSelector_2_valid_T_1, io.inSeq[1].valid, _portSelector_2_valid_T_6) @[Mux.scala 47:70]
    node portSelector_2_valid = mux(_portSelector_2_valid_T, io.inSeq[0].valid, _portSelector_2_valid_T_7) @[Mux.scala 47:70]
    io.portOut_2.write <= portSelector_2_write @[MEInterface.scala 55:22]
    io.portOut_2.addr <= portSelector_2_addr @[MEInterface.scala 56:21]
    io.portOut_2.dataIn <= portSelector_2_dataIn @[MEInterface.scala 57:23]
    io.portOut_2.valid <= portSelector_2_valid @[MEInterface.scala 58:22]
    node _io_inSeq_0_dataOut_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 62:32]
    reg io_inSeq_0_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_0_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_0_dataOut_REG <= _io_inSeq_0_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_0_dataOut_T_1 = mux(io_inSeq_0_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[0].dataOut <= _io_inSeq_0_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_0_T = eq(portOneEncoded, UInt<3>("h0")) @[MEInterface.scala 66:41]
    node _io_reqDone_0_T_1 = eq(portTwoEncoded, UInt<3>("h0")) @[MEInterface.scala 68:27]
    node _io_reqDone_0_T_2 = or(_io_reqDone_0_T, _io_reqDone_0_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_0_T_3 = and(_io_reqDone_0_T_2, io.inSeq[0].valid) @[MEInterface.scala 68:59]
    io.reqDone[0] <= _io_reqDone_0_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_1_dataOut_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 62:32]
    reg io_inSeq_1_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_1_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_1_dataOut_REG <= _io_inSeq_1_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_1_dataOut_T_1 = mux(io_inSeq_1_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[1].dataOut <= _io_inSeq_1_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_1_T = eq(portOneEncoded, UInt<3>("h1")) @[MEInterface.scala 66:41]
    node _io_reqDone_1_T_1 = eq(portTwoEncoded, UInt<3>("h1")) @[MEInterface.scala 68:27]
    node _io_reqDone_1_T_2 = or(_io_reqDone_1_T, _io_reqDone_1_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_1_T_3 = and(_io_reqDone_1_T_2, io.inSeq[1].valid) @[MEInterface.scala 68:59]
    io.reqDone[1] <= _io_reqDone_1_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_2_dataOut_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 62:32]
    reg io_inSeq_2_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_2_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_2_dataOut_REG <= _io_inSeq_2_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_2_dataOut_T_1 = mux(io_inSeq_2_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[2].dataOut <= _io_inSeq_2_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_2_T = eq(portOneEncoded, UInt<3>("h2")) @[MEInterface.scala 66:41]
    node _io_reqDone_2_T_1 = eq(portTwoEncoded, UInt<3>("h2")) @[MEInterface.scala 68:27]
    node _io_reqDone_2_T_2 = or(_io_reqDone_2_T, _io_reqDone_2_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_2_T_3 = and(_io_reqDone_2_T_2, io.inSeq[2].valid) @[MEInterface.scala 68:59]
    io.reqDone[2] <= _io_reqDone_2_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_3_dataOut_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 62:32]
    reg io_inSeq_3_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_3_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_3_dataOut_REG <= _io_inSeq_3_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_3_dataOut_T_1 = mux(io_inSeq_3_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[3].dataOut <= _io_inSeq_3_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_3_T = eq(portOneEncoded, UInt<3>("h3")) @[MEInterface.scala 66:41]
    node _io_reqDone_3_T_1 = eq(portTwoEncoded, UInt<3>("h3")) @[MEInterface.scala 68:27]
    node _io_reqDone_3_T_2 = or(_io_reqDone_3_T, _io_reqDone_3_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_3_T_3 = and(_io_reqDone_3_T_2, io.inSeq[3].valid) @[MEInterface.scala 68:59]
    io.reqDone[3] <= _io_reqDone_3_T_3 @[MEInterface.scala 66:21]
    node _io_inSeq_4_dataOut_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 62:32]
    reg io_inSeq_4_dataOut_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_inSeq_4_dataOut_REG) @[MEInterface.scala 62:14]
    io_inSeq_4_dataOut_REG <= _io_inSeq_4_dataOut_T @[MEInterface.scala 62:14]
    node _io_inSeq_4_dataOut_T_1 = mux(io_inSeq_4_dataOut_REG, io.portOut_1.dataOut, io.portOut_2.dataOut) @[MEInterface.scala 61:27]
    io.inSeq[4].dataOut <= _io_inSeq_4_dataOut_T_1 @[MEInterface.scala 61:21]
    node _io_reqDone_4_T = eq(portOneEncoded, UInt<3>("h4")) @[MEInterface.scala 66:41]
    node _io_reqDone_4_T_1 = eq(portTwoEncoded, UInt<3>("h4")) @[MEInterface.scala 68:27]
    node _io_reqDone_4_T_2 = or(_io_reqDone_4_T, _io_reqDone_4_T_1) @[MEInterface.scala 68:8]
    node _io_reqDone_4_T_3 = and(_io_reqDone_4_T_2, io.inSeq[4].valid) @[MEInterface.scala 68:59]
    io.reqDone[4] <= _io_reqDone_4_T_3 @[MEInterface.scala 66:21]

  module NtoMMemInterface_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip inReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<9>, dataIn : UInt<32>}}[5], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip portOut_1 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], flip portOut_2 : { flip write : UInt<1>, flip addr : UInt<8>, flip dataIn : UInt<32>, flip valid : UInt<1>, dataOut : UInt<32>}[2], busy : UInt<1>}

    inst reqQueues_0 of BankAccessQueue_20 @[MEInterface.scala 179:11]
    reqQueues_0.clock <= clock
    reqQueues_0.reset <= reset
    inst reqQueues_1 of BankAccessQueue_21 @[MEInterface.scala 179:11]
    reqQueues_1.clock <= clock
    reqQueues_1.reset <= reset
    inst reqQueues_2 of BankAccessQueue_22 @[MEInterface.scala 179:11]
    reqQueues_2.clock <= clock
    reqQueues_2.reset <= reset
    inst reqQueues_3 of BankAccessQueue_23 @[MEInterface.scala 179:11]
    reqQueues_3.clock <= clock
    reqQueues_3.reset <= reset
    inst reqQueues_4 of BankAccessQueue_24 @[MEInterface.scala 179:11]
    reqQueues_4.clock <= clock
    reqQueues_4.reset <= reset
    inst bankSelectors_0 of TwoBankSelector_4 @[MEInterface.scala 183:29]
    bankSelectors_0.clock <= clock
    bankSelectors_0.reset <= reset
    inst bankSelectors_1 of TwoBankSelector_5 @[MEInterface.scala 183:29]
    bankSelectors_1.clock <= clock
    bankSelectors_1.reset <= reset
    bankSelectors_0.io.portOut_1 <= io.portOut_1[0] @[MEInterface.scala 187:35]
    bankSelectors_0.io.portOut_2 <= io.portOut_2[0] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[0] <= bankSelectors_0.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[0] <= bankSelectors_0.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[0] <= bankSelectors_0.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[0] <= bankSelectors_0.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[0] <= bankSelectors_0.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[0] <= bankSelectors_0.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[0] <= bankSelectors_0.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[0] <= bankSelectors_0.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[0] <= bankSelectors_0.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[0] <= bankSelectors_0.io.reqDone[4] @[MEInterface.scala 192:38]
    bankSelectors_1.io.portOut_1 <= io.portOut_1[1] @[MEInterface.scala 187:35]
    bankSelectors_1.io.portOut_2 <= io.portOut_2[1] @[MEInterface.scala 188:35]
    reqQueues_0.io.outSeq[1] <= bankSelectors_1.io.inSeq[0] @[MEInterface.scala 191:36]
    reqQueues_0.io.reqDone[1] <= bankSelectors_1.io.reqDone[0] @[MEInterface.scala 192:38]
    reqQueues_1.io.outSeq[1] <= bankSelectors_1.io.inSeq[1] @[MEInterface.scala 191:36]
    reqQueues_1.io.reqDone[1] <= bankSelectors_1.io.reqDone[1] @[MEInterface.scala 192:38]
    reqQueues_2.io.outSeq[1] <= bankSelectors_1.io.inSeq[2] @[MEInterface.scala 191:36]
    reqQueues_2.io.reqDone[1] <= bankSelectors_1.io.reqDone[2] @[MEInterface.scala 192:38]
    reqQueues_3.io.outSeq[1] <= bankSelectors_1.io.inSeq[3] @[MEInterface.scala 191:36]
    reqQueues_3.io.reqDone[1] <= bankSelectors_1.io.reqDone[3] @[MEInterface.scala 192:38]
    reqQueues_4.io.outSeq[1] <= bankSelectors_1.io.inSeq[4] @[MEInterface.scala 191:36]
    reqQueues_4.io.reqDone[1] <= bankSelectors_1.io.reqDone[4] @[MEInterface.scala 192:38]
    reqQueues_0.io.inReq <= io.inReq[0] @[MEInterface.scala 197:17]
    io.outData[0].bits <= reqQueues_0.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[0].valid <= reqQueues_0.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_0.io.outData.ready <= io.outData[0].ready @[MEInterface.scala 198:19]
    reqQueues_1.io.inReq <= io.inReq[1] @[MEInterface.scala 197:17]
    io.outData[1].bits <= reqQueues_1.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[1].valid <= reqQueues_1.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_1.io.outData.ready <= io.outData[1].ready @[MEInterface.scala 198:19]
    reqQueues_2.io.inReq <= io.inReq[2] @[MEInterface.scala 197:17]
    io.outData[2].bits <= reqQueues_2.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[2].valid <= reqQueues_2.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_2.io.outData.ready <= io.outData[2].ready @[MEInterface.scala 198:19]
    reqQueues_3.io.inReq <= io.inReq[3] @[MEInterface.scala 197:17]
    io.outData[3].bits <= reqQueues_3.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[3].valid <= reqQueues_3.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_3.io.outData.ready <= io.outData[3].ready @[MEInterface.scala 198:19]
    reqQueues_4.io.inReq <= io.inReq[4] @[MEInterface.scala 197:17]
    io.outData[4].bits <= reqQueues_4.io.outData.bits @[MEInterface.scala 198:19]
    io.outData[4].valid <= reqQueues_4.io.outData.valid @[MEInterface.scala 198:19]
    reqQueues_4.io.outData.ready <= io.outData[4].ready @[MEInterface.scala 198:19]
    node _io_busy_T = and(reqQueues_0.io.empty, reqQueues_1.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_1 = and(_io_busy_T, reqQueues_2.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_2 = and(_io_busy_T_1, reqQueues_3.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_3 = and(_io_busy_T_2, reqQueues_4.io.empty) @[MEInterface.scala 201:50]
    node _io_busy_T_4 = eq(_io_busy_T_3, UInt<1>("h0")) @[MEInterface.scala 201:14]
    io.busy <= _io_busy_T_4 @[MEInterface.scala 201:11]

  module Queue_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBAddressGenerator :
    input clock : Clock
    input reset : Reset
    output mem_io : { addressRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<13>}[4], flip dataResponses : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4], writeRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<13>, data : UInt<32>}}[1], generatingRequests : UInt<1>}
    output ctrl_io : { a_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, x_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip y_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, row_elem_left : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}
    output pe_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    reg base_A : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_A) @[SpMVVBAddressGenerator.scala 66:21]
    reg base_col_idx : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_col_idx) @[SpMVVBAddressGenerator.scala 67:27]
    reg base_row_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_row_ptr) @[SpMVVBAddressGenerator.scala 68:27]
    reg base_x_ptr : UInt<9>, clock with :
      reset => (UInt<1>("h0"), base_x_ptr) @[SpMVVBAddressGenerator.scala 69:25]
    reg base_y_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_y_ptr) @[SpMVVBAddressGenerator.scala 70:25]
    reg nrows : UInt<13>, clock with :
      reset => (UInt<1>("h0"), nrows) @[SpMVVBAddressGenerator.scala 71:20]
    reg log_xchunk : UInt<11>, clock with :
      reset => (UInt<1>("h0"), log_xchunk) @[SpMVVBAddressGenerator.scala 72:25]
    reg xlen_pow2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), xlen_pow2) @[SpMVVBAddressGenerator.scala 73:24]
    reg curr_a_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_a_nz) @[SpMVVBAddressGenerator.scala 75:24]
    reg curr_col_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_col_nz) @[SpMVVBAddressGenerator.scala 76:26]
    reg row_elem_left_a : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_a) @[SpMVVBAddressGenerator.scala 77:30]
    reg row_elem_left_col : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_col) @[SpMVVBAddressGenerator.scala 78:32]
    reg row_start : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_start) @[SpMVVBAddressGenerator.scala 79:24]
    reg curr_row : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_row) @[SpMVVBAddressGenerator.scala 80:23]
    reg curr_y : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_y) @[SpMVVBAddressGenerator.scala 81:21]
    reg request_3_enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 83:35]
    node not_last_row = neq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 85:34]
    node _update_row_T = eq(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:39]
    node _update_row_T_1 = eq(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:70]
    node update_row = and(_update_row_T, _update_row_T_1) @[SpMVVBAddressGenerator.scala 86:48]
    node _T = and(mem_io.dataResponses[0].valid, mem_io.dataResponses[1].valid) @[SpMVVBAddressGenerator.scala 88:40]
    node _T_1 = and(_T, ctrl_io.a_vals.ready) @[SpMVVBAddressGenerator.scala 88:73]
    node _T_2 = and(_T_1, ctrl_io.x_vals.ready) @[SpMVVBAddressGenerator.scala 88:97]
    when _T_2 : @[SpMVVBAddressGenerator.scala 88:122]
      mem_io.dataResponses[0].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 90:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 91:39]
      ctrl_io.a_vals.bits <= mem_io.dataResponses[0].bits @[SpMVVBAddressGenerator.scala 92:29]
      ctrl_io.a_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 93:30]
      ctrl_io.x_vals.bits <= mem_io.dataResponses[1].bits @[SpMVVBAddressGenerator.scala 94:29]
      ctrl_io.x_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 95:30]
    else :
      mem_io.dataResponses[0].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 97:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 98:39]
      ctrl_io.a_vals.bits is invalid @[SpMVVBAddressGenerator.scala 99:29]
      ctrl_io.a_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 100:30]
      ctrl_io.x_vals.bits is invalid @[SpMVVBAddressGenerator.scala 101:29]
      ctrl_io.x_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 102:30]
    node _T_3 = and(mem_io.writeRequests[0].ready, ctrl_io.y_vals.valid) @[SpMVVBAddressGenerator.scala 105:40]
    when _T_3 : @[SpMVVBAddressGenerator.scala 105:65]
      ctrl_io.y_vals.ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 107:30]
      mem_io.writeRequests[0].bits.data <= ctrl_io.y_vals.bits @[SpMVVBAddressGenerator.scala 108:43]
      node _mem_io_writeRequests_0_bits_address_T = add(base_y_ptr, curr_y) @[SpMVVBAddressGenerator.scala 109:60]
      node _mem_io_writeRequests_0_bits_address_T_1 = tail(_mem_io_writeRequests_0_bits_address_T, 1) @[SpMVVBAddressGenerator.scala 109:60]
      mem_io.writeRequests[0].bits.address <= _mem_io_writeRequests_0_bits_address_T_1 @[SpMVVBAddressGenerator.scala 109:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 110:39]
    else :
      ctrl_io.y_vals.ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 112:30]
      mem_io.writeRequests[0].bits.data is invalid @[SpMVVBAddressGenerator.scala 113:43]
      mem_io.writeRequests[0].bits.address is invalid @[SpMVVBAddressGenerator.scala 114:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 115:39]
    when pe_ctrl_io.reset_setup : @[SpMVVBAddressGenerator.scala 119:34]
      base_A <= pe_ctrl_io.in_A @[SpMVVBAddressGenerator.scala 121:16]
      base_col_idx <= pe_ctrl_io.in_col_idx @[SpMVVBAddressGenerator.scala 122:22]
      base_row_ptr <= pe_ctrl_io.in_row_ptr @[SpMVVBAddressGenerator.scala 123:22]
      base_x_ptr <= pe_ctrl_io.in_x_addr @[SpMVVBAddressGenerator.scala 124:20]
      base_y_ptr <= pe_ctrl_io.in_y_addr @[SpMVVBAddressGenerator.scala 125:20]
      node _log_xchunk_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 127:63]
      node _log_xchunk_T_1 = bits(_log_xchunk_T, 0, 0) @[OneHot.scala 47:45]
      node _log_xchunk_T_2 = bits(_log_xchunk_T, 1, 1) @[OneHot.scala 47:45]
      node _log_xchunk_T_3 = bits(_log_xchunk_T, 2, 2) @[OneHot.scala 47:45]
      node _log_xchunk_T_4 = bits(_log_xchunk_T, 3, 3) @[OneHot.scala 47:45]
      node _log_xchunk_T_5 = bits(_log_xchunk_T, 4, 4) @[OneHot.scala 47:45]
      node _log_xchunk_T_6 = bits(_log_xchunk_T, 5, 5) @[OneHot.scala 47:45]
      node _log_xchunk_T_7 = bits(_log_xchunk_T, 6, 6) @[OneHot.scala 47:45]
      node _log_xchunk_T_8 = bits(_log_xchunk_T, 7, 7) @[OneHot.scala 47:45]
      node _log_xchunk_T_9 = bits(_log_xchunk_T, 8, 8) @[OneHot.scala 47:45]
      node _log_xchunk_T_10 = mux(_log_xchunk_T_8, UInt<3>("h7"), UInt<4>("h8")) @[Mux.scala 47:70]
      node _log_xchunk_T_11 = mux(_log_xchunk_T_7, UInt<3>("h6"), _log_xchunk_T_10) @[Mux.scala 47:70]
      node _log_xchunk_T_12 = mux(_log_xchunk_T_6, UInt<3>("h5"), _log_xchunk_T_11) @[Mux.scala 47:70]
      node _log_xchunk_T_13 = mux(_log_xchunk_T_5, UInt<3>("h4"), _log_xchunk_T_12) @[Mux.scala 47:70]
      node _log_xchunk_T_14 = mux(_log_xchunk_T_4, UInt<2>("h3"), _log_xchunk_T_13) @[Mux.scala 47:70]
      node _log_xchunk_T_15 = mux(_log_xchunk_T_3, UInt<2>("h2"), _log_xchunk_T_14) @[Mux.scala 47:70]
      node _log_xchunk_T_16 = mux(_log_xchunk_T_2, UInt<1>("h1"), _log_xchunk_T_15) @[Mux.scala 47:70]
      node _log_xchunk_T_17 = mux(_log_xchunk_T_1, UInt<1>("h0"), _log_xchunk_T_16) @[Mux.scala 47:70]
      log_xchunk <= _log_xchunk_T_17 @[SpMVVBAddressGenerator.scala 127:20]
      node _xlen_pow2_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 128:46]
      xlen_pow2 <= _xlen_pow2_T @[SpMVVBAddressGenerator.scala 128:19]
      nrows <= pe_ctrl_io.in_nrows @[SpMVVBAddressGenerator.scala 130:15]
      curr_a_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 132:19]
      curr_col_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 133:21]
      row_elem_left_col <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 135:27]
      row_elem_left_a <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 136:25]
      row_start <= pe_ctrl_io.in_row_start @[SpMVVBAddressGenerator.scala 138:19]
      curr_row <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 140:18]
      curr_y <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 141:16]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 142:26]
    node _T_4 = eq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 145:22]
    node _T_5 = and(_T_4, update_row) @[SpMVVBAddressGenerator.scala 145:33]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 145:10]
    when _T_6 : @[SpMVVBAddressGenerator.scala 145:48]
      mem_io.generatingRequests <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 146:35]
    else :
      mem_io.generatingRequests <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 148:35]
    node _x_bank_mask_T = dshr(mem_io.dataResponses[2].bits, log_xchunk) @[SpMVVBAddressGenerator.scala 154:31]
    node _x_bank_mask_T_1 = shl(_x_bank_mask_T, 8) @[SpMVVBAddressGenerator.scala 154:46]
    node x_bank_mask = bits(_x_bank_mask_T_1, 10, 0) @[SpMVVBAddressGenerator.scala 154:63]
    node _T_7 = and(mem_io.dataResponses[2].valid, mem_io.dataResponses[2].ready) @[SpMVVBAddressGenerator.scala 155:40]
    node _T_8 = and(_T_7, mem_io.addressRequests[0].ready) @[SpMVVBAddressGenerator.scala 155:73]
    when _T_8 : @[SpMVVBAddressGenerator.scala 155:109]
      node _x_offset_T = sub(xlen_pow2, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_1 = tail(_x_offset_T, 1) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_2 = and(mem_io.dataResponses[2].bits, _x_offset_T_1) @[SpMVVBAddressGenerator.scala 157:31]
      node x_offset = bits(_x_offset_T_2, 10, 0) @[SpMVVBAddressGenerator.scala 157:53]
      node _mem_io_addressRequests_0_bits_T = bits(x_offset, 10, 0) @[SpMVVBAddressGenerator.scala 158:51]
      node _mem_io_addressRequests_0_bits_T_1 = bits(x_bank_mask, 10, 0) @[SpMVVBAddressGenerator.scala 158:110]
      node _mem_io_addressRequests_0_bits_T_2 = or(_mem_io_addressRequests_0_bits_T, _mem_io_addressRequests_0_bits_T_1) @[SpMVVBAddressGenerator.scala 158:97]
      mem_io.addressRequests[0].bits <= _mem_io_addressRequests_0_bits_T_2 @[SpMVVBAddressGenerator.scala 158:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 159:41]
    else :
      mem_io.addressRequests[0].bits is invalid @[SpMVVBAddressGenerator.scala 161:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 162:41]
    when mem_io.addressRequests[0].ready : @[SpMVVBAddressGenerator.scala 165:78]
      mem_io.dataResponses[2].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 166:39]
    else :
      mem_io.dataResponses[2].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 168:39]
    node _T_9 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 171:21]
    when _T_9 : @[SpMVVBAddressGenerator.scala 171:37]
      mem_io.dataResponses[3].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 173:39]
    else :
      mem_io.dataResponses[3].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 175:39]
    node _T_10 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 178:21]
    node _T_11 = and(_T_10, request_3_enable) @[SpMVVBAddressGenerator.scala 178:37]
    node _T_12 = and(_T_11, ctrl_io.row_elem_left.ready) @[SpMVVBAddressGenerator.scala 178:57]
    when _T_12 : @[SpMVVBAddressGenerator.scala 178:89]
      mem_io.addressRequests[3].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 180:41]
      node _mem_io_addressRequests_3_bits_T = add(base_row_ptr, curr_row) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_1 = tail(_mem_io_addressRequests_3_bits_T, 1) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_2 = add(_mem_io_addressRequests_3_bits_T_1, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 181:67]
      node _mem_io_addressRequests_3_bits_T_3 = tail(_mem_io_addressRequests_3_bits_T_2, 1) @[SpMVVBAddressGenerator.scala 181:67]
      mem_io.addressRequests[3].bits <= _mem_io_addressRequests_3_bits_T_3 @[SpMVVBAddressGenerator.scala 181:40]
    else :
      mem_io.addressRequests[3].bits is invalid @[SpMVVBAddressGenerator.scala 183:40]
      mem_io.addressRequests[3].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 184:41]
    node _T_13 = and(mem_io.addressRequests[3].ready, mem_io.addressRequests[3].valid) @[SpMVVBAddressGenerator.scala 188:42]
    when _T_13 : @[SpMVVBAddressGenerator.scala 188:78]
      request_3_enable <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 189:26]
    node _T_14 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 192:40]
    when _T_14 : @[SpMVVBAddressGenerator.scala 192:74]
      ctrl_io.row_elem_left.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 193:37]
      node _ctrl_io_row_elem_left_bits_T = sub(mem_io.dataResponses[3].bits, row_start) @[SpMVVBAddressGenerator.scala 194:68]
      node _ctrl_io_row_elem_left_bits_T_1 = tail(_ctrl_io_row_elem_left_bits_T, 1) @[SpMVVBAddressGenerator.scala 194:68]
      ctrl_io.row_elem_left.bits <= _ctrl_io_row_elem_left_bits_T_1 @[SpMVVBAddressGenerator.scala 194:36]
    else :
      ctrl_io.row_elem_left.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 196:37]
      ctrl_io.row_elem_left.bits is invalid @[SpMVVBAddressGenerator.scala 197:36]
    node _T_15 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 201:40]
    when _T_15 : @[SpMVVBAddressGenerator.scala 201:74]
      node next_row_val = bits(mem_io.dataResponses[3].bits, 14, 0) @[SpMVVBAddressGenerator.scala 202:56]
      node _curr_row_T = add(curr_row, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 203:30]
      node _curr_row_T_1 = tail(_curr_row_T, 1) @[SpMVVBAddressGenerator.scala 203:30]
      curr_row <= _curr_row_T_1 @[SpMVVBAddressGenerator.scala 203:18]
      node _row_elem_left_a_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 204:41]
      node _row_elem_left_a_T_1 = tail(_row_elem_left_a_T, 1) @[SpMVVBAddressGenerator.scala 204:41]
      row_elem_left_a <= _row_elem_left_a_T_1 @[SpMVVBAddressGenerator.scala 204:25]
      node _row_elem_left_col_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 205:43]
      node _row_elem_left_col_T_1 = tail(_row_elem_left_col_T, 1) @[SpMVVBAddressGenerator.scala 205:43]
      row_elem_left_col <= _row_elem_left_col_T_1 @[SpMVVBAddressGenerator.scala 205:27]
      row_start <= next_row_val @[SpMVVBAddressGenerator.scala 206:19]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 207:26]
    node _T_16 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 210:26]
    node _T_17 = and(_T_16, mem_io.addressRequests[1].ready) @[SpMVVBAddressGenerator.scala 210:32]
    when _T_17 : @[SpMVVBAddressGenerator.scala 210:68]
      node _mem_io_addressRequests_1_bits_T = add(base_A, curr_a_nz) @[SpMVVBAddressGenerator.scala 212:50]
      node _mem_io_addressRequests_1_bits_T_1 = tail(_mem_io_addressRequests_1_bits_T, 1) @[SpMVVBAddressGenerator.scala 212:50]
      mem_io.addressRequests[1].bits <= _mem_io_addressRequests_1_bits_T_1 @[SpMVVBAddressGenerator.scala 212:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 213:41]
    else :
      mem_io.addressRequests[1].bits is invalid @[SpMVVBAddressGenerator.scala 215:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 216:41]
    node _T_18 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 220:42]
    when _T_18 : @[SpMVVBAddressGenerator.scala 220:78]
      node _curr_a_nz_T = add(curr_a_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 221:32]
      node _curr_a_nz_T_1 = tail(_curr_a_nz_T, 1) @[SpMVVBAddressGenerator.scala 221:32]
      curr_a_nz <= _curr_a_nz_T_1 @[SpMVVBAddressGenerator.scala 221:19]
    node _T_19 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 225:42]
    node _T_20 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 225:96]
    node _T_21 = and(_T_19, _T_20) @[SpMVVBAddressGenerator.scala 225:77]
    when _T_21 : @[SpMVVBAddressGenerator.scala 225:103]
      node _row_elem_left_a_T_2 = sub(row_elem_left_a, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 226:44]
      node _row_elem_left_a_T_3 = tail(_row_elem_left_a_T_2, 1) @[SpMVVBAddressGenerator.scala 226:44]
      row_elem_left_a <= _row_elem_left_a_T_3 @[SpMVVBAddressGenerator.scala 226:25]
    node _T_22 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 229:28]
    node _T_23 = and(_T_22, mem_io.addressRequests[2].ready) @[SpMVVBAddressGenerator.scala 229:34]
    when _T_23 : @[SpMVVBAddressGenerator.scala 229:70]
      node _mem_io_addressRequests_2_bits_T = add(base_col_idx, curr_col_nz) @[SpMVVBAddressGenerator.scala 231:56]
      node _mem_io_addressRequests_2_bits_T_1 = tail(_mem_io_addressRequests_2_bits_T, 1) @[SpMVVBAddressGenerator.scala 231:56]
      mem_io.addressRequests[2].bits <= _mem_io_addressRequests_2_bits_T_1 @[SpMVVBAddressGenerator.scala 231:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 232:41]
    else :
      mem_io.addressRequests[2].bits is invalid @[SpMVVBAddressGenerator.scala 234:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 235:41]
    node _T_24 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 239:42]
    when _T_24 : @[SpMVVBAddressGenerator.scala 239:78]
      node _curr_col_nz_T = add(curr_col_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 240:36]
      node _curr_col_nz_T_1 = tail(_curr_col_nz_T, 1) @[SpMVVBAddressGenerator.scala 240:36]
      curr_col_nz <= _curr_col_nz_T_1 @[SpMVVBAddressGenerator.scala 240:21]
    node _T_25 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 244:42]
    node _T_26 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 244:98]
    node _T_27 = and(_T_25, _T_26) @[SpMVVBAddressGenerator.scala 244:77]
    when _T_27 : @[SpMVVBAddressGenerator.scala 244:105]
      node _row_elem_left_col_T_2 = sub(row_elem_left_col, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 245:48]
      node _row_elem_left_col_T_3 = tail(_row_elem_left_col_T_2, 1) @[SpMVVBAddressGenerator.scala 245:48]
      row_elem_left_col <= _row_elem_left_col_T_3 @[SpMVVBAddressGenerator.scala 245:27]
    node _T_28 = and(mem_io.writeRequests[0].ready, mem_io.writeRequests[0].valid) @[SpMVVBAddressGenerator.scala 249:40]
    when _T_28 : @[SpMVVBAddressGenerator.scala 249:74]
      node _curr_y_T = add(curr_y, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 250:26]
      node _curr_y_T_1 = tail(_curr_y_T, 1) @[SpMVVBAddressGenerator.scala 250:26]
      curr_y <= _curr_y_T_1 @[SpMVVBAddressGenerator.scala 250:16]

  module RecFNToRecFN :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module Queue_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<4>}

    cmem ram : UInt<32> [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module RoundAnyRawFNToRecFN_1 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_1 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_1 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_1 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_1 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_2 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_1 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_2 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_1 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_1 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_1 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_1 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module RoundAnyRawFNToRecFN_3 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_1 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_3 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_2 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_2 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_2 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_4 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_2 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_4 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_2 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_2 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_2 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_2 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module FloatMultAccEngine :
    input clock : Clock
    input reset : Reset
    output io : { flip inData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[1]}
    output ctrl_io : { flip resetCounter : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, idle : UInt<1>}

    wire multWire : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}} @[MAccDFE.scala 19:22]
    wire _multReg_WIRE : { bits : UInt<32>} @[MAccDFE.scala 21:37]
    _multReg_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 21:37]
    reg multReg : { bits : UInt<32>}, clock with :
      reset => (reset, _multReg_WIRE) @[MAccDFE.scala 21:24]
    reg multValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MAccDFE.scala 22:26]
    node _T = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 24:27]
    node _T_1 = and(_T, io.inData[0].valid) @[MAccDFE.scala 24:49]
    node _T_2 = and(_T_1, io.inData[1].valid) @[MAccDFE.scala 24:71]
    when _T_2 : @[MAccDFE.scala 24:93]
      node multReg_t_rec_rawIn_sign = bits(io.inData[1].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_t_rec_rawIn_expIn = bits(io.inData[1].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_t_rec_rawIn_fractIn = bits(io.inData[1].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_t_rec_rawIn_isZeroExpIn = eq(multReg_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_t_rec_rawIn_isZeroFractIn = eq(multReg_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_t_rec_rawIn_normDist_T = bits(multReg_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_1 = bits(multReg_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_2 = bits(multReg_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_3 = bits(multReg_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_4 = bits(multReg_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_5 = bits(multReg_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_6 = bits(multReg_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_7 = bits(multReg_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_8 = bits(multReg_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_9 = bits(multReg_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_10 = bits(multReg_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_11 = bits(multReg_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_12 = bits(multReg_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_13 = bits(multReg_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_14 = bits(multReg_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_15 = bits(multReg_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_16 = bits(multReg_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_17 = bits(multReg_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_18 = bits(multReg_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_19 = bits(multReg_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_20 = bits(multReg_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_21 = bits(multReg_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_22 = bits(multReg_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_23 = mux(_multReg_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_24 = mux(_multReg_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_25 = mux(_multReg_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_26 = mux(_multReg_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_27 = mux(_multReg_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_28 = mux(_multReg_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_29 = mux(_multReg_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_30 = mux(_multReg_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_31 = mux(_multReg_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_32 = mux(_multReg_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_33 = mux(_multReg_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_34 = mux(_multReg_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_35 = mux(_multReg_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_36 = mux(_multReg_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_37 = mux(_multReg_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_38 = mux(_multReg_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_39 = mux(_multReg_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_40 = mux(_multReg_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_41 = mux(_multReg_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_42 = mux(_multReg_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_43 = mux(_multReg_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_t_rec_rawIn_normDist = mux(_multReg_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_subnormFract_T = dshl(multReg_t_rec_rawIn_fractIn, multReg_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_t_rec_rawIn_subnormFract_T_1 = bits(_multReg_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_t_rec_rawIn_subnormFract = shl(_multReg_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_t_rec_rawIn_adjustedExp_T = xor(multReg_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_t_rec_rawIn_adjustedExp_T_1 = mux(multReg_t_rec_rawIn_isZeroExpIn, _multReg_t_rec_rawIn_adjustedExp_T, multReg_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_t_rec_rawIn_adjustedExp_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_t_rec_rawIn_adjustedExp_T_4 = add(_multReg_t_rec_rawIn_adjustedExp_T_1, _multReg_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_adjustedExp = tail(_multReg_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_isZero = and(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_t_rec_rawIn_isSpecial_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_t_rec_rawIn_isSpecial = eq(_multReg_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_t_rec_rawIn_out_isNaN_T = eq(multReg_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_t_rec_rawIn_out_isNaN_T_1 = and(multReg_t_rec_rawIn_isSpecial, _multReg_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_t_rec_rawIn.isNaN <= _multReg_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_t_rec_rawIn_out_isInf_T = and(multReg_t_rec_rawIn_isSpecial, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_t_rec_rawIn.isInf <= _multReg_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_t_rec_rawIn.isZero <= multReg_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_t_rec_rawIn.sign <= multReg_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_t_rec_rawIn_out_sExp_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_t_rec_rawIn_out_sExp_T_1 = cvt(_multReg_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_t_rec_rawIn.sExp <= _multReg_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_t_rec_rawIn_out_sig_T = eq(multReg_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_t_rec_rawIn_out_sig_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_subnormFract, multReg_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_t_rec_rawIn_out_sig_T_3 = cat(_multReg_t_rec_rawIn_out_sig_T_1, _multReg_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_t_rec_rawIn.sig <= _multReg_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_t_rec_T = bits(multReg_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_t_rec_T_1 = mux(multReg_t_rec_rawIn.isZero, UInt<3>("h0"), _multReg_t_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_t_rec_T_2 = mux(multReg_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_t_rec_T_3 = or(_multReg_t_rec_T_1, _multReg_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_t_rec_T_4 = cat(multReg_t_rec_rawIn.sign, _multReg_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_t_rec_T_5 = bits(multReg_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_t_rec_T_6 = cat(_multReg_t_rec_T_4, _multReg_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_t_rec_T_7 = bits(multReg_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_t_rec = cat(_multReg_t_rec_T_6, _multReg_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node multReg_self_rec_rawIn_sign = bits(io.inData[0].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_self_rec_rawIn_expIn = bits(io.inData[0].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_self_rec_rawIn_fractIn = bits(io.inData[0].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_self_rec_rawIn_isZeroExpIn = eq(multReg_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_self_rec_rawIn_isZeroFractIn = eq(multReg_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_self_rec_rawIn_normDist_T = bits(multReg_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_1 = bits(multReg_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_2 = bits(multReg_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_3 = bits(multReg_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_4 = bits(multReg_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_5 = bits(multReg_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_6 = bits(multReg_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_7 = bits(multReg_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_8 = bits(multReg_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_9 = bits(multReg_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_10 = bits(multReg_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_11 = bits(multReg_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_12 = bits(multReg_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_13 = bits(multReg_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_14 = bits(multReg_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_15 = bits(multReg_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_16 = bits(multReg_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_17 = bits(multReg_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_18 = bits(multReg_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_19 = bits(multReg_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_20 = bits(multReg_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_21 = bits(multReg_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_22 = bits(multReg_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_23 = mux(_multReg_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_24 = mux(_multReg_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_25 = mux(_multReg_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_26 = mux(_multReg_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_27 = mux(_multReg_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_28 = mux(_multReg_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_29 = mux(_multReg_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_30 = mux(_multReg_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_31 = mux(_multReg_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_32 = mux(_multReg_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_33 = mux(_multReg_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_34 = mux(_multReg_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_35 = mux(_multReg_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_36 = mux(_multReg_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_37 = mux(_multReg_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_38 = mux(_multReg_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_39 = mux(_multReg_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_40 = mux(_multReg_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_41 = mux(_multReg_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_42 = mux(_multReg_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_43 = mux(_multReg_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_self_rec_rawIn_normDist = mux(_multReg_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_subnormFract_T = dshl(multReg_self_rec_rawIn_fractIn, multReg_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_self_rec_rawIn_subnormFract_T_1 = bits(_multReg_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_self_rec_rawIn_subnormFract = shl(_multReg_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_self_rec_rawIn_adjustedExp_T = xor(multReg_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_self_rec_rawIn_adjustedExp_T_1 = mux(multReg_self_rec_rawIn_isZeroExpIn, _multReg_self_rec_rawIn_adjustedExp_T, multReg_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_self_rec_rawIn_adjustedExp_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_self_rec_rawIn_adjustedExp_T_4 = add(_multReg_self_rec_rawIn_adjustedExp_T_1, _multReg_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_adjustedExp = tail(_multReg_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_isZero = and(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_self_rec_rawIn_isSpecial_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_self_rec_rawIn_isSpecial = eq(_multReg_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_self_rec_rawIn_out_isNaN_T = eq(multReg_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_self_rec_rawIn_out_isNaN_T_1 = and(multReg_self_rec_rawIn_isSpecial, _multReg_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_self_rec_rawIn.isNaN <= _multReg_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_self_rec_rawIn_out_isInf_T = and(multReg_self_rec_rawIn_isSpecial, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_self_rec_rawIn.isInf <= _multReg_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_self_rec_rawIn.isZero <= multReg_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_self_rec_rawIn.sign <= multReg_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_self_rec_rawIn_out_sExp_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_self_rec_rawIn_out_sExp_T_1 = cvt(_multReg_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_self_rec_rawIn.sExp <= _multReg_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_self_rec_rawIn_out_sig_T = eq(multReg_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_self_rec_rawIn_out_sig_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_subnormFract, multReg_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_self_rec_rawIn_out_sig_T_3 = cat(_multReg_self_rec_rawIn_out_sig_T_1, _multReg_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_self_rec_rawIn.sig <= _multReg_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_self_rec_T = bits(multReg_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_self_rec_T_1 = mux(multReg_self_rec_rawIn.isZero, UInt<3>("h0"), _multReg_self_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_self_rec_T_2 = mux(multReg_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_self_rec_T_3 = or(_multReg_self_rec_T_1, _multReg_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_self_rec_T_4 = cat(multReg_self_rec_rawIn.sign, _multReg_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_self_rec_T_5 = bits(multReg_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_self_rec_T_6 = cat(_multReg_self_rec_T_4, _multReg_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_self_rec_T_7 = bits(multReg_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_self_rec = cat(_multReg_self_rec_T_6, _multReg_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst multReg_t_resizer of RecFNToRecFN @[Arithmetic.scala 220:32]
      multReg_t_resizer.io.in <= multReg_t_rec @[Arithmetic.scala 221:25]
      multReg_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 222:35]
      multReg_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 223:37]
      inst multReg_muladder of MulAddRecFN @[Arithmetic.scala 226:30]
      multReg_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 228:24]
      multReg_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 229:34]
      multReg_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 230:36]
      multReg_muladder.io.a <= multReg_self_rec @[Arithmetic.scala 232:23]
      multReg_muladder.io.b <= multReg_t_resizer.io.out @[Arithmetic.scala 233:23]
      multReg_muladder.io.c <= UInt<1>("h0") @[Arithmetic.scala 234:23]
      wire multReg_out : { bits : UInt<32>} @[Arithmetic.scala 236:23]
      node multReg_out_bits_rawIn_exp = bits(multReg_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _multReg_out_bits_rawIn_isZero_T = bits(multReg_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node multReg_out_bits_rawIn_isZero = eq(_multReg_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _multReg_out_bits_rawIn_isSpecial_T = bits(multReg_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node multReg_out_bits_rawIn_isSpecial = eq(_multReg_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire multReg_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _multReg_out_bits_rawIn_out_isNaN_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _multReg_out_bits_rawIn_out_isNaN_T_1 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      multReg_out_bits_rawIn.isNaN <= _multReg_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _multReg_out_bits_rawIn_out_isInf_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _multReg_out_bits_rawIn_out_isInf_T_1 = eq(_multReg_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _multReg_out_bits_rawIn_out_isInf_T_2 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      multReg_out_bits_rawIn.isInf <= _multReg_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      multReg_out_bits_rawIn.isZero <= multReg_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _multReg_out_bits_rawIn_out_sign_T = bits(multReg_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      multReg_out_bits_rawIn.sign <= _multReg_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _multReg_out_bits_rawIn_out_sExp_T = cvt(multReg_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      multReg_out_bits_rawIn.sExp <= _multReg_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _multReg_out_bits_rawIn_out_sig_T = eq(multReg_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _multReg_out_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_out_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _multReg_out_bits_rawIn_out_sig_T_2 = bits(multReg_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _multReg_out_bits_rawIn_out_sig_T_3 = cat(_multReg_out_bits_rawIn_out_sig_T_1, _multReg_out_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      multReg_out_bits_rawIn.sig <= _multReg_out_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node multReg_out_bits_isSubnormal = lt(multReg_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _multReg_out_bits_denormShiftDist_T = bits(multReg_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _multReg_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _multReg_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node multReg_out_bits_denormShiftDist = tail(_multReg_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _multReg_out_bits_denormFract_T = shr(multReg_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _multReg_out_bits_denormFract_T_1 = dshr(_multReg_out_bits_denormFract_T, multReg_out_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node multReg_out_bits_denormFract = bits(_multReg_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _multReg_out_bits_expOut_T = bits(multReg_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _multReg_out_bits_expOut_T_1 = sub(_multReg_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_2 = tail(_multReg_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_3 = mux(multReg_out_bits_isSubnormal, UInt<1>("h0"), _multReg_out_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _multReg_out_bits_expOut_T_4 = or(multReg_out_bits_rawIn.isNaN, multReg_out_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _multReg_out_bits_expOut_T_5 = bits(_multReg_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _multReg_out_bits_expOut_T_6 = mux(_multReg_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node multReg_out_bits_expOut = or(_multReg_out_bits_expOut_T_3, _multReg_out_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _multReg_out_bits_fractOut_T = bits(multReg_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _multReg_out_bits_fractOut_T_1 = mux(multReg_out_bits_rawIn.isInf, UInt<1>("h0"), _multReg_out_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node multReg_out_bits_fractOut = mux(multReg_out_bits_isSubnormal, multReg_out_bits_denormFract, _multReg_out_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node multReg_out_bits_hi = cat(multReg_out_bits_rawIn.sign, multReg_out_bits_expOut) @[Cat.scala 33:92]
      node _multReg_out_bits_T = cat(multReg_out_bits_hi, multReg_out_bits_fractOut) @[Cat.scala 33:92]
      multReg_out.bits <= _multReg_out_bits_T @[Arithmetic.scala 237:18]
      multReg <= multReg_out @[MAccDFE.scala 25:13]
    else :
      multReg <= multReg @[MAccDFE.scala 27:13]
    node _T_3 = eq(multWire.valid, UInt<1>("h0")) @[MAccDFE.scala 30:26]
    node _T_4 = or(multWire.ready, _T_3) @[MAccDFE.scala 30:23]
    when _T_4 : @[MAccDFE.scala 30:42]
      io.inData[0].ready <= UInt<1>("h1") @[MAccDFE.scala 31:24]
      io.inData[1].ready <= UInt<1>("h1") @[MAccDFE.scala 32:24]
    else :
      io.inData[0].ready <= UInt<1>("h0") @[MAccDFE.scala 34:24]
      io.inData[1].ready <= UInt<1>("h0") @[MAccDFE.scala 35:24]
    node _T_5 = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 38:27]
    node _T_6 = and(_T_5, io.inData[0].valid) @[MAccDFE.scala 38:49]
    node _T_7 = and(_T_6, io.inData[1].valid) @[MAccDFE.scala 38:71]
    when _T_7 : @[MAccDFE.scala 38:93]
      multValid <= UInt<1>("h1") @[MAccDFE.scala 39:15]
    else :
      when multWire.ready : @[MAccDFE.scala 41:29]
        multValid <= UInt<1>("h0") @[MAccDFE.scala 42:15]
      else :
        multValid <= multValid @[MAccDFE.scala 44:15]
    multWire.bits <= multReg @[MAccDFE.scala 47:17]
    multWire.valid <= multValid @[MAccDFE.scala 48:18]
    wire _result_0_WIRE : { bits : UInt<32>} @[MAccDFE.scala 50:38]
    _result_0_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 50:38]
    reg result_0 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_0_WIRE) @[MAccDFE.scala 50:25]
    wire _result_1_WIRE : { bits : UInt<32>} @[MAccDFE.scala 51:38]
    _result_1_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 51:38]
    reg result_1 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_1_WIRE) @[MAccDFE.scala 51:25]
    reg count : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 52:22]
    inst accQueue of Queue_29 @[MAccDFE.scala 53:24]
    accQueue.clock <= clock
    accQueue.reset <= reset
    reg accNum : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 54:23]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[MAccDFE.scala 56:22]
    node _ctrl_io_idle_T = eq(state, UInt<2>("h0")) @[MAccDFE.scala 58:26]
    node _ctrl_io_idle_T_1 = eq(accQueue.io.deq.valid, UInt<1>("h0")) @[MAccDFE.scala 58:42]
    node _ctrl_io_idle_T_2 = and(_ctrl_io_idle_T, _ctrl_io_idle_T_1) @[MAccDFE.scala 58:39]
    node _ctrl_io_idle_T_3 = eq(accNum, count) @[MAccDFE.scala 58:76]
    node _ctrl_io_idle_T_4 = and(_ctrl_io_idle_T_2, _ctrl_io_idle_T_3) @[MAccDFE.scala 58:65]
    ctrl_io.idle <= _ctrl_io_idle_T_4 @[MAccDFE.scala 58:16]
    accQueue.io.enq <= ctrl_io.resetCounter @[MAccDFE.scala 60:19]
    node _T_8 = eq(state, UInt<2>("h0")) @[MAccDFE.scala 65:14]
    when _T_8 : @[MAccDFE.scala 65:27]
      accQueue.io.deq.ready <= UInt<1>("h1") @[MAccDFE.scala 66:27]
    else :
      accQueue.io.deq.ready <= UInt<1>("h0") @[MAccDFE.scala 68:27]
    node _lastIter_T = eq(state, UInt<2>("h1")) @[MAccDFE.scala 72:25]
    node _lastIter_T_1 = eq(count, accNum) @[MAccDFE.scala 72:52]
    node lastIter = and(_lastIter_T, _lastIter_T_1) @[MAccDFE.scala 72:42]
    node _T_9 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 74:16]
    node _T_10 = eq(state, UInt<2>("h1")) @[MAccDFE.scala 74:41]
    node _T_11 = or(_T_9, _T_10) @[MAccDFE.scala 74:31]
    node _T_12 = lt(count, accNum) @[MAccDFE.scala 74:69]
    node _T_13 = and(_T_11, _T_12) @[MAccDFE.scala 74:59]
    when _T_13 : @[MAccDFE.scala 74:79]
      multWire.ready <= UInt<1>("h1") @[MAccDFE.scala 77:20]
    else :
      multWire.ready <= UInt<1>("h0") @[MAccDFE.scala 81:20]
    node _T_14 = and(multWire.valid, multWire.ready) @[MAccDFE.scala 87:19]
    when _T_14 : @[MAccDFE.scala 87:83]
      node result_1_t_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_t_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_t_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_t_rec_rawIn_isZeroExpIn = eq(result_1_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_t_rec_rawIn_isZeroFractIn = eq(result_1_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_t_rec_rawIn_normDist_T = bits(result_1_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_1 = bits(result_1_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_2 = bits(result_1_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_3 = bits(result_1_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_4 = bits(result_1_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_5 = bits(result_1_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_6 = bits(result_1_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_7 = bits(result_1_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_8 = bits(result_1_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_9 = bits(result_1_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_10 = bits(result_1_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_11 = bits(result_1_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_12 = bits(result_1_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_13 = bits(result_1_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_14 = bits(result_1_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_15 = bits(result_1_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_16 = bits(result_1_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_17 = bits(result_1_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_18 = bits(result_1_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_19 = bits(result_1_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_20 = bits(result_1_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_21 = bits(result_1_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_22 = bits(result_1_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_23 = mux(_result_1_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_24 = mux(_result_1_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_25 = mux(_result_1_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_26 = mux(_result_1_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_27 = mux(_result_1_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_28 = mux(_result_1_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_29 = mux(_result_1_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_30 = mux(_result_1_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_31 = mux(_result_1_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_32 = mux(_result_1_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_33 = mux(_result_1_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_34 = mux(_result_1_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_35 = mux(_result_1_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_36 = mux(_result_1_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_37 = mux(_result_1_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_38 = mux(_result_1_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_39 = mux(_result_1_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_40 = mux(_result_1_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_41 = mux(_result_1_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_42 = mux(_result_1_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_43 = mux(_result_1_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_t_rec_rawIn_normDist = mux(_result_1_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_subnormFract_T = dshl(result_1_t_rec_rawIn_fractIn, result_1_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_t_rec_rawIn_subnormFract_T_1 = bits(_result_1_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_t_rec_rawIn_subnormFract = shl(_result_1_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_t_rec_rawIn_adjustedExp_T = xor(result_1_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_t_rec_rawIn_adjustedExp_T_1 = mux(result_1_t_rec_rawIn_isZeroExpIn, _result_1_t_rec_rawIn_adjustedExp_T, result_1_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_t_rec_rawIn_adjustedExp_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_t_rec_rawIn_adjustedExp_T_4 = add(_result_1_t_rec_rawIn_adjustedExp_T_1, _result_1_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_adjustedExp = tail(_result_1_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_isZero = and(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_t_rec_rawIn_isSpecial_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_t_rec_rawIn_isSpecial = eq(_result_1_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_t_rec_rawIn_out_isNaN_T = eq(result_1_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_t_rec_rawIn_out_isNaN_T_1 = and(result_1_t_rec_rawIn_isSpecial, _result_1_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_t_rec_rawIn.isNaN <= _result_1_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_t_rec_rawIn_out_isInf_T = and(result_1_t_rec_rawIn_isSpecial, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_t_rec_rawIn.isInf <= _result_1_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_t_rec_rawIn.isZero <= result_1_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_t_rec_rawIn.sign <= result_1_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_t_rec_rawIn_out_sExp_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_t_rec_rawIn_out_sExp_T_1 = cvt(_result_1_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_t_rec_rawIn.sExp <= _result_1_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_t_rec_rawIn_out_sig_T = eq(result_1_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_t_rec_rawIn_out_sig_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_subnormFract, result_1_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_t_rec_rawIn_out_sig_T_3 = cat(_result_1_t_rec_rawIn_out_sig_T_1, _result_1_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_t_rec_rawIn.sig <= _result_1_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_t_rec_T = bits(result_1_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_t_rec_T_1 = mux(result_1_t_rec_rawIn.isZero, UInt<3>("h0"), _result_1_t_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_t_rec_T_2 = mux(result_1_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_t_rec_T_3 = or(_result_1_t_rec_T_1, _result_1_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_t_rec_T_4 = cat(result_1_t_rec_rawIn.sign, _result_1_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_t_rec_T_5 = bits(result_1_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_t_rec_T_6 = cat(_result_1_t_rec_T_4, _result_1_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_t_rec_T_7 = bits(result_1_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_t_rec = cat(_result_1_t_rec_T_6, _result_1_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node result_1_self_rec_rawIn_sign = bits(multWire.bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_self_rec_rawIn_expIn = bits(multWire.bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_self_rec_rawIn_fractIn = bits(multWire.bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_self_rec_rawIn_isZeroExpIn = eq(result_1_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_self_rec_rawIn_isZeroFractIn = eq(result_1_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_self_rec_rawIn_normDist_T = bits(result_1_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_1 = bits(result_1_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_2 = bits(result_1_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_3 = bits(result_1_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_4 = bits(result_1_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_5 = bits(result_1_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_6 = bits(result_1_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_7 = bits(result_1_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_8 = bits(result_1_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_9 = bits(result_1_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_10 = bits(result_1_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_11 = bits(result_1_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_12 = bits(result_1_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_13 = bits(result_1_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_14 = bits(result_1_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_15 = bits(result_1_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_16 = bits(result_1_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_17 = bits(result_1_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_18 = bits(result_1_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_19 = bits(result_1_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_20 = bits(result_1_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_21 = bits(result_1_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_22 = bits(result_1_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_23 = mux(_result_1_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_24 = mux(_result_1_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_25 = mux(_result_1_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_26 = mux(_result_1_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_27 = mux(_result_1_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_28 = mux(_result_1_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_29 = mux(_result_1_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_30 = mux(_result_1_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_31 = mux(_result_1_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_32 = mux(_result_1_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_33 = mux(_result_1_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_34 = mux(_result_1_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_35 = mux(_result_1_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_36 = mux(_result_1_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_37 = mux(_result_1_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_38 = mux(_result_1_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_39 = mux(_result_1_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_40 = mux(_result_1_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_41 = mux(_result_1_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_42 = mux(_result_1_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_43 = mux(_result_1_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_self_rec_rawIn_normDist = mux(_result_1_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_subnormFract_T = dshl(result_1_self_rec_rawIn_fractIn, result_1_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_self_rec_rawIn_subnormFract_T_1 = bits(_result_1_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_self_rec_rawIn_subnormFract = shl(_result_1_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_self_rec_rawIn_adjustedExp_T = xor(result_1_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_self_rec_rawIn_adjustedExp_T_1 = mux(result_1_self_rec_rawIn_isZeroExpIn, _result_1_self_rec_rawIn_adjustedExp_T, result_1_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_self_rec_rawIn_adjustedExp_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_self_rec_rawIn_adjustedExp_T_4 = add(_result_1_self_rec_rawIn_adjustedExp_T_1, _result_1_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_adjustedExp = tail(_result_1_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_isZero = and(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_self_rec_rawIn_isSpecial_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_self_rec_rawIn_isSpecial = eq(_result_1_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_self_rec_rawIn_out_isNaN_T = eq(result_1_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_self_rec_rawIn_out_isNaN_T_1 = and(result_1_self_rec_rawIn_isSpecial, _result_1_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_self_rec_rawIn.isNaN <= _result_1_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_self_rec_rawIn_out_isInf_T = and(result_1_self_rec_rawIn_isSpecial, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_self_rec_rawIn.isInf <= _result_1_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_self_rec_rawIn.isZero <= result_1_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_self_rec_rawIn.sign <= result_1_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_self_rec_rawIn_out_sExp_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_self_rec_rawIn_out_sExp_T_1 = cvt(_result_1_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_self_rec_rawIn.sExp <= _result_1_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_self_rec_rawIn_out_sig_T = eq(result_1_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_self_rec_rawIn_out_sig_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_subnormFract, result_1_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_self_rec_rawIn_out_sig_T_3 = cat(_result_1_self_rec_rawIn_out_sig_T_1, _result_1_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_self_rec_rawIn.sig <= _result_1_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_self_rec_T = bits(result_1_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_self_rec_T_1 = mux(result_1_self_rec_rawIn.isZero, UInt<3>("h0"), _result_1_self_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_self_rec_T_2 = mux(result_1_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_self_rec_T_3 = or(_result_1_self_rec_T_1, _result_1_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_self_rec_T_4 = cat(result_1_self_rec_rawIn.sign, _result_1_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_self_rec_T_5 = bits(result_1_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_self_rec_T_6 = cat(_result_1_self_rec_T_4, _result_1_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_self_rec_T_7 = bits(result_1_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_self_rec = cat(_result_1_self_rec_T_6, _result_1_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst result_1_in_to_rec_fn of INToRecFN @[Arithmetic.scala 286:34]
      result_1_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      result_1_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      result_1_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      result_1_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst result_1_t_resizer of RecFNToRecFN_1 @[Arithmetic.scala 295:31]
      result_1_t_resizer.io.in <= result_1_t_rec @[Arithmetic.scala 296:25]
      result_1_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      result_1_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst result_1_muladder of MulAddRecFN_1 @[Arithmetic.scala 302:30]
      result_1_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      result_1_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      result_1_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      result_1_muladder.io.a <= result_1_t_resizer.io.out @[Arithmetic.scala 308:23]
      result_1_muladder.io.b <= result_1_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      result_1_muladder.io.c <= result_1_self_rec @[Arithmetic.scala 310:23]
      wire result_1_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node result_1_result_bits_rawIn_exp = bits(result_1_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _result_1_result_bits_rawIn_isZero_T = bits(result_1_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node result_1_result_bits_rawIn_isZero = eq(_result_1_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _result_1_result_bits_rawIn_isSpecial_T = bits(result_1_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node result_1_result_bits_rawIn_isSpecial = eq(_result_1_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire result_1_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _result_1_result_bits_rawIn_out_isNaN_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _result_1_result_bits_rawIn_out_isNaN_T_1 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      result_1_result_bits_rawIn.isNaN <= _result_1_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _result_1_result_bits_rawIn_out_isInf_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _result_1_result_bits_rawIn_out_isInf_T_1 = eq(_result_1_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _result_1_result_bits_rawIn_out_isInf_T_2 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      result_1_result_bits_rawIn.isInf <= _result_1_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      result_1_result_bits_rawIn.isZero <= result_1_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _result_1_result_bits_rawIn_out_sign_T = bits(result_1_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      result_1_result_bits_rawIn.sign <= _result_1_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _result_1_result_bits_rawIn_out_sExp_T = cvt(result_1_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      result_1_result_bits_rawIn.sExp <= _result_1_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _result_1_result_bits_rawIn_out_sig_T = eq(result_1_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _result_1_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _result_1_result_bits_rawIn_out_sig_T_2 = bits(result_1_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _result_1_result_bits_rawIn_out_sig_T_3 = cat(_result_1_result_bits_rawIn_out_sig_T_1, _result_1_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      result_1_result_bits_rawIn.sig <= _result_1_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node result_1_result_bits_isSubnormal = lt(result_1_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _result_1_result_bits_denormShiftDist_T = bits(result_1_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _result_1_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _result_1_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node result_1_result_bits_denormShiftDist = tail(_result_1_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _result_1_result_bits_denormFract_T = shr(result_1_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _result_1_result_bits_denormFract_T_1 = dshr(_result_1_result_bits_denormFract_T, result_1_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node result_1_result_bits_denormFract = bits(_result_1_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _result_1_result_bits_expOut_T = bits(result_1_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _result_1_result_bits_expOut_T_1 = sub(_result_1_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_2 = tail(_result_1_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_3 = mux(result_1_result_bits_isSubnormal, UInt<1>("h0"), _result_1_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _result_1_result_bits_expOut_T_4 = or(result_1_result_bits_rawIn.isNaN, result_1_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _result_1_result_bits_expOut_T_5 = bits(_result_1_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _result_1_result_bits_expOut_T_6 = mux(_result_1_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node result_1_result_bits_expOut = or(_result_1_result_bits_expOut_T_3, _result_1_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _result_1_result_bits_fractOut_T = bits(result_1_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _result_1_result_bits_fractOut_T_1 = mux(result_1_result_bits_rawIn.isInf, UInt<1>("h0"), _result_1_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node result_1_result_bits_fractOut = mux(result_1_result_bits_isSubnormal, result_1_result_bits_denormFract, _result_1_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node result_1_result_bits_hi = cat(result_1_result_bits_rawIn.sign, result_1_result_bits_expOut) @[Cat.scala 33:92]
      node _result_1_result_bits_T = cat(result_1_result_bits_hi, result_1_result_bits_fractOut) @[Cat.scala 33:92]
      result_1_result.bits <= _result_1_result_bits_T @[Arithmetic.scala 313:21]
      result_1 <= result_1_result @[MAccDFE.scala 89:14]
      result_0 <= result_1 @[MAccDFE.scala 90:14]
      node _count_T = add(count, UInt<1>("h1")) @[MAccDFE.scala 91:20]
      node _count_T_1 = tail(_count_T, 1) @[MAccDFE.scala 91:20]
      count <= _count_T_1 @[MAccDFE.scala 91:11]
      state <= UInt<2>("h1") @[MAccDFE.scala 92:11]
    node _T_15 = and(accQueue.io.deq.valid, accQueue.io.deq.ready) @[MAccDFE.scala 100:30]
    when _T_15 : @[MAccDFE.scala 100:56]
      accNum <= accQueue.io.deq.bits @[MAccDFE.scala 101:12]
      count <= UInt<1>("h0") @[MAccDFE.scala 102:11]
      wire _result_0_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 103:29]
      _result_0_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 103:29]
      result_0 <= _result_0_WIRE_1 @[MAccDFE.scala 103:14]
      wire _result_1_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 104:29]
      _result_1_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 104:29]
      result_1 <= _result_1_WIRE_1 @[MAccDFE.scala 104:14]
      state <= UInt<2>("h2") @[MAccDFE.scala 105:11]
    node _T_16 = and(io.outData[0].valid, io.outData[0].ready) @[MAccDFE.scala 109:29]
    node _T_17 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 109:64]
    node _T_18 = eq(accNum, UInt<1>("h0")) @[MAccDFE.scala 109:90]
    node _T_19 = and(_T_17, _T_18) @[MAccDFE.scala 109:79]
    node _T_20 = or(_T_16, _T_19) @[MAccDFE.scala 109:53]
    when _T_20 : @[MAccDFE.scala 109:101]
      state <= UInt<2>("h0") @[MAccDFE.scala 110:11]
    node _T_21 = eq(count, accNum) @[MAccDFE.scala 113:15]
    node _T_22 = neq(state, UInt<2>("h0")) @[MAccDFE.scala 113:37]
    node _T_23 = and(_T_21, _T_22) @[MAccDFE.scala 113:27]
    when _T_23 : @[MAccDFE.scala 113:51]
      node io_outData_0_bits_t_rec_rawIn_sign = bits(result_1.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_t_rec_rawIn_expIn = bits(result_1.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_t_rec_rawIn_fractIn = bits(result_1.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_t_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_t_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_t_rec_rawIn_normDist = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_t_rec_rawIn_fractIn, io_outData_0_bits_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_t_rec_rawIn_subnormFract = shl(_io_outData_0_bits_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T, io_outData_0_bits_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_isZero = and(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_t_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_t_rec_rawIn_isSpecial = eq(_io_outData_0_bits_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_t_rec_rawIn_isSpecial, _io_outData_0_bits_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_t_rec_rawIn.isNaN <= _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_t_rec_rawIn_out_isInf_T = and(io_outData_0_bits_t_rec_rawIn_isSpecial, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_t_rec_rawIn.isInf <= _io_outData_0_bits_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_t_rec_rawIn.isZero <= io_outData_0_bits_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_t_rec_rawIn.sign <= io_outData_0_bits_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_t_rec_rawIn.sExp <= _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T = eq(io_outData_0_bits_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_subnormFract, io_outData_0_bits_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_t_rec_rawIn_out_sig_T_1, _io_outData_0_bits_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_t_rec_rawIn.sig <= _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_t_rec_T = bits(io_outData_0_bits_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_t_rec_T_1 = mux(io_outData_0_bits_t_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_t_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_t_rec_T_2 = mux(io_outData_0_bits_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_t_rec_T_3 = or(_io_outData_0_bits_t_rec_T_1, _io_outData_0_bits_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_t_rec_T_4 = cat(io_outData_0_bits_t_rec_rawIn.sign, _io_outData_0_bits_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_t_rec_T_5 = bits(io_outData_0_bits_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_t_rec_T_6 = cat(_io_outData_0_bits_t_rec_T_4, _io_outData_0_bits_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_t_rec_T_7 = bits(io_outData_0_bits_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_t_rec = cat(_io_outData_0_bits_t_rec_T_6, _io_outData_0_bits_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node io_outData_0_bits_self_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_self_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_self_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_self_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_self_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_self_rec_rawIn_normDist = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_self_rec_rawIn_fractIn, io_outData_0_bits_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_self_rec_rawIn_subnormFract = shl(_io_outData_0_bits_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T, io_outData_0_bits_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_isZero = and(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_self_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_self_rec_rawIn_isSpecial = eq(_io_outData_0_bits_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_self_rec_rawIn_isSpecial, _io_outData_0_bits_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_self_rec_rawIn.isNaN <= _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_self_rec_rawIn_out_isInf_T = and(io_outData_0_bits_self_rec_rawIn_isSpecial, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_self_rec_rawIn.isInf <= _io_outData_0_bits_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_self_rec_rawIn.isZero <= io_outData_0_bits_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_self_rec_rawIn.sign <= io_outData_0_bits_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_self_rec_rawIn.sExp <= _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T = eq(io_outData_0_bits_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_subnormFract, io_outData_0_bits_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_self_rec_rawIn_out_sig_T_1, _io_outData_0_bits_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_self_rec_rawIn.sig <= _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_self_rec_T = bits(io_outData_0_bits_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_self_rec_T_1 = mux(io_outData_0_bits_self_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_self_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_self_rec_T_2 = mux(io_outData_0_bits_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_self_rec_T_3 = or(_io_outData_0_bits_self_rec_T_1, _io_outData_0_bits_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_self_rec_T_4 = cat(io_outData_0_bits_self_rec_rawIn.sign, _io_outData_0_bits_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_self_rec_T_5 = bits(io_outData_0_bits_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_self_rec_T_6 = cat(_io_outData_0_bits_self_rec_T_4, _io_outData_0_bits_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_self_rec_T_7 = bits(io_outData_0_bits_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_self_rec = cat(_io_outData_0_bits_self_rec_T_6, _io_outData_0_bits_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst io_outData_0_bits_in_to_rec_fn of INToRecFN_1 @[Arithmetic.scala 286:34]
      io_outData_0_bits_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      io_outData_0_bits_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      io_outData_0_bits_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      io_outData_0_bits_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst io_outData_0_bits_t_resizer of RecFNToRecFN_2 @[Arithmetic.scala 295:31]
      io_outData_0_bits_t_resizer.io.in <= io_outData_0_bits_t_rec @[Arithmetic.scala 296:25]
      io_outData_0_bits_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      io_outData_0_bits_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst io_outData_0_bits_muladder of MulAddRecFN_2 @[Arithmetic.scala 302:30]
      io_outData_0_bits_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      io_outData_0_bits_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      io_outData_0_bits_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      io_outData_0_bits_muladder.io.a <= io_outData_0_bits_t_resizer.io.out @[Arithmetic.scala 308:23]
      io_outData_0_bits_muladder.io.b <= io_outData_0_bits_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      io_outData_0_bits_muladder.io.c <= io_outData_0_bits_self_rec @[Arithmetic.scala 310:23]
      wire io_outData_0_bits_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node io_outData_0_bits_result_bits_rawIn_exp = bits(io_outData_0_bits_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _io_outData_0_bits_result_bits_rawIn_isZero_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node io_outData_0_bits_result_bits_rawIn_isZero = eq(_io_outData_0_bits_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _io_outData_0_bits_result_bits_rawIn_isSpecial_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node io_outData_0_bits_result_bits_rawIn_isSpecial = eq(_io_outData_0_bits_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire io_outData_0_bits_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      io_outData_0_bits_result_bits_rawIn.isNaN <= _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1 = eq(_io_outData_0_bits_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      io_outData_0_bits_result_bits_rawIn.isInf <= _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      io_outData_0_bits_result_bits_rawIn.isZero <= io_outData_0_bits_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sign_T = bits(io_outData_0_bits_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      io_outData_0_bits_result_bits_rawIn.sign <= _io_outData_0_bits_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sExp_T = cvt(io_outData_0_bits_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      io_outData_0_bits_result_bits_rawIn.sExp <= _io_outData_0_bits_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T = eq(io_outData_0_bits_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_2 = bits(io_outData_0_bits_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_result_bits_rawIn_out_sig_T_1, _io_outData_0_bits_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      io_outData_0_bits_result_bits_rawIn.sig <= _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node io_outData_0_bits_result_bits_isSubnormal = lt(io_outData_0_bits_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _io_outData_0_bits_result_bits_denormShiftDist_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _io_outData_0_bits_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_outData_0_bits_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node io_outData_0_bits_result_bits_denormShiftDist = tail(_io_outData_0_bits_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _io_outData_0_bits_result_bits_denormFract_T = shr(io_outData_0_bits_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _io_outData_0_bits_result_bits_denormFract_T_1 = dshr(_io_outData_0_bits_result_bits_denormFract_T, io_outData_0_bits_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node io_outData_0_bits_result_bits_denormFract = bits(_io_outData_0_bits_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _io_outData_0_bits_result_bits_expOut_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _io_outData_0_bits_result_bits_expOut_T_1 = sub(_io_outData_0_bits_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_2 = tail(_io_outData_0_bits_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_3 = mux(io_outData_0_bits_result_bits_isSubnormal, UInt<1>("h0"), _io_outData_0_bits_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _io_outData_0_bits_result_bits_expOut_T_4 = or(io_outData_0_bits_result_bits_rawIn.isNaN, io_outData_0_bits_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _io_outData_0_bits_result_bits_expOut_T_5 = bits(_io_outData_0_bits_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _io_outData_0_bits_result_bits_expOut_T_6 = mux(_io_outData_0_bits_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node io_outData_0_bits_result_bits_expOut = or(_io_outData_0_bits_result_bits_expOut_T_3, _io_outData_0_bits_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _io_outData_0_bits_result_bits_fractOut_T = bits(io_outData_0_bits_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _io_outData_0_bits_result_bits_fractOut_T_1 = mux(io_outData_0_bits_result_bits_rawIn.isInf, UInt<1>("h0"), _io_outData_0_bits_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node io_outData_0_bits_result_bits_fractOut = mux(io_outData_0_bits_result_bits_isSubnormal, io_outData_0_bits_result_bits_denormFract, _io_outData_0_bits_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node io_outData_0_bits_result_bits_hi = cat(io_outData_0_bits_result_bits_rawIn.sign, io_outData_0_bits_result_bits_expOut) @[Cat.scala 33:92]
      node _io_outData_0_bits_result_bits_T = cat(io_outData_0_bits_result_bits_hi, io_outData_0_bits_result_bits_fractOut) @[Cat.scala 33:92]
      io_outData_0_bits_result.bits <= _io_outData_0_bits_result_bits_T @[Arithmetic.scala 313:21]
      io.outData[0].bits <= io_outData_0_bits_result @[MAccDFE.scala 115:24]
      io.outData[0].valid <= UInt<1>("h1") @[MAccDFE.scala 116:25]
    else :
      wire _io_outData_0_bits_WIRE : { bits : UInt<32>} @[MAccDFE.scala 118:39]
      _io_outData_0_bits_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 118:39]
      io.outData[0].bits <= _io_outData_0_bits_WIRE @[MAccDFE.scala 118:24]
      io.outData[0].valid <= UInt<1>("h0") @[MAccDFE.scala 119:25]

  module Queue_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBPE :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<14>}, idle : UInt<1>}
    output df_io : { memQueuesIO : { outgoingReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<13>, dataIn : UInt<32>}}[5], flip inReadData : { valid : UInt<1>, bits : UInt<32>}[4], readQueuesEnqReady : UInt<1>[4]}}
    output addr_gen_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    inst memReadQueues_0 of Queue_25 @[DataflowPE.scala 63:32]
    memReadQueues_0.clock <= clock
    memReadQueues_0.reset <= reset
    inst memReadQueues_1 of Queue_26 @[DataflowPE.scala 63:32]
    memReadQueues_1.clock <= clock
    memReadQueues_1.reset <= reset
    inst memReadQueues_2 of Queue_27 @[DataflowPE.scala 63:32]
    memReadQueues_2.clock <= clock
    memReadQueues_2.reset <= reset
    inst memReadQueues_3 of Queue_28 @[DataflowPE.scala 63:32]
    memReadQueues_3.clock <= clock
    memReadQueues_3.reset <= reset
    memReadQueues_0.io.enq.bits <= df_io.memQueuesIO.inReadData[0].bits @[DataflowPE.scala 67:24]
    memReadQueues_0.io.enq.valid <= df_io.memQueuesIO.inReadData[0].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_0_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 = lt(memReadQueues_0.io.count, _df_io_memQueuesIO_readQueuesEnqReady_0_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[0] <= _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_1.io.enq.bits <= df_io.memQueuesIO.inReadData[1].bits @[DataflowPE.scala 67:24]
    memReadQueues_1.io.enq.valid <= df_io.memQueuesIO.inReadData[1].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_1_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 = lt(memReadQueues_1.io.count, _df_io_memQueuesIO_readQueuesEnqReady_1_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[1] <= _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_2.io.enq.bits <= df_io.memQueuesIO.inReadData[2].bits @[DataflowPE.scala 67:24]
    memReadQueues_2.io.enq.valid <= df_io.memQueuesIO.inReadData[2].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_2_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 = lt(memReadQueues_2.io.count, _df_io_memQueuesIO_readQueuesEnqReady_2_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[2] <= _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_3.io.enq.bits <= df_io.memQueuesIO.inReadData[3].bits @[DataflowPE.scala 67:24]
    memReadQueues_3.io.enq.valid <= df_io.memQueuesIO.inReadData[3].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_3_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 = lt(memReadQueues_3.io.count, _df_io_memQueuesIO_readQueuesEnqReady_3_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[3] <= _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 @[DataflowPE.scala 69:47]
    inst pe_addr_gen of SpMVVBAddressGenerator @[SpMVVBPE.scala 25:27]
    pe_addr_gen.clock <= clock
    pe_addr_gen.reset <= reset
    inst pe_dfe of FloatMultAccEngine @[SpMVVBPE.scala 27:22]
    pe_dfe.clock <= clock
    pe_dfe.reset <= reset
    inst inQueue_0 of Queue_30 @[SpMVVBAddressGenerator.scala 307:27]
    inQueue_0.clock <= clock
    inQueue_0.reset <= reset
    inst inQueue_1 of Queue_31 @[SpMVVBAddressGenerator.scala 308:27]
    inQueue_1.clock <= clock
    inQueue_1.reset <= reset
    inst outQueue of Queue_32 @[SpMVVBAddressGenerator.scala 309:26]
    outQueue.clock <= clock
    outQueue.reset <= reset
    pe_dfe.io.inData[0].bits.bits <= inQueue_0.io.deq.bits @[SpMVVBAddressGenerator.scala 312:35]
    pe_dfe.io.inData[0].valid <= inQueue_0.io.deq.valid @[SpMVVBAddressGenerator.scala 313:31]
    inQueue_0.io.deq.ready <= pe_dfe.io.inData[0].ready @[SpMVVBAddressGenerator.scala 314:28]
    inQueue_0.io.enq.bits <= pe_addr_gen.ctrl_io.x_vals.bits @[SpMVVBAddressGenerator.scala 316:27]
    inQueue_0.io.enq.valid <= pe_addr_gen.ctrl_io.x_vals.valid @[SpMVVBAddressGenerator.scala 317:28]
    pe_addr_gen.ctrl_io.x_vals.ready <= inQueue_0.io.enq.ready @[SpMVVBAddressGenerator.scala 318:38]
    pe_dfe.io.inData[1].bits.bits <= inQueue_1.io.deq.bits @[SpMVVBAddressGenerator.scala 321:35]
    pe_dfe.io.inData[1].valid <= inQueue_1.io.deq.valid @[SpMVVBAddressGenerator.scala 322:31]
    inQueue_1.io.deq.ready <= pe_dfe.io.inData[1].ready @[SpMVVBAddressGenerator.scala 323:28]
    inQueue_1.io.enq.bits <= pe_addr_gen.ctrl_io.a_vals.bits @[SpMVVBAddressGenerator.scala 325:27]
    inQueue_1.io.enq.valid <= pe_addr_gen.ctrl_io.a_vals.valid @[SpMVVBAddressGenerator.scala 326:28]
    pe_addr_gen.ctrl_io.a_vals.ready <= inQueue_1.io.enq.ready @[SpMVVBAddressGenerator.scala 327:38]
    outQueue.io.enq.bits <= pe_dfe.io.outData[0].bits.bits @[SpMVVBAddressGenerator.scala 330:26]
    outQueue.io.enq.valid <= pe_dfe.io.outData[0].valid @[SpMVVBAddressGenerator.scala 331:27]
    pe_dfe.io.outData[0].ready <= outQueue.io.enq.ready @[SpMVVBAddressGenerator.scala 332:32]
    pe_addr_gen.ctrl_io.y_vals.bits <= outQueue.io.deq.bits @[SpMVVBAddressGenerator.scala 334:37]
    pe_addr_gen.ctrl_io.y_vals.valid <= outQueue.io.deq.valid @[SpMVVBAddressGenerator.scala 335:38]
    outQueue.io.deq.ready <= pe_addr_gen.ctrl_io.y_vals.ready @[SpMVVBAddressGenerator.scala 336:27]
    pe_dfe.ctrl_io.resetCounter.bits <= pe_addr_gen.ctrl_io.row_elem_left.bits @[SpMVVBAddressGenerator.scala 339:38]
    pe_dfe.ctrl_io.resetCounter.valid <= pe_addr_gen.ctrl_io.row_elem_left.valid @[SpMVVBAddressGenerator.scala 340:39]
    pe_addr_gen.ctrl_io.row_elem_left.ready <= pe_dfe.ctrl_io.resetCounter.ready @[SpMVVBAddressGenerator.scala 341:45]
    df_io.memQueuesIO.outgoingReq[0].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[0].bits.addr <= pe_addr_gen.mem_io.addressRequests[0].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[0].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[0].valid <= pe_addr_gen.mem_io.addressRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[0].ready <= df_io.memQueuesIO.outgoingReq[0].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[0].bits <= memReadQueues_0.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[0].valid <= memReadQueues_0.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_0.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[0].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[1].bits.write <= UInt<1>("h1") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[1].bits.addr <= pe_addr_gen.mem_io.writeRequests[0].bits.address @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[1].bits.dataIn <= pe_addr_gen.mem_io.writeRequests[0].bits.data @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[1].valid <= pe_addr_gen.mem_io.writeRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.writeRequests[0].ready <= df_io.memQueuesIO.outgoingReq[1].ready @[DataflowPE.scala 80:11]
    df_io.memQueuesIO.outgoingReq[2].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[2].bits.addr <= pe_addr_gen.mem_io.addressRequests[1].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[2].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[2].valid <= pe_addr_gen.mem_io.addressRequests[1].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[1].ready <= df_io.memQueuesIO.outgoingReq[2].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[1].bits <= memReadQueues_1.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[1].valid <= memReadQueues_1.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_1.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[1].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[3].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[3].bits.addr <= pe_addr_gen.mem_io.addressRequests[2].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[3].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[3].valid <= pe_addr_gen.mem_io.addressRequests[2].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[2].ready <= df_io.memQueuesIO.outgoingReq[3].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[2].bits <= memReadQueues_2.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[2].valid <= memReadQueues_2.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_2.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[2].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[4].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[4].bits.addr <= pe_addr_gen.mem_io.addressRequests[3].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[4].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[4].valid <= pe_addr_gen.mem_io.addressRequests[3].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[3].ready <= df_io.memQueuesIO.outgoingReq[4].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[3].bits <= memReadQueues_3.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[3].valid <= memReadQueues_3.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_3.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[3].ready @[DataflowPE.scala 85:43]
    pe_addr_gen.pe_ctrl_io.reset_setup <= addr_gen_ctrl_io.reset_setup @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_xlen_pow2 <= addr_gen_ctrl_io.in_xlen_pow2 @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_start <= addr_gen_ctrl_io.in_row_start @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_nrows <= addr_gen_ctrl_io.in_nrows @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_y_addr <= addr_gen_ctrl_io.in_y_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_x_addr <= addr_gen_ctrl_io.in_x_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_ptr <= addr_gen_ctrl_io.in_row_ptr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_col_idx <= addr_gen_ctrl_io.in_col_idx @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_A <= addr_gen_ctrl_io.in_A @[DataflowPE.scala 144:22]
    io.ctrl_cmd.ready <= UInt<1>("h1") @[SpMVVBPE.scala 34:21]
    node _io_idle_T = eq(pe_addr_gen.mem_io.generatingRequests, UInt<1>("h0")) @[SpMVVBPE.scala 35:14]
    node _io_idle_T_1 = and(_io_idle_T, pe_dfe.ctrl_io.idle) @[SpMVVBPE.scala 35:53]
    io.idle <= _io_idle_T_1 @[SpMVVBPE.scala 35:11]

  module Queue_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBAddressGenerator_1 :
    input clock : Clock
    input reset : Reset
    output mem_io : { addressRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<13>}[4], flip dataResponses : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4], writeRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<13>, data : UInt<32>}}[1], generatingRequests : UInt<1>}
    output ctrl_io : { a_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, x_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip y_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, row_elem_left : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}
    output pe_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    reg base_A : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_A) @[SpMVVBAddressGenerator.scala 66:21]
    reg base_col_idx : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_col_idx) @[SpMVVBAddressGenerator.scala 67:27]
    reg base_row_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_row_ptr) @[SpMVVBAddressGenerator.scala 68:27]
    reg base_x_ptr : UInt<9>, clock with :
      reset => (UInt<1>("h0"), base_x_ptr) @[SpMVVBAddressGenerator.scala 69:25]
    reg base_y_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_y_ptr) @[SpMVVBAddressGenerator.scala 70:25]
    reg nrows : UInt<13>, clock with :
      reset => (UInt<1>("h0"), nrows) @[SpMVVBAddressGenerator.scala 71:20]
    reg log_xchunk : UInt<11>, clock with :
      reset => (UInt<1>("h0"), log_xchunk) @[SpMVVBAddressGenerator.scala 72:25]
    reg xlen_pow2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), xlen_pow2) @[SpMVVBAddressGenerator.scala 73:24]
    reg curr_a_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_a_nz) @[SpMVVBAddressGenerator.scala 75:24]
    reg curr_col_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_col_nz) @[SpMVVBAddressGenerator.scala 76:26]
    reg row_elem_left_a : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_a) @[SpMVVBAddressGenerator.scala 77:30]
    reg row_elem_left_col : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_col) @[SpMVVBAddressGenerator.scala 78:32]
    reg row_start : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_start) @[SpMVVBAddressGenerator.scala 79:24]
    reg curr_row : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_row) @[SpMVVBAddressGenerator.scala 80:23]
    reg curr_y : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_y) @[SpMVVBAddressGenerator.scala 81:21]
    reg request_3_enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 83:35]
    node not_last_row = neq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 85:34]
    node _update_row_T = eq(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:39]
    node _update_row_T_1 = eq(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:70]
    node update_row = and(_update_row_T, _update_row_T_1) @[SpMVVBAddressGenerator.scala 86:48]
    node _T = and(mem_io.dataResponses[0].valid, mem_io.dataResponses[1].valid) @[SpMVVBAddressGenerator.scala 88:40]
    node _T_1 = and(_T, ctrl_io.a_vals.ready) @[SpMVVBAddressGenerator.scala 88:73]
    node _T_2 = and(_T_1, ctrl_io.x_vals.ready) @[SpMVVBAddressGenerator.scala 88:97]
    when _T_2 : @[SpMVVBAddressGenerator.scala 88:122]
      mem_io.dataResponses[0].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 90:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 91:39]
      ctrl_io.a_vals.bits <= mem_io.dataResponses[0].bits @[SpMVVBAddressGenerator.scala 92:29]
      ctrl_io.a_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 93:30]
      ctrl_io.x_vals.bits <= mem_io.dataResponses[1].bits @[SpMVVBAddressGenerator.scala 94:29]
      ctrl_io.x_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 95:30]
    else :
      mem_io.dataResponses[0].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 97:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 98:39]
      ctrl_io.a_vals.bits is invalid @[SpMVVBAddressGenerator.scala 99:29]
      ctrl_io.a_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 100:30]
      ctrl_io.x_vals.bits is invalid @[SpMVVBAddressGenerator.scala 101:29]
      ctrl_io.x_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 102:30]
    node _T_3 = and(mem_io.writeRequests[0].ready, ctrl_io.y_vals.valid) @[SpMVVBAddressGenerator.scala 105:40]
    when _T_3 : @[SpMVVBAddressGenerator.scala 105:65]
      ctrl_io.y_vals.ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 107:30]
      mem_io.writeRequests[0].bits.data <= ctrl_io.y_vals.bits @[SpMVVBAddressGenerator.scala 108:43]
      node _mem_io_writeRequests_0_bits_address_T = add(base_y_ptr, curr_y) @[SpMVVBAddressGenerator.scala 109:60]
      node _mem_io_writeRequests_0_bits_address_T_1 = tail(_mem_io_writeRequests_0_bits_address_T, 1) @[SpMVVBAddressGenerator.scala 109:60]
      mem_io.writeRequests[0].bits.address <= _mem_io_writeRequests_0_bits_address_T_1 @[SpMVVBAddressGenerator.scala 109:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 110:39]
    else :
      ctrl_io.y_vals.ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 112:30]
      mem_io.writeRequests[0].bits.data is invalid @[SpMVVBAddressGenerator.scala 113:43]
      mem_io.writeRequests[0].bits.address is invalid @[SpMVVBAddressGenerator.scala 114:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 115:39]
    when pe_ctrl_io.reset_setup : @[SpMVVBAddressGenerator.scala 119:34]
      base_A <= pe_ctrl_io.in_A @[SpMVVBAddressGenerator.scala 121:16]
      base_col_idx <= pe_ctrl_io.in_col_idx @[SpMVVBAddressGenerator.scala 122:22]
      base_row_ptr <= pe_ctrl_io.in_row_ptr @[SpMVVBAddressGenerator.scala 123:22]
      base_x_ptr <= pe_ctrl_io.in_x_addr @[SpMVVBAddressGenerator.scala 124:20]
      base_y_ptr <= pe_ctrl_io.in_y_addr @[SpMVVBAddressGenerator.scala 125:20]
      node _log_xchunk_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 127:63]
      node _log_xchunk_T_1 = bits(_log_xchunk_T, 0, 0) @[OneHot.scala 47:45]
      node _log_xchunk_T_2 = bits(_log_xchunk_T, 1, 1) @[OneHot.scala 47:45]
      node _log_xchunk_T_3 = bits(_log_xchunk_T, 2, 2) @[OneHot.scala 47:45]
      node _log_xchunk_T_4 = bits(_log_xchunk_T, 3, 3) @[OneHot.scala 47:45]
      node _log_xchunk_T_5 = bits(_log_xchunk_T, 4, 4) @[OneHot.scala 47:45]
      node _log_xchunk_T_6 = bits(_log_xchunk_T, 5, 5) @[OneHot.scala 47:45]
      node _log_xchunk_T_7 = bits(_log_xchunk_T, 6, 6) @[OneHot.scala 47:45]
      node _log_xchunk_T_8 = bits(_log_xchunk_T, 7, 7) @[OneHot.scala 47:45]
      node _log_xchunk_T_9 = bits(_log_xchunk_T, 8, 8) @[OneHot.scala 47:45]
      node _log_xchunk_T_10 = mux(_log_xchunk_T_8, UInt<3>("h7"), UInt<4>("h8")) @[Mux.scala 47:70]
      node _log_xchunk_T_11 = mux(_log_xchunk_T_7, UInt<3>("h6"), _log_xchunk_T_10) @[Mux.scala 47:70]
      node _log_xchunk_T_12 = mux(_log_xchunk_T_6, UInt<3>("h5"), _log_xchunk_T_11) @[Mux.scala 47:70]
      node _log_xchunk_T_13 = mux(_log_xchunk_T_5, UInt<3>("h4"), _log_xchunk_T_12) @[Mux.scala 47:70]
      node _log_xchunk_T_14 = mux(_log_xchunk_T_4, UInt<2>("h3"), _log_xchunk_T_13) @[Mux.scala 47:70]
      node _log_xchunk_T_15 = mux(_log_xchunk_T_3, UInt<2>("h2"), _log_xchunk_T_14) @[Mux.scala 47:70]
      node _log_xchunk_T_16 = mux(_log_xchunk_T_2, UInt<1>("h1"), _log_xchunk_T_15) @[Mux.scala 47:70]
      node _log_xchunk_T_17 = mux(_log_xchunk_T_1, UInt<1>("h0"), _log_xchunk_T_16) @[Mux.scala 47:70]
      log_xchunk <= _log_xchunk_T_17 @[SpMVVBAddressGenerator.scala 127:20]
      node _xlen_pow2_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 128:46]
      xlen_pow2 <= _xlen_pow2_T @[SpMVVBAddressGenerator.scala 128:19]
      nrows <= pe_ctrl_io.in_nrows @[SpMVVBAddressGenerator.scala 130:15]
      curr_a_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 132:19]
      curr_col_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 133:21]
      row_elem_left_col <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 135:27]
      row_elem_left_a <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 136:25]
      row_start <= pe_ctrl_io.in_row_start @[SpMVVBAddressGenerator.scala 138:19]
      curr_row <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 140:18]
      curr_y <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 141:16]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 142:26]
    node _T_4 = eq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 145:22]
    node _T_5 = and(_T_4, update_row) @[SpMVVBAddressGenerator.scala 145:33]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 145:10]
    when _T_6 : @[SpMVVBAddressGenerator.scala 145:48]
      mem_io.generatingRequests <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 146:35]
    else :
      mem_io.generatingRequests <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 148:35]
    node _x_bank_mask_T = dshr(mem_io.dataResponses[2].bits, log_xchunk) @[SpMVVBAddressGenerator.scala 154:31]
    node _x_bank_mask_T_1 = shl(_x_bank_mask_T, 8) @[SpMVVBAddressGenerator.scala 154:46]
    node x_bank_mask = bits(_x_bank_mask_T_1, 10, 0) @[SpMVVBAddressGenerator.scala 154:63]
    node _T_7 = and(mem_io.dataResponses[2].valid, mem_io.dataResponses[2].ready) @[SpMVVBAddressGenerator.scala 155:40]
    node _T_8 = and(_T_7, mem_io.addressRequests[0].ready) @[SpMVVBAddressGenerator.scala 155:73]
    when _T_8 : @[SpMVVBAddressGenerator.scala 155:109]
      node _x_offset_T = sub(xlen_pow2, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_1 = tail(_x_offset_T, 1) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_2 = and(mem_io.dataResponses[2].bits, _x_offset_T_1) @[SpMVVBAddressGenerator.scala 157:31]
      node x_offset = bits(_x_offset_T_2, 10, 0) @[SpMVVBAddressGenerator.scala 157:53]
      node _mem_io_addressRequests_0_bits_T = bits(x_offset, 10, 0) @[SpMVVBAddressGenerator.scala 158:51]
      node _mem_io_addressRequests_0_bits_T_1 = bits(x_bank_mask, 10, 0) @[SpMVVBAddressGenerator.scala 158:110]
      node _mem_io_addressRequests_0_bits_T_2 = or(_mem_io_addressRequests_0_bits_T, _mem_io_addressRequests_0_bits_T_1) @[SpMVVBAddressGenerator.scala 158:97]
      mem_io.addressRequests[0].bits <= _mem_io_addressRequests_0_bits_T_2 @[SpMVVBAddressGenerator.scala 158:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 159:41]
    else :
      mem_io.addressRequests[0].bits is invalid @[SpMVVBAddressGenerator.scala 161:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 162:41]
    when mem_io.addressRequests[0].ready : @[SpMVVBAddressGenerator.scala 165:78]
      mem_io.dataResponses[2].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 166:39]
    else :
      mem_io.dataResponses[2].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 168:39]
    node _T_9 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 171:21]
    when _T_9 : @[SpMVVBAddressGenerator.scala 171:37]
      mem_io.dataResponses[3].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 173:39]
    else :
      mem_io.dataResponses[3].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 175:39]
    node _T_10 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 178:21]
    node _T_11 = and(_T_10, request_3_enable) @[SpMVVBAddressGenerator.scala 178:37]
    node _T_12 = and(_T_11, ctrl_io.row_elem_left.ready) @[SpMVVBAddressGenerator.scala 178:57]
    when _T_12 : @[SpMVVBAddressGenerator.scala 178:89]
      mem_io.addressRequests[3].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 180:41]
      node _mem_io_addressRequests_3_bits_T = add(base_row_ptr, curr_row) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_1 = tail(_mem_io_addressRequests_3_bits_T, 1) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_2 = add(_mem_io_addressRequests_3_bits_T_1, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 181:67]
      node _mem_io_addressRequests_3_bits_T_3 = tail(_mem_io_addressRequests_3_bits_T_2, 1) @[SpMVVBAddressGenerator.scala 181:67]
      mem_io.addressRequests[3].bits <= _mem_io_addressRequests_3_bits_T_3 @[SpMVVBAddressGenerator.scala 181:40]
    else :
      mem_io.addressRequests[3].bits is invalid @[SpMVVBAddressGenerator.scala 183:40]
      mem_io.addressRequests[3].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 184:41]
    node _T_13 = and(mem_io.addressRequests[3].ready, mem_io.addressRequests[3].valid) @[SpMVVBAddressGenerator.scala 188:42]
    when _T_13 : @[SpMVVBAddressGenerator.scala 188:78]
      request_3_enable <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 189:26]
    node _T_14 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 192:40]
    when _T_14 : @[SpMVVBAddressGenerator.scala 192:74]
      ctrl_io.row_elem_left.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 193:37]
      node _ctrl_io_row_elem_left_bits_T = sub(mem_io.dataResponses[3].bits, row_start) @[SpMVVBAddressGenerator.scala 194:68]
      node _ctrl_io_row_elem_left_bits_T_1 = tail(_ctrl_io_row_elem_left_bits_T, 1) @[SpMVVBAddressGenerator.scala 194:68]
      ctrl_io.row_elem_left.bits <= _ctrl_io_row_elem_left_bits_T_1 @[SpMVVBAddressGenerator.scala 194:36]
    else :
      ctrl_io.row_elem_left.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 196:37]
      ctrl_io.row_elem_left.bits is invalid @[SpMVVBAddressGenerator.scala 197:36]
    node _T_15 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 201:40]
    when _T_15 : @[SpMVVBAddressGenerator.scala 201:74]
      node next_row_val = bits(mem_io.dataResponses[3].bits, 14, 0) @[SpMVVBAddressGenerator.scala 202:56]
      node _curr_row_T = add(curr_row, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 203:30]
      node _curr_row_T_1 = tail(_curr_row_T, 1) @[SpMVVBAddressGenerator.scala 203:30]
      curr_row <= _curr_row_T_1 @[SpMVVBAddressGenerator.scala 203:18]
      node _row_elem_left_a_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 204:41]
      node _row_elem_left_a_T_1 = tail(_row_elem_left_a_T, 1) @[SpMVVBAddressGenerator.scala 204:41]
      row_elem_left_a <= _row_elem_left_a_T_1 @[SpMVVBAddressGenerator.scala 204:25]
      node _row_elem_left_col_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 205:43]
      node _row_elem_left_col_T_1 = tail(_row_elem_left_col_T, 1) @[SpMVVBAddressGenerator.scala 205:43]
      row_elem_left_col <= _row_elem_left_col_T_1 @[SpMVVBAddressGenerator.scala 205:27]
      row_start <= next_row_val @[SpMVVBAddressGenerator.scala 206:19]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 207:26]
    node _T_16 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 210:26]
    node _T_17 = and(_T_16, mem_io.addressRequests[1].ready) @[SpMVVBAddressGenerator.scala 210:32]
    when _T_17 : @[SpMVVBAddressGenerator.scala 210:68]
      node _mem_io_addressRequests_1_bits_T = add(base_A, curr_a_nz) @[SpMVVBAddressGenerator.scala 212:50]
      node _mem_io_addressRequests_1_bits_T_1 = tail(_mem_io_addressRequests_1_bits_T, 1) @[SpMVVBAddressGenerator.scala 212:50]
      mem_io.addressRequests[1].bits <= _mem_io_addressRequests_1_bits_T_1 @[SpMVVBAddressGenerator.scala 212:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 213:41]
    else :
      mem_io.addressRequests[1].bits is invalid @[SpMVVBAddressGenerator.scala 215:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 216:41]
    node _T_18 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 220:42]
    when _T_18 : @[SpMVVBAddressGenerator.scala 220:78]
      node _curr_a_nz_T = add(curr_a_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 221:32]
      node _curr_a_nz_T_1 = tail(_curr_a_nz_T, 1) @[SpMVVBAddressGenerator.scala 221:32]
      curr_a_nz <= _curr_a_nz_T_1 @[SpMVVBAddressGenerator.scala 221:19]
    node _T_19 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 225:42]
    node _T_20 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 225:96]
    node _T_21 = and(_T_19, _T_20) @[SpMVVBAddressGenerator.scala 225:77]
    when _T_21 : @[SpMVVBAddressGenerator.scala 225:103]
      node _row_elem_left_a_T_2 = sub(row_elem_left_a, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 226:44]
      node _row_elem_left_a_T_3 = tail(_row_elem_left_a_T_2, 1) @[SpMVVBAddressGenerator.scala 226:44]
      row_elem_left_a <= _row_elem_left_a_T_3 @[SpMVVBAddressGenerator.scala 226:25]
    node _T_22 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 229:28]
    node _T_23 = and(_T_22, mem_io.addressRequests[2].ready) @[SpMVVBAddressGenerator.scala 229:34]
    when _T_23 : @[SpMVVBAddressGenerator.scala 229:70]
      node _mem_io_addressRequests_2_bits_T = add(base_col_idx, curr_col_nz) @[SpMVVBAddressGenerator.scala 231:56]
      node _mem_io_addressRequests_2_bits_T_1 = tail(_mem_io_addressRequests_2_bits_T, 1) @[SpMVVBAddressGenerator.scala 231:56]
      mem_io.addressRequests[2].bits <= _mem_io_addressRequests_2_bits_T_1 @[SpMVVBAddressGenerator.scala 231:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 232:41]
    else :
      mem_io.addressRequests[2].bits is invalid @[SpMVVBAddressGenerator.scala 234:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 235:41]
    node _T_24 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 239:42]
    when _T_24 : @[SpMVVBAddressGenerator.scala 239:78]
      node _curr_col_nz_T = add(curr_col_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 240:36]
      node _curr_col_nz_T_1 = tail(_curr_col_nz_T, 1) @[SpMVVBAddressGenerator.scala 240:36]
      curr_col_nz <= _curr_col_nz_T_1 @[SpMVVBAddressGenerator.scala 240:21]
    node _T_25 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 244:42]
    node _T_26 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 244:98]
    node _T_27 = and(_T_25, _T_26) @[SpMVVBAddressGenerator.scala 244:77]
    when _T_27 : @[SpMVVBAddressGenerator.scala 244:105]
      node _row_elem_left_col_T_2 = sub(row_elem_left_col, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 245:48]
      node _row_elem_left_col_T_3 = tail(_row_elem_left_col_T_2, 1) @[SpMVVBAddressGenerator.scala 245:48]
      row_elem_left_col <= _row_elem_left_col_T_3 @[SpMVVBAddressGenerator.scala 245:27]
    node _T_28 = and(mem_io.writeRequests[0].ready, mem_io.writeRequests[0].valid) @[SpMVVBAddressGenerator.scala 249:40]
    when _T_28 : @[SpMVVBAddressGenerator.scala 249:74]
      node _curr_y_T = add(curr_y, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 250:26]
      node _curr_y_T_1 = tail(_curr_y_T, 1) @[SpMVVBAddressGenerator.scala 250:26]
      curr_y <= _curr_y_T_1 @[SpMVVBAddressGenerator.scala 250:16]

  module RecFNToRecFN_3 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_3 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_3 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_5 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_3 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_5 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_3 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_3 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_3 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_3 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module Queue_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<4>}

    cmem ram : UInt<32> [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module RoundAnyRawFNToRecFN_6 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_2 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_6 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_4 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_4 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_4 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_7 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_4 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_7 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_4 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_4 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_4 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_4 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module RoundAnyRawFNToRecFN_8 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_3 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_8 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_5 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_5 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_5 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_9 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_5 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_9 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_5 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_5 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_5 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_5 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module FloatMultAccEngine_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip inData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[1]}
    output ctrl_io : { flip resetCounter : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, idle : UInt<1>}

    wire multWire : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}} @[MAccDFE.scala 19:22]
    wire _multReg_WIRE : { bits : UInt<32>} @[MAccDFE.scala 21:37]
    _multReg_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 21:37]
    reg multReg : { bits : UInt<32>}, clock with :
      reset => (reset, _multReg_WIRE) @[MAccDFE.scala 21:24]
    reg multValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MAccDFE.scala 22:26]
    node _T = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 24:27]
    node _T_1 = and(_T, io.inData[0].valid) @[MAccDFE.scala 24:49]
    node _T_2 = and(_T_1, io.inData[1].valid) @[MAccDFE.scala 24:71]
    when _T_2 : @[MAccDFE.scala 24:93]
      node multReg_t_rec_rawIn_sign = bits(io.inData[1].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_t_rec_rawIn_expIn = bits(io.inData[1].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_t_rec_rawIn_fractIn = bits(io.inData[1].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_t_rec_rawIn_isZeroExpIn = eq(multReg_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_t_rec_rawIn_isZeroFractIn = eq(multReg_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_t_rec_rawIn_normDist_T = bits(multReg_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_1 = bits(multReg_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_2 = bits(multReg_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_3 = bits(multReg_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_4 = bits(multReg_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_5 = bits(multReg_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_6 = bits(multReg_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_7 = bits(multReg_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_8 = bits(multReg_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_9 = bits(multReg_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_10 = bits(multReg_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_11 = bits(multReg_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_12 = bits(multReg_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_13 = bits(multReg_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_14 = bits(multReg_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_15 = bits(multReg_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_16 = bits(multReg_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_17 = bits(multReg_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_18 = bits(multReg_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_19 = bits(multReg_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_20 = bits(multReg_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_21 = bits(multReg_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_22 = bits(multReg_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_23 = mux(_multReg_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_24 = mux(_multReg_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_25 = mux(_multReg_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_26 = mux(_multReg_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_27 = mux(_multReg_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_28 = mux(_multReg_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_29 = mux(_multReg_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_30 = mux(_multReg_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_31 = mux(_multReg_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_32 = mux(_multReg_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_33 = mux(_multReg_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_34 = mux(_multReg_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_35 = mux(_multReg_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_36 = mux(_multReg_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_37 = mux(_multReg_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_38 = mux(_multReg_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_39 = mux(_multReg_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_40 = mux(_multReg_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_41 = mux(_multReg_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_42 = mux(_multReg_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_43 = mux(_multReg_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_t_rec_rawIn_normDist = mux(_multReg_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_subnormFract_T = dshl(multReg_t_rec_rawIn_fractIn, multReg_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_t_rec_rawIn_subnormFract_T_1 = bits(_multReg_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_t_rec_rawIn_subnormFract = shl(_multReg_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_t_rec_rawIn_adjustedExp_T = xor(multReg_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_t_rec_rawIn_adjustedExp_T_1 = mux(multReg_t_rec_rawIn_isZeroExpIn, _multReg_t_rec_rawIn_adjustedExp_T, multReg_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_t_rec_rawIn_adjustedExp_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_t_rec_rawIn_adjustedExp_T_4 = add(_multReg_t_rec_rawIn_adjustedExp_T_1, _multReg_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_adjustedExp = tail(_multReg_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_isZero = and(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_t_rec_rawIn_isSpecial_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_t_rec_rawIn_isSpecial = eq(_multReg_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_t_rec_rawIn_out_isNaN_T = eq(multReg_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_t_rec_rawIn_out_isNaN_T_1 = and(multReg_t_rec_rawIn_isSpecial, _multReg_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_t_rec_rawIn.isNaN <= _multReg_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_t_rec_rawIn_out_isInf_T = and(multReg_t_rec_rawIn_isSpecial, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_t_rec_rawIn.isInf <= _multReg_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_t_rec_rawIn.isZero <= multReg_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_t_rec_rawIn.sign <= multReg_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_t_rec_rawIn_out_sExp_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_t_rec_rawIn_out_sExp_T_1 = cvt(_multReg_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_t_rec_rawIn.sExp <= _multReg_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_t_rec_rawIn_out_sig_T = eq(multReg_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_t_rec_rawIn_out_sig_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_subnormFract, multReg_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_t_rec_rawIn_out_sig_T_3 = cat(_multReg_t_rec_rawIn_out_sig_T_1, _multReg_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_t_rec_rawIn.sig <= _multReg_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_t_rec_T = bits(multReg_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_t_rec_T_1 = mux(multReg_t_rec_rawIn.isZero, UInt<3>("h0"), _multReg_t_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_t_rec_T_2 = mux(multReg_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_t_rec_T_3 = or(_multReg_t_rec_T_1, _multReg_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_t_rec_T_4 = cat(multReg_t_rec_rawIn.sign, _multReg_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_t_rec_T_5 = bits(multReg_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_t_rec_T_6 = cat(_multReg_t_rec_T_4, _multReg_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_t_rec_T_7 = bits(multReg_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_t_rec = cat(_multReg_t_rec_T_6, _multReg_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node multReg_self_rec_rawIn_sign = bits(io.inData[0].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_self_rec_rawIn_expIn = bits(io.inData[0].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_self_rec_rawIn_fractIn = bits(io.inData[0].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_self_rec_rawIn_isZeroExpIn = eq(multReg_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_self_rec_rawIn_isZeroFractIn = eq(multReg_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_self_rec_rawIn_normDist_T = bits(multReg_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_1 = bits(multReg_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_2 = bits(multReg_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_3 = bits(multReg_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_4 = bits(multReg_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_5 = bits(multReg_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_6 = bits(multReg_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_7 = bits(multReg_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_8 = bits(multReg_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_9 = bits(multReg_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_10 = bits(multReg_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_11 = bits(multReg_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_12 = bits(multReg_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_13 = bits(multReg_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_14 = bits(multReg_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_15 = bits(multReg_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_16 = bits(multReg_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_17 = bits(multReg_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_18 = bits(multReg_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_19 = bits(multReg_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_20 = bits(multReg_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_21 = bits(multReg_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_22 = bits(multReg_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_23 = mux(_multReg_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_24 = mux(_multReg_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_25 = mux(_multReg_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_26 = mux(_multReg_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_27 = mux(_multReg_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_28 = mux(_multReg_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_29 = mux(_multReg_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_30 = mux(_multReg_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_31 = mux(_multReg_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_32 = mux(_multReg_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_33 = mux(_multReg_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_34 = mux(_multReg_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_35 = mux(_multReg_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_36 = mux(_multReg_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_37 = mux(_multReg_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_38 = mux(_multReg_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_39 = mux(_multReg_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_40 = mux(_multReg_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_41 = mux(_multReg_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_42 = mux(_multReg_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_43 = mux(_multReg_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_self_rec_rawIn_normDist = mux(_multReg_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_subnormFract_T = dshl(multReg_self_rec_rawIn_fractIn, multReg_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_self_rec_rawIn_subnormFract_T_1 = bits(_multReg_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_self_rec_rawIn_subnormFract = shl(_multReg_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_self_rec_rawIn_adjustedExp_T = xor(multReg_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_self_rec_rawIn_adjustedExp_T_1 = mux(multReg_self_rec_rawIn_isZeroExpIn, _multReg_self_rec_rawIn_adjustedExp_T, multReg_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_self_rec_rawIn_adjustedExp_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_self_rec_rawIn_adjustedExp_T_4 = add(_multReg_self_rec_rawIn_adjustedExp_T_1, _multReg_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_adjustedExp = tail(_multReg_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_isZero = and(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_self_rec_rawIn_isSpecial_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_self_rec_rawIn_isSpecial = eq(_multReg_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_self_rec_rawIn_out_isNaN_T = eq(multReg_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_self_rec_rawIn_out_isNaN_T_1 = and(multReg_self_rec_rawIn_isSpecial, _multReg_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_self_rec_rawIn.isNaN <= _multReg_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_self_rec_rawIn_out_isInf_T = and(multReg_self_rec_rawIn_isSpecial, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_self_rec_rawIn.isInf <= _multReg_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_self_rec_rawIn.isZero <= multReg_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_self_rec_rawIn.sign <= multReg_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_self_rec_rawIn_out_sExp_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_self_rec_rawIn_out_sExp_T_1 = cvt(_multReg_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_self_rec_rawIn.sExp <= _multReg_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_self_rec_rawIn_out_sig_T = eq(multReg_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_self_rec_rawIn_out_sig_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_subnormFract, multReg_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_self_rec_rawIn_out_sig_T_3 = cat(_multReg_self_rec_rawIn_out_sig_T_1, _multReg_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_self_rec_rawIn.sig <= _multReg_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_self_rec_T = bits(multReg_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_self_rec_T_1 = mux(multReg_self_rec_rawIn.isZero, UInt<3>("h0"), _multReg_self_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_self_rec_T_2 = mux(multReg_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_self_rec_T_3 = or(_multReg_self_rec_T_1, _multReg_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_self_rec_T_4 = cat(multReg_self_rec_rawIn.sign, _multReg_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_self_rec_T_5 = bits(multReg_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_self_rec_T_6 = cat(_multReg_self_rec_T_4, _multReg_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_self_rec_T_7 = bits(multReg_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_self_rec = cat(_multReg_self_rec_T_6, _multReg_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst multReg_t_resizer of RecFNToRecFN_3 @[Arithmetic.scala 220:32]
      multReg_t_resizer.io.in <= multReg_t_rec @[Arithmetic.scala 221:25]
      multReg_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 222:35]
      multReg_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 223:37]
      inst multReg_muladder of MulAddRecFN_3 @[Arithmetic.scala 226:30]
      multReg_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 228:24]
      multReg_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 229:34]
      multReg_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 230:36]
      multReg_muladder.io.a <= multReg_self_rec @[Arithmetic.scala 232:23]
      multReg_muladder.io.b <= multReg_t_resizer.io.out @[Arithmetic.scala 233:23]
      multReg_muladder.io.c <= UInt<1>("h0") @[Arithmetic.scala 234:23]
      wire multReg_out : { bits : UInt<32>} @[Arithmetic.scala 236:23]
      node multReg_out_bits_rawIn_exp = bits(multReg_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _multReg_out_bits_rawIn_isZero_T = bits(multReg_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node multReg_out_bits_rawIn_isZero = eq(_multReg_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _multReg_out_bits_rawIn_isSpecial_T = bits(multReg_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node multReg_out_bits_rawIn_isSpecial = eq(_multReg_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire multReg_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _multReg_out_bits_rawIn_out_isNaN_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _multReg_out_bits_rawIn_out_isNaN_T_1 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      multReg_out_bits_rawIn.isNaN <= _multReg_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _multReg_out_bits_rawIn_out_isInf_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _multReg_out_bits_rawIn_out_isInf_T_1 = eq(_multReg_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _multReg_out_bits_rawIn_out_isInf_T_2 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      multReg_out_bits_rawIn.isInf <= _multReg_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      multReg_out_bits_rawIn.isZero <= multReg_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _multReg_out_bits_rawIn_out_sign_T = bits(multReg_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      multReg_out_bits_rawIn.sign <= _multReg_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _multReg_out_bits_rawIn_out_sExp_T = cvt(multReg_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      multReg_out_bits_rawIn.sExp <= _multReg_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _multReg_out_bits_rawIn_out_sig_T = eq(multReg_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _multReg_out_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_out_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _multReg_out_bits_rawIn_out_sig_T_2 = bits(multReg_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _multReg_out_bits_rawIn_out_sig_T_3 = cat(_multReg_out_bits_rawIn_out_sig_T_1, _multReg_out_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      multReg_out_bits_rawIn.sig <= _multReg_out_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node multReg_out_bits_isSubnormal = lt(multReg_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _multReg_out_bits_denormShiftDist_T = bits(multReg_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _multReg_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _multReg_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node multReg_out_bits_denormShiftDist = tail(_multReg_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _multReg_out_bits_denormFract_T = shr(multReg_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _multReg_out_bits_denormFract_T_1 = dshr(_multReg_out_bits_denormFract_T, multReg_out_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node multReg_out_bits_denormFract = bits(_multReg_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _multReg_out_bits_expOut_T = bits(multReg_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _multReg_out_bits_expOut_T_1 = sub(_multReg_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_2 = tail(_multReg_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_3 = mux(multReg_out_bits_isSubnormal, UInt<1>("h0"), _multReg_out_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _multReg_out_bits_expOut_T_4 = or(multReg_out_bits_rawIn.isNaN, multReg_out_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _multReg_out_bits_expOut_T_5 = bits(_multReg_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _multReg_out_bits_expOut_T_6 = mux(_multReg_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node multReg_out_bits_expOut = or(_multReg_out_bits_expOut_T_3, _multReg_out_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _multReg_out_bits_fractOut_T = bits(multReg_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _multReg_out_bits_fractOut_T_1 = mux(multReg_out_bits_rawIn.isInf, UInt<1>("h0"), _multReg_out_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node multReg_out_bits_fractOut = mux(multReg_out_bits_isSubnormal, multReg_out_bits_denormFract, _multReg_out_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node multReg_out_bits_hi = cat(multReg_out_bits_rawIn.sign, multReg_out_bits_expOut) @[Cat.scala 33:92]
      node _multReg_out_bits_T = cat(multReg_out_bits_hi, multReg_out_bits_fractOut) @[Cat.scala 33:92]
      multReg_out.bits <= _multReg_out_bits_T @[Arithmetic.scala 237:18]
      multReg <= multReg_out @[MAccDFE.scala 25:13]
    else :
      multReg <= multReg @[MAccDFE.scala 27:13]
    node _T_3 = eq(multWire.valid, UInt<1>("h0")) @[MAccDFE.scala 30:26]
    node _T_4 = or(multWire.ready, _T_3) @[MAccDFE.scala 30:23]
    when _T_4 : @[MAccDFE.scala 30:42]
      io.inData[0].ready <= UInt<1>("h1") @[MAccDFE.scala 31:24]
      io.inData[1].ready <= UInt<1>("h1") @[MAccDFE.scala 32:24]
    else :
      io.inData[0].ready <= UInt<1>("h0") @[MAccDFE.scala 34:24]
      io.inData[1].ready <= UInt<1>("h0") @[MAccDFE.scala 35:24]
    node _T_5 = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 38:27]
    node _T_6 = and(_T_5, io.inData[0].valid) @[MAccDFE.scala 38:49]
    node _T_7 = and(_T_6, io.inData[1].valid) @[MAccDFE.scala 38:71]
    when _T_7 : @[MAccDFE.scala 38:93]
      multValid <= UInt<1>("h1") @[MAccDFE.scala 39:15]
    else :
      when multWire.ready : @[MAccDFE.scala 41:29]
        multValid <= UInt<1>("h0") @[MAccDFE.scala 42:15]
      else :
        multValid <= multValid @[MAccDFE.scala 44:15]
    multWire.bits <= multReg @[MAccDFE.scala 47:17]
    multWire.valid <= multValid @[MAccDFE.scala 48:18]
    wire _result_0_WIRE : { bits : UInt<32>} @[MAccDFE.scala 50:38]
    _result_0_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 50:38]
    reg result_0 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_0_WIRE) @[MAccDFE.scala 50:25]
    wire _result_1_WIRE : { bits : UInt<32>} @[MAccDFE.scala 51:38]
    _result_1_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 51:38]
    reg result_1 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_1_WIRE) @[MAccDFE.scala 51:25]
    reg count : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 52:22]
    inst accQueue of Queue_37 @[MAccDFE.scala 53:24]
    accQueue.clock <= clock
    accQueue.reset <= reset
    reg accNum : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 54:23]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[MAccDFE.scala 56:22]
    node _ctrl_io_idle_T = eq(state, UInt<2>("h0")) @[MAccDFE.scala 58:26]
    node _ctrl_io_idle_T_1 = eq(accQueue.io.deq.valid, UInt<1>("h0")) @[MAccDFE.scala 58:42]
    node _ctrl_io_idle_T_2 = and(_ctrl_io_idle_T, _ctrl_io_idle_T_1) @[MAccDFE.scala 58:39]
    node _ctrl_io_idle_T_3 = eq(accNum, count) @[MAccDFE.scala 58:76]
    node _ctrl_io_idle_T_4 = and(_ctrl_io_idle_T_2, _ctrl_io_idle_T_3) @[MAccDFE.scala 58:65]
    ctrl_io.idle <= _ctrl_io_idle_T_4 @[MAccDFE.scala 58:16]
    accQueue.io.enq <= ctrl_io.resetCounter @[MAccDFE.scala 60:19]
    node _T_8 = eq(state, UInt<2>("h0")) @[MAccDFE.scala 65:14]
    when _T_8 : @[MAccDFE.scala 65:27]
      accQueue.io.deq.ready <= UInt<1>("h1") @[MAccDFE.scala 66:27]
    else :
      accQueue.io.deq.ready <= UInt<1>("h0") @[MAccDFE.scala 68:27]
    node _lastIter_T = eq(state, UInt<2>("h1")) @[MAccDFE.scala 72:25]
    node _lastIter_T_1 = eq(count, accNum) @[MAccDFE.scala 72:52]
    node lastIter = and(_lastIter_T, _lastIter_T_1) @[MAccDFE.scala 72:42]
    node _T_9 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 74:16]
    node _T_10 = eq(state, UInt<2>("h1")) @[MAccDFE.scala 74:41]
    node _T_11 = or(_T_9, _T_10) @[MAccDFE.scala 74:31]
    node _T_12 = lt(count, accNum) @[MAccDFE.scala 74:69]
    node _T_13 = and(_T_11, _T_12) @[MAccDFE.scala 74:59]
    when _T_13 : @[MAccDFE.scala 74:79]
      multWire.ready <= UInt<1>("h1") @[MAccDFE.scala 77:20]
    else :
      multWire.ready <= UInt<1>("h0") @[MAccDFE.scala 81:20]
    node _T_14 = and(multWire.valid, multWire.ready) @[MAccDFE.scala 87:19]
    when _T_14 : @[MAccDFE.scala 87:83]
      node result_1_t_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_t_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_t_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_t_rec_rawIn_isZeroExpIn = eq(result_1_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_t_rec_rawIn_isZeroFractIn = eq(result_1_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_t_rec_rawIn_normDist_T = bits(result_1_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_1 = bits(result_1_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_2 = bits(result_1_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_3 = bits(result_1_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_4 = bits(result_1_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_5 = bits(result_1_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_6 = bits(result_1_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_7 = bits(result_1_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_8 = bits(result_1_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_9 = bits(result_1_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_10 = bits(result_1_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_11 = bits(result_1_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_12 = bits(result_1_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_13 = bits(result_1_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_14 = bits(result_1_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_15 = bits(result_1_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_16 = bits(result_1_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_17 = bits(result_1_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_18 = bits(result_1_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_19 = bits(result_1_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_20 = bits(result_1_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_21 = bits(result_1_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_22 = bits(result_1_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_23 = mux(_result_1_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_24 = mux(_result_1_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_25 = mux(_result_1_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_26 = mux(_result_1_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_27 = mux(_result_1_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_28 = mux(_result_1_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_29 = mux(_result_1_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_30 = mux(_result_1_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_31 = mux(_result_1_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_32 = mux(_result_1_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_33 = mux(_result_1_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_34 = mux(_result_1_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_35 = mux(_result_1_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_36 = mux(_result_1_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_37 = mux(_result_1_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_38 = mux(_result_1_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_39 = mux(_result_1_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_40 = mux(_result_1_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_41 = mux(_result_1_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_42 = mux(_result_1_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_43 = mux(_result_1_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_t_rec_rawIn_normDist = mux(_result_1_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_subnormFract_T = dshl(result_1_t_rec_rawIn_fractIn, result_1_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_t_rec_rawIn_subnormFract_T_1 = bits(_result_1_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_t_rec_rawIn_subnormFract = shl(_result_1_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_t_rec_rawIn_adjustedExp_T = xor(result_1_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_t_rec_rawIn_adjustedExp_T_1 = mux(result_1_t_rec_rawIn_isZeroExpIn, _result_1_t_rec_rawIn_adjustedExp_T, result_1_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_t_rec_rawIn_adjustedExp_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_t_rec_rawIn_adjustedExp_T_4 = add(_result_1_t_rec_rawIn_adjustedExp_T_1, _result_1_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_adjustedExp = tail(_result_1_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_isZero = and(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_t_rec_rawIn_isSpecial_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_t_rec_rawIn_isSpecial = eq(_result_1_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_t_rec_rawIn_out_isNaN_T = eq(result_1_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_t_rec_rawIn_out_isNaN_T_1 = and(result_1_t_rec_rawIn_isSpecial, _result_1_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_t_rec_rawIn.isNaN <= _result_1_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_t_rec_rawIn_out_isInf_T = and(result_1_t_rec_rawIn_isSpecial, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_t_rec_rawIn.isInf <= _result_1_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_t_rec_rawIn.isZero <= result_1_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_t_rec_rawIn.sign <= result_1_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_t_rec_rawIn_out_sExp_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_t_rec_rawIn_out_sExp_T_1 = cvt(_result_1_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_t_rec_rawIn.sExp <= _result_1_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_t_rec_rawIn_out_sig_T = eq(result_1_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_t_rec_rawIn_out_sig_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_subnormFract, result_1_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_t_rec_rawIn_out_sig_T_3 = cat(_result_1_t_rec_rawIn_out_sig_T_1, _result_1_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_t_rec_rawIn.sig <= _result_1_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_t_rec_T = bits(result_1_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_t_rec_T_1 = mux(result_1_t_rec_rawIn.isZero, UInt<3>("h0"), _result_1_t_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_t_rec_T_2 = mux(result_1_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_t_rec_T_3 = or(_result_1_t_rec_T_1, _result_1_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_t_rec_T_4 = cat(result_1_t_rec_rawIn.sign, _result_1_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_t_rec_T_5 = bits(result_1_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_t_rec_T_6 = cat(_result_1_t_rec_T_4, _result_1_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_t_rec_T_7 = bits(result_1_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_t_rec = cat(_result_1_t_rec_T_6, _result_1_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node result_1_self_rec_rawIn_sign = bits(multWire.bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_self_rec_rawIn_expIn = bits(multWire.bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_self_rec_rawIn_fractIn = bits(multWire.bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_self_rec_rawIn_isZeroExpIn = eq(result_1_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_self_rec_rawIn_isZeroFractIn = eq(result_1_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_self_rec_rawIn_normDist_T = bits(result_1_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_1 = bits(result_1_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_2 = bits(result_1_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_3 = bits(result_1_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_4 = bits(result_1_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_5 = bits(result_1_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_6 = bits(result_1_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_7 = bits(result_1_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_8 = bits(result_1_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_9 = bits(result_1_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_10 = bits(result_1_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_11 = bits(result_1_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_12 = bits(result_1_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_13 = bits(result_1_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_14 = bits(result_1_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_15 = bits(result_1_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_16 = bits(result_1_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_17 = bits(result_1_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_18 = bits(result_1_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_19 = bits(result_1_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_20 = bits(result_1_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_21 = bits(result_1_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_22 = bits(result_1_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_23 = mux(_result_1_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_24 = mux(_result_1_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_25 = mux(_result_1_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_26 = mux(_result_1_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_27 = mux(_result_1_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_28 = mux(_result_1_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_29 = mux(_result_1_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_30 = mux(_result_1_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_31 = mux(_result_1_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_32 = mux(_result_1_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_33 = mux(_result_1_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_34 = mux(_result_1_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_35 = mux(_result_1_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_36 = mux(_result_1_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_37 = mux(_result_1_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_38 = mux(_result_1_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_39 = mux(_result_1_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_40 = mux(_result_1_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_41 = mux(_result_1_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_42 = mux(_result_1_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_43 = mux(_result_1_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_self_rec_rawIn_normDist = mux(_result_1_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_subnormFract_T = dshl(result_1_self_rec_rawIn_fractIn, result_1_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_self_rec_rawIn_subnormFract_T_1 = bits(_result_1_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_self_rec_rawIn_subnormFract = shl(_result_1_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_self_rec_rawIn_adjustedExp_T = xor(result_1_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_self_rec_rawIn_adjustedExp_T_1 = mux(result_1_self_rec_rawIn_isZeroExpIn, _result_1_self_rec_rawIn_adjustedExp_T, result_1_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_self_rec_rawIn_adjustedExp_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_self_rec_rawIn_adjustedExp_T_4 = add(_result_1_self_rec_rawIn_adjustedExp_T_1, _result_1_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_adjustedExp = tail(_result_1_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_isZero = and(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_self_rec_rawIn_isSpecial_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_self_rec_rawIn_isSpecial = eq(_result_1_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_self_rec_rawIn_out_isNaN_T = eq(result_1_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_self_rec_rawIn_out_isNaN_T_1 = and(result_1_self_rec_rawIn_isSpecial, _result_1_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_self_rec_rawIn.isNaN <= _result_1_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_self_rec_rawIn_out_isInf_T = and(result_1_self_rec_rawIn_isSpecial, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_self_rec_rawIn.isInf <= _result_1_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_self_rec_rawIn.isZero <= result_1_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_self_rec_rawIn.sign <= result_1_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_self_rec_rawIn_out_sExp_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_self_rec_rawIn_out_sExp_T_1 = cvt(_result_1_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_self_rec_rawIn.sExp <= _result_1_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_self_rec_rawIn_out_sig_T = eq(result_1_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_self_rec_rawIn_out_sig_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_subnormFract, result_1_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_self_rec_rawIn_out_sig_T_3 = cat(_result_1_self_rec_rawIn_out_sig_T_1, _result_1_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_self_rec_rawIn.sig <= _result_1_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_self_rec_T = bits(result_1_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_self_rec_T_1 = mux(result_1_self_rec_rawIn.isZero, UInt<3>("h0"), _result_1_self_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_self_rec_T_2 = mux(result_1_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_self_rec_T_3 = or(_result_1_self_rec_T_1, _result_1_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_self_rec_T_4 = cat(result_1_self_rec_rawIn.sign, _result_1_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_self_rec_T_5 = bits(result_1_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_self_rec_T_6 = cat(_result_1_self_rec_T_4, _result_1_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_self_rec_T_7 = bits(result_1_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_self_rec = cat(_result_1_self_rec_T_6, _result_1_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst result_1_in_to_rec_fn of INToRecFN_2 @[Arithmetic.scala 286:34]
      result_1_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      result_1_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      result_1_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      result_1_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst result_1_t_resizer of RecFNToRecFN_4 @[Arithmetic.scala 295:31]
      result_1_t_resizer.io.in <= result_1_t_rec @[Arithmetic.scala 296:25]
      result_1_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      result_1_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst result_1_muladder of MulAddRecFN_4 @[Arithmetic.scala 302:30]
      result_1_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      result_1_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      result_1_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      result_1_muladder.io.a <= result_1_t_resizer.io.out @[Arithmetic.scala 308:23]
      result_1_muladder.io.b <= result_1_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      result_1_muladder.io.c <= result_1_self_rec @[Arithmetic.scala 310:23]
      wire result_1_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node result_1_result_bits_rawIn_exp = bits(result_1_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _result_1_result_bits_rawIn_isZero_T = bits(result_1_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node result_1_result_bits_rawIn_isZero = eq(_result_1_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _result_1_result_bits_rawIn_isSpecial_T = bits(result_1_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node result_1_result_bits_rawIn_isSpecial = eq(_result_1_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire result_1_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _result_1_result_bits_rawIn_out_isNaN_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _result_1_result_bits_rawIn_out_isNaN_T_1 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      result_1_result_bits_rawIn.isNaN <= _result_1_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _result_1_result_bits_rawIn_out_isInf_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _result_1_result_bits_rawIn_out_isInf_T_1 = eq(_result_1_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _result_1_result_bits_rawIn_out_isInf_T_2 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      result_1_result_bits_rawIn.isInf <= _result_1_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      result_1_result_bits_rawIn.isZero <= result_1_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _result_1_result_bits_rawIn_out_sign_T = bits(result_1_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      result_1_result_bits_rawIn.sign <= _result_1_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _result_1_result_bits_rawIn_out_sExp_T = cvt(result_1_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      result_1_result_bits_rawIn.sExp <= _result_1_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _result_1_result_bits_rawIn_out_sig_T = eq(result_1_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _result_1_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _result_1_result_bits_rawIn_out_sig_T_2 = bits(result_1_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _result_1_result_bits_rawIn_out_sig_T_3 = cat(_result_1_result_bits_rawIn_out_sig_T_1, _result_1_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      result_1_result_bits_rawIn.sig <= _result_1_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node result_1_result_bits_isSubnormal = lt(result_1_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _result_1_result_bits_denormShiftDist_T = bits(result_1_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _result_1_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _result_1_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node result_1_result_bits_denormShiftDist = tail(_result_1_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _result_1_result_bits_denormFract_T = shr(result_1_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _result_1_result_bits_denormFract_T_1 = dshr(_result_1_result_bits_denormFract_T, result_1_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node result_1_result_bits_denormFract = bits(_result_1_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _result_1_result_bits_expOut_T = bits(result_1_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _result_1_result_bits_expOut_T_1 = sub(_result_1_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_2 = tail(_result_1_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_3 = mux(result_1_result_bits_isSubnormal, UInt<1>("h0"), _result_1_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _result_1_result_bits_expOut_T_4 = or(result_1_result_bits_rawIn.isNaN, result_1_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _result_1_result_bits_expOut_T_5 = bits(_result_1_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _result_1_result_bits_expOut_T_6 = mux(_result_1_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node result_1_result_bits_expOut = or(_result_1_result_bits_expOut_T_3, _result_1_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _result_1_result_bits_fractOut_T = bits(result_1_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _result_1_result_bits_fractOut_T_1 = mux(result_1_result_bits_rawIn.isInf, UInt<1>("h0"), _result_1_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node result_1_result_bits_fractOut = mux(result_1_result_bits_isSubnormal, result_1_result_bits_denormFract, _result_1_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node result_1_result_bits_hi = cat(result_1_result_bits_rawIn.sign, result_1_result_bits_expOut) @[Cat.scala 33:92]
      node _result_1_result_bits_T = cat(result_1_result_bits_hi, result_1_result_bits_fractOut) @[Cat.scala 33:92]
      result_1_result.bits <= _result_1_result_bits_T @[Arithmetic.scala 313:21]
      result_1 <= result_1_result @[MAccDFE.scala 89:14]
      result_0 <= result_1 @[MAccDFE.scala 90:14]
      node _count_T = add(count, UInt<1>("h1")) @[MAccDFE.scala 91:20]
      node _count_T_1 = tail(_count_T, 1) @[MAccDFE.scala 91:20]
      count <= _count_T_1 @[MAccDFE.scala 91:11]
      state <= UInt<2>("h1") @[MAccDFE.scala 92:11]
    node _T_15 = and(accQueue.io.deq.valid, accQueue.io.deq.ready) @[MAccDFE.scala 100:30]
    when _T_15 : @[MAccDFE.scala 100:56]
      accNum <= accQueue.io.deq.bits @[MAccDFE.scala 101:12]
      count <= UInt<1>("h0") @[MAccDFE.scala 102:11]
      wire _result_0_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 103:29]
      _result_0_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 103:29]
      result_0 <= _result_0_WIRE_1 @[MAccDFE.scala 103:14]
      wire _result_1_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 104:29]
      _result_1_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 104:29]
      result_1 <= _result_1_WIRE_1 @[MAccDFE.scala 104:14]
      state <= UInt<2>("h2") @[MAccDFE.scala 105:11]
    node _T_16 = and(io.outData[0].valid, io.outData[0].ready) @[MAccDFE.scala 109:29]
    node _T_17 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 109:64]
    node _T_18 = eq(accNum, UInt<1>("h0")) @[MAccDFE.scala 109:90]
    node _T_19 = and(_T_17, _T_18) @[MAccDFE.scala 109:79]
    node _T_20 = or(_T_16, _T_19) @[MAccDFE.scala 109:53]
    when _T_20 : @[MAccDFE.scala 109:101]
      state <= UInt<2>("h0") @[MAccDFE.scala 110:11]
    node _T_21 = eq(count, accNum) @[MAccDFE.scala 113:15]
    node _T_22 = neq(state, UInt<2>("h0")) @[MAccDFE.scala 113:37]
    node _T_23 = and(_T_21, _T_22) @[MAccDFE.scala 113:27]
    when _T_23 : @[MAccDFE.scala 113:51]
      node io_outData_0_bits_t_rec_rawIn_sign = bits(result_1.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_t_rec_rawIn_expIn = bits(result_1.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_t_rec_rawIn_fractIn = bits(result_1.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_t_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_t_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_t_rec_rawIn_normDist = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_t_rec_rawIn_fractIn, io_outData_0_bits_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_t_rec_rawIn_subnormFract = shl(_io_outData_0_bits_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T, io_outData_0_bits_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_isZero = and(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_t_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_t_rec_rawIn_isSpecial = eq(_io_outData_0_bits_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_t_rec_rawIn_isSpecial, _io_outData_0_bits_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_t_rec_rawIn.isNaN <= _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_t_rec_rawIn_out_isInf_T = and(io_outData_0_bits_t_rec_rawIn_isSpecial, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_t_rec_rawIn.isInf <= _io_outData_0_bits_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_t_rec_rawIn.isZero <= io_outData_0_bits_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_t_rec_rawIn.sign <= io_outData_0_bits_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_t_rec_rawIn.sExp <= _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T = eq(io_outData_0_bits_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_subnormFract, io_outData_0_bits_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_t_rec_rawIn_out_sig_T_1, _io_outData_0_bits_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_t_rec_rawIn.sig <= _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_t_rec_T = bits(io_outData_0_bits_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_t_rec_T_1 = mux(io_outData_0_bits_t_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_t_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_t_rec_T_2 = mux(io_outData_0_bits_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_t_rec_T_3 = or(_io_outData_0_bits_t_rec_T_1, _io_outData_0_bits_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_t_rec_T_4 = cat(io_outData_0_bits_t_rec_rawIn.sign, _io_outData_0_bits_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_t_rec_T_5 = bits(io_outData_0_bits_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_t_rec_T_6 = cat(_io_outData_0_bits_t_rec_T_4, _io_outData_0_bits_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_t_rec_T_7 = bits(io_outData_0_bits_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_t_rec = cat(_io_outData_0_bits_t_rec_T_6, _io_outData_0_bits_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node io_outData_0_bits_self_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_self_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_self_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_self_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_self_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_self_rec_rawIn_normDist = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_self_rec_rawIn_fractIn, io_outData_0_bits_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_self_rec_rawIn_subnormFract = shl(_io_outData_0_bits_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T, io_outData_0_bits_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_isZero = and(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_self_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_self_rec_rawIn_isSpecial = eq(_io_outData_0_bits_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_self_rec_rawIn_isSpecial, _io_outData_0_bits_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_self_rec_rawIn.isNaN <= _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_self_rec_rawIn_out_isInf_T = and(io_outData_0_bits_self_rec_rawIn_isSpecial, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_self_rec_rawIn.isInf <= _io_outData_0_bits_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_self_rec_rawIn.isZero <= io_outData_0_bits_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_self_rec_rawIn.sign <= io_outData_0_bits_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_self_rec_rawIn.sExp <= _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T = eq(io_outData_0_bits_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_subnormFract, io_outData_0_bits_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_self_rec_rawIn_out_sig_T_1, _io_outData_0_bits_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_self_rec_rawIn.sig <= _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_self_rec_T = bits(io_outData_0_bits_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_self_rec_T_1 = mux(io_outData_0_bits_self_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_self_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_self_rec_T_2 = mux(io_outData_0_bits_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_self_rec_T_3 = or(_io_outData_0_bits_self_rec_T_1, _io_outData_0_bits_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_self_rec_T_4 = cat(io_outData_0_bits_self_rec_rawIn.sign, _io_outData_0_bits_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_self_rec_T_5 = bits(io_outData_0_bits_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_self_rec_T_6 = cat(_io_outData_0_bits_self_rec_T_4, _io_outData_0_bits_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_self_rec_T_7 = bits(io_outData_0_bits_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_self_rec = cat(_io_outData_0_bits_self_rec_T_6, _io_outData_0_bits_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst io_outData_0_bits_in_to_rec_fn of INToRecFN_3 @[Arithmetic.scala 286:34]
      io_outData_0_bits_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      io_outData_0_bits_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      io_outData_0_bits_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      io_outData_0_bits_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst io_outData_0_bits_t_resizer of RecFNToRecFN_5 @[Arithmetic.scala 295:31]
      io_outData_0_bits_t_resizer.io.in <= io_outData_0_bits_t_rec @[Arithmetic.scala 296:25]
      io_outData_0_bits_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      io_outData_0_bits_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst io_outData_0_bits_muladder of MulAddRecFN_5 @[Arithmetic.scala 302:30]
      io_outData_0_bits_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      io_outData_0_bits_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      io_outData_0_bits_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      io_outData_0_bits_muladder.io.a <= io_outData_0_bits_t_resizer.io.out @[Arithmetic.scala 308:23]
      io_outData_0_bits_muladder.io.b <= io_outData_0_bits_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      io_outData_0_bits_muladder.io.c <= io_outData_0_bits_self_rec @[Arithmetic.scala 310:23]
      wire io_outData_0_bits_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node io_outData_0_bits_result_bits_rawIn_exp = bits(io_outData_0_bits_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _io_outData_0_bits_result_bits_rawIn_isZero_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node io_outData_0_bits_result_bits_rawIn_isZero = eq(_io_outData_0_bits_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _io_outData_0_bits_result_bits_rawIn_isSpecial_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node io_outData_0_bits_result_bits_rawIn_isSpecial = eq(_io_outData_0_bits_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire io_outData_0_bits_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      io_outData_0_bits_result_bits_rawIn.isNaN <= _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1 = eq(_io_outData_0_bits_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      io_outData_0_bits_result_bits_rawIn.isInf <= _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      io_outData_0_bits_result_bits_rawIn.isZero <= io_outData_0_bits_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sign_T = bits(io_outData_0_bits_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      io_outData_0_bits_result_bits_rawIn.sign <= _io_outData_0_bits_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sExp_T = cvt(io_outData_0_bits_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      io_outData_0_bits_result_bits_rawIn.sExp <= _io_outData_0_bits_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T = eq(io_outData_0_bits_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_2 = bits(io_outData_0_bits_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_result_bits_rawIn_out_sig_T_1, _io_outData_0_bits_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      io_outData_0_bits_result_bits_rawIn.sig <= _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node io_outData_0_bits_result_bits_isSubnormal = lt(io_outData_0_bits_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _io_outData_0_bits_result_bits_denormShiftDist_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _io_outData_0_bits_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_outData_0_bits_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node io_outData_0_bits_result_bits_denormShiftDist = tail(_io_outData_0_bits_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _io_outData_0_bits_result_bits_denormFract_T = shr(io_outData_0_bits_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _io_outData_0_bits_result_bits_denormFract_T_1 = dshr(_io_outData_0_bits_result_bits_denormFract_T, io_outData_0_bits_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node io_outData_0_bits_result_bits_denormFract = bits(_io_outData_0_bits_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _io_outData_0_bits_result_bits_expOut_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _io_outData_0_bits_result_bits_expOut_T_1 = sub(_io_outData_0_bits_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_2 = tail(_io_outData_0_bits_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_3 = mux(io_outData_0_bits_result_bits_isSubnormal, UInt<1>("h0"), _io_outData_0_bits_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _io_outData_0_bits_result_bits_expOut_T_4 = or(io_outData_0_bits_result_bits_rawIn.isNaN, io_outData_0_bits_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _io_outData_0_bits_result_bits_expOut_T_5 = bits(_io_outData_0_bits_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _io_outData_0_bits_result_bits_expOut_T_6 = mux(_io_outData_0_bits_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node io_outData_0_bits_result_bits_expOut = or(_io_outData_0_bits_result_bits_expOut_T_3, _io_outData_0_bits_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _io_outData_0_bits_result_bits_fractOut_T = bits(io_outData_0_bits_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _io_outData_0_bits_result_bits_fractOut_T_1 = mux(io_outData_0_bits_result_bits_rawIn.isInf, UInt<1>("h0"), _io_outData_0_bits_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node io_outData_0_bits_result_bits_fractOut = mux(io_outData_0_bits_result_bits_isSubnormal, io_outData_0_bits_result_bits_denormFract, _io_outData_0_bits_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node io_outData_0_bits_result_bits_hi = cat(io_outData_0_bits_result_bits_rawIn.sign, io_outData_0_bits_result_bits_expOut) @[Cat.scala 33:92]
      node _io_outData_0_bits_result_bits_T = cat(io_outData_0_bits_result_bits_hi, io_outData_0_bits_result_bits_fractOut) @[Cat.scala 33:92]
      io_outData_0_bits_result.bits <= _io_outData_0_bits_result_bits_T @[Arithmetic.scala 313:21]
      io.outData[0].bits <= io_outData_0_bits_result @[MAccDFE.scala 115:24]
      io.outData[0].valid <= UInt<1>("h1") @[MAccDFE.scala 116:25]
    else :
      wire _io_outData_0_bits_WIRE : { bits : UInt<32>} @[MAccDFE.scala 118:39]
      _io_outData_0_bits_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 118:39]
      io.outData[0].bits <= _io_outData_0_bits_WIRE @[MAccDFE.scala 118:24]
      io.outData[0].valid <= UInt<1>("h0") @[MAccDFE.scala 119:25]

  module Queue_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBPE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<14>}, idle : UInt<1>}
    output df_io : { memQueuesIO : { outgoingReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<13>, dataIn : UInt<32>}}[5], flip inReadData : { valid : UInt<1>, bits : UInt<32>}[4], readQueuesEnqReady : UInt<1>[4]}}
    output addr_gen_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    inst memReadQueues_0 of Queue_33 @[DataflowPE.scala 63:32]
    memReadQueues_0.clock <= clock
    memReadQueues_0.reset <= reset
    inst memReadQueues_1 of Queue_34 @[DataflowPE.scala 63:32]
    memReadQueues_1.clock <= clock
    memReadQueues_1.reset <= reset
    inst memReadQueues_2 of Queue_35 @[DataflowPE.scala 63:32]
    memReadQueues_2.clock <= clock
    memReadQueues_2.reset <= reset
    inst memReadQueues_3 of Queue_36 @[DataflowPE.scala 63:32]
    memReadQueues_3.clock <= clock
    memReadQueues_3.reset <= reset
    memReadQueues_0.io.enq.bits <= df_io.memQueuesIO.inReadData[0].bits @[DataflowPE.scala 67:24]
    memReadQueues_0.io.enq.valid <= df_io.memQueuesIO.inReadData[0].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_0_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 = lt(memReadQueues_0.io.count, _df_io_memQueuesIO_readQueuesEnqReady_0_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[0] <= _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_1.io.enq.bits <= df_io.memQueuesIO.inReadData[1].bits @[DataflowPE.scala 67:24]
    memReadQueues_1.io.enq.valid <= df_io.memQueuesIO.inReadData[1].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_1_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 = lt(memReadQueues_1.io.count, _df_io_memQueuesIO_readQueuesEnqReady_1_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[1] <= _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_2.io.enq.bits <= df_io.memQueuesIO.inReadData[2].bits @[DataflowPE.scala 67:24]
    memReadQueues_2.io.enq.valid <= df_io.memQueuesIO.inReadData[2].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_2_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 = lt(memReadQueues_2.io.count, _df_io_memQueuesIO_readQueuesEnqReady_2_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[2] <= _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_3.io.enq.bits <= df_io.memQueuesIO.inReadData[3].bits @[DataflowPE.scala 67:24]
    memReadQueues_3.io.enq.valid <= df_io.memQueuesIO.inReadData[3].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_3_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 = lt(memReadQueues_3.io.count, _df_io_memQueuesIO_readQueuesEnqReady_3_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[3] <= _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 @[DataflowPE.scala 69:47]
    inst pe_addr_gen of SpMVVBAddressGenerator_1 @[SpMVVBPE.scala 25:27]
    pe_addr_gen.clock <= clock
    pe_addr_gen.reset <= reset
    inst pe_dfe of FloatMultAccEngine_1 @[SpMVVBPE.scala 27:22]
    pe_dfe.clock <= clock
    pe_dfe.reset <= reset
    inst inQueue_0 of Queue_38 @[SpMVVBAddressGenerator.scala 307:27]
    inQueue_0.clock <= clock
    inQueue_0.reset <= reset
    inst inQueue_1 of Queue_39 @[SpMVVBAddressGenerator.scala 308:27]
    inQueue_1.clock <= clock
    inQueue_1.reset <= reset
    inst outQueue of Queue_40 @[SpMVVBAddressGenerator.scala 309:26]
    outQueue.clock <= clock
    outQueue.reset <= reset
    pe_dfe.io.inData[0].bits.bits <= inQueue_0.io.deq.bits @[SpMVVBAddressGenerator.scala 312:35]
    pe_dfe.io.inData[0].valid <= inQueue_0.io.deq.valid @[SpMVVBAddressGenerator.scala 313:31]
    inQueue_0.io.deq.ready <= pe_dfe.io.inData[0].ready @[SpMVVBAddressGenerator.scala 314:28]
    inQueue_0.io.enq.bits <= pe_addr_gen.ctrl_io.x_vals.bits @[SpMVVBAddressGenerator.scala 316:27]
    inQueue_0.io.enq.valid <= pe_addr_gen.ctrl_io.x_vals.valid @[SpMVVBAddressGenerator.scala 317:28]
    pe_addr_gen.ctrl_io.x_vals.ready <= inQueue_0.io.enq.ready @[SpMVVBAddressGenerator.scala 318:38]
    pe_dfe.io.inData[1].bits.bits <= inQueue_1.io.deq.bits @[SpMVVBAddressGenerator.scala 321:35]
    pe_dfe.io.inData[1].valid <= inQueue_1.io.deq.valid @[SpMVVBAddressGenerator.scala 322:31]
    inQueue_1.io.deq.ready <= pe_dfe.io.inData[1].ready @[SpMVVBAddressGenerator.scala 323:28]
    inQueue_1.io.enq.bits <= pe_addr_gen.ctrl_io.a_vals.bits @[SpMVVBAddressGenerator.scala 325:27]
    inQueue_1.io.enq.valid <= pe_addr_gen.ctrl_io.a_vals.valid @[SpMVVBAddressGenerator.scala 326:28]
    pe_addr_gen.ctrl_io.a_vals.ready <= inQueue_1.io.enq.ready @[SpMVVBAddressGenerator.scala 327:38]
    outQueue.io.enq.bits <= pe_dfe.io.outData[0].bits.bits @[SpMVVBAddressGenerator.scala 330:26]
    outQueue.io.enq.valid <= pe_dfe.io.outData[0].valid @[SpMVVBAddressGenerator.scala 331:27]
    pe_dfe.io.outData[0].ready <= outQueue.io.enq.ready @[SpMVVBAddressGenerator.scala 332:32]
    pe_addr_gen.ctrl_io.y_vals.bits <= outQueue.io.deq.bits @[SpMVVBAddressGenerator.scala 334:37]
    pe_addr_gen.ctrl_io.y_vals.valid <= outQueue.io.deq.valid @[SpMVVBAddressGenerator.scala 335:38]
    outQueue.io.deq.ready <= pe_addr_gen.ctrl_io.y_vals.ready @[SpMVVBAddressGenerator.scala 336:27]
    pe_dfe.ctrl_io.resetCounter.bits <= pe_addr_gen.ctrl_io.row_elem_left.bits @[SpMVVBAddressGenerator.scala 339:38]
    pe_dfe.ctrl_io.resetCounter.valid <= pe_addr_gen.ctrl_io.row_elem_left.valid @[SpMVVBAddressGenerator.scala 340:39]
    pe_addr_gen.ctrl_io.row_elem_left.ready <= pe_dfe.ctrl_io.resetCounter.ready @[SpMVVBAddressGenerator.scala 341:45]
    df_io.memQueuesIO.outgoingReq[0].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[0].bits.addr <= pe_addr_gen.mem_io.addressRequests[0].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[0].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[0].valid <= pe_addr_gen.mem_io.addressRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[0].ready <= df_io.memQueuesIO.outgoingReq[0].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[0].bits <= memReadQueues_0.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[0].valid <= memReadQueues_0.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_0.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[0].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[1].bits.write <= UInt<1>("h1") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[1].bits.addr <= pe_addr_gen.mem_io.writeRequests[0].bits.address @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[1].bits.dataIn <= pe_addr_gen.mem_io.writeRequests[0].bits.data @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[1].valid <= pe_addr_gen.mem_io.writeRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.writeRequests[0].ready <= df_io.memQueuesIO.outgoingReq[1].ready @[DataflowPE.scala 80:11]
    df_io.memQueuesIO.outgoingReq[2].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[2].bits.addr <= pe_addr_gen.mem_io.addressRequests[1].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[2].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[2].valid <= pe_addr_gen.mem_io.addressRequests[1].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[1].ready <= df_io.memQueuesIO.outgoingReq[2].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[1].bits <= memReadQueues_1.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[1].valid <= memReadQueues_1.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_1.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[1].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[3].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[3].bits.addr <= pe_addr_gen.mem_io.addressRequests[2].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[3].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[3].valid <= pe_addr_gen.mem_io.addressRequests[2].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[2].ready <= df_io.memQueuesIO.outgoingReq[3].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[2].bits <= memReadQueues_2.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[2].valid <= memReadQueues_2.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_2.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[2].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[4].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[4].bits.addr <= pe_addr_gen.mem_io.addressRequests[3].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[4].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[4].valid <= pe_addr_gen.mem_io.addressRequests[3].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[3].ready <= df_io.memQueuesIO.outgoingReq[4].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[3].bits <= memReadQueues_3.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[3].valid <= memReadQueues_3.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_3.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[3].ready @[DataflowPE.scala 85:43]
    pe_addr_gen.pe_ctrl_io.reset_setup <= addr_gen_ctrl_io.reset_setup @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_xlen_pow2 <= addr_gen_ctrl_io.in_xlen_pow2 @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_start <= addr_gen_ctrl_io.in_row_start @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_nrows <= addr_gen_ctrl_io.in_nrows @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_y_addr <= addr_gen_ctrl_io.in_y_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_x_addr <= addr_gen_ctrl_io.in_x_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_ptr <= addr_gen_ctrl_io.in_row_ptr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_col_idx <= addr_gen_ctrl_io.in_col_idx @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_A <= addr_gen_ctrl_io.in_A @[DataflowPE.scala 144:22]
    io.ctrl_cmd.ready <= UInt<1>("h1") @[SpMVVBPE.scala 34:21]
    node _io_idle_T = eq(pe_addr_gen.mem_io.generatingRequests, UInt<1>("h0")) @[SpMVVBPE.scala 35:14]
    node _io_idle_T_1 = and(_io_idle_T, pe_dfe.ctrl_io.idle) @[SpMVVBPE.scala 35:53]
    io.idle <= _io_idle_T_1 @[SpMVVBPE.scala 35:11]

  module Queue_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBAddressGenerator_2 :
    input clock : Clock
    input reset : Reset
    output mem_io : { addressRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<13>}[4], flip dataResponses : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4], writeRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<13>, data : UInt<32>}}[1], generatingRequests : UInt<1>}
    output ctrl_io : { a_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, x_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip y_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, row_elem_left : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}
    output pe_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    reg base_A : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_A) @[SpMVVBAddressGenerator.scala 66:21]
    reg base_col_idx : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_col_idx) @[SpMVVBAddressGenerator.scala 67:27]
    reg base_row_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_row_ptr) @[SpMVVBAddressGenerator.scala 68:27]
    reg base_x_ptr : UInt<9>, clock with :
      reset => (UInt<1>("h0"), base_x_ptr) @[SpMVVBAddressGenerator.scala 69:25]
    reg base_y_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_y_ptr) @[SpMVVBAddressGenerator.scala 70:25]
    reg nrows : UInt<13>, clock with :
      reset => (UInt<1>("h0"), nrows) @[SpMVVBAddressGenerator.scala 71:20]
    reg log_xchunk : UInt<11>, clock with :
      reset => (UInt<1>("h0"), log_xchunk) @[SpMVVBAddressGenerator.scala 72:25]
    reg xlen_pow2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), xlen_pow2) @[SpMVVBAddressGenerator.scala 73:24]
    reg curr_a_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_a_nz) @[SpMVVBAddressGenerator.scala 75:24]
    reg curr_col_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_col_nz) @[SpMVVBAddressGenerator.scala 76:26]
    reg row_elem_left_a : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_a) @[SpMVVBAddressGenerator.scala 77:30]
    reg row_elem_left_col : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_col) @[SpMVVBAddressGenerator.scala 78:32]
    reg row_start : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_start) @[SpMVVBAddressGenerator.scala 79:24]
    reg curr_row : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_row) @[SpMVVBAddressGenerator.scala 80:23]
    reg curr_y : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_y) @[SpMVVBAddressGenerator.scala 81:21]
    reg request_3_enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 83:35]
    node not_last_row = neq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 85:34]
    node _update_row_T = eq(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:39]
    node _update_row_T_1 = eq(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:70]
    node update_row = and(_update_row_T, _update_row_T_1) @[SpMVVBAddressGenerator.scala 86:48]
    node _T = and(mem_io.dataResponses[0].valid, mem_io.dataResponses[1].valid) @[SpMVVBAddressGenerator.scala 88:40]
    node _T_1 = and(_T, ctrl_io.a_vals.ready) @[SpMVVBAddressGenerator.scala 88:73]
    node _T_2 = and(_T_1, ctrl_io.x_vals.ready) @[SpMVVBAddressGenerator.scala 88:97]
    when _T_2 : @[SpMVVBAddressGenerator.scala 88:122]
      mem_io.dataResponses[0].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 90:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 91:39]
      ctrl_io.a_vals.bits <= mem_io.dataResponses[0].bits @[SpMVVBAddressGenerator.scala 92:29]
      ctrl_io.a_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 93:30]
      ctrl_io.x_vals.bits <= mem_io.dataResponses[1].bits @[SpMVVBAddressGenerator.scala 94:29]
      ctrl_io.x_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 95:30]
    else :
      mem_io.dataResponses[0].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 97:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 98:39]
      ctrl_io.a_vals.bits is invalid @[SpMVVBAddressGenerator.scala 99:29]
      ctrl_io.a_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 100:30]
      ctrl_io.x_vals.bits is invalid @[SpMVVBAddressGenerator.scala 101:29]
      ctrl_io.x_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 102:30]
    node _T_3 = and(mem_io.writeRequests[0].ready, ctrl_io.y_vals.valid) @[SpMVVBAddressGenerator.scala 105:40]
    when _T_3 : @[SpMVVBAddressGenerator.scala 105:65]
      ctrl_io.y_vals.ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 107:30]
      mem_io.writeRequests[0].bits.data <= ctrl_io.y_vals.bits @[SpMVVBAddressGenerator.scala 108:43]
      node _mem_io_writeRequests_0_bits_address_T = add(base_y_ptr, curr_y) @[SpMVVBAddressGenerator.scala 109:60]
      node _mem_io_writeRequests_0_bits_address_T_1 = tail(_mem_io_writeRequests_0_bits_address_T, 1) @[SpMVVBAddressGenerator.scala 109:60]
      mem_io.writeRequests[0].bits.address <= _mem_io_writeRequests_0_bits_address_T_1 @[SpMVVBAddressGenerator.scala 109:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 110:39]
    else :
      ctrl_io.y_vals.ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 112:30]
      mem_io.writeRequests[0].bits.data is invalid @[SpMVVBAddressGenerator.scala 113:43]
      mem_io.writeRequests[0].bits.address is invalid @[SpMVVBAddressGenerator.scala 114:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 115:39]
    when pe_ctrl_io.reset_setup : @[SpMVVBAddressGenerator.scala 119:34]
      base_A <= pe_ctrl_io.in_A @[SpMVVBAddressGenerator.scala 121:16]
      base_col_idx <= pe_ctrl_io.in_col_idx @[SpMVVBAddressGenerator.scala 122:22]
      base_row_ptr <= pe_ctrl_io.in_row_ptr @[SpMVVBAddressGenerator.scala 123:22]
      base_x_ptr <= pe_ctrl_io.in_x_addr @[SpMVVBAddressGenerator.scala 124:20]
      base_y_ptr <= pe_ctrl_io.in_y_addr @[SpMVVBAddressGenerator.scala 125:20]
      node _log_xchunk_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 127:63]
      node _log_xchunk_T_1 = bits(_log_xchunk_T, 0, 0) @[OneHot.scala 47:45]
      node _log_xchunk_T_2 = bits(_log_xchunk_T, 1, 1) @[OneHot.scala 47:45]
      node _log_xchunk_T_3 = bits(_log_xchunk_T, 2, 2) @[OneHot.scala 47:45]
      node _log_xchunk_T_4 = bits(_log_xchunk_T, 3, 3) @[OneHot.scala 47:45]
      node _log_xchunk_T_5 = bits(_log_xchunk_T, 4, 4) @[OneHot.scala 47:45]
      node _log_xchunk_T_6 = bits(_log_xchunk_T, 5, 5) @[OneHot.scala 47:45]
      node _log_xchunk_T_7 = bits(_log_xchunk_T, 6, 6) @[OneHot.scala 47:45]
      node _log_xchunk_T_8 = bits(_log_xchunk_T, 7, 7) @[OneHot.scala 47:45]
      node _log_xchunk_T_9 = bits(_log_xchunk_T, 8, 8) @[OneHot.scala 47:45]
      node _log_xchunk_T_10 = mux(_log_xchunk_T_8, UInt<3>("h7"), UInt<4>("h8")) @[Mux.scala 47:70]
      node _log_xchunk_T_11 = mux(_log_xchunk_T_7, UInt<3>("h6"), _log_xchunk_T_10) @[Mux.scala 47:70]
      node _log_xchunk_T_12 = mux(_log_xchunk_T_6, UInt<3>("h5"), _log_xchunk_T_11) @[Mux.scala 47:70]
      node _log_xchunk_T_13 = mux(_log_xchunk_T_5, UInt<3>("h4"), _log_xchunk_T_12) @[Mux.scala 47:70]
      node _log_xchunk_T_14 = mux(_log_xchunk_T_4, UInt<2>("h3"), _log_xchunk_T_13) @[Mux.scala 47:70]
      node _log_xchunk_T_15 = mux(_log_xchunk_T_3, UInt<2>("h2"), _log_xchunk_T_14) @[Mux.scala 47:70]
      node _log_xchunk_T_16 = mux(_log_xchunk_T_2, UInt<1>("h1"), _log_xchunk_T_15) @[Mux.scala 47:70]
      node _log_xchunk_T_17 = mux(_log_xchunk_T_1, UInt<1>("h0"), _log_xchunk_T_16) @[Mux.scala 47:70]
      log_xchunk <= _log_xchunk_T_17 @[SpMVVBAddressGenerator.scala 127:20]
      node _xlen_pow2_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 128:46]
      xlen_pow2 <= _xlen_pow2_T @[SpMVVBAddressGenerator.scala 128:19]
      nrows <= pe_ctrl_io.in_nrows @[SpMVVBAddressGenerator.scala 130:15]
      curr_a_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 132:19]
      curr_col_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 133:21]
      row_elem_left_col <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 135:27]
      row_elem_left_a <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 136:25]
      row_start <= pe_ctrl_io.in_row_start @[SpMVVBAddressGenerator.scala 138:19]
      curr_row <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 140:18]
      curr_y <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 141:16]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 142:26]
    node _T_4 = eq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 145:22]
    node _T_5 = and(_T_4, update_row) @[SpMVVBAddressGenerator.scala 145:33]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 145:10]
    when _T_6 : @[SpMVVBAddressGenerator.scala 145:48]
      mem_io.generatingRequests <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 146:35]
    else :
      mem_io.generatingRequests <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 148:35]
    node _x_bank_mask_T = dshr(mem_io.dataResponses[2].bits, log_xchunk) @[SpMVVBAddressGenerator.scala 154:31]
    node _x_bank_mask_T_1 = shl(_x_bank_mask_T, 8) @[SpMVVBAddressGenerator.scala 154:46]
    node x_bank_mask = bits(_x_bank_mask_T_1, 10, 0) @[SpMVVBAddressGenerator.scala 154:63]
    node _T_7 = and(mem_io.dataResponses[2].valid, mem_io.dataResponses[2].ready) @[SpMVVBAddressGenerator.scala 155:40]
    node _T_8 = and(_T_7, mem_io.addressRequests[0].ready) @[SpMVVBAddressGenerator.scala 155:73]
    when _T_8 : @[SpMVVBAddressGenerator.scala 155:109]
      node _x_offset_T = sub(xlen_pow2, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_1 = tail(_x_offset_T, 1) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_2 = and(mem_io.dataResponses[2].bits, _x_offset_T_1) @[SpMVVBAddressGenerator.scala 157:31]
      node x_offset = bits(_x_offset_T_2, 10, 0) @[SpMVVBAddressGenerator.scala 157:53]
      node _mem_io_addressRequests_0_bits_T = bits(x_offset, 10, 0) @[SpMVVBAddressGenerator.scala 158:51]
      node _mem_io_addressRequests_0_bits_T_1 = bits(x_bank_mask, 10, 0) @[SpMVVBAddressGenerator.scala 158:110]
      node _mem_io_addressRequests_0_bits_T_2 = or(_mem_io_addressRequests_0_bits_T, _mem_io_addressRequests_0_bits_T_1) @[SpMVVBAddressGenerator.scala 158:97]
      mem_io.addressRequests[0].bits <= _mem_io_addressRequests_0_bits_T_2 @[SpMVVBAddressGenerator.scala 158:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 159:41]
    else :
      mem_io.addressRequests[0].bits is invalid @[SpMVVBAddressGenerator.scala 161:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 162:41]
    when mem_io.addressRequests[0].ready : @[SpMVVBAddressGenerator.scala 165:78]
      mem_io.dataResponses[2].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 166:39]
    else :
      mem_io.dataResponses[2].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 168:39]
    node _T_9 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 171:21]
    when _T_9 : @[SpMVVBAddressGenerator.scala 171:37]
      mem_io.dataResponses[3].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 173:39]
    else :
      mem_io.dataResponses[3].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 175:39]
    node _T_10 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 178:21]
    node _T_11 = and(_T_10, request_3_enable) @[SpMVVBAddressGenerator.scala 178:37]
    node _T_12 = and(_T_11, ctrl_io.row_elem_left.ready) @[SpMVVBAddressGenerator.scala 178:57]
    when _T_12 : @[SpMVVBAddressGenerator.scala 178:89]
      mem_io.addressRequests[3].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 180:41]
      node _mem_io_addressRequests_3_bits_T = add(base_row_ptr, curr_row) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_1 = tail(_mem_io_addressRequests_3_bits_T, 1) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_2 = add(_mem_io_addressRequests_3_bits_T_1, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 181:67]
      node _mem_io_addressRequests_3_bits_T_3 = tail(_mem_io_addressRequests_3_bits_T_2, 1) @[SpMVVBAddressGenerator.scala 181:67]
      mem_io.addressRequests[3].bits <= _mem_io_addressRequests_3_bits_T_3 @[SpMVVBAddressGenerator.scala 181:40]
    else :
      mem_io.addressRequests[3].bits is invalid @[SpMVVBAddressGenerator.scala 183:40]
      mem_io.addressRequests[3].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 184:41]
    node _T_13 = and(mem_io.addressRequests[3].ready, mem_io.addressRequests[3].valid) @[SpMVVBAddressGenerator.scala 188:42]
    when _T_13 : @[SpMVVBAddressGenerator.scala 188:78]
      request_3_enable <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 189:26]
    node _T_14 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 192:40]
    when _T_14 : @[SpMVVBAddressGenerator.scala 192:74]
      ctrl_io.row_elem_left.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 193:37]
      node _ctrl_io_row_elem_left_bits_T = sub(mem_io.dataResponses[3].bits, row_start) @[SpMVVBAddressGenerator.scala 194:68]
      node _ctrl_io_row_elem_left_bits_T_1 = tail(_ctrl_io_row_elem_left_bits_T, 1) @[SpMVVBAddressGenerator.scala 194:68]
      ctrl_io.row_elem_left.bits <= _ctrl_io_row_elem_left_bits_T_1 @[SpMVVBAddressGenerator.scala 194:36]
    else :
      ctrl_io.row_elem_left.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 196:37]
      ctrl_io.row_elem_left.bits is invalid @[SpMVVBAddressGenerator.scala 197:36]
    node _T_15 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 201:40]
    when _T_15 : @[SpMVVBAddressGenerator.scala 201:74]
      node next_row_val = bits(mem_io.dataResponses[3].bits, 14, 0) @[SpMVVBAddressGenerator.scala 202:56]
      node _curr_row_T = add(curr_row, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 203:30]
      node _curr_row_T_1 = tail(_curr_row_T, 1) @[SpMVVBAddressGenerator.scala 203:30]
      curr_row <= _curr_row_T_1 @[SpMVVBAddressGenerator.scala 203:18]
      node _row_elem_left_a_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 204:41]
      node _row_elem_left_a_T_1 = tail(_row_elem_left_a_T, 1) @[SpMVVBAddressGenerator.scala 204:41]
      row_elem_left_a <= _row_elem_left_a_T_1 @[SpMVVBAddressGenerator.scala 204:25]
      node _row_elem_left_col_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 205:43]
      node _row_elem_left_col_T_1 = tail(_row_elem_left_col_T, 1) @[SpMVVBAddressGenerator.scala 205:43]
      row_elem_left_col <= _row_elem_left_col_T_1 @[SpMVVBAddressGenerator.scala 205:27]
      row_start <= next_row_val @[SpMVVBAddressGenerator.scala 206:19]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 207:26]
    node _T_16 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 210:26]
    node _T_17 = and(_T_16, mem_io.addressRequests[1].ready) @[SpMVVBAddressGenerator.scala 210:32]
    when _T_17 : @[SpMVVBAddressGenerator.scala 210:68]
      node _mem_io_addressRequests_1_bits_T = add(base_A, curr_a_nz) @[SpMVVBAddressGenerator.scala 212:50]
      node _mem_io_addressRequests_1_bits_T_1 = tail(_mem_io_addressRequests_1_bits_T, 1) @[SpMVVBAddressGenerator.scala 212:50]
      mem_io.addressRequests[1].bits <= _mem_io_addressRequests_1_bits_T_1 @[SpMVVBAddressGenerator.scala 212:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 213:41]
    else :
      mem_io.addressRequests[1].bits is invalid @[SpMVVBAddressGenerator.scala 215:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 216:41]
    node _T_18 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 220:42]
    when _T_18 : @[SpMVVBAddressGenerator.scala 220:78]
      node _curr_a_nz_T = add(curr_a_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 221:32]
      node _curr_a_nz_T_1 = tail(_curr_a_nz_T, 1) @[SpMVVBAddressGenerator.scala 221:32]
      curr_a_nz <= _curr_a_nz_T_1 @[SpMVVBAddressGenerator.scala 221:19]
    node _T_19 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 225:42]
    node _T_20 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 225:96]
    node _T_21 = and(_T_19, _T_20) @[SpMVVBAddressGenerator.scala 225:77]
    when _T_21 : @[SpMVVBAddressGenerator.scala 225:103]
      node _row_elem_left_a_T_2 = sub(row_elem_left_a, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 226:44]
      node _row_elem_left_a_T_3 = tail(_row_elem_left_a_T_2, 1) @[SpMVVBAddressGenerator.scala 226:44]
      row_elem_left_a <= _row_elem_left_a_T_3 @[SpMVVBAddressGenerator.scala 226:25]
    node _T_22 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 229:28]
    node _T_23 = and(_T_22, mem_io.addressRequests[2].ready) @[SpMVVBAddressGenerator.scala 229:34]
    when _T_23 : @[SpMVVBAddressGenerator.scala 229:70]
      node _mem_io_addressRequests_2_bits_T = add(base_col_idx, curr_col_nz) @[SpMVVBAddressGenerator.scala 231:56]
      node _mem_io_addressRequests_2_bits_T_1 = tail(_mem_io_addressRequests_2_bits_T, 1) @[SpMVVBAddressGenerator.scala 231:56]
      mem_io.addressRequests[2].bits <= _mem_io_addressRequests_2_bits_T_1 @[SpMVVBAddressGenerator.scala 231:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 232:41]
    else :
      mem_io.addressRequests[2].bits is invalid @[SpMVVBAddressGenerator.scala 234:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 235:41]
    node _T_24 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 239:42]
    when _T_24 : @[SpMVVBAddressGenerator.scala 239:78]
      node _curr_col_nz_T = add(curr_col_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 240:36]
      node _curr_col_nz_T_1 = tail(_curr_col_nz_T, 1) @[SpMVVBAddressGenerator.scala 240:36]
      curr_col_nz <= _curr_col_nz_T_1 @[SpMVVBAddressGenerator.scala 240:21]
    node _T_25 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 244:42]
    node _T_26 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 244:98]
    node _T_27 = and(_T_25, _T_26) @[SpMVVBAddressGenerator.scala 244:77]
    when _T_27 : @[SpMVVBAddressGenerator.scala 244:105]
      node _row_elem_left_col_T_2 = sub(row_elem_left_col, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 245:48]
      node _row_elem_left_col_T_3 = tail(_row_elem_left_col_T_2, 1) @[SpMVVBAddressGenerator.scala 245:48]
      row_elem_left_col <= _row_elem_left_col_T_3 @[SpMVVBAddressGenerator.scala 245:27]
    node _T_28 = and(mem_io.writeRequests[0].ready, mem_io.writeRequests[0].valid) @[SpMVVBAddressGenerator.scala 249:40]
    when _T_28 : @[SpMVVBAddressGenerator.scala 249:74]
      node _curr_y_T = add(curr_y, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 250:26]
      node _curr_y_T_1 = tail(_curr_y_T, 1) @[SpMVVBAddressGenerator.scala 250:26]
      curr_y <= _curr_y_T_1 @[SpMVVBAddressGenerator.scala 250:16]

  module RecFNToRecFN_6 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_6 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_6 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_10 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_6 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_10 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_6 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_6 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_6 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_6 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module Queue_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<4>}

    cmem ram : UInt<32> [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module RoundAnyRawFNToRecFN_11 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_4 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_11 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_7 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_7 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_7 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_12 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_7 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_12 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_7 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_7 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_7 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_7 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module RoundAnyRawFNToRecFN_13 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_5 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_13 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_8 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_8 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_8 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_14 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_8 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_14 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_8 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_8 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_8 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_8 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module FloatMultAccEngine_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip inData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[1]}
    output ctrl_io : { flip resetCounter : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, idle : UInt<1>}

    wire multWire : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}} @[MAccDFE.scala 19:22]
    wire _multReg_WIRE : { bits : UInt<32>} @[MAccDFE.scala 21:37]
    _multReg_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 21:37]
    reg multReg : { bits : UInt<32>}, clock with :
      reset => (reset, _multReg_WIRE) @[MAccDFE.scala 21:24]
    reg multValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MAccDFE.scala 22:26]
    node _T = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 24:27]
    node _T_1 = and(_T, io.inData[0].valid) @[MAccDFE.scala 24:49]
    node _T_2 = and(_T_1, io.inData[1].valid) @[MAccDFE.scala 24:71]
    when _T_2 : @[MAccDFE.scala 24:93]
      node multReg_t_rec_rawIn_sign = bits(io.inData[1].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_t_rec_rawIn_expIn = bits(io.inData[1].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_t_rec_rawIn_fractIn = bits(io.inData[1].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_t_rec_rawIn_isZeroExpIn = eq(multReg_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_t_rec_rawIn_isZeroFractIn = eq(multReg_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_t_rec_rawIn_normDist_T = bits(multReg_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_1 = bits(multReg_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_2 = bits(multReg_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_3 = bits(multReg_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_4 = bits(multReg_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_5 = bits(multReg_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_6 = bits(multReg_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_7 = bits(multReg_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_8 = bits(multReg_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_9 = bits(multReg_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_10 = bits(multReg_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_11 = bits(multReg_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_12 = bits(multReg_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_13 = bits(multReg_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_14 = bits(multReg_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_15 = bits(multReg_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_16 = bits(multReg_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_17 = bits(multReg_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_18 = bits(multReg_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_19 = bits(multReg_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_20 = bits(multReg_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_21 = bits(multReg_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_22 = bits(multReg_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_23 = mux(_multReg_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_24 = mux(_multReg_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_25 = mux(_multReg_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_26 = mux(_multReg_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_27 = mux(_multReg_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_28 = mux(_multReg_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_29 = mux(_multReg_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_30 = mux(_multReg_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_31 = mux(_multReg_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_32 = mux(_multReg_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_33 = mux(_multReg_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_34 = mux(_multReg_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_35 = mux(_multReg_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_36 = mux(_multReg_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_37 = mux(_multReg_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_38 = mux(_multReg_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_39 = mux(_multReg_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_40 = mux(_multReg_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_41 = mux(_multReg_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_42 = mux(_multReg_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_43 = mux(_multReg_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_t_rec_rawIn_normDist = mux(_multReg_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_subnormFract_T = dshl(multReg_t_rec_rawIn_fractIn, multReg_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_t_rec_rawIn_subnormFract_T_1 = bits(_multReg_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_t_rec_rawIn_subnormFract = shl(_multReg_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_t_rec_rawIn_adjustedExp_T = xor(multReg_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_t_rec_rawIn_adjustedExp_T_1 = mux(multReg_t_rec_rawIn_isZeroExpIn, _multReg_t_rec_rawIn_adjustedExp_T, multReg_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_t_rec_rawIn_adjustedExp_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_t_rec_rawIn_adjustedExp_T_4 = add(_multReg_t_rec_rawIn_adjustedExp_T_1, _multReg_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_adjustedExp = tail(_multReg_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_isZero = and(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_t_rec_rawIn_isSpecial_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_t_rec_rawIn_isSpecial = eq(_multReg_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_t_rec_rawIn_out_isNaN_T = eq(multReg_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_t_rec_rawIn_out_isNaN_T_1 = and(multReg_t_rec_rawIn_isSpecial, _multReg_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_t_rec_rawIn.isNaN <= _multReg_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_t_rec_rawIn_out_isInf_T = and(multReg_t_rec_rawIn_isSpecial, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_t_rec_rawIn.isInf <= _multReg_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_t_rec_rawIn.isZero <= multReg_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_t_rec_rawIn.sign <= multReg_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_t_rec_rawIn_out_sExp_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_t_rec_rawIn_out_sExp_T_1 = cvt(_multReg_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_t_rec_rawIn.sExp <= _multReg_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_t_rec_rawIn_out_sig_T = eq(multReg_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_t_rec_rawIn_out_sig_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_subnormFract, multReg_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_t_rec_rawIn_out_sig_T_3 = cat(_multReg_t_rec_rawIn_out_sig_T_1, _multReg_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_t_rec_rawIn.sig <= _multReg_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_t_rec_T = bits(multReg_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_t_rec_T_1 = mux(multReg_t_rec_rawIn.isZero, UInt<3>("h0"), _multReg_t_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_t_rec_T_2 = mux(multReg_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_t_rec_T_3 = or(_multReg_t_rec_T_1, _multReg_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_t_rec_T_4 = cat(multReg_t_rec_rawIn.sign, _multReg_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_t_rec_T_5 = bits(multReg_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_t_rec_T_6 = cat(_multReg_t_rec_T_4, _multReg_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_t_rec_T_7 = bits(multReg_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_t_rec = cat(_multReg_t_rec_T_6, _multReg_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node multReg_self_rec_rawIn_sign = bits(io.inData[0].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_self_rec_rawIn_expIn = bits(io.inData[0].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_self_rec_rawIn_fractIn = bits(io.inData[0].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_self_rec_rawIn_isZeroExpIn = eq(multReg_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_self_rec_rawIn_isZeroFractIn = eq(multReg_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_self_rec_rawIn_normDist_T = bits(multReg_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_1 = bits(multReg_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_2 = bits(multReg_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_3 = bits(multReg_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_4 = bits(multReg_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_5 = bits(multReg_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_6 = bits(multReg_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_7 = bits(multReg_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_8 = bits(multReg_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_9 = bits(multReg_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_10 = bits(multReg_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_11 = bits(multReg_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_12 = bits(multReg_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_13 = bits(multReg_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_14 = bits(multReg_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_15 = bits(multReg_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_16 = bits(multReg_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_17 = bits(multReg_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_18 = bits(multReg_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_19 = bits(multReg_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_20 = bits(multReg_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_21 = bits(multReg_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_22 = bits(multReg_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_23 = mux(_multReg_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_24 = mux(_multReg_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_25 = mux(_multReg_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_26 = mux(_multReg_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_27 = mux(_multReg_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_28 = mux(_multReg_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_29 = mux(_multReg_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_30 = mux(_multReg_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_31 = mux(_multReg_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_32 = mux(_multReg_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_33 = mux(_multReg_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_34 = mux(_multReg_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_35 = mux(_multReg_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_36 = mux(_multReg_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_37 = mux(_multReg_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_38 = mux(_multReg_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_39 = mux(_multReg_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_40 = mux(_multReg_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_41 = mux(_multReg_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_42 = mux(_multReg_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_43 = mux(_multReg_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_self_rec_rawIn_normDist = mux(_multReg_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_subnormFract_T = dshl(multReg_self_rec_rawIn_fractIn, multReg_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_self_rec_rawIn_subnormFract_T_1 = bits(_multReg_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_self_rec_rawIn_subnormFract = shl(_multReg_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_self_rec_rawIn_adjustedExp_T = xor(multReg_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_self_rec_rawIn_adjustedExp_T_1 = mux(multReg_self_rec_rawIn_isZeroExpIn, _multReg_self_rec_rawIn_adjustedExp_T, multReg_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_self_rec_rawIn_adjustedExp_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_self_rec_rawIn_adjustedExp_T_4 = add(_multReg_self_rec_rawIn_adjustedExp_T_1, _multReg_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_adjustedExp = tail(_multReg_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_isZero = and(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_self_rec_rawIn_isSpecial_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_self_rec_rawIn_isSpecial = eq(_multReg_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_self_rec_rawIn_out_isNaN_T = eq(multReg_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_self_rec_rawIn_out_isNaN_T_1 = and(multReg_self_rec_rawIn_isSpecial, _multReg_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_self_rec_rawIn.isNaN <= _multReg_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_self_rec_rawIn_out_isInf_T = and(multReg_self_rec_rawIn_isSpecial, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_self_rec_rawIn.isInf <= _multReg_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_self_rec_rawIn.isZero <= multReg_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_self_rec_rawIn.sign <= multReg_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_self_rec_rawIn_out_sExp_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_self_rec_rawIn_out_sExp_T_1 = cvt(_multReg_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_self_rec_rawIn.sExp <= _multReg_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_self_rec_rawIn_out_sig_T = eq(multReg_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_self_rec_rawIn_out_sig_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_subnormFract, multReg_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_self_rec_rawIn_out_sig_T_3 = cat(_multReg_self_rec_rawIn_out_sig_T_1, _multReg_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_self_rec_rawIn.sig <= _multReg_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_self_rec_T = bits(multReg_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_self_rec_T_1 = mux(multReg_self_rec_rawIn.isZero, UInt<3>("h0"), _multReg_self_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_self_rec_T_2 = mux(multReg_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_self_rec_T_3 = or(_multReg_self_rec_T_1, _multReg_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_self_rec_T_4 = cat(multReg_self_rec_rawIn.sign, _multReg_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_self_rec_T_5 = bits(multReg_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_self_rec_T_6 = cat(_multReg_self_rec_T_4, _multReg_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_self_rec_T_7 = bits(multReg_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_self_rec = cat(_multReg_self_rec_T_6, _multReg_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst multReg_t_resizer of RecFNToRecFN_6 @[Arithmetic.scala 220:32]
      multReg_t_resizer.io.in <= multReg_t_rec @[Arithmetic.scala 221:25]
      multReg_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 222:35]
      multReg_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 223:37]
      inst multReg_muladder of MulAddRecFN_6 @[Arithmetic.scala 226:30]
      multReg_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 228:24]
      multReg_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 229:34]
      multReg_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 230:36]
      multReg_muladder.io.a <= multReg_self_rec @[Arithmetic.scala 232:23]
      multReg_muladder.io.b <= multReg_t_resizer.io.out @[Arithmetic.scala 233:23]
      multReg_muladder.io.c <= UInt<1>("h0") @[Arithmetic.scala 234:23]
      wire multReg_out : { bits : UInt<32>} @[Arithmetic.scala 236:23]
      node multReg_out_bits_rawIn_exp = bits(multReg_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _multReg_out_bits_rawIn_isZero_T = bits(multReg_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node multReg_out_bits_rawIn_isZero = eq(_multReg_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _multReg_out_bits_rawIn_isSpecial_T = bits(multReg_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node multReg_out_bits_rawIn_isSpecial = eq(_multReg_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire multReg_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _multReg_out_bits_rawIn_out_isNaN_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _multReg_out_bits_rawIn_out_isNaN_T_1 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      multReg_out_bits_rawIn.isNaN <= _multReg_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _multReg_out_bits_rawIn_out_isInf_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _multReg_out_bits_rawIn_out_isInf_T_1 = eq(_multReg_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _multReg_out_bits_rawIn_out_isInf_T_2 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      multReg_out_bits_rawIn.isInf <= _multReg_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      multReg_out_bits_rawIn.isZero <= multReg_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _multReg_out_bits_rawIn_out_sign_T = bits(multReg_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      multReg_out_bits_rawIn.sign <= _multReg_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _multReg_out_bits_rawIn_out_sExp_T = cvt(multReg_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      multReg_out_bits_rawIn.sExp <= _multReg_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _multReg_out_bits_rawIn_out_sig_T = eq(multReg_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _multReg_out_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_out_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _multReg_out_bits_rawIn_out_sig_T_2 = bits(multReg_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _multReg_out_bits_rawIn_out_sig_T_3 = cat(_multReg_out_bits_rawIn_out_sig_T_1, _multReg_out_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      multReg_out_bits_rawIn.sig <= _multReg_out_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node multReg_out_bits_isSubnormal = lt(multReg_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _multReg_out_bits_denormShiftDist_T = bits(multReg_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _multReg_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _multReg_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node multReg_out_bits_denormShiftDist = tail(_multReg_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _multReg_out_bits_denormFract_T = shr(multReg_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _multReg_out_bits_denormFract_T_1 = dshr(_multReg_out_bits_denormFract_T, multReg_out_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node multReg_out_bits_denormFract = bits(_multReg_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _multReg_out_bits_expOut_T = bits(multReg_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _multReg_out_bits_expOut_T_1 = sub(_multReg_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_2 = tail(_multReg_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_3 = mux(multReg_out_bits_isSubnormal, UInt<1>("h0"), _multReg_out_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _multReg_out_bits_expOut_T_4 = or(multReg_out_bits_rawIn.isNaN, multReg_out_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _multReg_out_bits_expOut_T_5 = bits(_multReg_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _multReg_out_bits_expOut_T_6 = mux(_multReg_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node multReg_out_bits_expOut = or(_multReg_out_bits_expOut_T_3, _multReg_out_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _multReg_out_bits_fractOut_T = bits(multReg_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _multReg_out_bits_fractOut_T_1 = mux(multReg_out_bits_rawIn.isInf, UInt<1>("h0"), _multReg_out_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node multReg_out_bits_fractOut = mux(multReg_out_bits_isSubnormal, multReg_out_bits_denormFract, _multReg_out_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node multReg_out_bits_hi = cat(multReg_out_bits_rawIn.sign, multReg_out_bits_expOut) @[Cat.scala 33:92]
      node _multReg_out_bits_T = cat(multReg_out_bits_hi, multReg_out_bits_fractOut) @[Cat.scala 33:92]
      multReg_out.bits <= _multReg_out_bits_T @[Arithmetic.scala 237:18]
      multReg <= multReg_out @[MAccDFE.scala 25:13]
    else :
      multReg <= multReg @[MAccDFE.scala 27:13]
    node _T_3 = eq(multWire.valid, UInt<1>("h0")) @[MAccDFE.scala 30:26]
    node _T_4 = or(multWire.ready, _T_3) @[MAccDFE.scala 30:23]
    when _T_4 : @[MAccDFE.scala 30:42]
      io.inData[0].ready <= UInt<1>("h1") @[MAccDFE.scala 31:24]
      io.inData[1].ready <= UInt<1>("h1") @[MAccDFE.scala 32:24]
    else :
      io.inData[0].ready <= UInt<1>("h0") @[MAccDFE.scala 34:24]
      io.inData[1].ready <= UInt<1>("h0") @[MAccDFE.scala 35:24]
    node _T_5 = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 38:27]
    node _T_6 = and(_T_5, io.inData[0].valid) @[MAccDFE.scala 38:49]
    node _T_7 = and(_T_6, io.inData[1].valid) @[MAccDFE.scala 38:71]
    when _T_7 : @[MAccDFE.scala 38:93]
      multValid <= UInt<1>("h1") @[MAccDFE.scala 39:15]
    else :
      when multWire.ready : @[MAccDFE.scala 41:29]
        multValid <= UInt<1>("h0") @[MAccDFE.scala 42:15]
      else :
        multValid <= multValid @[MAccDFE.scala 44:15]
    multWire.bits <= multReg @[MAccDFE.scala 47:17]
    multWire.valid <= multValid @[MAccDFE.scala 48:18]
    wire _result_0_WIRE : { bits : UInt<32>} @[MAccDFE.scala 50:38]
    _result_0_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 50:38]
    reg result_0 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_0_WIRE) @[MAccDFE.scala 50:25]
    wire _result_1_WIRE : { bits : UInt<32>} @[MAccDFE.scala 51:38]
    _result_1_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 51:38]
    reg result_1 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_1_WIRE) @[MAccDFE.scala 51:25]
    reg count : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 52:22]
    inst accQueue of Queue_45 @[MAccDFE.scala 53:24]
    accQueue.clock <= clock
    accQueue.reset <= reset
    reg accNum : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 54:23]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[MAccDFE.scala 56:22]
    node _ctrl_io_idle_T = eq(state, UInt<2>("h0")) @[MAccDFE.scala 58:26]
    node _ctrl_io_idle_T_1 = eq(accQueue.io.deq.valid, UInt<1>("h0")) @[MAccDFE.scala 58:42]
    node _ctrl_io_idle_T_2 = and(_ctrl_io_idle_T, _ctrl_io_idle_T_1) @[MAccDFE.scala 58:39]
    node _ctrl_io_idle_T_3 = eq(accNum, count) @[MAccDFE.scala 58:76]
    node _ctrl_io_idle_T_4 = and(_ctrl_io_idle_T_2, _ctrl_io_idle_T_3) @[MAccDFE.scala 58:65]
    ctrl_io.idle <= _ctrl_io_idle_T_4 @[MAccDFE.scala 58:16]
    accQueue.io.enq <= ctrl_io.resetCounter @[MAccDFE.scala 60:19]
    node _T_8 = eq(state, UInt<2>("h0")) @[MAccDFE.scala 65:14]
    when _T_8 : @[MAccDFE.scala 65:27]
      accQueue.io.deq.ready <= UInt<1>("h1") @[MAccDFE.scala 66:27]
    else :
      accQueue.io.deq.ready <= UInt<1>("h0") @[MAccDFE.scala 68:27]
    node _lastIter_T = eq(state, UInt<2>("h1")) @[MAccDFE.scala 72:25]
    node _lastIter_T_1 = eq(count, accNum) @[MAccDFE.scala 72:52]
    node lastIter = and(_lastIter_T, _lastIter_T_1) @[MAccDFE.scala 72:42]
    node _T_9 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 74:16]
    node _T_10 = eq(state, UInt<2>("h1")) @[MAccDFE.scala 74:41]
    node _T_11 = or(_T_9, _T_10) @[MAccDFE.scala 74:31]
    node _T_12 = lt(count, accNum) @[MAccDFE.scala 74:69]
    node _T_13 = and(_T_11, _T_12) @[MAccDFE.scala 74:59]
    when _T_13 : @[MAccDFE.scala 74:79]
      multWire.ready <= UInt<1>("h1") @[MAccDFE.scala 77:20]
    else :
      multWire.ready <= UInt<1>("h0") @[MAccDFE.scala 81:20]
    node _T_14 = and(multWire.valid, multWire.ready) @[MAccDFE.scala 87:19]
    when _T_14 : @[MAccDFE.scala 87:83]
      node result_1_t_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_t_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_t_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_t_rec_rawIn_isZeroExpIn = eq(result_1_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_t_rec_rawIn_isZeroFractIn = eq(result_1_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_t_rec_rawIn_normDist_T = bits(result_1_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_1 = bits(result_1_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_2 = bits(result_1_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_3 = bits(result_1_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_4 = bits(result_1_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_5 = bits(result_1_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_6 = bits(result_1_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_7 = bits(result_1_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_8 = bits(result_1_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_9 = bits(result_1_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_10 = bits(result_1_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_11 = bits(result_1_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_12 = bits(result_1_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_13 = bits(result_1_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_14 = bits(result_1_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_15 = bits(result_1_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_16 = bits(result_1_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_17 = bits(result_1_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_18 = bits(result_1_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_19 = bits(result_1_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_20 = bits(result_1_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_21 = bits(result_1_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_22 = bits(result_1_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_23 = mux(_result_1_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_24 = mux(_result_1_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_25 = mux(_result_1_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_26 = mux(_result_1_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_27 = mux(_result_1_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_28 = mux(_result_1_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_29 = mux(_result_1_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_30 = mux(_result_1_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_31 = mux(_result_1_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_32 = mux(_result_1_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_33 = mux(_result_1_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_34 = mux(_result_1_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_35 = mux(_result_1_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_36 = mux(_result_1_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_37 = mux(_result_1_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_38 = mux(_result_1_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_39 = mux(_result_1_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_40 = mux(_result_1_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_41 = mux(_result_1_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_42 = mux(_result_1_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_43 = mux(_result_1_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_t_rec_rawIn_normDist = mux(_result_1_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_subnormFract_T = dshl(result_1_t_rec_rawIn_fractIn, result_1_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_t_rec_rawIn_subnormFract_T_1 = bits(_result_1_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_t_rec_rawIn_subnormFract = shl(_result_1_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_t_rec_rawIn_adjustedExp_T = xor(result_1_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_t_rec_rawIn_adjustedExp_T_1 = mux(result_1_t_rec_rawIn_isZeroExpIn, _result_1_t_rec_rawIn_adjustedExp_T, result_1_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_t_rec_rawIn_adjustedExp_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_t_rec_rawIn_adjustedExp_T_4 = add(_result_1_t_rec_rawIn_adjustedExp_T_1, _result_1_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_adjustedExp = tail(_result_1_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_isZero = and(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_t_rec_rawIn_isSpecial_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_t_rec_rawIn_isSpecial = eq(_result_1_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_t_rec_rawIn_out_isNaN_T = eq(result_1_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_t_rec_rawIn_out_isNaN_T_1 = and(result_1_t_rec_rawIn_isSpecial, _result_1_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_t_rec_rawIn.isNaN <= _result_1_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_t_rec_rawIn_out_isInf_T = and(result_1_t_rec_rawIn_isSpecial, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_t_rec_rawIn.isInf <= _result_1_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_t_rec_rawIn.isZero <= result_1_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_t_rec_rawIn.sign <= result_1_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_t_rec_rawIn_out_sExp_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_t_rec_rawIn_out_sExp_T_1 = cvt(_result_1_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_t_rec_rawIn.sExp <= _result_1_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_t_rec_rawIn_out_sig_T = eq(result_1_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_t_rec_rawIn_out_sig_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_subnormFract, result_1_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_t_rec_rawIn_out_sig_T_3 = cat(_result_1_t_rec_rawIn_out_sig_T_1, _result_1_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_t_rec_rawIn.sig <= _result_1_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_t_rec_T = bits(result_1_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_t_rec_T_1 = mux(result_1_t_rec_rawIn.isZero, UInt<3>("h0"), _result_1_t_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_t_rec_T_2 = mux(result_1_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_t_rec_T_3 = or(_result_1_t_rec_T_1, _result_1_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_t_rec_T_4 = cat(result_1_t_rec_rawIn.sign, _result_1_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_t_rec_T_5 = bits(result_1_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_t_rec_T_6 = cat(_result_1_t_rec_T_4, _result_1_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_t_rec_T_7 = bits(result_1_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_t_rec = cat(_result_1_t_rec_T_6, _result_1_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node result_1_self_rec_rawIn_sign = bits(multWire.bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_self_rec_rawIn_expIn = bits(multWire.bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_self_rec_rawIn_fractIn = bits(multWire.bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_self_rec_rawIn_isZeroExpIn = eq(result_1_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_self_rec_rawIn_isZeroFractIn = eq(result_1_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_self_rec_rawIn_normDist_T = bits(result_1_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_1 = bits(result_1_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_2 = bits(result_1_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_3 = bits(result_1_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_4 = bits(result_1_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_5 = bits(result_1_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_6 = bits(result_1_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_7 = bits(result_1_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_8 = bits(result_1_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_9 = bits(result_1_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_10 = bits(result_1_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_11 = bits(result_1_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_12 = bits(result_1_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_13 = bits(result_1_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_14 = bits(result_1_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_15 = bits(result_1_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_16 = bits(result_1_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_17 = bits(result_1_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_18 = bits(result_1_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_19 = bits(result_1_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_20 = bits(result_1_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_21 = bits(result_1_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_22 = bits(result_1_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_23 = mux(_result_1_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_24 = mux(_result_1_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_25 = mux(_result_1_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_26 = mux(_result_1_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_27 = mux(_result_1_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_28 = mux(_result_1_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_29 = mux(_result_1_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_30 = mux(_result_1_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_31 = mux(_result_1_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_32 = mux(_result_1_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_33 = mux(_result_1_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_34 = mux(_result_1_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_35 = mux(_result_1_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_36 = mux(_result_1_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_37 = mux(_result_1_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_38 = mux(_result_1_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_39 = mux(_result_1_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_40 = mux(_result_1_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_41 = mux(_result_1_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_42 = mux(_result_1_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_43 = mux(_result_1_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_self_rec_rawIn_normDist = mux(_result_1_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_subnormFract_T = dshl(result_1_self_rec_rawIn_fractIn, result_1_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_self_rec_rawIn_subnormFract_T_1 = bits(_result_1_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_self_rec_rawIn_subnormFract = shl(_result_1_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_self_rec_rawIn_adjustedExp_T = xor(result_1_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_self_rec_rawIn_adjustedExp_T_1 = mux(result_1_self_rec_rawIn_isZeroExpIn, _result_1_self_rec_rawIn_adjustedExp_T, result_1_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_self_rec_rawIn_adjustedExp_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_self_rec_rawIn_adjustedExp_T_4 = add(_result_1_self_rec_rawIn_adjustedExp_T_1, _result_1_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_adjustedExp = tail(_result_1_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_isZero = and(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_self_rec_rawIn_isSpecial_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_self_rec_rawIn_isSpecial = eq(_result_1_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_self_rec_rawIn_out_isNaN_T = eq(result_1_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_self_rec_rawIn_out_isNaN_T_1 = and(result_1_self_rec_rawIn_isSpecial, _result_1_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_self_rec_rawIn.isNaN <= _result_1_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_self_rec_rawIn_out_isInf_T = and(result_1_self_rec_rawIn_isSpecial, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_self_rec_rawIn.isInf <= _result_1_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_self_rec_rawIn.isZero <= result_1_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_self_rec_rawIn.sign <= result_1_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_self_rec_rawIn_out_sExp_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_self_rec_rawIn_out_sExp_T_1 = cvt(_result_1_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_self_rec_rawIn.sExp <= _result_1_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_self_rec_rawIn_out_sig_T = eq(result_1_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_self_rec_rawIn_out_sig_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_subnormFract, result_1_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_self_rec_rawIn_out_sig_T_3 = cat(_result_1_self_rec_rawIn_out_sig_T_1, _result_1_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_self_rec_rawIn.sig <= _result_1_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_self_rec_T = bits(result_1_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_self_rec_T_1 = mux(result_1_self_rec_rawIn.isZero, UInt<3>("h0"), _result_1_self_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_self_rec_T_2 = mux(result_1_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_self_rec_T_3 = or(_result_1_self_rec_T_1, _result_1_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_self_rec_T_4 = cat(result_1_self_rec_rawIn.sign, _result_1_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_self_rec_T_5 = bits(result_1_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_self_rec_T_6 = cat(_result_1_self_rec_T_4, _result_1_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_self_rec_T_7 = bits(result_1_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_self_rec = cat(_result_1_self_rec_T_6, _result_1_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst result_1_in_to_rec_fn of INToRecFN_4 @[Arithmetic.scala 286:34]
      result_1_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      result_1_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      result_1_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      result_1_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst result_1_t_resizer of RecFNToRecFN_7 @[Arithmetic.scala 295:31]
      result_1_t_resizer.io.in <= result_1_t_rec @[Arithmetic.scala 296:25]
      result_1_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      result_1_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst result_1_muladder of MulAddRecFN_7 @[Arithmetic.scala 302:30]
      result_1_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      result_1_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      result_1_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      result_1_muladder.io.a <= result_1_t_resizer.io.out @[Arithmetic.scala 308:23]
      result_1_muladder.io.b <= result_1_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      result_1_muladder.io.c <= result_1_self_rec @[Arithmetic.scala 310:23]
      wire result_1_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node result_1_result_bits_rawIn_exp = bits(result_1_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _result_1_result_bits_rawIn_isZero_T = bits(result_1_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node result_1_result_bits_rawIn_isZero = eq(_result_1_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _result_1_result_bits_rawIn_isSpecial_T = bits(result_1_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node result_1_result_bits_rawIn_isSpecial = eq(_result_1_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire result_1_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _result_1_result_bits_rawIn_out_isNaN_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _result_1_result_bits_rawIn_out_isNaN_T_1 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      result_1_result_bits_rawIn.isNaN <= _result_1_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _result_1_result_bits_rawIn_out_isInf_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _result_1_result_bits_rawIn_out_isInf_T_1 = eq(_result_1_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _result_1_result_bits_rawIn_out_isInf_T_2 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      result_1_result_bits_rawIn.isInf <= _result_1_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      result_1_result_bits_rawIn.isZero <= result_1_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _result_1_result_bits_rawIn_out_sign_T = bits(result_1_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      result_1_result_bits_rawIn.sign <= _result_1_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _result_1_result_bits_rawIn_out_sExp_T = cvt(result_1_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      result_1_result_bits_rawIn.sExp <= _result_1_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _result_1_result_bits_rawIn_out_sig_T = eq(result_1_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _result_1_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _result_1_result_bits_rawIn_out_sig_T_2 = bits(result_1_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _result_1_result_bits_rawIn_out_sig_T_3 = cat(_result_1_result_bits_rawIn_out_sig_T_1, _result_1_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      result_1_result_bits_rawIn.sig <= _result_1_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node result_1_result_bits_isSubnormal = lt(result_1_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _result_1_result_bits_denormShiftDist_T = bits(result_1_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _result_1_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _result_1_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node result_1_result_bits_denormShiftDist = tail(_result_1_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _result_1_result_bits_denormFract_T = shr(result_1_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _result_1_result_bits_denormFract_T_1 = dshr(_result_1_result_bits_denormFract_T, result_1_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node result_1_result_bits_denormFract = bits(_result_1_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _result_1_result_bits_expOut_T = bits(result_1_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _result_1_result_bits_expOut_T_1 = sub(_result_1_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_2 = tail(_result_1_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_3 = mux(result_1_result_bits_isSubnormal, UInt<1>("h0"), _result_1_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _result_1_result_bits_expOut_T_4 = or(result_1_result_bits_rawIn.isNaN, result_1_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _result_1_result_bits_expOut_T_5 = bits(_result_1_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _result_1_result_bits_expOut_T_6 = mux(_result_1_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node result_1_result_bits_expOut = or(_result_1_result_bits_expOut_T_3, _result_1_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _result_1_result_bits_fractOut_T = bits(result_1_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _result_1_result_bits_fractOut_T_1 = mux(result_1_result_bits_rawIn.isInf, UInt<1>("h0"), _result_1_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node result_1_result_bits_fractOut = mux(result_1_result_bits_isSubnormal, result_1_result_bits_denormFract, _result_1_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node result_1_result_bits_hi = cat(result_1_result_bits_rawIn.sign, result_1_result_bits_expOut) @[Cat.scala 33:92]
      node _result_1_result_bits_T = cat(result_1_result_bits_hi, result_1_result_bits_fractOut) @[Cat.scala 33:92]
      result_1_result.bits <= _result_1_result_bits_T @[Arithmetic.scala 313:21]
      result_1 <= result_1_result @[MAccDFE.scala 89:14]
      result_0 <= result_1 @[MAccDFE.scala 90:14]
      node _count_T = add(count, UInt<1>("h1")) @[MAccDFE.scala 91:20]
      node _count_T_1 = tail(_count_T, 1) @[MAccDFE.scala 91:20]
      count <= _count_T_1 @[MAccDFE.scala 91:11]
      state <= UInt<2>("h1") @[MAccDFE.scala 92:11]
    node _T_15 = and(accQueue.io.deq.valid, accQueue.io.deq.ready) @[MAccDFE.scala 100:30]
    when _T_15 : @[MAccDFE.scala 100:56]
      accNum <= accQueue.io.deq.bits @[MAccDFE.scala 101:12]
      count <= UInt<1>("h0") @[MAccDFE.scala 102:11]
      wire _result_0_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 103:29]
      _result_0_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 103:29]
      result_0 <= _result_0_WIRE_1 @[MAccDFE.scala 103:14]
      wire _result_1_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 104:29]
      _result_1_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 104:29]
      result_1 <= _result_1_WIRE_1 @[MAccDFE.scala 104:14]
      state <= UInt<2>("h2") @[MAccDFE.scala 105:11]
    node _T_16 = and(io.outData[0].valid, io.outData[0].ready) @[MAccDFE.scala 109:29]
    node _T_17 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 109:64]
    node _T_18 = eq(accNum, UInt<1>("h0")) @[MAccDFE.scala 109:90]
    node _T_19 = and(_T_17, _T_18) @[MAccDFE.scala 109:79]
    node _T_20 = or(_T_16, _T_19) @[MAccDFE.scala 109:53]
    when _T_20 : @[MAccDFE.scala 109:101]
      state <= UInt<2>("h0") @[MAccDFE.scala 110:11]
    node _T_21 = eq(count, accNum) @[MAccDFE.scala 113:15]
    node _T_22 = neq(state, UInt<2>("h0")) @[MAccDFE.scala 113:37]
    node _T_23 = and(_T_21, _T_22) @[MAccDFE.scala 113:27]
    when _T_23 : @[MAccDFE.scala 113:51]
      node io_outData_0_bits_t_rec_rawIn_sign = bits(result_1.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_t_rec_rawIn_expIn = bits(result_1.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_t_rec_rawIn_fractIn = bits(result_1.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_t_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_t_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_t_rec_rawIn_normDist = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_t_rec_rawIn_fractIn, io_outData_0_bits_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_t_rec_rawIn_subnormFract = shl(_io_outData_0_bits_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T, io_outData_0_bits_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_isZero = and(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_t_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_t_rec_rawIn_isSpecial = eq(_io_outData_0_bits_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_t_rec_rawIn_isSpecial, _io_outData_0_bits_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_t_rec_rawIn.isNaN <= _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_t_rec_rawIn_out_isInf_T = and(io_outData_0_bits_t_rec_rawIn_isSpecial, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_t_rec_rawIn.isInf <= _io_outData_0_bits_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_t_rec_rawIn.isZero <= io_outData_0_bits_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_t_rec_rawIn.sign <= io_outData_0_bits_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_t_rec_rawIn.sExp <= _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T = eq(io_outData_0_bits_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_subnormFract, io_outData_0_bits_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_t_rec_rawIn_out_sig_T_1, _io_outData_0_bits_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_t_rec_rawIn.sig <= _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_t_rec_T = bits(io_outData_0_bits_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_t_rec_T_1 = mux(io_outData_0_bits_t_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_t_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_t_rec_T_2 = mux(io_outData_0_bits_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_t_rec_T_3 = or(_io_outData_0_bits_t_rec_T_1, _io_outData_0_bits_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_t_rec_T_4 = cat(io_outData_0_bits_t_rec_rawIn.sign, _io_outData_0_bits_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_t_rec_T_5 = bits(io_outData_0_bits_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_t_rec_T_6 = cat(_io_outData_0_bits_t_rec_T_4, _io_outData_0_bits_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_t_rec_T_7 = bits(io_outData_0_bits_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_t_rec = cat(_io_outData_0_bits_t_rec_T_6, _io_outData_0_bits_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node io_outData_0_bits_self_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_self_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_self_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_self_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_self_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_self_rec_rawIn_normDist = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_self_rec_rawIn_fractIn, io_outData_0_bits_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_self_rec_rawIn_subnormFract = shl(_io_outData_0_bits_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T, io_outData_0_bits_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_isZero = and(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_self_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_self_rec_rawIn_isSpecial = eq(_io_outData_0_bits_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_self_rec_rawIn_isSpecial, _io_outData_0_bits_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_self_rec_rawIn.isNaN <= _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_self_rec_rawIn_out_isInf_T = and(io_outData_0_bits_self_rec_rawIn_isSpecial, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_self_rec_rawIn.isInf <= _io_outData_0_bits_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_self_rec_rawIn.isZero <= io_outData_0_bits_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_self_rec_rawIn.sign <= io_outData_0_bits_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_self_rec_rawIn.sExp <= _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T = eq(io_outData_0_bits_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_subnormFract, io_outData_0_bits_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_self_rec_rawIn_out_sig_T_1, _io_outData_0_bits_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_self_rec_rawIn.sig <= _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_self_rec_T = bits(io_outData_0_bits_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_self_rec_T_1 = mux(io_outData_0_bits_self_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_self_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_self_rec_T_2 = mux(io_outData_0_bits_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_self_rec_T_3 = or(_io_outData_0_bits_self_rec_T_1, _io_outData_0_bits_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_self_rec_T_4 = cat(io_outData_0_bits_self_rec_rawIn.sign, _io_outData_0_bits_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_self_rec_T_5 = bits(io_outData_0_bits_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_self_rec_T_6 = cat(_io_outData_0_bits_self_rec_T_4, _io_outData_0_bits_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_self_rec_T_7 = bits(io_outData_0_bits_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_self_rec = cat(_io_outData_0_bits_self_rec_T_6, _io_outData_0_bits_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst io_outData_0_bits_in_to_rec_fn of INToRecFN_5 @[Arithmetic.scala 286:34]
      io_outData_0_bits_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      io_outData_0_bits_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      io_outData_0_bits_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      io_outData_0_bits_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst io_outData_0_bits_t_resizer of RecFNToRecFN_8 @[Arithmetic.scala 295:31]
      io_outData_0_bits_t_resizer.io.in <= io_outData_0_bits_t_rec @[Arithmetic.scala 296:25]
      io_outData_0_bits_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      io_outData_0_bits_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst io_outData_0_bits_muladder of MulAddRecFN_8 @[Arithmetic.scala 302:30]
      io_outData_0_bits_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      io_outData_0_bits_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      io_outData_0_bits_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      io_outData_0_bits_muladder.io.a <= io_outData_0_bits_t_resizer.io.out @[Arithmetic.scala 308:23]
      io_outData_0_bits_muladder.io.b <= io_outData_0_bits_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      io_outData_0_bits_muladder.io.c <= io_outData_0_bits_self_rec @[Arithmetic.scala 310:23]
      wire io_outData_0_bits_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node io_outData_0_bits_result_bits_rawIn_exp = bits(io_outData_0_bits_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _io_outData_0_bits_result_bits_rawIn_isZero_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node io_outData_0_bits_result_bits_rawIn_isZero = eq(_io_outData_0_bits_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _io_outData_0_bits_result_bits_rawIn_isSpecial_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node io_outData_0_bits_result_bits_rawIn_isSpecial = eq(_io_outData_0_bits_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire io_outData_0_bits_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      io_outData_0_bits_result_bits_rawIn.isNaN <= _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1 = eq(_io_outData_0_bits_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      io_outData_0_bits_result_bits_rawIn.isInf <= _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      io_outData_0_bits_result_bits_rawIn.isZero <= io_outData_0_bits_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sign_T = bits(io_outData_0_bits_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      io_outData_0_bits_result_bits_rawIn.sign <= _io_outData_0_bits_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sExp_T = cvt(io_outData_0_bits_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      io_outData_0_bits_result_bits_rawIn.sExp <= _io_outData_0_bits_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T = eq(io_outData_0_bits_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_2 = bits(io_outData_0_bits_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_result_bits_rawIn_out_sig_T_1, _io_outData_0_bits_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      io_outData_0_bits_result_bits_rawIn.sig <= _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node io_outData_0_bits_result_bits_isSubnormal = lt(io_outData_0_bits_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _io_outData_0_bits_result_bits_denormShiftDist_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _io_outData_0_bits_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_outData_0_bits_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node io_outData_0_bits_result_bits_denormShiftDist = tail(_io_outData_0_bits_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _io_outData_0_bits_result_bits_denormFract_T = shr(io_outData_0_bits_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _io_outData_0_bits_result_bits_denormFract_T_1 = dshr(_io_outData_0_bits_result_bits_denormFract_T, io_outData_0_bits_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node io_outData_0_bits_result_bits_denormFract = bits(_io_outData_0_bits_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _io_outData_0_bits_result_bits_expOut_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _io_outData_0_bits_result_bits_expOut_T_1 = sub(_io_outData_0_bits_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_2 = tail(_io_outData_0_bits_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_3 = mux(io_outData_0_bits_result_bits_isSubnormal, UInt<1>("h0"), _io_outData_0_bits_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _io_outData_0_bits_result_bits_expOut_T_4 = or(io_outData_0_bits_result_bits_rawIn.isNaN, io_outData_0_bits_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _io_outData_0_bits_result_bits_expOut_T_5 = bits(_io_outData_0_bits_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _io_outData_0_bits_result_bits_expOut_T_6 = mux(_io_outData_0_bits_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node io_outData_0_bits_result_bits_expOut = or(_io_outData_0_bits_result_bits_expOut_T_3, _io_outData_0_bits_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _io_outData_0_bits_result_bits_fractOut_T = bits(io_outData_0_bits_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _io_outData_0_bits_result_bits_fractOut_T_1 = mux(io_outData_0_bits_result_bits_rawIn.isInf, UInt<1>("h0"), _io_outData_0_bits_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node io_outData_0_bits_result_bits_fractOut = mux(io_outData_0_bits_result_bits_isSubnormal, io_outData_0_bits_result_bits_denormFract, _io_outData_0_bits_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node io_outData_0_bits_result_bits_hi = cat(io_outData_0_bits_result_bits_rawIn.sign, io_outData_0_bits_result_bits_expOut) @[Cat.scala 33:92]
      node _io_outData_0_bits_result_bits_T = cat(io_outData_0_bits_result_bits_hi, io_outData_0_bits_result_bits_fractOut) @[Cat.scala 33:92]
      io_outData_0_bits_result.bits <= _io_outData_0_bits_result_bits_T @[Arithmetic.scala 313:21]
      io.outData[0].bits <= io_outData_0_bits_result @[MAccDFE.scala 115:24]
      io.outData[0].valid <= UInt<1>("h1") @[MAccDFE.scala 116:25]
    else :
      wire _io_outData_0_bits_WIRE : { bits : UInt<32>} @[MAccDFE.scala 118:39]
      _io_outData_0_bits_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 118:39]
      io.outData[0].bits <= _io_outData_0_bits_WIRE @[MAccDFE.scala 118:24]
      io.outData[0].valid <= UInt<1>("h0") @[MAccDFE.scala 119:25]

  module Queue_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBPE_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<14>}, idle : UInt<1>}
    output df_io : { memQueuesIO : { outgoingReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<13>, dataIn : UInt<32>}}[5], flip inReadData : { valid : UInt<1>, bits : UInt<32>}[4], readQueuesEnqReady : UInt<1>[4]}}
    output addr_gen_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    inst memReadQueues_0 of Queue_41 @[DataflowPE.scala 63:32]
    memReadQueues_0.clock <= clock
    memReadQueues_0.reset <= reset
    inst memReadQueues_1 of Queue_42 @[DataflowPE.scala 63:32]
    memReadQueues_1.clock <= clock
    memReadQueues_1.reset <= reset
    inst memReadQueues_2 of Queue_43 @[DataflowPE.scala 63:32]
    memReadQueues_2.clock <= clock
    memReadQueues_2.reset <= reset
    inst memReadQueues_3 of Queue_44 @[DataflowPE.scala 63:32]
    memReadQueues_3.clock <= clock
    memReadQueues_3.reset <= reset
    memReadQueues_0.io.enq.bits <= df_io.memQueuesIO.inReadData[0].bits @[DataflowPE.scala 67:24]
    memReadQueues_0.io.enq.valid <= df_io.memQueuesIO.inReadData[0].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_0_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 = lt(memReadQueues_0.io.count, _df_io_memQueuesIO_readQueuesEnqReady_0_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[0] <= _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_1.io.enq.bits <= df_io.memQueuesIO.inReadData[1].bits @[DataflowPE.scala 67:24]
    memReadQueues_1.io.enq.valid <= df_io.memQueuesIO.inReadData[1].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_1_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 = lt(memReadQueues_1.io.count, _df_io_memQueuesIO_readQueuesEnqReady_1_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[1] <= _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_2.io.enq.bits <= df_io.memQueuesIO.inReadData[2].bits @[DataflowPE.scala 67:24]
    memReadQueues_2.io.enq.valid <= df_io.memQueuesIO.inReadData[2].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_2_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 = lt(memReadQueues_2.io.count, _df_io_memQueuesIO_readQueuesEnqReady_2_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[2] <= _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_3.io.enq.bits <= df_io.memQueuesIO.inReadData[3].bits @[DataflowPE.scala 67:24]
    memReadQueues_3.io.enq.valid <= df_io.memQueuesIO.inReadData[3].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_3_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 = lt(memReadQueues_3.io.count, _df_io_memQueuesIO_readQueuesEnqReady_3_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[3] <= _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 @[DataflowPE.scala 69:47]
    inst pe_addr_gen of SpMVVBAddressGenerator_2 @[SpMVVBPE.scala 25:27]
    pe_addr_gen.clock <= clock
    pe_addr_gen.reset <= reset
    inst pe_dfe of FloatMultAccEngine_2 @[SpMVVBPE.scala 27:22]
    pe_dfe.clock <= clock
    pe_dfe.reset <= reset
    inst inQueue_0 of Queue_46 @[SpMVVBAddressGenerator.scala 307:27]
    inQueue_0.clock <= clock
    inQueue_0.reset <= reset
    inst inQueue_1 of Queue_47 @[SpMVVBAddressGenerator.scala 308:27]
    inQueue_1.clock <= clock
    inQueue_1.reset <= reset
    inst outQueue of Queue_48 @[SpMVVBAddressGenerator.scala 309:26]
    outQueue.clock <= clock
    outQueue.reset <= reset
    pe_dfe.io.inData[0].bits.bits <= inQueue_0.io.deq.bits @[SpMVVBAddressGenerator.scala 312:35]
    pe_dfe.io.inData[0].valid <= inQueue_0.io.deq.valid @[SpMVVBAddressGenerator.scala 313:31]
    inQueue_0.io.deq.ready <= pe_dfe.io.inData[0].ready @[SpMVVBAddressGenerator.scala 314:28]
    inQueue_0.io.enq.bits <= pe_addr_gen.ctrl_io.x_vals.bits @[SpMVVBAddressGenerator.scala 316:27]
    inQueue_0.io.enq.valid <= pe_addr_gen.ctrl_io.x_vals.valid @[SpMVVBAddressGenerator.scala 317:28]
    pe_addr_gen.ctrl_io.x_vals.ready <= inQueue_0.io.enq.ready @[SpMVVBAddressGenerator.scala 318:38]
    pe_dfe.io.inData[1].bits.bits <= inQueue_1.io.deq.bits @[SpMVVBAddressGenerator.scala 321:35]
    pe_dfe.io.inData[1].valid <= inQueue_1.io.deq.valid @[SpMVVBAddressGenerator.scala 322:31]
    inQueue_1.io.deq.ready <= pe_dfe.io.inData[1].ready @[SpMVVBAddressGenerator.scala 323:28]
    inQueue_1.io.enq.bits <= pe_addr_gen.ctrl_io.a_vals.bits @[SpMVVBAddressGenerator.scala 325:27]
    inQueue_1.io.enq.valid <= pe_addr_gen.ctrl_io.a_vals.valid @[SpMVVBAddressGenerator.scala 326:28]
    pe_addr_gen.ctrl_io.a_vals.ready <= inQueue_1.io.enq.ready @[SpMVVBAddressGenerator.scala 327:38]
    outQueue.io.enq.bits <= pe_dfe.io.outData[0].bits.bits @[SpMVVBAddressGenerator.scala 330:26]
    outQueue.io.enq.valid <= pe_dfe.io.outData[0].valid @[SpMVVBAddressGenerator.scala 331:27]
    pe_dfe.io.outData[0].ready <= outQueue.io.enq.ready @[SpMVVBAddressGenerator.scala 332:32]
    pe_addr_gen.ctrl_io.y_vals.bits <= outQueue.io.deq.bits @[SpMVVBAddressGenerator.scala 334:37]
    pe_addr_gen.ctrl_io.y_vals.valid <= outQueue.io.deq.valid @[SpMVVBAddressGenerator.scala 335:38]
    outQueue.io.deq.ready <= pe_addr_gen.ctrl_io.y_vals.ready @[SpMVVBAddressGenerator.scala 336:27]
    pe_dfe.ctrl_io.resetCounter.bits <= pe_addr_gen.ctrl_io.row_elem_left.bits @[SpMVVBAddressGenerator.scala 339:38]
    pe_dfe.ctrl_io.resetCounter.valid <= pe_addr_gen.ctrl_io.row_elem_left.valid @[SpMVVBAddressGenerator.scala 340:39]
    pe_addr_gen.ctrl_io.row_elem_left.ready <= pe_dfe.ctrl_io.resetCounter.ready @[SpMVVBAddressGenerator.scala 341:45]
    df_io.memQueuesIO.outgoingReq[0].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[0].bits.addr <= pe_addr_gen.mem_io.addressRequests[0].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[0].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[0].valid <= pe_addr_gen.mem_io.addressRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[0].ready <= df_io.memQueuesIO.outgoingReq[0].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[0].bits <= memReadQueues_0.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[0].valid <= memReadQueues_0.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_0.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[0].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[1].bits.write <= UInt<1>("h1") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[1].bits.addr <= pe_addr_gen.mem_io.writeRequests[0].bits.address @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[1].bits.dataIn <= pe_addr_gen.mem_io.writeRequests[0].bits.data @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[1].valid <= pe_addr_gen.mem_io.writeRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.writeRequests[0].ready <= df_io.memQueuesIO.outgoingReq[1].ready @[DataflowPE.scala 80:11]
    df_io.memQueuesIO.outgoingReq[2].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[2].bits.addr <= pe_addr_gen.mem_io.addressRequests[1].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[2].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[2].valid <= pe_addr_gen.mem_io.addressRequests[1].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[1].ready <= df_io.memQueuesIO.outgoingReq[2].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[1].bits <= memReadQueues_1.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[1].valid <= memReadQueues_1.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_1.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[1].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[3].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[3].bits.addr <= pe_addr_gen.mem_io.addressRequests[2].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[3].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[3].valid <= pe_addr_gen.mem_io.addressRequests[2].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[2].ready <= df_io.memQueuesIO.outgoingReq[3].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[2].bits <= memReadQueues_2.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[2].valid <= memReadQueues_2.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_2.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[2].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[4].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[4].bits.addr <= pe_addr_gen.mem_io.addressRequests[3].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[4].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[4].valid <= pe_addr_gen.mem_io.addressRequests[3].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[3].ready <= df_io.memQueuesIO.outgoingReq[4].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[3].bits <= memReadQueues_3.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[3].valid <= memReadQueues_3.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_3.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[3].ready @[DataflowPE.scala 85:43]
    pe_addr_gen.pe_ctrl_io.reset_setup <= addr_gen_ctrl_io.reset_setup @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_xlen_pow2 <= addr_gen_ctrl_io.in_xlen_pow2 @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_start <= addr_gen_ctrl_io.in_row_start @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_nrows <= addr_gen_ctrl_io.in_nrows @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_y_addr <= addr_gen_ctrl_io.in_y_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_x_addr <= addr_gen_ctrl_io.in_x_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_ptr <= addr_gen_ctrl_io.in_row_ptr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_col_idx <= addr_gen_ctrl_io.in_col_idx @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_A <= addr_gen_ctrl_io.in_A @[DataflowPE.scala 144:22]
    io.ctrl_cmd.ready <= UInt<1>("h1") @[SpMVVBPE.scala 34:21]
    node _io_idle_T = eq(pe_addr_gen.mem_io.generatingRequests, UInt<1>("h0")) @[SpMVVBPE.scala 35:14]
    node _io_idle_T_1 = and(_io_idle_T, pe_dfe.ctrl_io.idle) @[SpMVVBPE.scala 35:53]
    io.idle <= _io_idle_T_1 @[SpMVVBPE.scala 35:11]

  module Queue_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBAddressGenerator_3 :
    input clock : Clock
    input reset : Reset
    output mem_io : { addressRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<13>}[4], flip dataResponses : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4], writeRequests : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<13>, data : UInt<32>}}[1], generatingRequests : UInt<1>}
    output ctrl_io : { a_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, x_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip y_vals : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, row_elem_left : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}
    output pe_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    reg base_A : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_A) @[SpMVVBAddressGenerator.scala 66:21]
    reg base_col_idx : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_col_idx) @[SpMVVBAddressGenerator.scala 67:27]
    reg base_row_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_row_ptr) @[SpMVVBAddressGenerator.scala 68:27]
    reg base_x_ptr : UInt<9>, clock with :
      reset => (UInt<1>("h0"), base_x_ptr) @[SpMVVBAddressGenerator.scala 69:25]
    reg base_y_ptr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), base_y_ptr) @[SpMVVBAddressGenerator.scala 70:25]
    reg nrows : UInt<13>, clock with :
      reset => (UInt<1>("h0"), nrows) @[SpMVVBAddressGenerator.scala 71:20]
    reg log_xchunk : UInt<11>, clock with :
      reset => (UInt<1>("h0"), log_xchunk) @[SpMVVBAddressGenerator.scala 72:25]
    reg xlen_pow2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), xlen_pow2) @[SpMVVBAddressGenerator.scala 73:24]
    reg curr_a_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_a_nz) @[SpMVVBAddressGenerator.scala 75:24]
    reg curr_col_nz : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_col_nz) @[SpMVVBAddressGenerator.scala 76:26]
    reg row_elem_left_a : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_a) @[SpMVVBAddressGenerator.scala 77:30]
    reg row_elem_left_col : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_elem_left_col) @[SpMVVBAddressGenerator.scala 78:32]
    reg row_start : UInt<13>, clock with :
      reset => (UInt<1>("h0"), row_start) @[SpMVVBAddressGenerator.scala 79:24]
    reg curr_row : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_row) @[SpMVVBAddressGenerator.scala 80:23]
    reg curr_y : UInt<13>, clock with :
      reset => (UInt<1>("h0"), curr_y) @[SpMVVBAddressGenerator.scala 81:21]
    reg request_3_enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 83:35]
    node not_last_row = neq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 85:34]
    node _update_row_T = eq(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:39]
    node _update_row_T_1 = eq(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 86:70]
    node update_row = and(_update_row_T, _update_row_T_1) @[SpMVVBAddressGenerator.scala 86:48]
    node _T = and(mem_io.dataResponses[0].valid, mem_io.dataResponses[1].valid) @[SpMVVBAddressGenerator.scala 88:40]
    node _T_1 = and(_T, ctrl_io.a_vals.ready) @[SpMVVBAddressGenerator.scala 88:73]
    node _T_2 = and(_T_1, ctrl_io.x_vals.ready) @[SpMVVBAddressGenerator.scala 88:97]
    when _T_2 : @[SpMVVBAddressGenerator.scala 88:122]
      mem_io.dataResponses[0].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 90:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 91:39]
      ctrl_io.a_vals.bits <= mem_io.dataResponses[0].bits @[SpMVVBAddressGenerator.scala 92:29]
      ctrl_io.a_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 93:30]
      ctrl_io.x_vals.bits <= mem_io.dataResponses[1].bits @[SpMVVBAddressGenerator.scala 94:29]
      ctrl_io.x_vals.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 95:30]
    else :
      mem_io.dataResponses[0].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 97:39]
      mem_io.dataResponses[1].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 98:39]
      ctrl_io.a_vals.bits is invalid @[SpMVVBAddressGenerator.scala 99:29]
      ctrl_io.a_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 100:30]
      ctrl_io.x_vals.bits is invalid @[SpMVVBAddressGenerator.scala 101:29]
      ctrl_io.x_vals.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 102:30]
    node _T_3 = and(mem_io.writeRequests[0].ready, ctrl_io.y_vals.valid) @[SpMVVBAddressGenerator.scala 105:40]
    when _T_3 : @[SpMVVBAddressGenerator.scala 105:65]
      ctrl_io.y_vals.ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 107:30]
      mem_io.writeRequests[0].bits.data <= ctrl_io.y_vals.bits @[SpMVVBAddressGenerator.scala 108:43]
      node _mem_io_writeRequests_0_bits_address_T = add(base_y_ptr, curr_y) @[SpMVVBAddressGenerator.scala 109:60]
      node _mem_io_writeRequests_0_bits_address_T_1 = tail(_mem_io_writeRequests_0_bits_address_T, 1) @[SpMVVBAddressGenerator.scala 109:60]
      mem_io.writeRequests[0].bits.address <= _mem_io_writeRequests_0_bits_address_T_1 @[SpMVVBAddressGenerator.scala 109:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 110:39]
    else :
      ctrl_io.y_vals.ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 112:30]
      mem_io.writeRequests[0].bits.data is invalid @[SpMVVBAddressGenerator.scala 113:43]
      mem_io.writeRequests[0].bits.address is invalid @[SpMVVBAddressGenerator.scala 114:46]
      mem_io.writeRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 115:39]
    when pe_ctrl_io.reset_setup : @[SpMVVBAddressGenerator.scala 119:34]
      base_A <= pe_ctrl_io.in_A @[SpMVVBAddressGenerator.scala 121:16]
      base_col_idx <= pe_ctrl_io.in_col_idx @[SpMVVBAddressGenerator.scala 122:22]
      base_row_ptr <= pe_ctrl_io.in_row_ptr @[SpMVVBAddressGenerator.scala 123:22]
      base_x_ptr <= pe_ctrl_io.in_x_addr @[SpMVVBAddressGenerator.scala 124:20]
      base_y_ptr <= pe_ctrl_io.in_y_addr @[SpMVVBAddressGenerator.scala 125:20]
      node _log_xchunk_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 127:63]
      node _log_xchunk_T_1 = bits(_log_xchunk_T, 0, 0) @[OneHot.scala 47:45]
      node _log_xchunk_T_2 = bits(_log_xchunk_T, 1, 1) @[OneHot.scala 47:45]
      node _log_xchunk_T_3 = bits(_log_xchunk_T, 2, 2) @[OneHot.scala 47:45]
      node _log_xchunk_T_4 = bits(_log_xchunk_T, 3, 3) @[OneHot.scala 47:45]
      node _log_xchunk_T_5 = bits(_log_xchunk_T, 4, 4) @[OneHot.scala 47:45]
      node _log_xchunk_T_6 = bits(_log_xchunk_T, 5, 5) @[OneHot.scala 47:45]
      node _log_xchunk_T_7 = bits(_log_xchunk_T, 6, 6) @[OneHot.scala 47:45]
      node _log_xchunk_T_8 = bits(_log_xchunk_T, 7, 7) @[OneHot.scala 47:45]
      node _log_xchunk_T_9 = bits(_log_xchunk_T, 8, 8) @[OneHot.scala 47:45]
      node _log_xchunk_T_10 = mux(_log_xchunk_T_8, UInt<3>("h7"), UInt<4>("h8")) @[Mux.scala 47:70]
      node _log_xchunk_T_11 = mux(_log_xchunk_T_7, UInt<3>("h6"), _log_xchunk_T_10) @[Mux.scala 47:70]
      node _log_xchunk_T_12 = mux(_log_xchunk_T_6, UInt<3>("h5"), _log_xchunk_T_11) @[Mux.scala 47:70]
      node _log_xchunk_T_13 = mux(_log_xchunk_T_5, UInt<3>("h4"), _log_xchunk_T_12) @[Mux.scala 47:70]
      node _log_xchunk_T_14 = mux(_log_xchunk_T_4, UInt<2>("h3"), _log_xchunk_T_13) @[Mux.scala 47:70]
      node _log_xchunk_T_15 = mux(_log_xchunk_T_3, UInt<2>("h2"), _log_xchunk_T_14) @[Mux.scala 47:70]
      node _log_xchunk_T_16 = mux(_log_xchunk_T_2, UInt<1>("h1"), _log_xchunk_T_15) @[Mux.scala 47:70]
      node _log_xchunk_T_17 = mux(_log_xchunk_T_1, UInt<1>("h0"), _log_xchunk_T_16) @[Mux.scala 47:70]
      log_xchunk <= _log_xchunk_T_17 @[SpMVVBAddressGenerator.scala 127:20]
      node _xlen_pow2_T = shr(pe_ctrl_io.in_xlen_pow2, 1) @[SpMVVBAddressGenerator.scala 128:46]
      xlen_pow2 <= _xlen_pow2_T @[SpMVVBAddressGenerator.scala 128:19]
      nrows <= pe_ctrl_io.in_nrows @[SpMVVBAddressGenerator.scala 130:15]
      curr_a_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 132:19]
      curr_col_nz <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 133:21]
      row_elem_left_col <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 135:27]
      row_elem_left_a <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 136:25]
      row_start <= pe_ctrl_io.in_row_start @[SpMVVBAddressGenerator.scala 138:19]
      curr_row <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 140:18]
      curr_y <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 141:16]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 142:26]
    node _T_4 = eq(curr_row, nrows) @[SpMVVBAddressGenerator.scala 145:22]
    node _T_5 = and(_T_4, update_row) @[SpMVVBAddressGenerator.scala 145:33]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 145:10]
    when _T_6 : @[SpMVVBAddressGenerator.scala 145:48]
      mem_io.generatingRequests <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 146:35]
    else :
      mem_io.generatingRequests <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 148:35]
    node _x_bank_mask_T = dshr(mem_io.dataResponses[2].bits, log_xchunk) @[SpMVVBAddressGenerator.scala 154:31]
    node _x_bank_mask_T_1 = shl(_x_bank_mask_T, 8) @[SpMVVBAddressGenerator.scala 154:46]
    node x_bank_mask = bits(_x_bank_mask_T_1, 10, 0) @[SpMVVBAddressGenerator.scala 154:63]
    node _T_7 = and(mem_io.dataResponses[2].valid, mem_io.dataResponses[2].ready) @[SpMVVBAddressGenerator.scala 155:40]
    node _T_8 = and(_T_7, mem_io.addressRequests[0].ready) @[SpMVVBAddressGenerator.scala 155:73]
    when _T_8 : @[SpMVVBAddressGenerator.scala 155:109]
      node _x_offset_T = sub(xlen_pow2, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_1 = tail(_x_offset_T, 1) @[SpMVVBAddressGenerator.scala 157:46]
      node _x_offset_T_2 = and(mem_io.dataResponses[2].bits, _x_offset_T_1) @[SpMVVBAddressGenerator.scala 157:31]
      node x_offset = bits(_x_offset_T_2, 10, 0) @[SpMVVBAddressGenerator.scala 157:53]
      node _mem_io_addressRequests_0_bits_T = bits(x_offset, 10, 0) @[SpMVVBAddressGenerator.scala 158:51]
      node _mem_io_addressRequests_0_bits_T_1 = bits(x_bank_mask, 10, 0) @[SpMVVBAddressGenerator.scala 158:110]
      node _mem_io_addressRequests_0_bits_T_2 = or(_mem_io_addressRequests_0_bits_T, _mem_io_addressRequests_0_bits_T_1) @[SpMVVBAddressGenerator.scala 158:97]
      mem_io.addressRequests[0].bits <= _mem_io_addressRequests_0_bits_T_2 @[SpMVVBAddressGenerator.scala 158:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 159:41]
    else :
      mem_io.addressRequests[0].bits is invalid @[SpMVVBAddressGenerator.scala 161:40]
      mem_io.addressRequests[0].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 162:41]
    when mem_io.addressRequests[0].ready : @[SpMVVBAddressGenerator.scala 165:78]
      mem_io.dataResponses[2].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 166:39]
    else :
      mem_io.dataResponses[2].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 168:39]
    node _T_9 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 171:21]
    when _T_9 : @[SpMVVBAddressGenerator.scala 171:37]
      mem_io.dataResponses[3].ready <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 173:39]
    else :
      mem_io.dataResponses[3].ready <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 175:39]
    node _T_10 = and(update_row, not_last_row) @[SpMVVBAddressGenerator.scala 178:21]
    node _T_11 = and(_T_10, request_3_enable) @[SpMVVBAddressGenerator.scala 178:37]
    node _T_12 = and(_T_11, ctrl_io.row_elem_left.ready) @[SpMVVBAddressGenerator.scala 178:57]
    when _T_12 : @[SpMVVBAddressGenerator.scala 178:89]
      mem_io.addressRequests[3].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 180:41]
      node _mem_io_addressRequests_3_bits_T = add(base_row_ptr, curr_row) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_1 = tail(_mem_io_addressRequests_3_bits_T, 1) @[SpMVVBAddressGenerator.scala 181:56]
      node _mem_io_addressRequests_3_bits_T_2 = add(_mem_io_addressRequests_3_bits_T_1, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 181:67]
      node _mem_io_addressRequests_3_bits_T_3 = tail(_mem_io_addressRequests_3_bits_T_2, 1) @[SpMVVBAddressGenerator.scala 181:67]
      mem_io.addressRequests[3].bits <= _mem_io_addressRequests_3_bits_T_3 @[SpMVVBAddressGenerator.scala 181:40]
    else :
      mem_io.addressRequests[3].bits is invalid @[SpMVVBAddressGenerator.scala 183:40]
      mem_io.addressRequests[3].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 184:41]
    node _T_13 = and(mem_io.addressRequests[3].ready, mem_io.addressRequests[3].valid) @[SpMVVBAddressGenerator.scala 188:42]
    when _T_13 : @[SpMVVBAddressGenerator.scala 188:78]
      request_3_enable <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 189:26]
    node _T_14 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 192:40]
    when _T_14 : @[SpMVVBAddressGenerator.scala 192:74]
      ctrl_io.row_elem_left.valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 193:37]
      node _ctrl_io_row_elem_left_bits_T = sub(mem_io.dataResponses[3].bits, row_start) @[SpMVVBAddressGenerator.scala 194:68]
      node _ctrl_io_row_elem_left_bits_T_1 = tail(_ctrl_io_row_elem_left_bits_T, 1) @[SpMVVBAddressGenerator.scala 194:68]
      ctrl_io.row_elem_left.bits <= _ctrl_io_row_elem_left_bits_T_1 @[SpMVVBAddressGenerator.scala 194:36]
    else :
      ctrl_io.row_elem_left.valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 196:37]
      ctrl_io.row_elem_left.bits is invalid @[SpMVVBAddressGenerator.scala 197:36]
    node _T_15 = and(mem_io.dataResponses[3].ready, mem_io.dataResponses[3].valid) @[SpMVVBAddressGenerator.scala 201:40]
    when _T_15 : @[SpMVVBAddressGenerator.scala 201:74]
      node next_row_val = bits(mem_io.dataResponses[3].bits, 14, 0) @[SpMVVBAddressGenerator.scala 202:56]
      node _curr_row_T = add(curr_row, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 203:30]
      node _curr_row_T_1 = tail(_curr_row_T, 1) @[SpMVVBAddressGenerator.scala 203:30]
      curr_row <= _curr_row_T_1 @[SpMVVBAddressGenerator.scala 203:18]
      node _row_elem_left_a_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 204:41]
      node _row_elem_left_a_T_1 = tail(_row_elem_left_a_T, 1) @[SpMVVBAddressGenerator.scala 204:41]
      row_elem_left_a <= _row_elem_left_a_T_1 @[SpMVVBAddressGenerator.scala 204:25]
      node _row_elem_left_col_T = sub(next_row_val, row_start) @[SpMVVBAddressGenerator.scala 205:43]
      node _row_elem_left_col_T_1 = tail(_row_elem_left_col_T, 1) @[SpMVVBAddressGenerator.scala 205:43]
      row_elem_left_col <= _row_elem_left_col_T_1 @[SpMVVBAddressGenerator.scala 205:27]
      row_start <= next_row_val @[SpMVVBAddressGenerator.scala 206:19]
      request_3_enable <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 207:26]
    node _T_16 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 210:26]
    node _T_17 = and(_T_16, mem_io.addressRequests[1].ready) @[SpMVVBAddressGenerator.scala 210:32]
    when _T_17 : @[SpMVVBAddressGenerator.scala 210:68]
      node _mem_io_addressRequests_1_bits_T = add(base_A, curr_a_nz) @[SpMVVBAddressGenerator.scala 212:50]
      node _mem_io_addressRequests_1_bits_T_1 = tail(_mem_io_addressRequests_1_bits_T, 1) @[SpMVVBAddressGenerator.scala 212:50]
      mem_io.addressRequests[1].bits <= _mem_io_addressRequests_1_bits_T_1 @[SpMVVBAddressGenerator.scala 212:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 213:41]
    else :
      mem_io.addressRequests[1].bits is invalid @[SpMVVBAddressGenerator.scala 215:40]
      mem_io.addressRequests[1].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 216:41]
    node _T_18 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 220:42]
    when _T_18 : @[SpMVVBAddressGenerator.scala 220:78]
      node _curr_a_nz_T = add(curr_a_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 221:32]
      node _curr_a_nz_T_1 = tail(_curr_a_nz_T, 1) @[SpMVVBAddressGenerator.scala 221:32]
      curr_a_nz <= _curr_a_nz_T_1 @[SpMVVBAddressGenerator.scala 221:19]
    node _T_19 = and(mem_io.addressRequests[1].ready, mem_io.addressRequests[1].valid) @[SpMVVBAddressGenerator.scala 225:42]
    node _T_20 = gt(row_elem_left_a, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 225:96]
    node _T_21 = and(_T_19, _T_20) @[SpMVVBAddressGenerator.scala 225:77]
    when _T_21 : @[SpMVVBAddressGenerator.scala 225:103]
      node _row_elem_left_a_T_2 = sub(row_elem_left_a, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 226:44]
      node _row_elem_left_a_T_3 = tail(_row_elem_left_a_T_2, 1) @[SpMVVBAddressGenerator.scala 226:44]
      row_elem_left_a <= _row_elem_left_a_T_3 @[SpMVVBAddressGenerator.scala 226:25]
    node _T_22 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 229:28]
    node _T_23 = and(_T_22, mem_io.addressRequests[2].ready) @[SpMVVBAddressGenerator.scala 229:34]
    when _T_23 : @[SpMVVBAddressGenerator.scala 229:70]
      node _mem_io_addressRequests_2_bits_T = add(base_col_idx, curr_col_nz) @[SpMVVBAddressGenerator.scala 231:56]
      node _mem_io_addressRequests_2_bits_T_1 = tail(_mem_io_addressRequests_2_bits_T, 1) @[SpMVVBAddressGenerator.scala 231:56]
      mem_io.addressRequests[2].bits <= _mem_io_addressRequests_2_bits_T_1 @[SpMVVBAddressGenerator.scala 231:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h1") @[SpMVVBAddressGenerator.scala 232:41]
    else :
      mem_io.addressRequests[2].bits is invalid @[SpMVVBAddressGenerator.scala 234:40]
      mem_io.addressRequests[2].valid <= UInt<1>("h0") @[SpMVVBAddressGenerator.scala 235:41]
    node _T_24 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 239:42]
    when _T_24 : @[SpMVVBAddressGenerator.scala 239:78]
      node _curr_col_nz_T = add(curr_col_nz, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 240:36]
      node _curr_col_nz_T_1 = tail(_curr_col_nz_T, 1) @[SpMVVBAddressGenerator.scala 240:36]
      curr_col_nz <= _curr_col_nz_T_1 @[SpMVVBAddressGenerator.scala 240:21]
    node _T_25 = and(mem_io.addressRequests[2].ready, mem_io.addressRequests[2].valid) @[SpMVVBAddressGenerator.scala 244:42]
    node _T_26 = gt(row_elem_left_col, UInt<1>("h0")) @[SpMVVBAddressGenerator.scala 244:98]
    node _T_27 = and(_T_25, _T_26) @[SpMVVBAddressGenerator.scala 244:77]
    when _T_27 : @[SpMVVBAddressGenerator.scala 244:105]
      node _row_elem_left_col_T_2 = sub(row_elem_left_col, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 245:48]
      node _row_elem_left_col_T_3 = tail(_row_elem_left_col_T_2, 1) @[SpMVVBAddressGenerator.scala 245:48]
      row_elem_left_col <= _row_elem_left_col_T_3 @[SpMVVBAddressGenerator.scala 245:27]
    node _T_28 = and(mem_io.writeRequests[0].ready, mem_io.writeRequests[0].valid) @[SpMVVBAddressGenerator.scala 249:40]
    when _T_28 : @[SpMVVBAddressGenerator.scala 249:74]
      node _curr_y_T = add(curr_y, UInt<1>("h1")) @[SpMVVBAddressGenerator.scala 250:26]
      node _curr_y_T_1 = tail(_curr_y_T, 1) @[SpMVVBAddressGenerator.scala 250:26]
      curr_y <= _curr_y_T_1 @[SpMVVBAddressGenerator.scala 250:16]

  module RecFNToRecFN_9 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_9 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_9 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_15 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_9 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_15 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_9 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_9 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_9 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_9 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module Queue_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<4>}

    cmem ram : UInt<32> [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module RoundAnyRawFNToRecFN_16 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_6 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_16 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_10 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_10 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_10 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_17 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_10 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_17 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_10 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_10 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_10 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_10 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module RoundAnyRawFNToRecFN_18 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node _sAdjustedExp_T = add(io.in.sExp, asSInt(UInt<9>("hfc"))) @[RoundAnyRawFNToRecFN.scala 103:25]
    node _sAdjustedExp_T_1 = bits(_sAdjustedExp_T, 8, 0) @[RoundAnyRawFNToRecFN.scala 105:14]
    node sAdjustedExp = cvt(_sAdjustedExp_T_1) @[RoundAnyRawFNToRecFN.scala 105:31]
    node adjustedSig = shl(io.in.sig, 25) @[RoundAnyRawFNToRecFN.scala 113:22]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _common_expOut_T = bits(sAdjustedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 135:38]
    node _common_expOut_T_1 = add(_common_expOut_T, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 135:55]
    node _common_expOut_T_2 = tail(_common_expOut_T_1, 1) @[RoundAnyRawFNToRecFN.scala 135:55]
    common_expOut <= _common_expOut_T_2 @[RoundAnyRawFNToRecFN.scala 135:23]
    node _common_fractOut_T = bits(adjustedSig, 25, 3) @[RoundAnyRawFNToRecFN.scala 138:28]
    node _common_fractOut_T_1 = bits(adjustedSig, 24, 2) @[RoundAnyRawFNToRecFN.scala 139:28]
    node _common_fractOut_T_2 = mux(UInt<1>("h0"), _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 137:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 136:25]
    common_overflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 141:31]
    common_totalUnderflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 142:31]
    common_underflow <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 143:31]
    common_inexact <= UInt<1>("h0") @[RoundAnyRawFNToRecFN.scala 144:31]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module INToRecFN_7 :
    output io : { flip signedIn : UInt<1>, flip in : UInt<1>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node _intAsRawFloat_sign_T = bits(io.in, 0, 0) @[rawFloatFromIN.scala 51:34]
    node intAsRawFloat_sign = and(io.signedIn, _intAsRawFloat_sign_T) @[rawFloatFromIN.scala 51:29]
    node _intAsRawFloat_absIn_T = sub(UInt<1>("h0"), io.in) @[rawFloatFromIN.scala 52:31]
    node _intAsRawFloat_absIn_T_1 = tail(_intAsRawFloat_absIn_T, 1) @[rawFloatFromIN.scala 52:31]
    node intAsRawFloat_absIn = mux(intAsRawFloat_sign, _intAsRawFloat_absIn_T_1, io.in) @[rawFloatFromIN.scala 52:24]
    node _intAsRawFloat_extAbsIn_T = cat(UInt<2>("h0"), intAsRawFloat_absIn) @[rawFloatFromIN.scala 53:44]
    node intAsRawFloat_extAbsIn = bits(_intAsRawFloat_extAbsIn_T, 1, 0) @[rawFloatFromIN.scala 53:53]
    node _intAsRawFloat_adjustedNormDist_T = bits(intAsRawFloat_extAbsIn, 0, 0) @[primitives.scala 91:52]
    node _intAsRawFloat_adjustedNormDist_T_1 = bits(intAsRawFloat_extAbsIn, 1, 1) @[primitives.scala 91:52]
    node intAsRawFloat_adjustedNormDist = mux(_intAsRawFloat_adjustedNormDist_T_1, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 47:70]
    node _intAsRawFloat_sig_T = dshl(intAsRawFloat_extAbsIn, intAsRawFloat_adjustedNormDist) @[rawFloatFromIN.scala 56:22]
    node intAsRawFloat_sig = bits(_intAsRawFloat_sig_T, 1, 1) @[rawFloatFromIN.scala 56:41]
    wire intAsRawFloat : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<4>, sig : UInt<2>} @[rawFloatFromIN.scala 59:23]
    intAsRawFloat.isNaN <= UInt<1>("h0") @[rawFloatFromIN.scala 60:20]
    intAsRawFloat.isInf <= UInt<1>("h0") @[rawFloatFromIN.scala 61:20]
    node _intAsRawFloat_out_isZero_T = bits(intAsRawFloat_sig, 0, 0) @[rawFloatFromIN.scala 62:28]
    node _intAsRawFloat_out_isZero_T_1 = eq(_intAsRawFloat_out_isZero_T, UInt<1>("h0")) @[rawFloatFromIN.scala 62:23]
    intAsRawFloat.isZero <= _intAsRawFloat_out_isZero_T_1 @[rawFloatFromIN.scala 62:20]
    intAsRawFloat.sign <= intAsRawFloat_sign @[rawFloatFromIN.scala 63:20]
    node _intAsRawFloat_out_sExp_T = bits(intAsRawFloat_adjustedNormDist, 0, 0) @[rawFloatFromIN.scala 64:53]
    node _intAsRawFloat_out_sExp_T_1 = not(_intAsRawFloat_out_sExp_T) @[rawFloatFromIN.scala 64:36]
    node _intAsRawFloat_out_sExp_T_2 = cat(UInt<2>("h2"), _intAsRawFloat_out_sExp_T_1) @[rawFloatFromIN.scala 64:33]
    node _intAsRawFloat_out_sExp_T_3 = cvt(_intAsRawFloat_out_sExp_T_2) @[rawFloatFromIN.scala 64:72]
    intAsRawFloat.sExp <= _intAsRawFloat_out_sExp_T_3 @[rawFloatFromIN.scala 64:20]
    intAsRawFloat.sig <= intAsRawFloat_sig @[rawFloatFromIN.scala 65:20]
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_18 @[INToRecFN.scala 59:15]
    roundAnyRawFNToRecFN.io.invalidExc <= UInt<1>("h0") @[INToRecFN.scala 67:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[INToRecFN.scala 68:44]
    roundAnyRawFNToRecFN.io.in.sig <= intAsRawFloat.sig @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sExp <= intAsRawFloat.sExp @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.sign <= intAsRawFloat.sign @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isZero <= intAsRawFloat.isZero @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isInf <= intAsRawFloat.isInf @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= intAsRawFloat.isNaN @[INToRecFN.scala 69:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[INToRecFN.scala 70:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[INToRecFN.scala 71:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[INToRecFN.scala 72:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[INToRecFN.scala 73:23]

  module RecFNToRecFN_11 :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawIn_out_sig_T_2 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawIn_out_sig_T_3 = cat(_rawIn_out_sig_T_1, _rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawIn.sig <= _rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[RecFNToRecFN.scala 65:54]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module MulAddRecFNToRaw_preMul_11 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 60:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawA_out_sig_T_1 = cat(UInt<1>("h0"), _rawA_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawA_out_sig_T_2 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawA_out_sig_T_3 = cat(_rawA_out_sig_T_1, _rawA_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawA.sig <= _rawA_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 60:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawB_out_sig_T_1 = cat(UInt<1>("h0"), _rawB_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawB_out_sig_T_2 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawB_out_sig_T_3 = cat(_rawB_out_sig_T_1, _rawB_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawB.sig <= _rawB_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 51:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 59:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 60:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
    node _rawC_out_sig_T_1 = cat(UInt<1>("h0"), _rawC_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
    node _rawC_out_sig_T_2 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 61:49]
    node _rawC_out_sig_T_3 = cat(_rawC_out_sig_T_1, _rawC_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
    rawC.sig <= _rawC_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 96:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 96:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 96:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 99:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 99:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 99:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 99:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 101:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 101:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 101:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 105:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 105:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 105:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 106:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 107:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 107:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 107:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 109:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 109:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 109:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 109:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 113:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 114:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 113:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 111:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 119:25]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 119:13]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[MulAddRecFN.scala 119:46]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 119:94]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 119:100]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 121:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 120:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 120:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 123:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 123:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 124:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 124:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 124:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 124:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 123:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 76:56]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 78:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 121:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 129:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 131:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 133:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 133:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 133:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 133:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 132:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 140:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 141:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 142:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 142:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 145:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 145:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 144:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 147:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 147:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 148:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 149:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 150:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 151:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 152:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 153:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 154:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 155:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 157:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 157:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 156:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 158:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 159:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 160:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 160:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 162:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 163:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 163:34]

  module MulAddRecFNToRaw_postMul_11 :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 184:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 188:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 190:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 191:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 190:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 194:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 201:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 201:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 201:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 201:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 204:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 204:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 207:46]
    node _CDom_absSigSum_T_3 = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[MulAddRecFN.scala 205:22]
    node _CDom_absSigSum_T_4 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 208:23]
    node _CDom_absSigSum_T_5 = cat(_CDom_absSigSum_T_3, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 207:71]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_5) @[MulAddRecFN.scala 203:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 213:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 213:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 213:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 214:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 214:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 212:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 217:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 217:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 220:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 220:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 118:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 120:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 120:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 120:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 123:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 123:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 122:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 124:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 124:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 221:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 220:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 221:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 223:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 224:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 224:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 224:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 230:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 233:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 233:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 234:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 234:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 232:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 101:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 103:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 103:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 106:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 106:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 105:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 107:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 107:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 91:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 238:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 239:76]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 239:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 239:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 239:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 241:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 241:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 245:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 245:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 101:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 103:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 103:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 103:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 106:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 106:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 105:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 107:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 107:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 246:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 52:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 76:56]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 78:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 245:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 247:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 249:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 250:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 250:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 253:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 253:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 257:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 255:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 262:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 263:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 265:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 265:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 270:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 269:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 271:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 270:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 272:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 272:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 273:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 274:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 271:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 268:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 276:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 276:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 277:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 281:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 281:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 280:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 279:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 283:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 284:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 283:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 285:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 285:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 285:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 286:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 284:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 287:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 288:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 287:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 289:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 289:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 289:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 290:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 289:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 288:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 282:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 291:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 291:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 292:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 292:19]

  module RoundAnyRawFNToRecFN_19 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 94:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 97:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 97:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 97:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 97:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 113:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 119:57]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 122:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 126:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 155:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 52:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 58:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 59:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 58:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 59:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 76:56]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 78:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 73:32]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 73:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 73:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[primitives.scala 68:58]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 58:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 59:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 76:56]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 78:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 67:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 62:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 158:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[RoundAnyRawFNToRecFN.scala 158:42]
    node _shiftedRoundMask_T = cat(UInt<1>("h0"), roundMask) @[RoundAnyRawFNToRecFN.scala 161:41]
    node shiftedRoundMask = shr(_shiftedRoundMask_T, 1) @[RoundAnyRawFNToRecFN.scala 161:53]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 162:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 162:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 163:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 163:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 164:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 164:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 165:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 168:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 168:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 170:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 169:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 173:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 173:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 174:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 175:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 174:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 176:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 174:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 174:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 173:57]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 179:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 179:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 179:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 180:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 180:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 180:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 179:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 172:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 184:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 184:76]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 184:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 186:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 186:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 190:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 188:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 187:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 195:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 195:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 192:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 199:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 196:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 202:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 202:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 202:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 204:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 204:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 204:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 204:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 204:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 206:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 206:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 208:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 207:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 211:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 212:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 210:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 219:49]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 219:64]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 219:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 220:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 220:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 220:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 219:72]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 221:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 224:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 222:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 222:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 221:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 225:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 226:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 226:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 220:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 216:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 214:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 229:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 229:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 234:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 235:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 236:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 236:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 236:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 238:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 239:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 239:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 242:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 242:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 244:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 244:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 244:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 245:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 245:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 247:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 247:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 249:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 252:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 252:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 252:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 251:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 257:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 256:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 256:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 255:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 260:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 260:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 259:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 264:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 264:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 263:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 268:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 267:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 272:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 271:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 275:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 277:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 276:73]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 279:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 279:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 280:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 279:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 282:11]
    node _io_out_T = cat(signOut, expOut) @[RoundAnyRawFNToRecFN.scala 285:23]
    node _io_out_T_1 = cat(_io_out_T, fractOut) @[RoundAnyRawFNToRecFN.scala 285:33]
    io.out <= _io_out_T_1 @[RoundAnyRawFNToRecFN.scala 285:12]
    node _io_exceptionFlags_T = cat(io.invalidExc, io.infiniteExc) @[RoundAnyRawFNToRecFN.scala 287:23]
    node _io_exceptionFlags_T_1 = cat(_io_exceptionFlags_T, overflow) @[RoundAnyRawFNToRecFN.scala 287:41]
    node _io_exceptionFlags_T_2 = cat(_io_exceptionFlags_T_1, underflow) @[RoundAnyRawFNToRecFN.scala 287:53]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, inexact) @[RoundAnyRawFNToRecFN.scala 287:66]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RoundAnyRawFNToRecFN.scala 286:23]

  module RoundRawFNToRecFN_11 :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN_19 @[RoundAnyRawFNToRecFN.scala 308:15]
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.in.sig <= io.in.sig @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sExp <= io.in.sExp @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.sign <= io.in.sign @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isZero <= io.in.isZero @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isInf <= io.in.isInf @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.in.isNaN <= io.in.isNaN @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 314:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 315:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 316:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 317:23]

  module MulAddRecFN_11 :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul_11 @[MulAddRecFN.scala 314:15]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul_11 @[MulAddRecFN.scala 316:15]
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 318:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 321:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 324:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 325:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul.bit0AlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.bit0AlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.highAlignedSigC <= mulAddRecFNToRaw_preMul.io.toPostMul.highAlignedSigC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CDom_CAlignDist <= mulAddRecFNToRaw_preMul.io.toPostMul.CDom_CAlignDist @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.CIsDominant <= mulAddRecFNToRaw_preMul.io.toPostMul.CIsDominant @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.doSubMags <= mulAddRecFNToRaw_preMul.io.toPostMul.doSubMags @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.sExpSum <= mulAddRecFNToRaw_preMul.io.toPostMul.sExpSum @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroC <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfC <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNC <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNC @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.signProd <= mulAddRecFNToRaw_preMul.io.toPostMul.signProd @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroB <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfB <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isZeroA <= mulAddRecFNToRaw_preMul.io.toPostMul.isZeroA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isInfA <= mulAddRecFNToRaw_preMul.io.toPostMul.isInfA @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isNaNAOrB <= mulAddRecFNToRaw_preMul.io.toPostMul.isNaNAOrB @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.fromPreMul.isSigNaNAny <= mulAddRecFNToRaw_preMul.io.toPostMul.isSigNaNAny @[MulAddRecFN.scala 328:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 330:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 331:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN_11 @[MulAddRecFN.scala 336:15]
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 337:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.in.sig <= mulAddRecFNToRaw_postMul.io.rawOut.sig @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sExp <= mulAddRecFNToRaw_postMul.io.rawOut.sExp @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.sign <= mulAddRecFNToRaw_postMul.io.rawOut.sign @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isZero <= mulAddRecFNToRaw_postMul.io.rawOut.isZero @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isInf <= mulAddRecFNToRaw_postMul.io.rawOut.isInf @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in.isNaN <= mulAddRecFNToRaw_postMul.io.rawOut.isNaN @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 341:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 342:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 343:23]

  module FloatMultAccEngine_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip inData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[2], outData : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}}[1]}
    output ctrl_io : { flip resetCounter : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, idle : UInt<1>}

    wire multWire : { flip ready : UInt<1>, valid : UInt<1>, bits : { bits : UInt<32>}} @[MAccDFE.scala 19:22]
    wire _multReg_WIRE : { bits : UInt<32>} @[MAccDFE.scala 21:37]
    _multReg_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 21:37]
    reg multReg : { bits : UInt<32>}, clock with :
      reset => (reset, _multReg_WIRE) @[MAccDFE.scala 21:24]
    reg multValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MAccDFE.scala 22:26]
    node _T = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 24:27]
    node _T_1 = and(_T, io.inData[0].valid) @[MAccDFE.scala 24:49]
    node _T_2 = and(_T_1, io.inData[1].valid) @[MAccDFE.scala 24:71]
    when _T_2 : @[MAccDFE.scala 24:93]
      node multReg_t_rec_rawIn_sign = bits(io.inData[1].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_t_rec_rawIn_expIn = bits(io.inData[1].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_t_rec_rawIn_fractIn = bits(io.inData[1].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_t_rec_rawIn_isZeroExpIn = eq(multReg_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_t_rec_rawIn_isZeroFractIn = eq(multReg_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_t_rec_rawIn_normDist_T = bits(multReg_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_1 = bits(multReg_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_2 = bits(multReg_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_3 = bits(multReg_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_4 = bits(multReg_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_5 = bits(multReg_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_6 = bits(multReg_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_7 = bits(multReg_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_8 = bits(multReg_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_9 = bits(multReg_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_10 = bits(multReg_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_11 = bits(multReg_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_12 = bits(multReg_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_13 = bits(multReg_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_14 = bits(multReg_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_15 = bits(multReg_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_16 = bits(multReg_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_17 = bits(multReg_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_18 = bits(multReg_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_19 = bits(multReg_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_20 = bits(multReg_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_21 = bits(multReg_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_22 = bits(multReg_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_t_rec_rawIn_normDist_T_23 = mux(_multReg_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_24 = mux(_multReg_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_25 = mux(_multReg_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_26 = mux(_multReg_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_27 = mux(_multReg_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_28 = mux(_multReg_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_29 = mux(_multReg_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_30 = mux(_multReg_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_31 = mux(_multReg_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_32 = mux(_multReg_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_33 = mux(_multReg_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_34 = mux(_multReg_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_35 = mux(_multReg_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_36 = mux(_multReg_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_37 = mux(_multReg_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_38 = mux(_multReg_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_39 = mux(_multReg_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_40 = mux(_multReg_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_41 = mux(_multReg_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_42 = mux(_multReg_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_normDist_T_43 = mux(_multReg_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_t_rec_rawIn_normDist = mux(_multReg_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_t_rec_rawIn_subnormFract_T = dshl(multReg_t_rec_rawIn_fractIn, multReg_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_t_rec_rawIn_subnormFract_T_1 = bits(_multReg_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_t_rec_rawIn_subnormFract = shl(_multReg_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_t_rec_rawIn_adjustedExp_T = xor(multReg_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_t_rec_rawIn_adjustedExp_T_1 = mux(multReg_t_rec_rawIn_isZeroExpIn, _multReg_t_rec_rawIn_adjustedExp_T, multReg_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_t_rec_rawIn_adjustedExp_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_t_rec_rawIn_adjustedExp_T_4 = add(_multReg_t_rec_rawIn_adjustedExp_T_1, _multReg_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_adjustedExp = tail(_multReg_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_t_rec_rawIn_isZero = and(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_t_rec_rawIn_isSpecial_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_t_rec_rawIn_isSpecial = eq(_multReg_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_t_rec_rawIn_out_isNaN_T = eq(multReg_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_t_rec_rawIn_out_isNaN_T_1 = and(multReg_t_rec_rawIn_isSpecial, _multReg_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_t_rec_rawIn.isNaN <= _multReg_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_t_rec_rawIn_out_isInf_T = and(multReg_t_rec_rawIn_isSpecial, multReg_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_t_rec_rawIn.isInf <= _multReg_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_t_rec_rawIn.isZero <= multReg_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_t_rec_rawIn.sign <= multReg_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_t_rec_rawIn_out_sExp_T = bits(multReg_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_t_rec_rawIn_out_sExp_T_1 = cvt(_multReg_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_t_rec_rawIn.sExp <= _multReg_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_t_rec_rawIn_out_sig_T = eq(multReg_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_t_rec_rawIn_out_sig_T_2 = mux(multReg_t_rec_rawIn_isZeroExpIn, multReg_t_rec_rawIn_subnormFract, multReg_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_t_rec_rawIn_out_sig_T_3 = cat(_multReg_t_rec_rawIn_out_sig_T_1, _multReg_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_t_rec_rawIn.sig <= _multReg_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_t_rec_T = bits(multReg_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_t_rec_T_1 = mux(multReg_t_rec_rawIn.isZero, UInt<3>("h0"), _multReg_t_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_t_rec_T_2 = mux(multReg_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_t_rec_T_3 = or(_multReg_t_rec_T_1, _multReg_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_t_rec_T_4 = cat(multReg_t_rec_rawIn.sign, _multReg_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_t_rec_T_5 = bits(multReg_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_t_rec_T_6 = cat(_multReg_t_rec_T_4, _multReg_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_t_rec_T_7 = bits(multReg_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_t_rec = cat(_multReg_t_rec_T_6, _multReg_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node multReg_self_rec_rawIn_sign = bits(io.inData[0].bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node multReg_self_rec_rawIn_expIn = bits(io.inData[0].bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node multReg_self_rec_rawIn_fractIn = bits(io.inData[0].bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node multReg_self_rec_rawIn_isZeroExpIn = eq(multReg_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node multReg_self_rec_rawIn_isZeroFractIn = eq(multReg_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _multReg_self_rec_rawIn_normDist_T = bits(multReg_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_1 = bits(multReg_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_2 = bits(multReg_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_3 = bits(multReg_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_4 = bits(multReg_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_5 = bits(multReg_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_6 = bits(multReg_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_7 = bits(multReg_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_8 = bits(multReg_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_9 = bits(multReg_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_10 = bits(multReg_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_11 = bits(multReg_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_12 = bits(multReg_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_13 = bits(multReg_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_14 = bits(multReg_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_15 = bits(multReg_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_16 = bits(multReg_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_17 = bits(multReg_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_18 = bits(multReg_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_19 = bits(multReg_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_20 = bits(multReg_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_21 = bits(multReg_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_22 = bits(multReg_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _multReg_self_rec_rawIn_normDist_T_23 = mux(_multReg_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_24 = mux(_multReg_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _multReg_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_25 = mux(_multReg_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _multReg_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_26 = mux(_multReg_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _multReg_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_27 = mux(_multReg_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _multReg_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_28 = mux(_multReg_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _multReg_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_29 = mux(_multReg_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _multReg_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_30 = mux(_multReg_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _multReg_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_31 = mux(_multReg_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _multReg_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_32 = mux(_multReg_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _multReg_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_33 = mux(_multReg_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _multReg_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_34 = mux(_multReg_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _multReg_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_35 = mux(_multReg_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _multReg_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_36 = mux(_multReg_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _multReg_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_37 = mux(_multReg_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _multReg_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_38 = mux(_multReg_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _multReg_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_39 = mux(_multReg_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _multReg_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_40 = mux(_multReg_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _multReg_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_41 = mux(_multReg_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _multReg_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_42 = mux(_multReg_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _multReg_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_normDist_T_43 = mux(_multReg_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _multReg_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node multReg_self_rec_rawIn_normDist = mux(_multReg_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _multReg_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _multReg_self_rec_rawIn_subnormFract_T = dshl(multReg_self_rec_rawIn_fractIn, multReg_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _multReg_self_rec_rawIn_subnormFract_T_1 = bits(_multReg_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node multReg_self_rec_rawIn_subnormFract = shl(_multReg_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _multReg_self_rec_rawIn_adjustedExp_T = xor(multReg_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _multReg_self_rec_rawIn_adjustedExp_T_1 = mux(multReg_self_rec_rawIn_isZeroExpIn, _multReg_self_rec_rawIn_adjustedExp_T, multReg_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _multReg_self_rec_rawIn_adjustedExp_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _multReg_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _multReg_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _multReg_self_rec_rawIn_adjustedExp_T_4 = add(_multReg_self_rec_rawIn_adjustedExp_T_1, _multReg_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_adjustedExp = tail(_multReg_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node multReg_self_rec_rawIn_isZero = and(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _multReg_self_rec_rawIn_isSpecial_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node multReg_self_rec_rawIn_isSpecial = eq(_multReg_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire multReg_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _multReg_self_rec_rawIn_out_isNaN_T = eq(multReg_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _multReg_self_rec_rawIn_out_isNaN_T_1 = and(multReg_self_rec_rawIn_isSpecial, _multReg_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      multReg_self_rec_rawIn.isNaN <= _multReg_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _multReg_self_rec_rawIn_out_isInf_T = and(multReg_self_rec_rawIn_isSpecial, multReg_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      multReg_self_rec_rawIn.isInf <= _multReg_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      multReg_self_rec_rawIn.isZero <= multReg_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      multReg_self_rec_rawIn.sign <= multReg_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _multReg_self_rec_rawIn_out_sExp_T = bits(multReg_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _multReg_self_rec_rawIn_out_sExp_T_1 = cvt(_multReg_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      multReg_self_rec_rawIn.sExp <= _multReg_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _multReg_self_rec_rawIn_out_sig_T = eq(multReg_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _multReg_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _multReg_self_rec_rawIn_out_sig_T_2 = mux(multReg_self_rec_rawIn_isZeroExpIn, multReg_self_rec_rawIn_subnormFract, multReg_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _multReg_self_rec_rawIn_out_sig_T_3 = cat(_multReg_self_rec_rawIn_out_sig_T_1, _multReg_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      multReg_self_rec_rawIn.sig <= _multReg_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _multReg_self_rec_T = bits(multReg_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _multReg_self_rec_T_1 = mux(multReg_self_rec_rawIn.isZero, UInt<3>("h0"), _multReg_self_rec_T) @[recFNFromFN.scala 48:15]
      node _multReg_self_rec_T_2 = mux(multReg_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _multReg_self_rec_T_3 = or(_multReg_self_rec_T_1, _multReg_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _multReg_self_rec_T_4 = cat(multReg_self_rec_rawIn.sign, _multReg_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _multReg_self_rec_T_5 = bits(multReg_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _multReg_self_rec_T_6 = cat(_multReg_self_rec_T_4, _multReg_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _multReg_self_rec_T_7 = bits(multReg_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node multReg_self_rec = cat(_multReg_self_rec_T_6, _multReg_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst multReg_t_resizer of RecFNToRecFN_9 @[Arithmetic.scala 220:32]
      multReg_t_resizer.io.in <= multReg_t_rec @[Arithmetic.scala 221:25]
      multReg_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 222:35]
      multReg_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 223:37]
      inst multReg_muladder of MulAddRecFN_9 @[Arithmetic.scala 226:30]
      multReg_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 228:24]
      multReg_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 229:34]
      multReg_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 230:36]
      multReg_muladder.io.a <= multReg_self_rec @[Arithmetic.scala 232:23]
      multReg_muladder.io.b <= multReg_t_resizer.io.out @[Arithmetic.scala 233:23]
      multReg_muladder.io.c <= UInt<1>("h0") @[Arithmetic.scala 234:23]
      wire multReg_out : { bits : UInt<32>} @[Arithmetic.scala 236:23]
      node multReg_out_bits_rawIn_exp = bits(multReg_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _multReg_out_bits_rawIn_isZero_T = bits(multReg_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node multReg_out_bits_rawIn_isZero = eq(_multReg_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _multReg_out_bits_rawIn_isSpecial_T = bits(multReg_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node multReg_out_bits_rawIn_isSpecial = eq(_multReg_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire multReg_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _multReg_out_bits_rawIn_out_isNaN_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _multReg_out_bits_rawIn_out_isNaN_T_1 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      multReg_out_bits_rawIn.isNaN <= _multReg_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _multReg_out_bits_rawIn_out_isInf_T = bits(multReg_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _multReg_out_bits_rawIn_out_isInf_T_1 = eq(_multReg_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _multReg_out_bits_rawIn_out_isInf_T_2 = and(multReg_out_bits_rawIn_isSpecial, _multReg_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      multReg_out_bits_rawIn.isInf <= _multReg_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      multReg_out_bits_rawIn.isZero <= multReg_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _multReg_out_bits_rawIn_out_sign_T = bits(multReg_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      multReg_out_bits_rawIn.sign <= _multReg_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _multReg_out_bits_rawIn_out_sExp_T = cvt(multReg_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      multReg_out_bits_rawIn.sExp <= _multReg_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _multReg_out_bits_rawIn_out_sig_T = eq(multReg_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _multReg_out_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _multReg_out_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _multReg_out_bits_rawIn_out_sig_T_2 = bits(multReg_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _multReg_out_bits_rawIn_out_sig_T_3 = cat(_multReg_out_bits_rawIn_out_sig_T_1, _multReg_out_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      multReg_out_bits_rawIn.sig <= _multReg_out_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node multReg_out_bits_isSubnormal = lt(multReg_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _multReg_out_bits_denormShiftDist_T = bits(multReg_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _multReg_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _multReg_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node multReg_out_bits_denormShiftDist = tail(_multReg_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _multReg_out_bits_denormFract_T = shr(multReg_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _multReg_out_bits_denormFract_T_1 = dshr(_multReg_out_bits_denormFract_T, multReg_out_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node multReg_out_bits_denormFract = bits(_multReg_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _multReg_out_bits_expOut_T = bits(multReg_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _multReg_out_bits_expOut_T_1 = sub(_multReg_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_2 = tail(_multReg_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _multReg_out_bits_expOut_T_3 = mux(multReg_out_bits_isSubnormal, UInt<1>("h0"), _multReg_out_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _multReg_out_bits_expOut_T_4 = or(multReg_out_bits_rawIn.isNaN, multReg_out_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _multReg_out_bits_expOut_T_5 = bits(_multReg_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _multReg_out_bits_expOut_T_6 = mux(_multReg_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node multReg_out_bits_expOut = or(_multReg_out_bits_expOut_T_3, _multReg_out_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _multReg_out_bits_fractOut_T = bits(multReg_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _multReg_out_bits_fractOut_T_1 = mux(multReg_out_bits_rawIn.isInf, UInt<1>("h0"), _multReg_out_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node multReg_out_bits_fractOut = mux(multReg_out_bits_isSubnormal, multReg_out_bits_denormFract, _multReg_out_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node multReg_out_bits_hi = cat(multReg_out_bits_rawIn.sign, multReg_out_bits_expOut) @[Cat.scala 33:92]
      node _multReg_out_bits_T = cat(multReg_out_bits_hi, multReg_out_bits_fractOut) @[Cat.scala 33:92]
      multReg_out.bits <= _multReg_out_bits_T @[Arithmetic.scala 237:18]
      multReg <= multReg_out @[MAccDFE.scala 25:13]
    else :
      multReg <= multReg @[MAccDFE.scala 27:13]
    node _T_3 = eq(multWire.valid, UInt<1>("h0")) @[MAccDFE.scala 30:26]
    node _T_4 = or(multWire.ready, _T_3) @[MAccDFE.scala 30:23]
    when _T_4 : @[MAccDFE.scala 30:42]
      io.inData[0].ready <= UInt<1>("h1") @[MAccDFE.scala 31:24]
      io.inData[1].ready <= UInt<1>("h1") @[MAccDFE.scala 32:24]
    else :
      io.inData[0].ready <= UInt<1>("h0") @[MAccDFE.scala 34:24]
      io.inData[1].ready <= UInt<1>("h0") @[MAccDFE.scala 35:24]
    node _T_5 = and(io.inData[0].ready, io.inData[1].ready) @[MAccDFE.scala 38:27]
    node _T_6 = and(_T_5, io.inData[0].valid) @[MAccDFE.scala 38:49]
    node _T_7 = and(_T_6, io.inData[1].valid) @[MAccDFE.scala 38:71]
    when _T_7 : @[MAccDFE.scala 38:93]
      multValid <= UInt<1>("h1") @[MAccDFE.scala 39:15]
    else :
      when multWire.ready : @[MAccDFE.scala 41:29]
        multValid <= UInt<1>("h0") @[MAccDFE.scala 42:15]
      else :
        multValid <= multValid @[MAccDFE.scala 44:15]
    multWire.bits <= multReg @[MAccDFE.scala 47:17]
    multWire.valid <= multValid @[MAccDFE.scala 48:18]
    wire _result_0_WIRE : { bits : UInt<32>} @[MAccDFE.scala 50:38]
    _result_0_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 50:38]
    reg result_0 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_0_WIRE) @[MAccDFE.scala 50:25]
    wire _result_1_WIRE : { bits : UInt<32>} @[MAccDFE.scala 51:38]
    _result_1_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 51:38]
    reg result_1 : { bits : UInt<32>}, clock with :
      reset => (reset, _result_1_WIRE) @[MAccDFE.scala 51:25]
    reg count : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 52:22]
    inst accQueue of Queue_53 @[MAccDFE.scala 53:24]
    accQueue.clock <= clock
    accQueue.reset <= reset
    reg accNum : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[MAccDFE.scala 54:23]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[MAccDFE.scala 56:22]
    node _ctrl_io_idle_T = eq(state, UInt<2>("h0")) @[MAccDFE.scala 58:26]
    node _ctrl_io_idle_T_1 = eq(accQueue.io.deq.valid, UInt<1>("h0")) @[MAccDFE.scala 58:42]
    node _ctrl_io_idle_T_2 = and(_ctrl_io_idle_T, _ctrl_io_idle_T_1) @[MAccDFE.scala 58:39]
    node _ctrl_io_idle_T_3 = eq(accNum, count) @[MAccDFE.scala 58:76]
    node _ctrl_io_idle_T_4 = and(_ctrl_io_idle_T_2, _ctrl_io_idle_T_3) @[MAccDFE.scala 58:65]
    ctrl_io.idle <= _ctrl_io_idle_T_4 @[MAccDFE.scala 58:16]
    accQueue.io.enq <= ctrl_io.resetCounter @[MAccDFE.scala 60:19]
    node _T_8 = eq(state, UInt<2>("h0")) @[MAccDFE.scala 65:14]
    when _T_8 : @[MAccDFE.scala 65:27]
      accQueue.io.deq.ready <= UInt<1>("h1") @[MAccDFE.scala 66:27]
    else :
      accQueue.io.deq.ready <= UInt<1>("h0") @[MAccDFE.scala 68:27]
    node _lastIter_T = eq(state, UInt<2>("h1")) @[MAccDFE.scala 72:25]
    node _lastIter_T_1 = eq(count, accNum) @[MAccDFE.scala 72:52]
    node lastIter = and(_lastIter_T, _lastIter_T_1) @[MAccDFE.scala 72:42]
    node _T_9 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 74:16]
    node _T_10 = eq(state, UInt<2>("h1")) @[MAccDFE.scala 74:41]
    node _T_11 = or(_T_9, _T_10) @[MAccDFE.scala 74:31]
    node _T_12 = lt(count, accNum) @[MAccDFE.scala 74:69]
    node _T_13 = and(_T_11, _T_12) @[MAccDFE.scala 74:59]
    when _T_13 : @[MAccDFE.scala 74:79]
      multWire.ready <= UInt<1>("h1") @[MAccDFE.scala 77:20]
    else :
      multWire.ready <= UInt<1>("h0") @[MAccDFE.scala 81:20]
    node _T_14 = and(multWire.valid, multWire.ready) @[MAccDFE.scala 87:19]
    when _T_14 : @[MAccDFE.scala 87:83]
      node result_1_t_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_t_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_t_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_t_rec_rawIn_isZeroExpIn = eq(result_1_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_t_rec_rawIn_isZeroFractIn = eq(result_1_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_t_rec_rawIn_normDist_T = bits(result_1_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_1 = bits(result_1_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_2 = bits(result_1_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_3 = bits(result_1_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_4 = bits(result_1_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_5 = bits(result_1_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_6 = bits(result_1_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_7 = bits(result_1_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_8 = bits(result_1_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_9 = bits(result_1_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_10 = bits(result_1_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_11 = bits(result_1_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_12 = bits(result_1_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_13 = bits(result_1_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_14 = bits(result_1_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_15 = bits(result_1_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_16 = bits(result_1_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_17 = bits(result_1_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_18 = bits(result_1_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_19 = bits(result_1_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_20 = bits(result_1_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_21 = bits(result_1_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_22 = bits(result_1_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_t_rec_rawIn_normDist_T_23 = mux(_result_1_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_24 = mux(_result_1_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_25 = mux(_result_1_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_26 = mux(_result_1_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_27 = mux(_result_1_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_28 = mux(_result_1_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_29 = mux(_result_1_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_30 = mux(_result_1_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_31 = mux(_result_1_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_32 = mux(_result_1_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_33 = mux(_result_1_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_34 = mux(_result_1_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_35 = mux(_result_1_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_36 = mux(_result_1_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_37 = mux(_result_1_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_38 = mux(_result_1_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_39 = mux(_result_1_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_40 = mux(_result_1_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_41 = mux(_result_1_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_42 = mux(_result_1_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_normDist_T_43 = mux(_result_1_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_t_rec_rawIn_normDist = mux(_result_1_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_t_rec_rawIn_subnormFract_T = dshl(result_1_t_rec_rawIn_fractIn, result_1_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_t_rec_rawIn_subnormFract_T_1 = bits(_result_1_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_t_rec_rawIn_subnormFract = shl(_result_1_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_t_rec_rawIn_adjustedExp_T = xor(result_1_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_t_rec_rawIn_adjustedExp_T_1 = mux(result_1_t_rec_rawIn_isZeroExpIn, _result_1_t_rec_rawIn_adjustedExp_T, result_1_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_t_rec_rawIn_adjustedExp_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_t_rec_rawIn_adjustedExp_T_4 = add(_result_1_t_rec_rawIn_adjustedExp_T_1, _result_1_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_adjustedExp = tail(_result_1_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_t_rec_rawIn_isZero = and(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_t_rec_rawIn_isSpecial_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_t_rec_rawIn_isSpecial = eq(_result_1_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_t_rec_rawIn_out_isNaN_T = eq(result_1_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_t_rec_rawIn_out_isNaN_T_1 = and(result_1_t_rec_rawIn_isSpecial, _result_1_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_t_rec_rawIn.isNaN <= _result_1_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_t_rec_rawIn_out_isInf_T = and(result_1_t_rec_rawIn_isSpecial, result_1_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_t_rec_rawIn.isInf <= _result_1_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_t_rec_rawIn.isZero <= result_1_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_t_rec_rawIn.sign <= result_1_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_t_rec_rawIn_out_sExp_T = bits(result_1_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_t_rec_rawIn_out_sExp_T_1 = cvt(_result_1_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_t_rec_rawIn.sExp <= _result_1_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_t_rec_rawIn_out_sig_T = eq(result_1_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_t_rec_rawIn_out_sig_T_2 = mux(result_1_t_rec_rawIn_isZeroExpIn, result_1_t_rec_rawIn_subnormFract, result_1_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_t_rec_rawIn_out_sig_T_3 = cat(_result_1_t_rec_rawIn_out_sig_T_1, _result_1_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_t_rec_rawIn.sig <= _result_1_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_t_rec_T = bits(result_1_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_t_rec_T_1 = mux(result_1_t_rec_rawIn.isZero, UInt<3>("h0"), _result_1_t_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_t_rec_T_2 = mux(result_1_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_t_rec_T_3 = or(_result_1_t_rec_T_1, _result_1_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_t_rec_T_4 = cat(result_1_t_rec_rawIn.sign, _result_1_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_t_rec_T_5 = bits(result_1_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_t_rec_T_6 = cat(_result_1_t_rec_T_4, _result_1_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_t_rec_T_7 = bits(result_1_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_t_rec = cat(_result_1_t_rec_T_6, _result_1_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node result_1_self_rec_rawIn_sign = bits(multWire.bits.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node result_1_self_rec_rawIn_expIn = bits(multWire.bits.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node result_1_self_rec_rawIn_fractIn = bits(multWire.bits.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node result_1_self_rec_rawIn_isZeroExpIn = eq(result_1_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node result_1_self_rec_rawIn_isZeroFractIn = eq(result_1_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _result_1_self_rec_rawIn_normDist_T = bits(result_1_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_1 = bits(result_1_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_2 = bits(result_1_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_3 = bits(result_1_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_4 = bits(result_1_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_5 = bits(result_1_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_6 = bits(result_1_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_7 = bits(result_1_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_8 = bits(result_1_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_9 = bits(result_1_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_10 = bits(result_1_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_11 = bits(result_1_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_12 = bits(result_1_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_13 = bits(result_1_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_14 = bits(result_1_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_15 = bits(result_1_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_16 = bits(result_1_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_17 = bits(result_1_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_18 = bits(result_1_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_19 = bits(result_1_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_20 = bits(result_1_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_21 = bits(result_1_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_22 = bits(result_1_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _result_1_self_rec_rawIn_normDist_T_23 = mux(_result_1_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_24 = mux(_result_1_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _result_1_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_25 = mux(_result_1_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _result_1_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_26 = mux(_result_1_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _result_1_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_27 = mux(_result_1_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _result_1_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_28 = mux(_result_1_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _result_1_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_29 = mux(_result_1_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _result_1_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_30 = mux(_result_1_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _result_1_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_31 = mux(_result_1_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _result_1_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_32 = mux(_result_1_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _result_1_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_33 = mux(_result_1_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _result_1_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_34 = mux(_result_1_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _result_1_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_35 = mux(_result_1_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _result_1_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_36 = mux(_result_1_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _result_1_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_37 = mux(_result_1_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _result_1_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_38 = mux(_result_1_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _result_1_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_39 = mux(_result_1_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _result_1_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_40 = mux(_result_1_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _result_1_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_41 = mux(_result_1_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _result_1_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_42 = mux(_result_1_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _result_1_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_normDist_T_43 = mux(_result_1_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _result_1_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node result_1_self_rec_rawIn_normDist = mux(_result_1_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _result_1_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _result_1_self_rec_rawIn_subnormFract_T = dshl(result_1_self_rec_rawIn_fractIn, result_1_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _result_1_self_rec_rawIn_subnormFract_T_1 = bits(_result_1_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node result_1_self_rec_rawIn_subnormFract = shl(_result_1_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _result_1_self_rec_rawIn_adjustedExp_T = xor(result_1_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _result_1_self_rec_rawIn_adjustedExp_T_1 = mux(result_1_self_rec_rawIn_isZeroExpIn, _result_1_self_rec_rawIn_adjustedExp_T, result_1_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _result_1_self_rec_rawIn_adjustedExp_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _result_1_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _result_1_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _result_1_self_rec_rawIn_adjustedExp_T_4 = add(_result_1_self_rec_rawIn_adjustedExp_T_1, _result_1_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_adjustedExp = tail(_result_1_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node result_1_self_rec_rawIn_isZero = and(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _result_1_self_rec_rawIn_isSpecial_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node result_1_self_rec_rawIn_isSpecial = eq(_result_1_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire result_1_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _result_1_self_rec_rawIn_out_isNaN_T = eq(result_1_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _result_1_self_rec_rawIn_out_isNaN_T_1 = and(result_1_self_rec_rawIn_isSpecial, _result_1_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      result_1_self_rec_rawIn.isNaN <= _result_1_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _result_1_self_rec_rawIn_out_isInf_T = and(result_1_self_rec_rawIn_isSpecial, result_1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      result_1_self_rec_rawIn.isInf <= _result_1_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      result_1_self_rec_rawIn.isZero <= result_1_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      result_1_self_rec_rawIn.sign <= result_1_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _result_1_self_rec_rawIn_out_sExp_T = bits(result_1_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _result_1_self_rec_rawIn_out_sExp_T_1 = cvt(_result_1_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      result_1_self_rec_rawIn.sExp <= _result_1_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _result_1_self_rec_rawIn_out_sig_T = eq(result_1_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _result_1_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _result_1_self_rec_rawIn_out_sig_T_2 = mux(result_1_self_rec_rawIn_isZeroExpIn, result_1_self_rec_rawIn_subnormFract, result_1_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _result_1_self_rec_rawIn_out_sig_T_3 = cat(_result_1_self_rec_rawIn_out_sig_T_1, _result_1_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      result_1_self_rec_rawIn.sig <= _result_1_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _result_1_self_rec_T = bits(result_1_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _result_1_self_rec_T_1 = mux(result_1_self_rec_rawIn.isZero, UInt<3>("h0"), _result_1_self_rec_T) @[recFNFromFN.scala 48:15]
      node _result_1_self_rec_T_2 = mux(result_1_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _result_1_self_rec_T_3 = or(_result_1_self_rec_T_1, _result_1_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _result_1_self_rec_T_4 = cat(result_1_self_rec_rawIn.sign, _result_1_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _result_1_self_rec_T_5 = bits(result_1_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _result_1_self_rec_T_6 = cat(_result_1_self_rec_T_4, _result_1_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _result_1_self_rec_T_7 = bits(result_1_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node result_1_self_rec = cat(_result_1_self_rec_T_6, _result_1_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst result_1_in_to_rec_fn of INToRecFN_6 @[Arithmetic.scala 286:34]
      result_1_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      result_1_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      result_1_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      result_1_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst result_1_t_resizer of RecFNToRecFN_10 @[Arithmetic.scala 295:31]
      result_1_t_resizer.io.in <= result_1_t_rec @[Arithmetic.scala 296:25]
      result_1_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      result_1_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst result_1_muladder of MulAddRecFN_10 @[Arithmetic.scala 302:30]
      result_1_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      result_1_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      result_1_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      result_1_muladder.io.a <= result_1_t_resizer.io.out @[Arithmetic.scala 308:23]
      result_1_muladder.io.b <= result_1_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      result_1_muladder.io.c <= result_1_self_rec @[Arithmetic.scala 310:23]
      wire result_1_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node result_1_result_bits_rawIn_exp = bits(result_1_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _result_1_result_bits_rawIn_isZero_T = bits(result_1_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node result_1_result_bits_rawIn_isZero = eq(_result_1_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _result_1_result_bits_rawIn_isSpecial_T = bits(result_1_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node result_1_result_bits_rawIn_isSpecial = eq(_result_1_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire result_1_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _result_1_result_bits_rawIn_out_isNaN_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _result_1_result_bits_rawIn_out_isNaN_T_1 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      result_1_result_bits_rawIn.isNaN <= _result_1_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _result_1_result_bits_rawIn_out_isInf_T = bits(result_1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _result_1_result_bits_rawIn_out_isInf_T_1 = eq(_result_1_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _result_1_result_bits_rawIn_out_isInf_T_2 = and(result_1_result_bits_rawIn_isSpecial, _result_1_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      result_1_result_bits_rawIn.isInf <= _result_1_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      result_1_result_bits_rawIn.isZero <= result_1_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _result_1_result_bits_rawIn_out_sign_T = bits(result_1_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      result_1_result_bits_rawIn.sign <= _result_1_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _result_1_result_bits_rawIn_out_sExp_T = cvt(result_1_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      result_1_result_bits_rawIn.sExp <= _result_1_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _result_1_result_bits_rawIn_out_sig_T = eq(result_1_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _result_1_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _result_1_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _result_1_result_bits_rawIn_out_sig_T_2 = bits(result_1_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _result_1_result_bits_rawIn_out_sig_T_3 = cat(_result_1_result_bits_rawIn_out_sig_T_1, _result_1_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      result_1_result_bits_rawIn.sig <= _result_1_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node result_1_result_bits_isSubnormal = lt(result_1_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _result_1_result_bits_denormShiftDist_T = bits(result_1_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _result_1_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _result_1_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node result_1_result_bits_denormShiftDist = tail(_result_1_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _result_1_result_bits_denormFract_T = shr(result_1_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _result_1_result_bits_denormFract_T_1 = dshr(_result_1_result_bits_denormFract_T, result_1_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node result_1_result_bits_denormFract = bits(_result_1_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _result_1_result_bits_expOut_T = bits(result_1_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _result_1_result_bits_expOut_T_1 = sub(_result_1_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_2 = tail(_result_1_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _result_1_result_bits_expOut_T_3 = mux(result_1_result_bits_isSubnormal, UInt<1>("h0"), _result_1_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _result_1_result_bits_expOut_T_4 = or(result_1_result_bits_rawIn.isNaN, result_1_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _result_1_result_bits_expOut_T_5 = bits(_result_1_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _result_1_result_bits_expOut_T_6 = mux(_result_1_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node result_1_result_bits_expOut = or(_result_1_result_bits_expOut_T_3, _result_1_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _result_1_result_bits_fractOut_T = bits(result_1_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _result_1_result_bits_fractOut_T_1 = mux(result_1_result_bits_rawIn.isInf, UInt<1>("h0"), _result_1_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node result_1_result_bits_fractOut = mux(result_1_result_bits_isSubnormal, result_1_result_bits_denormFract, _result_1_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node result_1_result_bits_hi = cat(result_1_result_bits_rawIn.sign, result_1_result_bits_expOut) @[Cat.scala 33:92]
      node _result_1_result_bits_T = cat(result_1_result_bits_hi, result_1_result_bits_fractOut) @[Cat.scala 33:92]
      result_1_result.bits <= _result_1_result_bits_T @[Arithmetic.scala 313:21]
      result_1 <= result_1_result @[MAccDFE.scala 89:14]
      result_0 <= result_1 @[MAccDFE.scala 90:14]
      node _count_T = add(count, UInt<1>("h1")) @[MAccDFE.scala 91:20]
      node _count_T_1 = tail(_count_T, 1) @[MAccDFE.scala 91:20]
      count <= _count_T_1 @[MAccDFE.scala 91:11]
      state <= UInt<2>("h1") @[MAccDFE.scala 92:11]
    node _T_15 = and(accQueue.io.deq.valid, accQueue.io.deq.ready) @[MAccDFE.scala 100:30]
    when _T_15 : @[MAccDFE.scala 100:56]
      accNum <= accQueue.io.deq.bits @[MAccDFE.scala 101:12]
      count <= UInt<1>("h0") @[MAccDFE.scala 102:11]
      wire _result_0_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 103:29]
      _result_0_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 103:29]
      result_0 <= _result_0_WIRE_1 @[MAccDFE.scala 103:14]
      wire _result_1_WIRE_1 : { bits : UInt<32>} @[MAccDFE.scala 104:29]
      _result_1_WIRE_1.bits <= UInt<32>("h0") @[MAccDFE.scala 104:29]
      result_1 <= _result_1_WIRE_1 @[MAccDFE.scala 104:14]
      state <= UInt<2>("h2") @[MAccDFE.scala 105:11]
    node _T_16 = and(io.outData[0].valid, io.outData[0].ready) @[MAccDFE.scala 109:29]
    node _T_17 = eq(state, UInt<2>("h2")) @[MAccDFE.scala 109:64]
    node _T_18 = eq(accNum, UInt<1>("h0")) @[MAccDFE.scala 109:90]
    node _T_19 = and(_T_17, _T_18) @[MAccDFE.scala 109:79]
    node _T_20 = or(_T_16, _T_19) @[MAccDFE.scala 109:53]
    when _T_20 : @[MAccDFE.scala 109:101]
      state <= UInt<2>("h0") @[MAccDFE.scala 110:11]
    node _T_21 = eq(count, accNum) @[MAccDFE.scala 113:15]
    node _T_22 = neq(state, UInt<2>("h0")) @[MAccDFE.scala 113:37]
    node _T_23 = and(_T_21, _T_22) @[MAccDFE.scala 113:27]
    when _T_23 : @[MAccDFE.scala 113:51]
      node io_outData_0_bits_t_rec_rawIn_sign = bits(result_1.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_t_rec_rawIn_expIn = bits(result_1.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_t_rec_rawIn_fractIn = bits(result_1.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_t_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_t_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_t_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_t_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_t_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_t_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_t_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_t_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_t_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_t_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_t_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_t_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_t_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_t_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_t_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_t_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_t_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_t_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_t_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_t_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_t_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_t_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_t_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_t_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_t_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_t_rec_rawIn_normDist = mux(_io_outData_0_bits_t_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_t_rec_rawIn_fractIn, io_outData_0_bits_t_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_t_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_t_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_t_rec_rawIn_subnormFract = shl(_io_outData_0_bits_t_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_t_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T, io_outData_0_bits_t_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_t_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_t_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_t_rec_rawIn_isZero = and(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_t_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_t_rec_rawIn_isSpecial = eq(_io_outData_0_bits_t_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_t_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_t_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_t_rec_rawIn_isSpecial, _io_outData_0_bits_t_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_t_rec_rawIn.isNaN <= _io_outData_0_bits_t_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_t_rec_rawIn_out_isInf_T = and(io_outData_0_bits_t_rec_rawIn_isSpecial, io_outData_0_bits_t_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_t_rec_rawIn.isInf <= _io_outData_0_bits_t_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_t_rec_rawIn.isZero <= io_outData_0_bits_t_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_t_rec_rawIn.sign <= io_outData_0_bits_t_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_t_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_t_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_t_rec_rawIn.sExp <= _io_outData_0_bits_t_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T = eq(io_outData_0_bits_t_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_t_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_t_rec_rawIn_isZeroExpIn, io_outData_0_bits_t_rec_rawIn_subnormFract, io_outData_0_bits_t_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_t_rec_rawIn_out_sig_T_1, _io_outData_0_bits_t_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_t_rec_rawIn.sig <= _io_outData_0_bits_t_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_t_rec_T = bits(io_outData_0_bits_t_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_t_rec_T_1 = mux(io_outData_0_bits_t_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_t_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_t_rec_T_2 = mux(io_outData_0_bits_t_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_t_rec_T_3 = or(_io_outData_0_bits_t_rec_T_1, _io_outData_0_bits_t_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_t_rec_T_4 = cat(io_outData_0_bits_t_rec_rawIn.sign, _io_outData_0_bits_t_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_t_rec_T_5 = bits(io_outData_0_bits_t_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_t_rec_T_6 = cat(_io_outData_0_bits_t_rec_T_4, _io_outData_0_bits_t_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_t_rec_T_7 = bits(io_outData_0_bits_t_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_t_rec = cat(_io_outData_0_bits_t_rec_T_6, _io_outData_0_bits_t_rec_T_7) @[recFNFromFN.scala 50:41]
      node io_outData_0_bits_self_rec_rawIn_sign = bits(result_0.bits, 31, 31) @[rawFloatFromFN.scala 44:18]
      node io_outData_0_bits_self_rec_rawIn_expIn = bits(result_0.bits, 30, 23) @[rawFloatFromFN.scala 45:19]
      node io_outData_0_bits_self_rec_rawIn_fractIn = bits(result_0.bits, 22, 0) @[rawFloatFromFN.scala 46:21]
      node io_outData_0_bits_self_rec_rawIn_isZeroExpIn = eq(io_outData_0_bits_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 48:30]
      node io_outData_0_bits_self_rec_rawIn_isZeroFractIn = eq(io_outData_0_bits_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 49:34]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_1 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_2 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_3 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_4 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_5 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_6 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_7 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_8 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_9 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_10 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_11 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_12 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_13 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_14 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_15 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_16 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_17 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_18 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_19 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_20 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_21 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_22 = bits(io_outData_0_bits_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 91:52]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_23 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_24 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_outData_0_bits_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_25 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_outData_0_bits_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_26 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_outData_0_bits_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_27 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_outData_0_bits_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_28 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_outData_0_bits_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_29 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_outData_0_bits_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_30 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_outData_0_bits_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_31 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_outData_0_bits_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_32 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_outData_0_bits_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_33 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_outData_0_bits_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_34 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_outData_0_bits_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_35 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_outData_0_bits_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_36 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_outData_0_bits_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_37 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_outData_0_bits_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_38 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_outData_0_bits_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_39 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_outData_0_bits_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_40 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_outData_0_bits_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_41 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_outData_0_bits_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_42 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_outData_0_bits_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_normDist_T_43 = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_outData_0_bits_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
      node io_outData_0_bits_self_rec_rawIn_normDist = mux(_io_outData_0_bits_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T = dshl(io_outData_0_bits_self_rec_rawIn_fractIn, io_outData_0_bits_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 52:33]
      node _io_outData_0_bits_self_rec_rawIn_subnormFract_T_1 = bits(_io_outData_0_bits_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 52:46]
      node io_outData_0_bits_self_rec_rawIn_subnormFract = shl(_io_outData_0_bits_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 52:64]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T = xor(io_outData_0_bits_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 55:18]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T, io_outData_0_bits_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 54:10]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 58:14]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 58:9]
      node _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4 = add(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_1, _io_outData_0_bits_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_adjustedExp = tail(_io_outData_0_bits_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 57:9]
      node io_outData_0_bits_self_rec_rawIn_isZero = and(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 60:30]
      node _io_outData_0_bits_self_rec_rawIn_isSpecial_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 61:32]
      node io_outData_0_bits_self_rec_rawIn_isSpecial = eq(_io_outData_0_bits_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 61:57]
      wire io_outData_0_bits_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 63:19]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T = eq(io_outData_0_bits_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 64:31]
      node _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_self_rec_rawIn_isSpecial, _io_outData_0_bits_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 64:28]
      io_outData_0_bits_self_rec_rawIn.isNaN <= _io_outData_0_bits_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 64:15]
      node _io_outData_0_bits_self_rec_rawIn_out_isInf_T = and(io_outData_0_bits_self_rec_rawIn_isSpecial, io_outData_0_bits_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 65:28]
      io_outData_0_bits_self_rec_rawIn.isInf <= _io_outData_0_bits_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 65:15]
      io_outData_0_bits_self_rec_rawIn.isZero <= io_outData_0_bits_self_rec_rawIn_isZero @[rawFloatFromFN.scala 66:16]
      io_outData_0_bits_self_rec_rawIn.sign <= io_outData_0_bits_self_rec_rawIn_sign @[rawFloatFromFN.scala 67:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T = bits(io_outData_0_bits_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 68:28]
      node _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 = cvt(_io_outData_0_bits_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 68:42]
      io_outData_0_bits_self_rec_rawIn.sExp <= _io_outData_0_bits_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 68:14]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T = eq(io_outData_0_bits_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 70:19]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_self_rec_rawIn_out_sig_T) @[rawFloatFromFN.scala 70:16]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_2 = mux(io_outData_0_bits_self_rec_rawIn_isZeroExpIn, io_outData_0_bits_self_rec_rawIn_subnormFract, io_outData_0_bits_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 70:33]
      node _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_self_rec_rawIn_out_sig_T_1, _io_outData_0_bits_self_rec_rawIn_out_sig_T_2) @[rawFloatFromFN.scala 70:27]
      io_outData_0_bits_self_rec_rawIn.sig <= _io_outData_0_bits_self_rec_rawIn_out_sig_T_3 @[rawFloatFromFN.scala 69:13]
      node _io_outData_0_bits_self_rec_T = bits(io_outData_0_bits_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:50]
      node _io_outData_0_bits_self_rec_T_1 = mux(io_outData_0_bits_self_rec_rawIn.isZero, UInt<3>("h0"), _io_outData_0_bits_self_rec_T) @[recFNFromFN.scala 48:15]
      node _io_outData_0_bits_self_rec_T_2 = mux(io_outData_0_bits_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
      node _io_outData_0_bits_self_rec_T_3 = or(_io_outData_0_bits_self_rec_T_1, _io_outData_0_bits_self_rec_T_2) @[recFNFromFN.scala 48:76]
      node _io_outData_0_bits_self_rec_T_4 = cat(io_outData_0_bits_self_rec_rawIn.sign, _io_outData_0_bits_self_rec_T_3) @[recFNFromFN.scala 47:20]
      node _io_outData_0_bits_self_rec_T_5 = bits(io_outData_0_bits_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
      node _io_outData_0_bits_self_rec_T_6 = cat(_io_outData_0_bits_self_rec_T_4, _io_outData_0_bits_self_rec_T_5) @[recFNFromFN.scala 49:45]
      node _io_outData_0_bits_self_rec_T_7 = bits(io_outData_0_bits_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
      node io_outData_0_bits_self_rec = cat(_io_outData_0_bits_self_rec_T_6, _io_outData_0_bits_self_rec_T_7) @[recFNFromFN.scala 50:41]
      inst io_outData_0_bits_in_to_rec_fn of INToRecFN_7 @[Arithmetic.scala 286:34]
      io_outData_0_bits_in_to_rec_fn.io.signedIn <= UInt<1>("h0") @[Arithmetic.scala 287:34]
      io_outData_0_bits_in_to_rec_fn.io.in <= UInt<1>("h1") @[Arithmetic.scala 288:28]
      io_outData_0_bits_in_to_rec_fn.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 289:38]
      io_outData_0_bits_in_to_rec_fn.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 290:40]
      inst io_outData_0_bits_t_resizer of RecFNToRecFN_11 @[Arithmetic.scala 295:31]
      io_outData_0_bits_t_resizer.io.in <= io_outData_0_bits_t_rec @[Arithmetic.scala 296:25]
      io_outData_0_bits_t_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 297:35]
      io_outData_0_bits_t_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 298:37]
      inst io_outData_0_bits_muladder of MulAddRecFN_11 @[Arithmetic.scala 302:30]
      io_outData_0_bits_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 304:24]
      io_outData_0_bits_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 305:34]
      io_outData_0_bits_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 306:36]
      io_outData_0_bits_muladder.io.a <= io_outData_0_bits_t_resizer.io.out @[Arithmetic.scala 308:23]
      io_outData_0_bits_muladder.io.b <= io_outData_0_bits_in_to_rec_fn.io.out @[Arithmetic.scala 309:23]
      io_outData_0_bits_muladder.io.c <= io_outData_0_bits_self_rec @[Arithmetic.scala 310:23]
      wire io_outData_0_bits_result : { bits : UInt<32>} @[Arithmetic.scala 312:26]
      node io_outData_0_bits_result_bits_rawIn_exp = bits(io_outData_0_bits_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 51:21]
      node _io_outData_0_bits_result_bits_rawIn_isZero_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 52:28]
      node io_outData_0_bits_result_bits_rawIn_isZero = eq(_io_outData_0_bits_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 52:53]
      node _io_outData_0_bits_result_bits_rawIn_isSpecial_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 53:28]
      node io_outData_0_bits_result_bits_rawIn_isSpecial = eq(_io_outData_0_bits_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 53:53]
      wire io_outData_0_bits_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 55:23]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 56:33]
      io_outData_0_bits_result_bits_rawIn.isNaN <= _io_outData_0_bits_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 56:20]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T = bits(io_outData_0_bits_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 57:41]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1 = eq(_io_outData_0_bits_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 57:36]
      node _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 = and(io_outData_0_bits_result_bits_rawIn_isSpecial, _io_outData_0_bits_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 57:33]
      io_outData_0_bits_result_bits_rawIn.isInf <= _io_outData_0_bits_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 57:20]
      io_outData_0_bits_result_bits_rawIn.isZero <= io_outData_0_bits_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 58:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sign_T = bits(io_outData_0_bits_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 59:25]
      io_outData_0_bits_result_bits_rawIn.sign <= _io_outData_0_bits_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 59:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sExp_T = cvt(io_outData_0_bits_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 60:27]
      io_outData_0_bits_result_bits_rawIn.sExp <= _io_outData_0_bits_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 60:20]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T = eq(io_outData_0_bits_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 61:35]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_1 = cat(UInt<1>("h0"), _io_outData_0_bits_result_bits_rawIn_out_sig_T) @[rawFloatFromRecFN.scala 61:32]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_2 = bits(io_outData_0_bits_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 61:49]
      node _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 = cat(_io_outData_0_bits_result_bits_rawIn_out_sig_T_1, _io_outData_0_bits_result_bits_rawIn_out_sig_T_2) @[rawFloatFromRecFN.scala 61:44]
      io_outData_0_bits_result_bits_rawIn.sig <= _io_outData_0_bits_result_bits_rawIn_out_sig_T_3 @[rawFloatFromRecFN.scala 61:20]
      node io_outData_0_bits_result_bits_isSubnormal = lt(io_outData_0_bits_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 51:38]
      node _io_outData_0_bits_result_bits_denormShiftDist_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 52:47]
      node _io_outData_0_bits_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_outData_0_bits_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 52:35]
      node io_outData_0_bits_result_bits_denormShiftDist = tail(_io_outData_0_bits_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 52:35]
      node _io_outData_0_bits_result_bits_denormFract_T = shr(io_outData_0_bits_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 53:38]
      node _io_outData_0_bits_result_bits_denormFract_T_1 = dshr(_io_outData_0_bits_result_bits_denormFract_T, io_outData_0_bits_result_bits_denormShiftDist) @[fNFromRecFN.scala 53:42]
      node io_outData_0_bits_result_bits_denormFract = bits(_io_outData_0_bits_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 53:60]
      node _io_outData_0_bits_result_bits_expOut_T = bits(io_outData_0_bits_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 58:27]
      node _io_outData_0_bits_result_bits_expOut_T_1 = sub(_io_outData_0_bits_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_2 = tail(_io_outData_0_bits_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 58:45]
      node _io_outData_0_bits_result_bits_expOut_T_3 = mux(io_outData_0_bits_result_bits_isSubnormal, UInt<1>("h0"), _io_outData_0_bits_result_bits_expOut_T_2) @[fNFromRecFN.scala 56:16]
      node _io_outData_0_bits_result_bits_expOut_T_4 = or(io_outData_0_bits_result_bits_rawIn.isNaN, io_outData_0_bits_result_bits_rawIn.isInf) @[fNFromRecFN.scala 60:44]
      node _io_outData_0_bits_result_bits_expOut_T_5 = bits(_io_outData_0_bits_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
      node _io_outData_0_bits_result_bits_expOut_T_6 = mux(_io_outData_0_bits_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
      node io_outData_0_bits_result_bits_expOut = or(_io_outData_0_bits_result_bits_expOut_T_3, _io_outData_0_bits_result_bits_expOut_T_6) @[fNFromRecFN.scala 60:15]
      node _io_outData_0_bits_result_bits_fractOut_T = bits(io_outData_0_bits_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 64:48]
      node _io_outData_0_bits_result_bits_fractOut_T_1 = mux(io_outData_0_bits_result_bits_rawIn.isInf, UInt<1>("h0"), _io_outData_0_bits_result_bits_fractOut_T) @[fNFromRecFN.scala 64:20]
      node io_outData_0_bits_result_bits_fractOut = mux(io_outData_0_bits_result_bits_isSubnormal, io_outData_0_bits_result_bits_denormFract, _io_outData_0_bits_result_bits_fractOut_T_1) @[fNFromRecFN.scala 62:16]
      node io_outData_0_bits_result_bits_hi = cat(io_outData_0_bits_result_bits_rawIn.sign, io_outData_0_bits_result_bits_expOut) @[Cat.scala 33:92]
      node _io_outData_0_bits_result_bits_T = cat(io_outData_0_bits_result_bits_hi, io_outData_0_bits_result_bits_fractOut) @[Cat.scala 33:92]
      io_outData_0_bits_result.bits <= _io_outData_0_bits_result_bits_T @[Arithmetic.scala 313:21]
      io.outData[0].bits <= io_outData_0_bits_result @[MAccDFE.scala 115:24]
      io.outData[0].valid <= UInt<1>("h1") @[MAccDFE.scala 116:25]
    else :
      wire _io_outData_0_bits_WIRE : { bits : UInt<32>} @[MAccDFE.scala 118:39]
      _io_outData_0_bits_WIRE.bits <= UInt<32>("h0") @[MAccDFE.scala 118:39]
      io.outData[0].bits <= _io_outData_0_bits_WIRE @[MAccDFE.scala 118:24]
      io.outData[0].valid <= UInt<1>("h0") @[MAccDFE.scala 119:25]

  module Queue_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<2>}

    cmem ram : UInt<32> [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module SpMVVBPE_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<14>}, idle : UInt<1>}
    output df_io : { memQueuesIO : { outgoingReq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<13>, dataIn : UInt<32>}}[5], flip inReadData : { valid : UInt<1>, bits : UInt<32>}[4], readQueuesEnqReady : UInt<1>[4]}}
    output addr_gen_ctrl_io : { flip in_A : UInt<13>, flip in_col_idx : UInt<13>, flip in_row_ptr : UInt<13>, flip in_x_addr : UInt<9>, flip in_y_addr : UInt<13>, flip in_nrows : UInt<13>, flip in_row_start : UInt<13>, flip in_xlen_pow2 : UInt<10>, flip reset_setup : UInt<1>}

    inst memReadQueues_0 of Queue_49 @[DataflowPE.scala 63:32]
    memReadQueues_0.clock <= clock
    memReadQueues_0.reset <= reset
    inst memReadQueues_1 of Queue_50 @[DataflowPE.scala 63:32]
    memReadQueues_1.clock <= clock
    memReadQueues_1.reset <= reset
    inst memReadQueues_2 of Queue_51 @[DataflowPE.scala 63:32]
    memReadQueues_2.clock <= clock
    memReadQueues_2.reset <= reset
    inst memReadQueues_3 of Queue_52 @[DataflowPE.scala 63:32]
    memReadQueues_3.clock <= clock
    memReadQueues_3.reset <= reset
    memReadQueues_0.io.enq.bits <= df_io.memQueuesIO.inReadData[0].bits @[DataflowPE.scala 67:24]
    memReadQueues_0.io.enq.valid <= df_io.memQueuesIO.inReadData[0].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_0_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 = lt(memReadQueues_0.io.count, _df_io_memQueuesIO_readQueuesEnqReady_0_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[0] <= _df_io_memQueuesIO_readQueuesEnqReady_0_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_1.io.enq.bits <= df_io.memQueuesIO.inReadData[1].bits @[DataflowPE.scala 67:24]
    memReadQueues_1.io.enq.valid <= df_io.memQueuesIO.inReadData[1].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_1_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 = lt(memReadQueues_1.io.count, _df_io_memQueuesIO_readQueuesEnqReady_1_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[1] <= _df_io_memQueuesIO_readQueuesEnqReady_1_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_2.io.enq.bits <= df_io.memQueuesIO.inReadData[2].bits @[DataflowPE.scala 67:24]
    memReadQueues_2.io.enq.valid <= df_io.memQueuesIO.inReadData[2].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_2_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 = lt(memReadQueues_2.io.count, _df_io_memQueuesIO_readQueuesEnqReady_2_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[2] <= _df_io_memQueuesIO_readQueuesEnqReady_2_T_2 @[DataflowPE.scala 69:47]
    memReadQueues_3.io.enq.bits <= df_io.memQueuesIO.inReadData[3].bits @[DataflowPE.scala 67:24]
    memReadQueues_3.io.enq.valid <= df_io.memQueuesIO.inReadData[3].valid @[DataflowPE.scala 68:25]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T = sub(UInt<5>("h10"), UInt<1>("h1")) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_1 = tail(_df_io_memQueuesIO_readQueuesEnqReady_3_T, 1) @[DataflowPE.scala 69:85]
    node _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 = lt(memReadQueues_3.io.count, _df_io_memQueuesIO_readQueuesEnqReady_3_T_1) @[DataflowPE.scala 69:64]
    df_io.memQueuesIO.readQueuesEnqReady[3] <= _df_io_memQueuesIO_readQueuesEnqReady_3_T_2 @[DataflowPE.scala 69:47]
    inst pe_addr_gen of SpMVVBAddressGenerator_3 @[SpMVVBPE.scala 25:27]
    pe_addr_gen.clock <= clock
    pe_addr_gen.reset <= reset
    inst pe_dfe of FloatMultAccEngine_3 @[SpMVVBPE.scala 27:22]
    pe_dfe.clock <= clock
    pe_dfe.reset <= reset
    inst inQueue_0 of Queue_54 @[SpMVVBAddressGenerator.scala 307:27]
    inQueue_0.clock <= clock
    inQueue_0.reset <= reset
    inst inQueue_1 of Queue_55 @[SpMVVBAddressGenerator.scala 308:27]
    inQueue_1.clock <= clock
    inQueue_1.reset <= reset
    inst outQueue of Queue_56 @[SpMVVBAddressGenerator.scala 309:26]
    outQueue.clock <= clock
    outQueue.reset <= reset
    pe_dfe.io.inData[0].bits.bits <= inQueue_0.io.deq.bits @[SpMVVBAddressGenerator.scala 312:35]
    pe_dfe.io.inData[0].valid <= inQueue_0.io.deq.valid @[SpMVVBAddressGenerator.scala 313:31]
    inQueue_0.io.deq.ready <= pe_dfe.io.inData[0].ready @[SpMVVBAddressGenerator.scala 314:28]
    inQueue_0.io.enq.bits <= pe_addr_gen.ctrl_io.x_vals.bits @[SpMVVBAddressGenerator.scala 316:27]
    inQueue_0.io.enq.valid <= pe_addr_gen.ctrl_io.x_vals.valid @[SpMVVBAddressGenerator.scala 317:28]
    pe_addr_gen.ctrl_io.x_vals.ready <= inQueue_0.io.enq.ready @[SpMVVBAddressGenerator.scala 318:38]
    pe_dfe.io.inData[1].bits.bits <= inQueue_1.io.deq.bits @[SpMVVBAddressGenerator.scala 321:35]
    pe_dfe.io.inData[1].valid <= inQueue_1.io.deq.valid @[SpMVVBAddressGenerator.scala 322:31]
    inQueue_1.io.deq.ready <= pe_dfe.io.inData[1].ready @[SpMVVBAddressGenerator.scala 323:28]
    inQueue_1.io.enq.bits <= pe_addr_gen.ctrl_io.a_vals.bits @[SpMVVBAddressGenerator.scala 325:27]
    inQueue_1.io.enq.valid <= pe_addr_gen.ctrl_io.a_vals.valid @[SpMVVBAddressGenerator.scala 326:28]
    pe_addr_gen.ctrl_io.a_vals.ready <= inQueue_1.io.enq.ready @[SpMVVBAddressGenerator.scala 327:38]
    outQueue.io.enq.bits <= pe_dfe.io.outData[0].bits.bits @[SpMVVBAddressGenerator.scala 330:26]
    outQueue.io.enq.valid <= pe_dfe.io.outData[0].valid @[SpMVVBAddressGenerator.scala 331:27]
    pe_dfe.io.outData[0].ready <= outQueue.io.enq.ready @[SpMVVBAddressGenerator.scala 332:32]
    pe_addr_gen.ctrl_io.y_vals.bits <= outQueue.io.deq.bits @[SpMVVBAddressGenerator.scala 334:37]
    pe_addr_gen.ctrl_io.y_vals.valid <= outQueue.io.deq.valid @[SpMVVBAddressGenerator.scala 335:38]
    outQueue.io.deq.ready <= pe_addr_gen.ctrl_io.y_vals.ready @[SpMVVBAddressGenerator.scala 336:27]
    pe_dfe.ctrl_io.resetCounter.bits <= pe_addr_gen.ctrl_io.row_elem_left.bits @[SpMVVBAddressGenerator.scala 339:38]
    pe_dfe.ctrl_io.resetCounter.valid <= pe_addr_gen.ctrl_io.row_elem_left.valid @[SpMVVBAddressGenerator.scala 340:39]
    pe_addr_gen.ctrl_io.row_elem_left.ready <= pe_dfe.ctrl_io.resetCounter.ready @[SpMVVBAddressGenerator.scala 341:45]
    df_io.memQueuesIO.outgoingReq[0].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[0].bits.addr <= pe_addr_gen.mem_io.addressRequests[0].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[0].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[0].valid <= pe_addr_gen.mem_io.addressRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[0].ready <= df_io.memQueuesIO.outgoingReq[0].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[0].bits <= memReadQueues_0.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[0].valid <= memReadQueues_0.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_0.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[0].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[1].bits.write <= UInt<1>("h1") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[1].bits.addr <= pe_addr_gen.mem_io.writeRequests[0].bits.address @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[1].bits.dataIn <= pe_addr_gen.mem_io.writeRequests[0].bits.data @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[1].valid <= pe_addr_gen.mem_io.writeRequests[0].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.writeRequests[0].ready <= df_io.memQueuesIO.outgoingReq[1].ready @[DataflowPE.scala 80:11]
    df_io.memQueuesIO.outgoingReq[2].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[2].bits.addr <= pe_addr_gen.mem_io.addressRequests[1].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[2].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[2].valid <= pe_addr_gen.mem_io.addressRequests[1].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[1].ready <= df_io.memQueuesIO.outgoingReq[2].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[1].bits <= memReadQueues_1.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[1].valid <= memReadQueues_1.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_1.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[1].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[3].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[3].bits.addr <= pe_addr_gen.mem_io.addressRequests[2].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[3].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[3].valid <= pe_addr_gen.mem_io.addressRequests[2].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[2].ready <= df_io.memQueuesIO.outgoingReq[3].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[2].bits <= memReadQueues_2.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[2].valid <= memReadQueues_2.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_2.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[2].ready @[DataflowPE.scala 85:43]
    df_io.memQueuesIO.outgoingReq[4].bits.write <= UInt<1>("h0") @[DataflowPE.scala 76:57]
    df_io.memQueuesIO.outgoingReq[4].bits.addr <= pe_addr_gen.mem_io.addressRequests[3].bits @[DataflowPE.scala 77:56]
    df_io.memQueuesIO.outgoingReq[4].bits.dataIn <= UInt<1>("h0") @[DataflowPE.scala 78:58]
    df_io.memQueuesIO.outgoingReq[4].valid <= pe_addr_gen.mem_io.addressRequests[3].valid @[DataflowPE.scala 79:52]
    pe_addr_gen.mem_io.addressRequests[3].ready <= df_io.memQueuesIO.outgoingReq[4].ready @[DataflowPE.scala 80:11]
    pe_addr_gen.mem_io.dataResponses[3].bits <= memReadQueues_3.io.deq.bits @[DataflowPE.scala 83:10]
    pe_addr_gen.mem_io.dataResponses[3].valid <= memReadQueues_3.io.deq.valid @[DataflowPE.scala 84:11]
    memReadQueues_3.io.deq.ready <= pe_addr_gen.mem_io.dataResponses[3].ready @[DataflowPE.scala 85:43]
    pe_addr_gen.pe_ctrl_io.reset_setup <= addr_gen_ctrl_io.reset_setup @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_xlen_pow2 <= addr_gen_ctrl_io.in_xlen_pow2 @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_start <= addr_gen_ctrl_io.in_row_start @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_nrows <= addr_gen_ctrl_io.in_nrows @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_y_addr <= addr_gen_ctrl_io.in_y_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_x_addr <= addr_gen_ctrl_io.in_x_addr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_row_ptr <= addr_gen_ctrl_io.in_row_ptr @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_col_idx <= addr_gen_ctrl_io.in_col_idx @[DataflowPE.scala 144:22]
    pe_addr_gen.pe_ctrl_io.in_A <= addr_gen_ctrl_io.in_A @[DataflowPE.scala 144:22]
    io.ctrl_cmd.ready <= UInt<1>("h1") @[SpMVVBPE.scala 34:21]
    node _io_idle_T = eq(pe_addr_gen.mem_io.generatingRequests, UInt<1>("h0")) @[SpMVVBPE.scala 35:14]
    node _io_idle_T_1 = and(_io_idle_T, pe_dfe.ctrl_io.idle) @[SpMVVBPE.scala 35:53]
    io.idle <= _io_idle_T_1 @[SpMVVBPE.scala 35:11]

  module Queue_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, count : UInt<2>}

    cmem ram : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>} [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp_data : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp_data : UInt<32>}}, count : UInt<2>}

    cmem ram : { resp_data : UInt<32>} [2] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module MemSelStage :
    input clock : Clock
    input reset : Reset
    output io : { mem_req : { valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<32>, dataIn : UInt<32>}}[5], flip command_in : { valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, command_out : { valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}}

    io.command_out <= io.command_in @[SpMVVBController.scala 87:17]
    node _T = eq(io.command_in.bits.inst.opcode, UInt<6>("h2b")) @[SpMVVBController.scala 88:39]
    node _T_1 = and(_T, io.command_in.valid) @[SpMVVBController.scala 88:68]
    when _T_1 : @[SpMVVBController.scala 88:93]
      io.mem_req[0].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 90:31]
      io.mem_req[0].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 91:33]
      io.mem_req[0].bits.write <= UInt<1>("h1") @[SpMVVBController.scala 92:32]
      node _io_mem_req_0_valid_T = eq(io.command_in.bits.inst.funct, UInt<1>("h0")) @[SpMVVBController.scala 93:60]
      io.mem_req[0].valid <= _io_mem_req_0_valid_T @[SpMVVBController.scala 93:27]
      io.mem_req[1].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 90:31]
      io.mem_req[1].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 91:33]
      io.mem_req[1].bits.write <= UInt<1>("h1") @[SpMVVBController.scala 92:32]
      node _io_mem_req_1_valid_T = eq(io.command_in.bits.inst.funct, UInt<1>("h1")) @[SpMVVBController.scala 93:60]
      io.mem_req[1].valid <= _io_mem_req_1_valid_T @[SpMVVBController.scala 93:27]
      io.mem_req[2].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 90:31]
      io.mem_req[2].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 91:33]
      io.mem_req[2].bits.write <= UInt<1>("h1") @[SpMVVBController.scala 92:32]
      node _io_mem_req_2_valid_T = eq(io.command_in.bits.inst.funct, UInt<2>("h2")) @[SpMVVBController.scala 93:60]
      io.mem_req[2].valid <= _io_mem_req_2_valid_T @[SpMVVBController.scala 93:27]
      io.mem_req[3].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 90:31]
      io.mem_req[3].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 91:33]
      io.mem_req[3].bits.write <= UInt<1>("h1") @[SpMVVBController.scala 92:32]
      node _io_mem_req_3_valid_T = eq(io.command_in.bits.inst.funct, UInt<2>("h3")) @[SpMVVBController.scala 93:60]
      io.mem_req[3].valid <= _io_mem_req_3_valid_T @[SpMVVBController.scala 93:27]
      io.mem_req[4].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 90:31]
      io.mem_req[4].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 91:33]
      io.mem_req[4].bits.write <= UInt<1>("h1") @[SpMVVBController.scala 92:32]
      node _io_mem_req_4_valid_T = eq(io.command_in.bits.inst.funct, UInt<3>("h4")) @[SpMVVBController.scala 93:60]
      io.mem_req[4].valid <= _io_mem_req_4_valid_T @[SpMVVBController.scala 93:27]
    else :
      node _T_2 = eq(io.command_in.bits.inst.opcode, UInt<7>("h5b")) @[SpMVVBController.scala 95:46]
      node _T_3 = and(_T_2, io.command_in.valid) @[SpMVVBController.scala 95:76]
      when _T_3 : @[SpMVVBController.scala 95:101]
        io.mem_req[0].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 97:31]
        io.mem_req[0].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 98:33]
        io.mem_req[0].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 99:32]
        node _io_mem_req_0_valid_T_1 = eq(io.command_in.bits.inst.funct, UInt<1>("h0")) @[SpMVVBController.scala 100:60]
        io.mem_req[0].valid <= _io_mem_req_0_valid_T_1 @[SpMVVBController.scala 100:27]
        io.mem_req[1].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 97:31]
        io.mem_req[1].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 98:33]
        io.mem_req[1].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 99:32]
        node _io_mem_req_1_valid_T_1 = eq(io.command_in.bits.inst.funct, UInt<1>("h1")) @[SpMVVBController.scala 100:60]
        io.mem_req[1].valid <= _io_mem_req_1_valid_T_1 @[SpMVVBController.scala 100:27]
        io.mem_req[2].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 97:31]
        io.mem_req[2].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 98:33]
        io.mem_req[2].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 99:32]
        node _io_mem_req_2_valid_T_1 = eq(io.command_in.bits.inst.funct, UInt<2>("h2")) @[SpMVVBController.scala 100:60]
        io.mem_req[2].valid <= _io_mem_req_2_valid_T_1 @[SpMVVBController.scala 100:27]
        io.mem_req[3].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 97:31]
        io.mem_req[3].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 98:33]
        io.mem_req[3].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 99:32]
        node _io_mem_req_3_valid_T_1 = eq(io.command_in.bits.inst.funct, UInt<2>("h3")) @[SpMVVBController.scala 100:60]
        io.mem_req[3].valid <= _io_mem_req_3_valid_T_1 @[SpMVVBController.scala 100:27]
        io.mem_req[4].bits.addr <= io.command_in.bits.rs1 @[SpMVVBController.scala 97:31]
        io.mem_req[4].bits.dataIn <= io.command_in.bits.rs2 @[SpMVVBController.scala 98:33]
        io.mem_req[4].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 99:32]
        node _io_mem_req_4_valid_T_1 = eq(io.command_in.bits.inst.funct, UInt<3>("h4")) @[SpMVVBController.scala 100:60]
        io.mem_req[4].valid <= _io_mem_req_4_valid_T_1 @[SpMVVBController.scala 100:27]
      else :
        io.mem_req[0].bits.addr is invalid @[SpMVVBController.scala 104:31]
        io.mem_req[0].bits.dataIn is invalid @[SpMVVBController.scala 105:33]
        io.mem_req[0].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 106:32]
        io.mem_req[0].valid <= UInt<1>("h0") @[SpMVVBController.scala 107:27]
        io.mem_req[1].bits.addr is invalid @[SpMVVBController.scala 104:31]
        io.mem_req[1].bits.dataIn is invalid @[SpMVVBController.scala 105:33]
        io.mem_req[1].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 106:32]
        io.mem_req[1].valid <= UInt<1>("h0") @[SpMVVBController.scala 107:27]
        io.mem_req[2].bits.addr is invalid @[SpMVVBController.scala 104:31]
        io.mem_req[2].bits.dataIn is invalid @[SpMVVBController.scala 105:33]
        io.mem_req[2].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 106:32]
        io.mem_req[2].valid <= UInt<1>("h0") @[SpMVVBController.scala 107:27]
        io.mem_req[3].bits.addr is invalid @[SpMVVBController.scala 104:31]
        io.mem_req[3].bits.dataIn is invalid @[SpMVVBController.scala 105:33]
        io.mem_req[3].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 106:32]
        io.mem_req[3].valid <= UInt<1>("h0") @[SpMVVBController.scala 107:27]
        io.mem_req[4].bits.addr is invalid @[SpMVVBController.scala 104:31]
        io.mem_req[4].bits.dataIn is invalid @[SpMVVBController.scala 105:33]
        io.mem_req[4].bits.write <= UInt<1>("h0") @[SpMVVBController.scala 106:32]
        io.mem_req[4].valid <= UInt<1>("h0") @[SpMVVBController.scala 107:27]

  module ExeWregStage :
    input clock : Clock
    input reset : Reset
    output io : { flip command_in : { valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, command_out : { valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, set_inflight : UInt<1>, flip pe_regs : { flip in_A : UInt<14>, flip in_col_idx : UInt<14>, flip in_row_ptr : UInt<14>, flip in_x_addr : UInt<14>, flip in_y_addr : UInt<14>, flip in_nrows : UInt<14>, flip in_row_start : UInt<14>, flip in_xlen_pow2 : UInt<14>, flip reset_setup : UInt<1>}[4]}

    cmem config_reg : UInt<12> [32] @[SpMVVBController.scala 122:23]
    reg reset_setup_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reset_setup_reg) @[SpMVVBController.scala 123:28]
    io.command_out <= io.command_in @[SpMVVBController.scala 125:17]
    node _T = eq(io.command_in.bits.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 126:40]
    node _T_1 = and(_T, io.command_in.valid) @[SpMVVBController.scala 126:66]
    when _T_1 : @[SpMVVBController.scala 126:91]
      io.set_inflight <= UInt<1>("h1") @[SpMVVBController.scala 127:21]
      reset_setup_reg <= UInt<1>("h1") @[SpMVVBController.scala 128:21]
    else :
      node _T_2 = eq(io.command_in.bits.inst.opcode, UInt<4>("hb")) @[SpMVVBController.scala 129:46]
      node _T_3 = and(_T_2, io.command_in.valid) @[SpMVVBController.scala 129:73]
      when _T_3 : @[SpMVVBController.scala 129:98]
        io.set_inflight <= UInt<1>("h0") @[SpMVVBController.scala 130:21]
        node _T_4 = shl(io.command_in.bits.rs2, 3) @[SpMVVBController.scala 131:78]
        node _T_5 = or(io.command_in.bits.inst.funct, _T_4) @[SpMVVBController.scala 131:52]
        node _T_6 = bits(_T_5, 4, 0)
        write mport MPORT = config_reg[_T_6], clock
        MPORT <= io.command_in.bits.rs1
        reset_setup_reg <= UInt<1>("h0") @[SpMVVBController.scala 132:21]
      else :
        reset_setup_reg <= UInt<1>("h0") @[SpMVVBController.scala 134:21]
        io.set_inflight <= UInt<1>("h0") @[SpMVVBController.scala 135:21]
    node _io_pe_regs_0_in_A_T = or(UInt<1>("h0"), UInt<1>("h0")) @[SpMVVBController.scala 139:47]
    read mport io_pe_regs_0_in_A_MPORT = config_reg[_io_pe_regs_0_in_A_T], clock @[SpMVVBController.scala 139:42]
    io.pe_regs[0].in_A <= io_pe_regs_0_in_A_MPORT @[SpMVVBController.scala 139:24]
    node _io_pe_regs_0_in_col_idx_T = or(UInt<1>("h1"), UInt<1>("h0")) @[SpMVVBController.scala 140:53]
    read mport io_pe_regs_0_in_col_idx_MPORT = config_reg[_io_pe_regs_0_in_col_idx_T], clock @[SpMVVBController.scala 140:48]
    io.pe_regs[0].in_col_idx <= io_pe_regs_0_in_col_idx_MPORT @[SpMVVBController.scala 140:30]
    node _io_pe_regs_0_in_x_addr_T = or(UInt<2>("h2"), UInt<1>("h0")) @[SpMVVBController.scala 141:52]
    read mport io_pe_regs_0_in_x_addr_MPORT = config_reg[_io_pe_regs_0_in_x_addr_T], clock @[SpMVVBController.scala 141:47]
    io.pe_regs[0].in_x_addr <= io_pe_regs_0_in_x_addr_MPORT @[SpMVVBController.scala 141:29]
    node _io_pe_regs_0_in_row_ptr_T = or(UInt<2>("h3"), UInt<1>("h0")) @[SpMVVBController.scala 142:53]
    read mport io_pe_regs_0_in_row_ptr_MPORT = config_reg[_io_pe_regs_0_in_row_ptr_T], clock @[SpMVVBController.scala 142:48]
    io.pe_regs[0].in_row_ptr <= io_pe_regs_0_in_row_ptr_MPORT @[SpMVVBController.scala 142:30]
    node _io_pe_regs_0_in_nrows_T = or(UInt<3>("h4"), UInt<1>("h0")) @[SpMVVBController.scala 143:51]
    read mport io_pe_regs_0_in_nrows_MPORT = config_reg[_io_pe_regs_0_in_nrows_T], clock @[SpMVVBController.scala 143:46]
    io.pe_regs[0].in_nrows <= io_pe_regs_0_in_nrows_MPORT @[SpMVVBController.scala 143:28]
    node _io_pe_regs_0_in_xlen_pow2_T = or(UInt<3>("h5"), UInt<1>("h0")) @[SpMVVBController.scala 144:55]
    read mport io_pe_regs_0_in_xlen_pow2_MPORT = config_reg[_io_pe_regs_0_in_xlen_pow2_T], clock @[SpMVVBController.scala 144:50]
    io.pe_regs[0].in_xlen_pow2 <= io_pe_regs_0_in_xlen_pow2_MPORT @[SpMVVBController.scala 144:32]
    node _io_pe_regs_0_in_y_addr_T = or(UInt<3>("h6"), UInt<1>("h0")) @[SpMVVBController.scala 145:52]
    read mport io_pe_regs_0_in_y_addr_MPORT = config_reg[_io_pe_regs_0_in_y_addr_T], clock @[SpMVVBController.scala 145:47]
    io.pe_regs[0].in_y_addr <= io_pe_regs_0_in_y_addr_MPORT @[SpMVVBController.scala 145:29]
    node _io_pe_regs_0_in_row_start_T = or(UInt<3>("h7"), UInt<1>("h0")) @[SpMVVBController.scala 146:55]
    read mport io_pe_regs_0_in_row_start_MPORT = config_reg[_io_pe_regs_0_in_row_start_T], clock @[SpMVVBController.scala 146:50]
    io.pe_regs[0].in_row_start <= io_pe_regs_0_in_row_start_MPORT @[SpMVVBController.scala 146:32]
    node _io_pe_regs_1_in_A_T = or(UInt<1>("h0"), UInt<4>("h8")) @[SpMVVBController.scala 139:47]
    read mport io_pe_regs_1_in_A_MPORT = config_reg[_io_pe_regs_1_in_A_T], clock @[SpMVVBController.scala 139:42]
    io.pe_regs[1].in_A <= io_pe_regs_1_in_A_MPORT @[SpMVVBController.scala 139:24]
    node _io_pe_regs_1_in_col_idx_T = or(UInt<1>("h1"), UInt<4>("h8")) @[SpMVVBController.scala 140:53]
    read mport io_pe_regs_1_in_col_idx_MPORT = config_reg[_io_pe_regs_1_in_col_idx_T], clock @[SpMVVBController.scala 140:48]
    io.pe_regs[1].in_col_idx <= io_pe_regs_1_in_col_idx_MPORT @[SpMVVBController.scala 140:30]
    node _io_pe_regs_1_in_x_addr_T = or(UInt<2>("h2"), UInt<4>("h8")) @[SpMVVBController.scala 141:52]
    read mport io_pe_regs_1_in_x_addr_MPORT = config_reg[_io_pe_regs_1_in_x_addr_T], clock @[SpMVVBController.scala 141:47]
    io.pe_regs[1].in_x_addr <= io_pe_regs_1_in_x_addr_MPORT @[SpMVVBController.scala 141:29]
    node _io_pe_regs_1_in_row_ptr_T = or(UInt<2>("h3"), UInt<4>("h8")) @[SpMVVBController.scala 142:53]
    read mport io_pe_regs_1_in_row_ptr_MPORT = config_reg[_io_pe_regs_1_in_row_ptr_T], clock @[SpMVVBController.scala 142:48]
    io.pe_regs[1].in_row_ptr <= io_pe_regs_1_in_row_ptr_MPORT @[SpMVVBController.scala 142:30]
    node _io_pe_regs_1_in_nrows_T = or(UInt<3>("h4"), UInt<4>("h8")) @[SpMVVBController.scala 143:51]
    read mport io_pe_regs_1_in_nrows_MPORT = config_reg[_io_pe_regs_1_in_nrows_T], clock @[SpMVVBController.scala 143:46]
    io.pe_regs[1].in_nrows <= io_pe_regs_1_in_nrows_MPORT @[SpMVVBController.scala 143:28]
    node _io_pe_regs_1_in_xlen_pow2_T = or(UInt<3>("h5"), UInt<4>("h8")) @[SpMVVBController.scala 144:55]
    read mport io_pe_regs_1_in_xlen_pow2_MPORT = config_reg[_io_pe_regs_1_in_xlen_pow2_T], clock @[SpMVVBController.scala 144:50]
    io.pe_regs[1].in_xlen_pow2 <= io_pe_regs_1_in_xlen_pow2_MPORT @[SpMVVBController.scala 144:32]
    node _io_pe_regs_1_in_y_addr_T = or(UInt<3>("h6"), UInt<4>("h8")) @[SpMVVBController.scala 145:52]
    read mport io_pe_regs_1_in_y_addr_MPORT = config_reg[_io_pe_regs_1_in_y_addr_T], clock @[SpMVVBController.scala 145:47]
    io.pe_regs[1].in_y_addr <= io_pe_regs_1_in_y_addr_MPORT @[SpMVVBController.scala 145:29]
    node _io_pe_regs_1_in_row_start_T = or(UInt<3>("h7"), UInt<4>("h8")) @[SpMVVBController.scala 146:55]
    read mport io_pe_regs_1_in_row_start_MPORT = config_reg[_io_pe_regs_1_in_row_start_T], clock @[SpMVVBController.scala 146:50]
    io.pe_regs[1].in_row_start <= io_pe_regs_1_in_row_start_MPORT @[SpMVVBController.scala 146:32]
    node _io_pe_regs_2_in_A_T = or(UInt<1>("h0"), UInt<5>("h10")) @[SpMVVBController.scala 139:47]
    read mport io_pe_regs_2_in_A_MPORT = config_reg[_io_pe_regs_2_in_A_T], clock @[SpMVVBController.scala 139:42]
    io.pe_regs[2].in_A <= io_pe_regs_2_in_A_MPORT @[SpMVVBController.scala 139:24]
    node _io_pe_regs_2_in_col_idx_T = or(UInt<1>("h1"), UInt<5>("h10")) @[SpMVVBController.scala 140:53]
    read mport io_pe_regs_2_in_col_idx_MPORT = config_reg[_io_pe_regs_2_in_col_idx_T], clock @[SpMVVBController.scala 140:48]
    io.pe_regs[2].in_col_idx <= io_pe_regs_2_in_col_idx_MPORT @[SpMVVBController.scala 140:30]
    node _io_pe_regs_2_in_x_addr_T = or(UInt<2>("h2"), UInt<5>("h10")) @[SpMVVBController.scala 141:52]
    read mport io_pe_regs_2_in_x_addr_MPORT = config_reg[_io_pe_regs_2_in_x_addr_T], clock @[SpMVVBController.scala 141:47]
    io.pe_regs[2].in_x_addr <= io_pe_regs_2_in_x_addr_MPORT @[SpMVVBController.scala 141:29]
    node _io_pe_regs_2_in_row_ptr_T = or(UInt<2>("h3"), UInt<5>("h10")) @[SpMVVBController.scala 142:53]
    read mport io_pe_regs_2_in_row_ptr_MPORT = config_reg[_io_pe_regs_2_in_row_ptr_T], clock @[SpMVVBController.scala 142:48]
    io.pe_regs[2].in_row_ptr <= io_pe_regs_2_in_row_ptr_MPORT @[SpMVVBController.scala 142:30]
    node _io_pe_regs_2_in_nrows_T = or(UInt<3>("h4"), UInt<5>("h10")) @[SpMVVBController.scala 143:51]
    read mport io_pe_regs_2_in_nrows_MPORT = config_reg[_io_pe_regs_2_in_nrows_T], clock @[SpMVVBController.scala 143:46]
    io.pe_regs[2].in_nrows <= io_pe_regs_2_in_nrows_MPORT @[SpMVVBController.scala 143:28]
    node _io_pe_regs_2_in_xlen_pow2_T = or(UInt<3>("h5"), UInt<5>("h10")) @[SpMVVBController.scala 144:55]
    read mport io_pe_regs_2_in_xlen_pow2_MPORT = config_reg[_io_pe_regs_2_in_xlen_pow2_T], clock @[SpMVVBController.scala 144:50]
    io.pe_regs[2].in_xlen_pow2 <= io_pe_regs_2_in_xlen_pow2_MPORT @[SpMVVBController.scala 144:32]
    node _io_pe_regs_2_in_y_addr_T = or(UInt<3>("h6"), UInt<5>("h10")) @[SpMVVBController.scala 145:52]
    read mport io_pe_regs_2_in_y_addr_MPORT = config_reg[_io_pe_regs_2_in_y_addr_T], clock @[SpMVVBController.scala 145:47]
    io.pe_regs[2].in_y_addr <= io_pe_regs_2_in_y_addr_MPORT @[SpMVVBController.scala 145:29]
    node _io_pe_regs_2_in_row_start_T = or(UInt<3>("h7"), UInt<5>("h10")) @[SpMVVBController.scala 146:55]
    read mport io_pe_regs_2_in_row_start_MPORT = config_reg[_io_pe_regs_2_in_row_start_T], clock @[SpMVVBController.scala 146:50]
    io.pe_regs[2].in_row_start <= io_pe_regs_2_in_row_start_MPORT @[SpMVVBController.scala 146:32]
    node _io_pe_regs_3_in_A_T = or(UInt<1>("h0"), UInt<5>("h18")) @[SpMVVBController.scala 139:47]
    read mport io_pe_regs_3_in_A_MPORT = config_reg[_io_pe_regs_3_in_A_T], clock @[SpMVVBController.scala 139:42]
    io.pe_regs[3].in_A <= io_pe_regs_3_in_A_MPORT @[SpMVVBController.scala 139:24]
    node _io_pe_regs_3_in_col_idx_T = or(UInt<1>("h1"), UInt<5>("h18")) @[SpMVVBController.scala 140:53]
    read mport io_pe_regs_3_in_col_idx_MPORT = config_reg[_io_pe_regs_3_in_col_idx_T], clock @[SpMVVBController.scala 140:48]
    io.pe_regs[3].in_col_idx <= io_pe_regs_3_in_col_idx_MPORT @[SpMVVBController.scala 140:30]
    node _io_pe_regs_3_in_x_addr_T = or(UInt<2>("h2"), UInt<5>("h18")) @[SpMVVBController.scala 141:52]
    read mport io_pe_regs_3_in_x_addr_MPORT = config_reg[_io_pe_regs_3_in_x_addr_T], clock @[SpMVVBController.scala 141:47]
    io.pe_regs[3].in_x_addr <= io_pe_regs_3_in_x_addr_MPORT @[SpMVVBController.scala 141:29]
    node _io_pe_regs_3_in_row_ptr_T = or(UInt<2>("h3"), UInt<5>("h18")) @[SpMVVBController.scala 142:53]
    read mport io_pe_regs_3_in_row_ptr_MPORT = config_reg[_io_pe_regs_3_in_row_ptr_T], clock @[SpMVVBController.scala 142:48]
    io.pe_regs[3].in_row_ptr <= io_pe_regs_3_in_row_ptr_MPORT @[SpMVVBController.scala 142:30]
    node _io_pe_regs_3_in_nrows_T = or(UInt<3>("h4"), UInt<5>("h18")) @[SpMVVBController.scala 143:51]
    read mport io_pe_regs_3_in_nrows_MPORT = config_reg[_io_pe_regs_3_in_nrows_T], clock @[SpMVVBController.scala 143:46]
    io.pe_regs[3].in_nrows <= io_pe_regs_3_in_nrows_MPORT @[SpMVVBController.scala 143:28]
    node _io_pe_regs_3_in_xlen_pow2_T = or(UInt<3>("h5"), UInt<5>("h18")) @[SpMVVBController.scala 144:55]
    read mport io_pe_regs_3_in_xlen_pow2_MPORT = config_reg[_io_pe_regs_3_in_xlen_pow2_T], clock @[SpMVVBController.scala 144:50]
    io.pe_regs[3].in_xlen_pow2 <= io_pe_regs_3_in_xlen_pow2_MPORT @[SpMVVBController.scala 144:32]
    node _io_pe_regs_3_in_y_addr_T = or(UInt<3>("h6"), UInt<5>("h18")) @[SpMVVBController.scala 145:52]
    read mport io_pe_regs_3_in_y_addr_MPORT = config_reg[_io_pe_regs_3_in_y_addr_T], clock @[SpMVVBController.scala 145:47]
    io.pe_regs[3].in_y_addr <= io_pe_regs_3_in_y_addr_MPORT @[SpMVVBController.scala 145:29]
    node _io_pe_regs_3_in_row_start_T = or(UInt<3>("h7"), UInt<5>("h18")) @[SpMVVBController.scala 146:55]
    read mport io_pe_regs_3_in_row_start_MPORT = config_reg[_io_pe_regs_3_in_row_start_T], clock @[SpMVVBController.scala 146:50]
    io.pe_regs[3].in_row_start <= io_pe_regs_3_in_row_start_MPORT @[SpMVVBController.scala 146:32]
    io.pe_regs[0].reset_setup <= reset_setup_reg @[SpMVVBController.scala 149:33]
    io.pe_regs[1].reset_setup <= reset_setup_reg @[SpMVVBController.scala 149:33]
    io.pe_regs[2].reset_setup <= reset_setup_reg @[SpMVVBController.scala 149:33]
    io.pe_regs[3].reset_setup <= reset_setup_reg @[SpMVVBController.scala 149:33]

  module RespStage :
    input clock : Clock
    input reset : Reset
    output io : { flip command_in : { valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}}, resp_out : { valid : UInt<1>, bits : { resp_data : UInt<32>}}, flip mem_resp : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[5], flip exe_inflight : UInt<1>}

    reg iteration_count : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[SpMVVBController.scala 162:32]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[SpMVVBController.scala 170:15]
    REG <= io.exe_inflight @[SpMVVBController.scala 170:15]
    when REG : @[SpMVVBController.scala 170:33]
      node _iteration_count_T = add(iteration_count, UInt<1>("h1")) @[SpMVVBController.scala 171:40]
      node _iteration_count_T_1 = tail(_iteration_count_T, 1) @[SpMVVBController.scala 171:40]
      iteration_count <= _iteration_count_T_1 @[SpMVVBController.scala 171:21]
    else :
      iteration_count <= UInt<1>("h1") @[SpMVVBController.scala 173:21]
    io.mem_resp[0].ready <= UInt<1>("h1") @[SpMVVBController.scala 176:28]
    io.mem_resp[1].ready <= UInt<1>("h1") @[SpMVVBController.scala 176:28]
    io.mem_resp[2].ready <= UInt<1>("h1") @[SpMVVBController.scala 176:28]
    io.mem_resp[3].ready <= UInt<1>("h1") @[SpMVVBController.scala 176:28]
    io.mem_resp[4].ready <= UInt<1>("h1") @[SpMVVBController.scala 176:28]
    node _T = or(io.mem_resp[0].valid, io.mem_resp[1].valid) @[SpMVVBController.scala 177:42]
    node _T_1 = or(_T, io.mem_resp[2].valid) @[SpMVVBController.scala 177:42]
    node _T_2 = or(_T_1, io.mem_resp[3].valid) @[SpMVVBController.scala 177:42]
    node _T_3 = or(_T_2, io.mem_resp[4].valid) @[SpMVVBController.scala 177:42]
    node _T_4 = and(_T_3, io.command_in.valid) @[SpMVVBController.scala 177:47]
    node _T_5 = eq(io.command_in.bits.inst.opcode, UInt<7>("h5b")) @[SpMVVBController.scala 177:105]
    node _T_6 = and(_T_4, _T_5) @[SpMVVBController.scala 177:70]
    when _T_6 : @[SpMVVBController.scala 177:136]
      node _io_resp_out_bits_resp_data_T = mux(io.mem_resp[0].valid, io.mem_resp[0].bits, UInt<1>("h0")) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_1 = mux(io.mem_resp[1].valid, io.mem_resp[1].bits, UInt<1>("h0")) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_2 = mux(io.mem_resp[2].valid, io.mem_resp[2].bits, UInt<1>("h0")) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_3 = mux(io.mem_resp[3].valid, io.mem_resp[3].bits, UInt<1>("h0")) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_4 = mux(io.mem_resp[4].valid, io.mem_resp[4].bits, UInt<1>("h0")) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_5 = or(_io_resp_out_bits_resp_data_T, _io_resp_out_bits_resp_data_T_1) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_6 = or(_io_resp_out_bits_resp_data_T_5, _io_resp_out_bits_resp_data_T_2) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_7 = or(_io_resp_out_bits_resp_data_T_6, _io_resp_out_bits_resp_data_T_3) @[Mux.scala 27:73]
      node _io_resp_out_bits_resp_data_T_8 = or(_io_resp_out_bits_resp_data_T_7, _io_resp_out_bits_resp_data_T_4) @[Mux.scala 27:73]
      wire _io_resp_out_bits_resp_data_WIRE : UInt<32> @[Mux.scala 27:73]
      _io_resp_out_bits_resp_data_WIRE <= _io_resp_out_bits_resp_data_T_8 @[Mux.scala 27:73]
      io.resp_out.bits.resp_data <= _io_resp_out_bits_resp_data_WIRE @[SpMVVBController.scala 178:32]
      io.resp_out.valid <= UInt<1>("h1") @[SpMVVBController.scala 179:23]
    else :
      node _T_7 = eq(io.command_in.bits.inst.opcode, UInt<4>("hb")) @[SpMVVBController.scala 180:69]
      node _T_8 = and(io.command_in.valid, _T_7) @[SpMVVBController.scala 180:34]
      when _T_8 : @[SpMVVBController.scala 180:96]
        io.resp_out.bits.resp_data <= UInt<3>("h4") @[SpMVVBController.scala 181:32]
        io.resp_out.valid <= UInt<1>("h1") @[SpMVVBController.scala 182:23]
      else :
        node _T_9 = eq(io.command_in.bits.inst.opcode, UInt<6>("h2b")) @[SpMVVBController.scala 183:69]
        node _T_10 = and(io.command_in.valid, _T_9) @[SpMVVBController.scala 183:34]
        when _T_10 : @[SpMVVBController.scala 183:99]
          io.resp_out.bits.resp_data <= UInt<2>("h3") @[SpMVVBController.scala 184:32]
          io.resp_out.valid <= UInt<1>("h1") @[SpMVVBController.scala 185:23]
        else :
          node _T_11 = eq(io.command_in.bits.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 186:69]
          node _T_12 = and(io.command_in.valid, _T_11) @[SpMVVBController.scala 186:34]
          when _T_12 : @[SpMVVBController.scala 186:95]
            io.resp_out.bits.resp_data <= iteration_count @[SpMVVBController.scala 187:32]
            io.resp_out.valid <= UInt<1>("h1") @[SpMVVBController.scala 188:23]
          else :
            io.resp_out.bits.resp_data <= UInt<1>("h0") @[SpMVVBController.scala 190:32]
            io.resp_out.valid <= UInt<1>("h0") @[SpMVVBController.scala 191:23]

  module SpMVVBController :
    input clock : Clock
    input reset : Reset
    output io : { rocc_cmd : { cmd_rdy : UInt<1>, flip cmd_valid : UInt<1>, flip cmd_inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, flip cmd_rs1 : UInt<32>, flip cmd_rs2 : UInt<32>, resp_data : UInt<32>, flip resp_rdy : UInt<1>, resp_valid : UInt<1>, busy : UInt<1>, interrupt : UInt<1>}}
    input pe_regs : { flip in_A : UInt<14>, flip in_col_idx : UInt<14>, flip in_row_ptr : UInt<14>, flip in_x_addr : UInt<14>, flip in_y_addr : UInt<14>, flip in_nrows : UInt<14>, flip in_row_start : UInt<14>, flip in_xlen_pow2 : UInt<14>, flip reset_setup : UInt<1>}[4]
    input pe_ctrl : { flip ctrl_cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<14>}, idle : UInt<1>}[4]
    output mem_io : { v_req : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<32>, dataIn : UInt<32>}}, flip v_resp : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, local_req : { flip ready : UInt<1>, valid : UInt<1>, bits : { write : UInt<1>, addr : UInt<32>, dataIn : UInt<32>}}[4], flip local_resp : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}[4], flip busy : UInt<1>}

    cmem config_reg : UInt<12> [32] @[SpMVVBController.scala 208:23]
    inst cmd_queue of Queue_57 @[SpMVVBController.scala 210:25]
    cmd_queue.clock <= clock
    cmd_queue.reset <= reset
    inst resp_queue of Queue_58 @[SpMVVBController.scala 211:26]
    resp_queue.clock <= clock
    resp_queue.reset <= reset
    reg reset_setup_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reset_setup_reg) @[SpMVVBController.scala 212:28]
    reg exe_inflight_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[SpMVVBController.scala 213:33]
    pe_ctrl[0].ctrl_cmd.bits is invalid @[SpMVVBController.scala 216:32]
    pe_ctrl[1].ctrl_cmd.bits is invalid @[SpMVVBController.scala 216:32]
    pe_ctrl[2].ctrl_cmd.bits is invalid @[SpMVVBController.scala 216:32]
    pe_ctrl[3].ctrl_cmd.bits is invalid @[SpMVVBController.scala 216:32]
    pe_ctrl[0].ctrl_cmd.valid <= UInt<1>("h0") @[SpMVVBController.scala 217:33]
    pe_ctrl[1].ctrl_cmd.valid <= UInt<1>("h0") @[SpMVVBController.scala 217:33]
    pe_ctrl[2].ctrl_cmd.valid <= UInt<1>("h0") @[SpMVVBController.scala 217:33]
    pe_ctrl[3].ctrl_cmd.valid <= UInt<1>("h0") @[SpMVVBController.scala 217:33]
    node _pe_busy_T = and(pe_ctrl[0].idle, pe_ctrl[1].idle) @[SpMVVBController.scala 220:49]
    node _pe_busy_T_1 = and(_pe_busy_T, pe_ctrl[2].idle) @[SpMVVBController.scala 220:49]
    node _pe_busy_T_2 = and(_pe_busy_T_1, pe_ctrl[3].idle) @[SpMVVBController.scala 220:49]
    node _pe_busy_T_3 = eq(_pe_busy_T_2, UInt<1>("h0")) @[SpMVVBController.scala 220:17]
    node pe_busy = or(_pe_busy_T_3, mem_io.busy) @[SpMVVBController.scala 220:55]
    node _io_rocc_cmd_busy_T = or(pe_busy, exe_inflight_reg) @[SpMVVBController.scala 221:31]
    io.rocc_cmd.busy <= _io_rocc_cmd_busy_T @[SpMVVBController.scala 221:20]
    io.rocc_cmd.interrupt <= UInt<1>("h0") @[SpMVVBController.scala 223:25]
    node _T = eq(exe_inflight_reg, UInt<1>("h0")) @[SpMVVBController.scala 228:34]
    node _T_1 = and(cmd_queue.io.enq.ready, _T) @[SpMVVBController.scala 228:31]
    when _T_1 : @[SpMVVBController.scala 228:53]
      io.rocc_cmd.cmd_rdy <= UInt<1>("h1") @[SpMVVBController.scala 229:25]
    else :
      io.rocc_cmd.cmd_rdy <= UInt<1>("h0") @[SpMVVBController.scala 231:25]
    node _T_2 = and(io.rocc_cmd.cmd_rdy, io.rocc_cmd.cmd_valid) @[SpMVVBController.scala 235:28]
    when _T_2 : @[SpMVVBController.scala 235:54]
      cmd_queue.io.enq.bits.inst <= io.rocc_cmd.cmd_inst @[SpMVVBController.scala 236:26]
      cmd_queue.io.enq.bits.rs1 <= io.rocc_cmd.cmd_rs1 @[SpMVVBController.scala 237:31]
      cmd_queue.io.enq.bits.rs2 <= io.rocc_cmd.cmd_rs2 @[SpMVVBController.scala 238:31]
      cmd_queue.io.enq.valid <= UInt<1>("h1") @[SpMVVBController.scala 239:28]
    else :
      cmd_queue.io.enq.bits.rs2 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.rs1 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.opcode is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.rd is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.xs2 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.xs1 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.xd is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.rs1 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.rs2 is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.bits.inst.funct is invalid @[SpMVVBController.scala 241:27]
      cmd_queue.io.enq.valid <= UInt<1>("h0") @[SpMVVBController.scala 242:28]
    node _T_3 = eq(exe_inflight_reg, UInt<1>("h0")) @[SpMVVBController.scala 245:8]
    node _T_4 = and(mem_io.v_req.ready, mem_io.local_req[0].ready) @[SpMVVBController.scala 245:59]
    node _T_5 = and(_T_4, mem_io.local_req[1].ready) @[SpMVVBController.scala 245:59]
    node _T_6 = and(_T_5, mem_io.local_req[2].ready) @[SpMVVBController.scala 245:59]
    node _T_7 = and(_T_6, mem_io.local_req[3].ready) @[SpMVVBController.scala 245:59]
    node _T_8 = and(_T_3, _T_7) @[SpMVVBController.scala 245:26]
    when _T_8 : @[SpMVVBController.scala 245:64]
      cmd_queue.io.deq.ready <= UInt<1>("h1") @[SpMVVBController.scala 246:28]
    else :
      cmd_queue.io.deq.ready <= UInt<1>("h0") @[SpMVVBController.scala 248:28]
    inst memReqStage of MemSelStage @[SpMVVBController.scala 253:27]
    memReqStage.clock <= clock
    memReqStage.reset <= reset
    memReqStage.io.command_in.bits <= cmd_queue.io.deq.bits @[SpMVVBController.scala 255:34]
    node _T_9 = and(cmd_queue.io.deq.ready, cmd_queue.io.deq.valid) @[SpMVVBController.scala 256:31]
    when _T_9 : @[SpMVVBController.scala 256:57]
      memReqStage.io.command_in.valid <= cmd_queue.io.deq.valid @[SpMVVBController.scala 257:37]
    else :
      memReqStage.io.command_in.valid <= UInt<1>("h0") @[SpMVVBController.scala 259:37]
    reg memReqOutReg : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}, clock with :
      reset => (UInt<1>("h0"), memReqOutReg) @[SpMVVBController.scala 264:25]
    reg memReqOutValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[SpMVVBController.scala 265:31]
    when memReqStage.io.command_out.valid : @[SpMVVBController.scala 268:41]
      memReqOutReg <= memReqStage.io.command_out.bits @[SpMVVBController.scala 269:18]
      memReqOutValid <= UInt<1>("h1") @[SpMVVBController.scala 270:20]
    else :
      memReqOutReg <= memReqOutReg @[SpMVVBController.scala 272:18]
      memReqOutValid <= UInt<1>("h0") @[SpMVVBController.scala 273:20]
    mem_io.v_req.bits <= memReqStage.io.mem_req[0].bits @[SpMVVBController.scala 278:21]
    mem_io.v_req.valid <= memReqStage.io.mem_req[0].valid @[SpMVVBController.scala 279:22]
    mem_io.local_req[0].bits <= memReqStage.io.mem_req[1].bits @[SpMVVBController.scala 278:21]
    mem_io.local_req[0].valid <= memReqStage.io.mem_req[1].valid @[SpMVVBController.scala 279:22]
    mem_io.local_req[1].bits <= memReqStage.io.mem_req[2].bits @[SpMVVBController.scala 278:21]
    mem_io.local_req[1].valid <= memReqStage.io.mem_req[2].valid @[SpMVVBController.scala 279:22]
    mem_io.local_req[2].bits <= memReqStage.io.mem_req[3].bits @[SpMVVBController.scala 278:21]
    mem_io.local_req[2].valid <= memReqStage.io.mem_req[3].valid @[SpMVVBController.scala 279:22]
    mem_io.local_req[3].bits <= memReqStage.io.mem_req[4].bits @[SpMVVBController.scala 278:21]
    mem_io.local_req[3].valid <= memReqStage.io.mem_req[4].valid @[SpMVVBController.scala 279:22]
    inst exeWCRegStage of ExeWregStage @[SpMVVBController.scala 284:29]
    exeWCRegStage.clock <= clock
    exeWCRegStage.reset <= reset
    exeWCRegStage.io.command_in.bits <= memReqOutReg @[SpMVVBController.scala 286:36]
    exeWCRegStage.io.command_in.valid <= memReqOutValid @[SpMVVBController.scala 287:37]
    pe_regs[0].reset_setup <= exeWCRegStage.io.pe_regs[0].reset_setup @[SpMVVBController.scala 288:28]
    pe_regs[0].in_xlen_pow2 <= exeWCRegStage.io.pe_regs[0].in_xlen_pow2 @[SpMVVBController.scala 288:28]
    pe_regs[0].in_row_start <= exeWCRegStage.io.pe_regs[0].in_row_start @[SpMVVBController.scala 288:28]
    pe_regs[0].in_nrows <= exeWCRegStage.io.pe_regs[0].in_nrows @[SpMVVBController.scala 288:28]
    pe_regs[0].in_y_addr <= exeWCRegStage.io.pe_regs[0].in_y_addr @[SpMVVBController.scala 288:28]
    pe_regs[0].in_x_addr <= exeWCRegStage.io.pe_regs[0].in_x_addr @[SpMVVBController.scala 288:28]
    pe_regs[0].in_row_ptr <= exeWCRegStage.io.pe_regs[0].in_row_ptr @[SpMVVBController.scala 288:28]
    pe_regs[0].in_col_idx <= exeWCRegStage.io.pe_regs[0].in_col_idx @[SpMVVBController.scala 288:28]
    pe_regs[0].in_A <= exeWCRegStage.io.pe_regs[0].in_A @[SpMVVBController.scala 288:28]
    pe_regs[1].reset_setup <= exeWCRegStage.io.pe_regs[1].reset_setup @[SpMVVBController.scala 288:28]
    pe_regs[1].in_xlen_pow2 <= exeWCRegStage.io.pe_regs[1].in_xlen_pow2 @[SpMVVBController.scala 288:28]
    pe_regs[1].in_row_start <= exeWCRegStage.io.pe_regs[1].in_row_start @[SpMVVBController.scala 288:28]
    pe_regs[1].in_nrows <= exeWCRegStage.io.pe_regs[1].in_nrows @[SpMVVBController.scala 288:28]
    pe_regs[1].in_y_addr <= exeWCRegStage.io.pe_regs[1].in_y_addr @[SpMVVBController.scala 288:28]
    pe_regs[1].in_x_addr <= exeWCRegStage.io.pe_regs[1].in_x_addr @[SpMVVBController.scala 288:28]
    pe_regs[1].in_row_ptr <= exeWCRegStage.io.pe_regs[1].in_row_ptr @[SpMVVBController.scala 288:28]
    pe_regs[1].in_col_idx <= exeWCRegStage.io.pe_regs[1].in_col_idx @[SpMVVBController.scala 288:28]
    pe_regs[1].in_A <= exeWCRegStage.io.pe_regs[1].in_A @[SpMVVBController.scala 288:28]
    pe_regs[2].reset_setup <= exeWCRegStage.io.pe_regs[2].reset_setup @[SpMVVBController.scala 288:28]
    pe_regs[2].in_xlen_pow2 <= exeWCRegStage.io.pe_regs[2].in_xlen_pow2 @[SpMVVBController.scala 288:28]
    pe_regs[2].in_row_start <= exeWCRegStage.io.pe_regs[2].in_row_start @[SpMVVBController.scala 288:28]
    pe_regs[2].in_nrows <= exeWCRegStage.io.pe_regs[2].in_nrows @[SpMVVBController.scala 288:28]
    pe_regs[2].in_y_addr <= exeWCRegStage.io.pe_regs[2].in_y_addr @[SpMVVBController.scala 288:28]
    pe_regs[2].in_x_addr <= exeWCRegStage.io.pe_regs[2].in_x_addr @[SpMVVBController.scala 288:28]
    pe_regs[2].in_row_ptr <= exeWCRegStage.io.pe_regs[2].in_row_ptr @[SpMVVBController.scala 288:28]
    pe_regs[2].in_col_idx <= exeWCRegStage.io.pe_regs[2].in_col_idx @[SpMVVBController.scala 288:28]
    pe_regs[2].in_A <= exeWCRegStage.io.pe_regs[2].in_A @[SpMVVBController.scala 288:28]
    pe_regs[3].reset_setup <= exeWCRegStage.io.pe_regs[3].reset_setup @[SpMVVBController.scala 288:28]
    pe_regs[3].in_xlen_pow2 <= exeWCRegStage.io.pe_regs[3].in_xlen_pow2 @[SpMVVBController.scala 288:28]
    pe_regs[3].in_row_start <= exeWCRegStage.io.pe_regs[3].in_row_start @[SpMVVBController.scala 288:28]
    pe_regs[3].in_nrows <= exeWCRegStage.io.pe_regs[3].in_nrows @[SpMVVBController.scala 288:28]
    pe_regs[3].in_y_addr <= exeWCRegStage.io.pe_regs[3].in_y_addr @[SpMVVBController.scala 288:28]
    pe_regs[3].in_x_addr <= exeWCRegStage.io.pe_regs[3].in_x_addr @[SpMVVBController.scala 288:28]
    pe_regs[3].in_row_ptr <= exeWCRegStage.io.pe_regs[3].in_row_ptr @[SpMVVBController.scala 288:28]
    pe_regs[3].in_col_idx <= exeWCRegStage.io.pe_regs[3].in_col_idx @[SpMVVBController.scala 288:28]
    pe_regs[3].in_A <= exeWCRegStage.io.pe_regs[3].in_A @[SpMVVBController.scala 288:28]
    when exeWCRegStage.io.set_inflight : @[SpMVVBController.scala 290:38]
      exe_inflight_reg <= UInt<1>("h1") @[SpMVVBController.scala 291:22]
    node _T_10 = eq(pe_busy, UInt<1>("h0")) @[SpMVVBController.scala 295:8]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[SpMVVBController.scala 295:27]
    REG <= exe_inflight_reg @[SpMVVBController.scala 295:27]
    node _T_11 = and(_T_10, REG) @[SpMVVBController.scala 295:17]
    when _T_11 : @[SpMVVBController.scala 295:46]
      exe_inflight_reg <= UInt<1>("h0") @[SpMVVBController.scala 296:22]
    reg exeWCRegOutReg : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<32>, rs2 : UInt<32>}, clock with :
      reset => (UInt<1>("h0"), exeWCRegOutReg) @[SpMVVBController.scala 301:27]
    reg exeWCRegOutValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[SpMVVBController.scala 302:33]
    node _T_12 = eq(exe_inflight_reg, UInt<1>("h0")) @[SpMVVBController.scala 305:46]
    node _T_13 = and(exeWCRegStage.io.command_out.valid, _T_12) @[SpMVVBController.scala 305:43]
    node _T_14 = eq(exeWCRegStage.io.command_out.bits.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 305:114]
    node _T_15 = and(_T_13, _T_14) @[SpMVVBController.scala 305:64]
    when _T_15 : @[SpMVVBController.scala 305:140]
      exeWCRegOutReg <= exeWCRegStage.io.command_out.bits @[SpMVVBController.scala 306:20]
      exeWCRegOutValid <= UInt<1>("h0") @[SpMVVBController.scala 307:22]
    else :
      node _T_16 = eq(exe_inflight_reg, UInt<1>("h0")) @[SpMVVBController.scala 309:52]
      node _T_17 = and(exeWCRegStage.io.command_out.valid, _T_16) @[SpMVVBController.scala 309:49]
      when _T_17 : @[SpMVVBController.scala 309:70]
        exeWCRegOutReg <= exeWCRegStage.io.command_out.bits @[SpMVVBController.scala 310:20]
        exeWCRegOutValid <= UInt<1>("h1") @[SpMVVBController.scala 311:22]
      else :
        node _T_18 = or(exe_inflight_reg, exeWCRegStage.io.set_inflight) @[SpMVVBController.scala 312:33]
        node _T_19 = eq(_T_18, UInt<1>("h0")) @[SpMVVBController.scala 312:14]
        node _T_20 = eq(exeWCRegOutReg.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 313:33]
        node _T_21 = and(_T_19, _T_20) @[SpMVVBController.scala 312:66]
        node _T_22 = eq(exeWCRegOutValid, UInt<1>("h0")) @[SpMVVBController.scala 313:62]
        node _T_23 = and(_T_21, _T_22) @[SpMVVBController.scala 313:59]
        when _T_23 : @[SpMVVBController.scala 313:80]
          exeWCRegOutValid <= UInt<1>("h1") @[SpMVVBController.scala 314:22]
          exeWCRegOutReg <= exeWCRegOutReg @[SpMVVBController.scala 315:20]
        else :
          node _T_24 = eq(exe_inflight_reg, UInt<1>("h0")) @[SpMVVBController.scala 317:14]
          node _T_25 = eq(exeWCRegOutReg.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 318:33]
          node _T_26 = and(_T_24, _T_25) @[SpMVVBController.scala 317:32]
          node _T_27 = and(_T_26, exeWCRegOutValid) @[SpMVVBController.scala 318:59]
          when _T_27 : @[SpMVVBController.scala 318:79]
            exeWCRegOutValid <= UInt<1>("h0") @[SpMVVBController.scala 319:22]
            exeWCRegOutReg.inst.opcode <= UInt<1>("h0") @[SpMVVBController.scala 320:32]
          else :
            node _T_28 = eq(exeWCRegOutReg.inst.opcode, UInt<7>("h7b")) @[SpMVVBController.scala 322:33]
            node _T_29 = and(exe_inflight_reg, _T_28) @[SpMVVBController.scala 321:31]
            when _T_29 : @[SpMVVBController.scala 322:59]
              exeWCRegOutValid <= UInt<1>("h0") @[SpMVVBController.scala 323:22]
              exeWCRegOutReg <= exeWCRegOutReg @[SpMVVBController.scala 324:20]
            else :
              exeWCRegOutValid <= UInt<1>("h0") @[SpMVVBController.scala 326:22]
              exeWCRegOutReg.rs2 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.rs1 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.opcode is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.rd is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.xs2 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.xs1 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.xd is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.rs1 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.rs2 is invalid @[SpMVVBController.scala 327:20]
              exeWCRegOutReg.inst.funct is invalid @[SpMVVBController.scala 327:20]
    inst respStage of RespStage @[SpMVVBController.scala 332:25]
    respStage.clock <= clock
    respStage.reset <= reset
    respStage.io.command_in.bits <= exeWCRegOutReg @[SpMVVBController.scala 334:32]
    respStage.io.command_in.valid <= exeWCRegOutValid @[SpMVVBController.scala 335:33]
    respStage.io.exe_inflight <= exe_inflight_reg @[SpMVVBController.scala 336:29]
    respStage.io.mem_resp[0] <= mem_io.v_resp @[SpMVVBController.scala 338:32]
    respStage.io.mem_resp[1] <= mem_io.local_resp[0] @[SpMVVBController.scala 338:32]
    respStage.io.mem_resp[2] <= mem_io.local_resp[1] @[SpMVVBController.scala 338:32]
    respStage.io.mem_resp[3] <= mem_io.local_resp[2] @[SpMVVBController.scala 338:32]
    respStage.io.mem_resp[4] <= mem_io.local_resp[3] @[SpMVVBController.scala 338:32]
    resp_queue.io.enq.bits <= respStage.io.resp_out.bits @[SpMVVBController.scala 341:26]
    resp_queue.io.enq.valid <= respStage.io.resp_out.valid @[SpMVVBController.scala 342:27]
    io.rocc_cmd.resp_data <= resp_queue.io.deq.bits.resp_data @[SpMVVBController.scala 344:25]
    io.rocc_cmd.resp_valid <= resp_queue.io.deq.valid @[SpMVVBController.scala 345:26]
    resp_queue.io.deq.ready <= io.rocc_cmd.resp_rdy @[SpMVVBController.scala 346:27]

  module SpMVVBTemplate :
    input clock : Clock
    input reset : UInt<1>
    output ctrl_io : { rocc_cmd : { cmd_rdy : UInt<1>, flip cmd_valid : UInt<1>, flip cmd_inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, flip cmd_rs1 : UInt<32>, flip cmd_rs2 : UInt<32>, resp_data : UInt<32>, flip resp_rdy : UInt<1>, resp_valid : UInt<1>, busy : UInt<1>, interrupt : UInt<1>}}

    inst local_mems_0 of BRAMLikeMem1 @[SpMVVBTemplate.scala 46:15]
    local_mems_0.clock <= clock
    local_mems_0.reset <= reset
    inst local_mems_1 of BRAMLikeMem1_1 @[SpMVVBTemplate.scala 46:15]
    local_mems_1.clock <= clock
    local_mems_1.reset <= reset
    inst local_mems_2 of BRAMLikeMem1_2 @[SpMVVBTemplate.scala 46:15]
    local_mems_2.clock <= clock
    local_mems_2.reset <= reset
    inst local_mems_3 of BRAMLikeMem1_3 @[SpMVVBTemplate.scala 46:15]
    local_mems_3.clock <= clock
    local_mems_3.reset <= reset
    inst mems_0_0 of BRAMLikeMem1_4 @[SpMVVBTemplate.scala 54:15]
    mems_0_0.clock <= clock
    mems_0_0.reset <= reset
    inst mems_0_1 of BRAMLikeMem1_5 @[SpMVVBTemplate.scala 54:15]
    mems_0_1.clock <= clock
    mems_0_1.reset <= reset
    inst local_mem_interfaces_0 of NtoMMemInterface @[SpMVVBTemplate.scala 58:13]
    local_mem_interfaces_0.clock <= clock
    local_mem_interfaces_0.reset <= reset
    inst local_mem_interfaces_1 of NtoMMemInterface_1 @[SpMVVBTemplate.scala 58:13]
    local_mem_interfaces_1.clock <= clock
    local_mem_interfaces_1.reset <= reset
    inst local_mem_interfaces_2 of NtoMMemInterface_2 @[SpMVVBTemplate.scala 58:13]
    local_mem_interfaces_2.clock <= clock
    local_mem_interfaces_2.reset <= reset
    inst local_mem_interfaces_3 of NtoMMemInterface_3 @[SpMVVBTemplate.scala 58:13]
    local_mem_interfaces_3.clock <= clock
    local_mem_interfaces_3.reset <= reset
    inst me_interfaces_0 of NtoMMemInterface_4 @[SpMVVBTemplate.scala 67:31]
    me_interfaces_0.clock <= clock
    me_interfaces_0.reset <= reset
    mems_0_0.io.write_1 <= me_interfaces_0.io.portOut_1[0].write @[MEInterface.scala 206:26]
    mems_0_0.io.addr_1 <= me_interfaces_0.io.portOut_1[0].addr @[MEInterface.scala 207:25]
    mems_0_0.io.dataIn_1 <= me_interfaces_0.io.portOut_1[0].dataIn @[MEInterface.scala 208:27]
    mems_0_0.io.enable_1 <= me_interfaces_0.io.portOut_1[0].valid @[MEInterface.scala 209:27]
    me_interfaces_0.io.portOut_1[0].dataOut <= mems_0_0.io.dataOut_1 @[MEInterface.scala 210:31]
    mems_0_0.io.write_2 <= me_interfaces_0.io.portOut_2[0].write @[MEInterface.scala 211:26]
    mems_0_0.io.addr_2 <= me_interfaces_0.io.portOut_2[0].addr @[MEInterface.scala 212:25]
    mems_0_0.io.dataIn_2 <= me_interfaces_0.io.portOut_2[0].dataIn @[MEInterface.scala 213:27]
    mems_0_0.io.enable_2 <= me_interfaces_0.io.portOut_2[0].valid @[MEInterface.scala 214:27]
    me_interfaces_0.io.portOut_2[0].dataOut <= mems_0_0.io.dataOut_2 @[MEInterface.scala 215:31]
    mems_0_1.io.write_1 <= me_interfaces_0.io.portOut_1[1].write @[MEInterface.scala 206:26]
    mems_0_1.io.addr_1 <= me_interfaces_0.io.portOut_1[1].addr @[MEInterface.scala 207:25]
    mems_0_1.io.dataIn_1 <= me_interfaces_0.io.portOut_1[1].dataIn @[MEInterface.scala 208:27]
    mems_0_1.io.enable_1 <= me_interfaces_0.io.portOut_1[1].valid @[MEInterface.scala 209:27]
    me_interfaces_0.io.portOut_1[1].dataOut <= mems_0_1.io.dataOut_1 @[MEInterface.scala 210:31]
    mems_0_1.io.write_2 <= me_interfaces_0.io.portOut_2[1].write @[MEInterface.scala 211:26]
    mems_0_1.io.addr_2 <= me_interfaces_0.io.portOut_2[1].addr @[MEInterface.scala 212:25]
    mems_0_1.io.dataIn_2 <= me_interfaces_0.io.portOut_2[1].dataIn @[MEInterface.scala 213:27]
    mems_0_1.io.enable_2 <= me_interfaces_0.io.portOut_2[1].valid @[MEInterface.scala 214:27]
    me_interfaces_0.io.portOut_2[1].dataOut <= mems_0_1.io.dataOut_2 @[MEInterface.scala 215:31]
    local_mems_0.io.write_1 <= local_mem_interfaces_0.io.portOut_1[0].write @[MEInterface.scala 206:26]
    local_mems_0.io.addr_1 <= local_mem_interfaces_0.io.portOut_1[0].addr @[MEInterface.scala 207:25]
    local_mems_0.io.dataIn_1 <= local_mem_interfaces_0.io.portOut_1[0].dataIn @[MEInterface.scala 208:27]
    local_mems_0.io.enable_1 <= local_mem_interfaces_0.io.portOut_1[0].valid @[MEInterface.scala 209:27]
    local_mem_interfaces_0.io.portOut_1[0].dataOut <= local_mems_0.io.dataOut_1 @[MEInterface.scala 210:31]
    local_mems_0.io.write_2 <= local_mem_interfaces_0.io.portOut_2[0].write @[MEInterface.scala 211:26]
    local_mems_0.io.addr_2 <= local_mem_interfaces_0.io.portOut_2[0].addr @[MEInterface.scala 212:25]
    local_mems_0.io.dataIn_2 <= local_mem_interfaces_0.io.portOut_2[0].dataIn @[MEInterface.scala 213:27]
    local_mems_0.io.enable_2 <= local_mem_interfaces_0.io.portOut_2[0].valid @[MEInterface.scala 214:27]
    local_mem_interfaces_0.io.portOut_2[0].dataOut <= local_mems_0.io.dataOut_2 @[MEInterface.scala 215:31]
    local_mems_1.io.write_1 <= local_mem_interfaces_1.io.portOut_1[0].write @[MEInterface.scala 206:26]
    local_mems_1.io.addr_1 <= local_mem_interfaces_1.io.portOut_1[0].addr @[MEInterface.scala 207:25]
    local_mems_1.io.dataIn_1 <= local_mem_interfaces_1.io.portOut_1[0].dataIn @[MEInterface.scala 208:27]
    local_mems_1.io.enable_1 <= local_mem_interfaces_1.io.portOut_1[0].valid @[MEInterface.scala 209:27]
    local_mem_interfaces_1.io.portOut_1[0].dataOut <= local_mems_1.io.dataOut_1 @[MEInterface.scala 210:31]
    local_mems_1.io.write_2 <= local_mem_interfaces_1.io.portOut_2[0].write @[MEInterface.scala 211:26]
    local_mems_1.io.addr_2 <= local_mem_interfaces_1.io.portOut_2[0].addr @[MEInterface.scala 212:25]
    local_mems_1.io.dataIn_2 <= local_mem_interfaces_1.io.portOut_2[0].dataIn @[MEInterface.scala 213:27]
    local_mems_1.io.enable_2 <= local_mem_interfaces_1.io.portOut_2[0].valid @[MEInterface.scala 214:27]
    local_mem_interfaces_1.io.portOut_2[0].dataOut <= local_mems_1.io.dataOut_2 @[MEInterface.scala 215:31]
    local_mems_2.io.write_1 <= local_mem_interfaces_2.io.portOut_1[0].write @[MEInterface.scala 206:26]
    local_mems_2.io.addr_1 <= local_mem_interfaces_2.io.portOut_1[0].addr @[MEInterface.scala 207:25]
    local_mems_2.io.dataIn_1 <= local_mem_interfaces_2.io.portOut_1[0].dataIn @[MEInterface.scala 208:27]
    local_mems_2.io.enable_1 <= local_mem_interfaces_2.io.portOut_1[0].valid @[MEInterface.scala 209:27]
    local_mem_interfaces_2.io.portOut_1[0].dataOut <= local_mems_2.io.dataOut_1 @[MEInterface.scala 210:31]
    local_mems_2.io.write_2 <= local_mem_interfaces_2.io.portOut_2[0].write @[MEInterface.scala 211:26]
    local_mems_2.io.addr_2 <= local_mem_interfaces_2.io.portOut_2[0].addr @[MEInterface.scala 212:25]
    local_mems_2.io.dataIn_2 <= local_mem_interfaces_2.io.portOut_2[0].dataIn @[MEInterface.scala 213:27]
    local_mems_2.io.enable_2 <= local_mem_interfaces_2.io.portOut_2[0].valid @[MEInterface.scala 214:27]
    local_mem_interfaces_2.io.portOut_2[0].dataOut <= local_mems_2.io.dataOut_2 @[MEInterface.scala 215:31]
    local_mems_3.io.write_1 <= local_mem_interfaces_3.io.portOut_1[0].write @[MEInterface.scala 206:26]
    local_mems_3.io.addr_1 <= local_mem_interfaces_3.io.portOut_1[0].addr @[MEInterface.scala 207:25]
    local_mems_3.io.dataIn_1 <= local_mem_interfaces_3.io.portOut_1[0].dataIn @[MEInterface.scala 208:27]
    local_mems_3.io.enable_1 <= local_mem_interfaces_3.io.portOut_1[0].valid @[MEInterface.scala 209:27]
    local_mem_interfaces_3.io.portOut_1[0].dataOut <= local_mems_3.io.dataOut_1 @[MEInterface.scala 210:31]
    local_mems_3.io.write_2 <= local_mem_interfaces_3.io.portOut_2[0].write @[MEInterface.scala 211:26]
    local_mems_3.io.addr_2 <= local_mem_interfaces_3.io.portOut_2[0].addr @[MEInterface.scala 212:25]
    local_mems_3.io.dataIn_2 <= local_mem_interfaces_3.io.portOut_2[0].dataIn @[MEInterface.scala 213:27]
    local_mems_3.io.enable_2 <= local_mem_interfaces_3.io.portOut_2[0].valid @[MEInterface.scala 214:27]
    local_mem_interfaces_3.io.portOut_2[0].dataOut <= local_mems_3.io.dataOut_2 @[MEInterface.scala 215:31]
    inst df_pe_0 of SpMVVBPE @[SpMVVBTemplate.scala 84:11]
    df_pe_0.clock <= clock
    df_pe_0.reset <= reset
    inst df_pe_1 of SpMVVBPE_1 @[SpMVVBTemplate.scala 84:11]
    df_pe_1.clock <= clock
    df_pe_1.reset <= reset
    inst df_pe_2 of SpMVVBPE_2 @[SpMVVBTemplate.scala 84:11]
    df_pe_2.clock <= clock
    df_pe_2.reset <= reset
    inst df_pe_3 of SpMVVBPE_3 @[SpMVVBTemplate.scala 84:11]
    df_pe_3.clock <= clock
    df_pe_3.reset <= reset
    df_pe_0.df_io.memQueuesIO.inReadData[0].valid <= me_interfaces_0.io.outData[1].valid @[TemplateTraits.scala 41:66]
    df_pe_0.df_io.memQueuesIO.inReadData[0].bits <= me_interfaces_0.io.outData[1].bits @[TemplateTraits.scala 42:65]
    me_interfaces_0.io.outData[1].ready <= df_pe_0.df_io.memQueuesIO.readQueuesEnqReady[0] @[TemplateTraits.scala 43:42]
    me_interfaces_0.io.inReq[1].valid <= df_pe_0.df_io.memQueuesIO.outgoingReq[0].valid @[TemplateTraits.scala 44:40]
    me_interfaces_0.io.inReq[1].bits <= df_pe_0.df_io.memQueuesIO.outgoingReq[0].bits @[TemplateTraits.scala 50:37]
    df_pe_0.df_io.memQueuesIO.outgoingReq[0].ready <= me_interfaces_0.io.inReq[1].ready @[TemplateTraits.scala 51:65]
    local_mem_interfaces_0.io.inReq[1].valid <= df_pe_0.df_io.memQueuesIO.outgoingReq[1].valid @[TemplateTraits.scala 67:69]
    local_mem_interfaces_0.io.outData[1].ready <= UInt<1>("h1") @[TemplateTraits.scala 68:71]
    local_mem_interfaces_0.io.inReq[1].bits <= df_pe_0.df_io.memQueuesIO.outgoingReq[1].bits @[TemplateTraits.scala 70:66]
    df_pe_0.df_io.memQueuesIO.outgoingReq[1].ready <= local_mem_interfaces_0.io.inReq[1].ready @[TemplateTraits.scala 71:58]
    df_pe_0.df_io.memQueuesIO.inReadData[1].valid <= local_mem_interfaces_0.io.outData[2].valid @[TemplateTraits.scala 61:64]
    df_pe_0.df_io.memQueuesIO.inReadData[1].bits <= local_mem_interfaces_0.io.outData[2].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_0.io.outData[2].ready <= df_pe_0.df_io.memQueuesIO.readQueuesEnqReady[1] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_0.io.inReq[2].valid <= df_pe_0.df_io.memQueuesIO.outgoingReq[2].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_0.io.inReq[2].bits <= df_pe_0.df_io.memQueuesIO.outgoingReq[2].bits @[TemplateTraits.scala 70:66]
    df_pe_0.df_io.memQueuesIO.outgoingReq[2].ready <= local_mem_interfaces_0.io.inReq[2].ready @[TemplateTraits.scala 71:58]
    df_pe_0.df_io.memQueuesIO.inReadData[2].valid <= local_mem_interfaces_0.io.outData[3].valid @[TemplateTraits.scala 61:64]
    df_pe_0.df_io.memQueuesIO.inReadData[2].bits <= local_mem_interfaces_0.io.outData[3].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_0.io.outData[3].ready <= df_pe_0.df_io.memQueuesIO.readQueuesEnqReady[2] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_0.io.inReq[3].valid <= df_pe_0.df_io.memQueuesIO.outgoingReq[3].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_0.io.inReq[3].bits <= df_pe_0.df_io.memQueuesIO.outgoingReq[3].bits @[TemplateTraits.scala 70:66]
    df_pe_0.df_io.memQueuesIO.outgoingReq[3].ready <= local_mem_interfaces_0.io.inReq[3].ready @[TemplateTraits.scala 71:58]
    df_pe_0.df_io.memQueuesIO.inReadData[3].valid <= local_mem_interfaces_0.io.outData[4].valid @[TemplateTraits.scala 61:64]
    df_pe_0.df_io.memQueuesIO.inReadData[3].bits <= local_mem_interfaces_0.io.outData[4].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_0.io.outData[4].ready <= df_pe_0.df_io.memQueuesIO.readQueuesEnqReady[3] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_0.io.inReq[4].valid <= df_pe_0.df_io.memQueuesIO.outgoingReq[4].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_0.io.inReq[4].bits <= df_pe_0.df_io.memQueuesIO.outgoingReq[4].bits @[TemplateTraits.scala 70:66]
    df_pe_0.df_io.memQueuesIO.outgoingReq[4].ready <= local_mem_interfaces_0.io.inReq[4].ready @[TemplateTraits.scala 71:58]
    df_pe_1.df_io.memQueuesIO.inReadData[0].valid <= me_interfaces_0.io.outData[2].valid @[TemplateTraits.scala 41:66]
    df_pe_1.df_io.memQueuesIO.inReadData[0].bits <= me_interfaces_0.io.outData[2].bits @[TemplateTraits.scala 42:65]
    me_interfaces_0.io.outData[2].ready <= df_pe_1.df_io.memQueuesIO.readQueuesEnqReady[0] @[TemplateTraits.scala 43:42]
    me_interfaces_0.io.inReq[2].valid <= df_pe_1.df_io.memQueuesIO.outgoingReq[0].valid @[TemplateTraits.scala 44:40]
    me_interfaces_0.io.inReq[2].bits <= df_pe_1.df_io.memQueuesIO.outgoingReq[0].bits @[TemplateTraits.scala 50:37]
    df_pe_1.df_io.memQueuesIO.outgoingReq[0].ready <= me_interfaces_0.io.inReq[2].ready @[TemplateTraits.scala 51:65]
    local_mem_interfaces_1.io.inReq[1].valid <= df_pe_1.df_io.memQueuesIO.outgoingReq[1].valid @[TemplateTraits.scala 67:69]
    local_mem_interfaces_1.io.outData[1].ready <= UInt<1>("h1") @[TemplateTraits.scala 68:71]
    local_mem_interfaces_1.io.inReq[1].bits <= df_pe_1.df_io.memQueuesIO.outgoingReq[1].bits @[TemplateTraits.scala 70:66]
    df_pe_1.df_io.memQueuesIO.outgoingReq[1].ready <= local_mem_interfaces_1.io.inReq[1].ready @[TemplateTraits.scala 71:58]
    df_pe_1.df_io.memQueuesIO.inReadData[1].valid <= local_mem_interfaces_1.io.outData[2].valid @[TemplateTraits.scala 61:64]
    df_pe_1.df_io.memQueuesIO.inReadData[1].bits <= local_mem_interfaces_1.io.outData[2].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_1.io.outData[2].ready <= df_pe_1.df_io.memQueuesIO.readQueuesEnqReady[1] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_1.io.inReq[2].valid <= df_pe_1.df_io.memQueuesIO.outgoingReq[2].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_1.io.inReq[2].bits <= df_pe_1.df_io.memQueuesIO.outgoingReq[2].bits @[TemplateTraits.scala 70:66]
    df_pe_1.df_io.memQueuesIO.outgoingReq[2].ready <= local_mem_interfaces_1.io.inReq[2].ready @[TemplateTraits.scala 71:58]
    df_pe_1.df_io.memQueuesIO.inReadData[2].valid <= local_mem_interfaces_1.io.outData[3].valid @[TemplateTraits.scala 61:64]
    df_pe_1.df_io.memQueuesIO.inReadData[2].bits <= local_mem_interfaces_1.io.outData[3].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_1.io.outData[3].ready <= df_pe_1.df_io.memQueuesIO.readQueuesEnqReady[2] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_1.io.inReq[3].valid <= df_pe_1.df_io.memQueuesIO.outgoingReq[3].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_1.io.inReq[3].bits <= df_pe_1.df_io.memQueuesIO.outgoingReq[3].bits @[TemplateTraits.scala 70:66]
    df_pe_1.df_io.memQueuesIO.outgoingReq[3].ready <= local_mem_interfaces_1.io.inReq[3].ready @[TemplateTraits.scala 71:58]
    df_pe_1.df_io.memQueuesIO.inReadData[3].valid <= local_mem_interfaces_1.io.outData[4].valid @[TemplateTraits.scala 61:64]
    df_pe_1.df_io.memQueuesIO.inReadData[3].bits <= local_mem_interfaces_1.io.outData[4].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_1.io.outData[4].ready <= df_pe_1.df_io.memQueuesIO.readQueuesEnqReady[3] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_1.io.inReq[4].valid <= df_pe_1.df_io.memQueuesIO.outgoingReq[4].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_1.io.inReq[4].bits <= df_pe_1.df_io.memQueuesIO.outgoingReq[4].bits @[TemplateTraits.scala 70:66]
    df_pe_1.df_io.memQueuesIO.outgoingReq[4].ready <= local_mem_interfaces_1.io.inReq[4].ready @[TemplateTraits.scala 71:58]
    df_pe_2.df_io.memQueuesIO.inReadData[0].valid <= me_interfaces_0.io.outData[3].valid @[TemplateTraits.scala 41:66]
    df_pe_2.df_io.memQueuesIO.inReadData[0].bits <= me_interfaces_0.io.outData[3].bits @[TemplateTraits.scala 42:65]
    me_interfaces_0.io.outData[3].ready <= df_pe_2.df_io.memQueuesIO.readQueuesEnqReady[0] @[TemplateTraits.scala 43:42]
    me_interfaces_0.io.inReq[3].valid <= df_pe_2.df_io.memQueuesIO.outgoingReq[0].valid @[TemplateTraits.scala 44:40]
    me_interfaces_0.io.inReq[3].bits <= df_pe_2.df_io.memQueuesIO.outgoingReq[0].bits @[TemplateTraits.scala 50:37]
    df_pe_2.df_io.memQueuesIO.outgoingReq[0].ready <= me_interfaces_0.io.inReq[3].ready @[TemplateTraits.scala 51:65]
    local_mem_interfaces_2.io.inReq[1].valid <= df_pe_2.df_io.memQueuesIO.outgoingReq[1].valid @[TemplateTraits.scala 67:69]
    local_mem_interfaces_2.io.outData[1].ready <= UInt<1>("h1") @[TemplateTraits.scala 68:71]
    local_mem_interfaces_2.io.inReq[1].bits <= df_pe_2.df_io.memQueuesIO.outgoingReq[1].bits @[TemplateTraits.scala 70:66]
    df_pe_2.df_io.memQueuesIO.outgoingReq[1].ready <= local_mem_interfaces_2.io.inReq[1].ready @[TemplateTraits.scala 71:58]
    df_pe_2.df_io.memQueuesIO.inReadData[1].valid <= local_mem_interfaces_2.io.outData[2].valid @[TemplateTraits.scala 61:64]
    df_pe_2.df_io.memQueuesIO.inReadData[1].bits <= local_mem_interfaces_2.io.outData[2].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_2.io.outData[2].ready <= df_pe_2.df_io.memQueuesIO.readQueuesEnqReady[1] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_2.io.inReq[2].valid <= df_pe_2.df_io.memQueuesIO.outgoingReq[2].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_2.io.inReq[2].bits <= df_pe_2.df_io.memQueuesIO.outgoingReq[2].bits @[TemplateTraits.scala 70:66]
    df_pe_2.df_io.memQueuesIO.outgoingReq[2].ready <= local_mem_interfaces_2.io.inReq[2].ready @[TemplateTraits.scala 71:58]
    df_pe_2.df_io.memQueuesIO.inReadData[2].valid <= local_mem_interfaces_2.io.outData[3].valid @[TemplateTraits.scala 61:64]
    df_pe_2.df_io.memQueuesIO.inReadData[2].bits <= local_mem_interfaces_2.io.outData[3].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_2.io.outData[3].ready <= df_pe_2.df_io.memQueuesIO.readQueuesEnqReady[2] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_2.io.inReq[3].valid <= df_pe_2.df_io.memQueuesIO.outgoingReq[3].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_2.io.inReq[3].bits <= df_pe_2.df_io.memQueuesIO.outgoingReq[3].bits @[TemplateTraits.scala 70:66]
    df_pe_2.df_io.memQueuesIO.outgoingReq[3].ready <= local_mem_interfaces_2.io.inReq[3].ready @[TemplateTraits.scala 71:58]
    df_pe_2.df_io.memQueuesIO.inReadData[3].valid <= local_mem_interfaces_2.io.outData[4].valid @[TemplateTraits.scala 61:64]
    df_pe_2.df_io.memQueuesIO.inReadData[3].bits <= local_mem_interfaces_2.io.outData[4].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_2.io.outData[4].ready <= df_pe_2.df_io.memQueuesIO.readQueuesEnqReady[3] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_2.io.inReq[4].valid <= df_pe_2.df_io.memQueuesIO.outgoingReq[4].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_2.io.inReq[4].bits <= df_pe_2.df_io.memQueuesIO.outgoingReq[4].bits @[TemplateTraits.scala 70:66]
    df_pe_2.df_io.memQueuesIO.outgoingReq[4].ready <= local_mem_interfaces_2.io.inReq[4].ready @[TemplateTraits.scala 71:58]
    df_pe_3.df_io.memQueuesIO.inReadData[0].valid <= me_interfaces_0.io.outData[4].valid @[TemplateTraits.scala 41:66]
    df_pe_3.df_io.memQueuesIO.inReadData[0].bits <= me_interfaces_0.io.outData[4].bits @[TemplateTraits.scala 42:65]
    me_interfaces_0.io.outData[4].ready <= df_pe_3.df_io.memQueuesIO.readQueuesEnqReady[0] @[TemplateTraits.scala 43:42]
    me_interfaces_0.io.inReq[4].valid <= df_pe_3.df_io.memQueuesIO.outgoingReq[0].valid @[TemplateTraits.scala 44:40]
    me_interfaces_0.io.inReq[4].bits <= df_pe_3.df_io.memQueuesIO.outgoingReq[0].bits @[TemplateTraits.scala 50:37]
    df_pe_3.df_io.memQueuesIO.outgoingReq[0].ready <= me_interfaces_0.io.inReq[4].ready @[TemplateTraits.scala 51:65]
    local_mem_interfaces_3.io.inReq[1].valid <= df_pe_3.df_io.memQueuesIO.outgoingReq[1].valid @[TemplateTraits.scala 67:69]
    local_mem_interfaces_3.io.outData[1].ready <= UInt<1>("h1") @[TemplateTraits.scala 68:71]
    local_mem_interfaces_3.io.inReq[1].bits <= df_pe_3.df_io.memQueuesIO.outgoingReq[1].bits @[TemplateTraits.scala 70:66]
    df_pe_3.df_io.memQueuesIO.outgoingReq[1].ready <= local_mem_interfaces_3.io.inReq[1].ready @[TemplateTraits.scala 71:58]
    df_pe_3.df_io.memQueuesIO.inReadData[1].valid <= local_mem_interfaces_3.io.outData[2].valid @[TemplateTraits.scala 61:64]
    df_pe_3.df_io.memQueuesIO.inReadData[1].bits <= local_mem_interfaces_3.io.outData[2].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_3.io.outData[2].ready <= df_pe_3.df_io.memQueuesIO.readQueuesEnqReady[1] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_3.io.inReq[2].valid <= df_pe_3.df_io.memQueuesIO.outgoingReq[2].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_3.io.inReq[2].bits <= df_pe_3.df_io.memQueuesIO.outgoingReq[2].bits @[TemplateTraits.scala 70:66]
    df_pe_3.df_io.memQueuesIO.outgoingReq[2].ready <= local_mem_interfaces_3.io.inReq[2].ready @[TemplateTraits.scala 71:58]
    df_pe_3.df_io.memQueuesIO.inReadData[2].valid <= local_mem_interfaces_3.io.outData[3].valid @[TemplateTraits.scala 61:64]
    df_pe_3.df_io.memQueuesIO.inReadData[2].bits <= local_mem_interfaces_3.io.outData[3].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_3.io.outData[3].ready <= df_pe_3.df_io.memQueuesIO.readQueuesEnqReady[2] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_3.io.inReq[3].valid <= df_pe_3.df_io.memQueuesIO.outgoingReq[3].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_3.io.inReq[3].bits <= df_pe_3.df_io.memQueuesIO.outgoingReq[3].bits @[TemplateTraits.scala 70:66]
    df_pe_3.df_io.memQueuesIO.outgoingReq[3].ready <= local_mem_interfaces_3.io.inReq[3].ready @[TemplateTraits.scala 71:58]
    df_pe_3.df_io.memQueuesIO.inReadData[3].valid <= local_mem_interfaces_3.io.outData[4].valid @[TemplateTraits.scala 61:64]
    df_pe_3.df_io.memQueuesIO.inReadData[3].bits <= local_mem_interfaces_3.io.outData[4].bits @[TemplateTraits.scala 62:63]
    local_mem_interfaces_3.io.outData[4].ready <= df_pe_3.df_io.memQueuesIO.readQueuesEnqReady[3] @[TemplateTraits.scala 63:71]
    local_mem_interfaces_3.io.inReq[4].valid <= df_pe_3.df_io.memQueuesIO.outgoingReq[4].valid @[TemplateTraits.scala 64:69]
    local_mem_interfaces_3.io.inReq[4].bits <= df_pe_3.df_io.memQueuesIO.outgoingReq[4].bits @[TemplateTraits.scala 70:66]
    df_pe_3.df_io.memQueuesIO.outgoingReq[4].ready <= local_mem_interfaces_3.io.inReq[4].ready @[TemplateTraits.scala 71:58]
    inst controller of SpMVVBController @[SpMVVBTemplate.scala 120:26]
    controller.clock <= clock
    controller.reset <= reset
    me_interfaces_0.io.inReq[0] <= controller.mem_io.v_req @[SpMVVBTemplate.scala 123:27]
    controller.mem_io.v_resp <= me_interfaces_0.io.outData[0] @[SpMVVBTemplate.scala 124:28]
    local_mem_interfaces_0.io.inReq[0] <= controller.mem_io.local_req[0] @[SpMVVBTemplate.scala 126:36]
    controller.mem_io.local_resp[0] <= local_mem_interfaces_0.io.outData[0] @[SpMVVBTemplate.scala 127:37]
    local_mem_interfaces_1.io.inReq[0] <= controller.mem_io.local_req[1] @[SpMVVBTemplate.scala 126:36]
    controller.mem_io.local_resp[1] <= local_mem_interfaces_1.io.outData[0] @[SpMVVBTemplate.scala 127:37]
    local_mem_interfaces_2.io.inReq[0] <= controller.mem_io.local_req[2] @[SpMVVBTemplate.scala 126:36]
    controller.mem_io.local_resp[2] <= local_mem_interfaces_2.io.outData[0] @[SpMVVBTemplate.scala 127:37]
    local_mem_interfaces_3.io.inReq[0] <= controller.mem_io.local_req[3] @[SpMVVBTemplate.scala 126:36]
    controller.mem_io.local_resp[3] <= local_mem_interfaces_3.io.outData[0] @[SpMVVBTemplate.scala 127:37]
    node _controller_mem_io_busy_T = or(me_interfaces_0.io.busy, local_mem_interfaces_0.io.busy) @[SpMVVBTemplate.scala 129:67]
    node _controller_mem_io_busy_T_1 = or(_controller_mem_io_busy_T, local_mem_interfaces_1.io.busy) @[SpMVVBTemplate.scala 129:67]
    node _controller_mem_io_busy_T_2 = or(_controller_mem_io_busy_T_1, local_mem_interfaces_2.io.busy) @[SpMVVBTemplate.scala 129:67]
    node _controller_mem_io_busy_T_3 = or(_controller_mem_io_busy_T_2, local_mem_interfaces_3.io.busy) @[SpMVVBTemplate.scala 129:67]
    controller.mem_io.busy <= _controller_mem_io_busy_T_3 @[SpMVVBTemplate.scala 129:26]
    df_pe_0.addr_gen_ctrl_io.reset_setup <= controller.pe_regs[0].reset_setup @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_xlen_pow2 <= controller.pe_regs[0].in_xlen_pow2 @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_row_start <= controller.pe_regs[0].in_row_start @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_nrows <= controller.pe_regs[0].in_nrows @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_y_addr <= controller.pe_regs[0].in_y_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_x_addr <= controller.pe_regs[0].in_x_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_row_ptr <= controller.pe_regs[0].in_row_ptr @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_col_idx <= controller.pe_regs[0].in_col_idx @[SpMVVBTemplate.scala 133:31]
    df_pe_0.addr_gen_ctrl_io.in_A <= controller.pe_regs[0].in_A @[SpMVVBTemplate.scala 133:31]
    controller.pe_ctrl[0] <= df_pe_0.io @[SpMVVBTemplate.scala 134:27]
    df_pe_1.addr_gen_ctrl_io.reset_setup <= controller.pe_regs[1].reset_setup @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_xlen_pow2 <= controller.pe_regs[1].in_xlen_pow2 @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_row_start <= controller.pe_regs[1].in_row_start @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_nrows <= controller.pe_regs[1].in_nrows @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_y_addr <= controller.pe_regs[1].in_y_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_x_addr <= controller.pe_regs[1].in_x_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_row_ptr <= controller.pe_regs[1].in_row_ptr @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_col_idx <= controller.pe_regs[1].in_col_idx @[SpMVVBTemplate.scala 133:31]
    df_pe_1.addr_gen_ctrl_io.in_A <= controller.pe_regs[1].in_A @[SpMVVBTemplate.scala 133:31]
    controller.pe_ctrl[1] <= df_pe_1.io @[SpMVVBTemplate.scala 134:27]
    df_pe_2.addr_gen_ctrl_io.reset_setup <= controller.pe_regs[2].reset_setup @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_xlen_pow2 <= controller.pe_regs[2].in_xlen_pow2 @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_row_start <= controller.pe_regs[2].in_row_start @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_nrows <= controller.pe_regs[2].in_nrows @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_y_addr <= controller.pe_regs[2].in_y_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_x_addr <= controller.pe_regs[2].in_x_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_row_ptr <= controller.pe_regs[2].in_row_ptr @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_col_idx <= controller.pe_regs[2].in_col_idx @[SpMVVBTemplate.scala 133:31]
    df_pe_2.addr_gen_ctrl_io.in_A <= controller.pe_regs[2].in_A @[SpMVVBTemplate.scala 133:31]
    controller.pe_ctrl[2] <= df_pe_2.io @[SpMVVBTemplate.scala 134:27]
    df_pe_3.addr_gen_ctrl_io.reset_setup <= controller.pe_regs[3].reset_setup @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_xlen_pow2 <= controller.pe_regs[3].in_xlen_pow2 @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_row_start <= controller.pe_regs[3].in_row_start @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_nrows <= controller.pe_regs[3].in_nrows @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_y_addr <= controller.pe_regs[3].in_y_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_x_addr <= controller.pe_regs[3].in_x_addr @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_row_ptr <= controller.pe_regs[3].in_row_ptr @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_col_idx <= controller.pe_regs[3].in_col_idx @[SpMVVBTemplate.scala 133:31]
    df_pe_3.addr_gen_ctrl_io.in_A <= controller.pe_regs[3].in_A @[SpMVVBTemplate.scala 133:31]
    controller.pe_ctrl[3] <= df_pe_3.io @[SpMVVBTemplate.scala 134:27]
    ctrl_io.rocc_cmd.interrupt <= controller.io.rocc_cmd.interrupt @[SpMVVBTemplate.scala 139:17]
    ctrl_io.rocc_cmd.busy <= controller.io.rocc_cmd.busy @[SpMVVBTemplate.scala 139:17]
    ctrl_io.rocc_cmd.resp_valid <= controller.io.rocc_cmd.resp_valid @[SpMVVBTemplate.scala 139:17]
    controller.io.rocc_cmd.resp_rdy <= ctrl_io.rocc_cmd.resp_rdy @[SpMVVBTemplate.scala 139:17]
    ctrl_io.rocc_cmd.resp_data <= controller.io.rocc_cmd.resp_data @[SpMVVBTemplate.scala 139:17]
    controller.io.rocc_cmd.cmd_rs2 <= ctrl_io.rocc_cmd.cmd_rs2 @[SpMVVBTemplate.scala 139:17]
    controller.io.rocc_cmd.cmd_rs1 <= ctrl_io.rocc_cmd.cmd_rs1 @[SpMVVBTemplate.scala 139:17]
    controller.io.rocc_cmd.cmd_inst <= ctrl_io.rocc_cmd.cmd_inst @[SpMVVBTemplate.scala 139:17]
    controller.io.rocc_cmd.cmd_valid <= ctrl_io.rocc_cmd.cmd_valid @[SpMVVBTemplate.scala 139:17]
    ctrl_io.rocc_cmd.cmd_rdy <= controller.io.rocc_cmd.cmd_rdy @[SpMVVBTemplate.scala 139:17]

