Info: Starting: Create simulation model
Info: qsys-generate C:\Users\TEC\Documents\CPU\CPU1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\TEC\Documents\CPU\CPU1\simulation --family="Cyclone V" --part=5CGXFC7C6F23I7
Progress: Loading CPU/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1: Generating CPU1 "CPU1" for SIM_VERILOG
Info: cpu: "CPU1" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0030_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0030_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0030_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'CPU1_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_leds --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0031_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0031_leds_gen//CPU1_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0031_leds_gen/  ]
Info: leds: Done RTL generation for module 'CPU1_leds'
Info: leds: "CPU1" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'CPU1_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_memory --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0032_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0032_memory_gen//CPU1_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0032_memory_gen/  ]
Info: memory: Done RTL generation for module 'CPU1_memory'
Info: memory: "CPU1" instantiated altera_avalon_onchip_memory2 "memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_cpu_cpu --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0035_cpu_gen//CPU1_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0035_cpu_gen/  ]
Info: cpu: # 2024.08.08 09:52:30 (*) Starting Nios II generation
Info: cpu: # 2024.08.08 09:52:30 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.08 09:52:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.08 09:52:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.08 09:52:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.08 09:52:30 (*)   Plaintext license not found.
Info: cpu: # 2024.08.08 09:52:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.08 09:52:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.08 09:52:30 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.08 09:52:31 (*)   Creating 'C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0035_cpu_gen//CPU1_cpu_cpu_nios2_waves.do'
Info: cpu: # 2024.08.08 09:52:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.08 09:52:31 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.08 09:52:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1: Done "CPU1" with 28 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\TEC\Documents\CPU\CPU1\CPU1.spd --output-directory=C:/Users/TEC/Documents/CPU/CPU1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\TEC\Documents\CPU\CPU1\CPU1.spd --output-directory=C:/Users/TEC/Documents/CPU/CPU1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/TEC/Documents/CPU/CPU1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/TEC/Documents/CPU/CPU1/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/TEC/Documents/CPU/CPU1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/TEC/Documents/CPU/CPU1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/TEC/Documents/CPU/CPU1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/TEC/Documents/CPU/CPU1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\TEC\Documents\CPU\CPU1.qsys --block-symbol-file --output-directory=C:\Users\TEC\Documents\CPU\CPU1 --family="Cyclone V" --part=5CGXFC7C6F23I7
Progress: Loading CPU/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\TEC\Documents\CPU\CPU1.qsys --synthesis=VERILOG --output-directory=C:\Users\TEC\Documents\CPU\CPU1\synthesis --family="Cyclone V" --part=5CGXFC7C6F23I7
Progress: Loading CPU/CPU1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1: Generating CPU1 "CPU1" for QUARTUS_SYNTH
Info: cpu: "CPU1" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0055_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0055_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'CPU1_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_leds --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0056_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0056_leds_gen//CPU1_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'CPU1_leds'
Info: leds: "CPU1" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'CPU1_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_memory --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0057_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0057_memory_gen//CPU1_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'CPU1_memory'
Info: memory: "CPU1" instantiated altera_avalon_onchip_memory2 "memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_cpu_cpu --dir=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0060_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/TEC/AppData/Local/Temp/alt9943_5460545517444226553.dir/0060_cpu_gen//CPU1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.08 09:52:42 (*) Starting Nios II generation
Info: cpu: # 2024.08.08 09:52:42 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.08 09:52:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.08 09:52:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.08 09:52:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.08 09:52:42 (*)   Plaintext license not found.
Info: cpu: # 2024.08.08 09:52:42 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.08 09:52:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.08 09:52:42 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.08 09:52:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.08 09:52:43 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.08 09:52:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/TEC/Documents/CPU/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1: Done "CPU1" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
