# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/lab5.mpf
# Loading project lab5
# 0 compiles, 11 failed with no errors.
# Compile of datapath.v was successful.
# Compile of datapath_tb.v was successful.
# Compile of lab5_autograder_check.v was successful.
# Compile of lab5_top.v was successful.
# Compile of lab5_top_tb.sv was successful.
# Compile of regfile.v was successful.
# Compile of regfile_tb.v was successful.
# Compile of shifter.v was successful.
# Compile of shifter_tb.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.lab5_check_1
# vsim -gui work.lab5_check_1 
# Start time: 11:54:42 on Oct 15,2020
# Loading work.lab5_check_1
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter
# Loading work.ALU
add wave -position end  sim:/lab5_check_1/data_in
add wave -position end  sim:/lab5_check_1/in
add wave -position end  sim:/lab5_check_1/Ain
add wave -position end  sim:/lab5_check_1/Bin
add wave -position end  sim:/lab5_check_1/writenum
add wave -position end  sim:/lab5_check_1/readnum
add wave -position end  sim:/lab5_check_1/write
add wave -position end  sim:/lab5_check_1/clk
add wave -position end  sim:/lab5_check_1/err
add wave -position end  sim:/lab5_check_1/shift
add wave -position end  sim:/lab5_check_1/ALUop
add wave -position end  sim:/lab5_check_1/data_out
add wave -position end  sim:/lab5_check_1/sout
add wave -position end  sim:/lab5_check_1/aout
add wave -position end  sim:/lab5_check_1/Z
run -all
# CHECK #1 DONE: Your register file, shifter and ALU appear compatible with the
# autograder. ** NOTE ** You must also manually verify you had no simulation
# warnings (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/lab5_autograder_check.v(80)
#    Time: 10 ps  Iteration: 0  Instance: /lab5_check_1
# Break in Module lab5_check_1 at C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/lab5_autograder_check.v line 80
quit -sim
vsim -gui work.lab5_check_2
# End time: 11:55:46 on Oct 15,2020, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim -gui work.lab5_check_2 
# Start time: 11:55:46 on Oct 15,2020
# Loading work.lab5_check_2
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter_tb
# Loading work.shifter
# Loading work.ALU_tb
# Loading work.ALU
add wave -position end  sim:/lab5_check_2/data_in
add wave -position end  sim:/lab5_check_2/writenum
add wave -position end  sim:/lab5_check_2/write
add wave -position end  sim:/lab5_check_2/readnum
add wave -position end  sim:/lab5_check_2/clk
add wave -position end  sim:/lab5_check_2/data_out
add wave -position end  sim:/lab5_check_2/err_rf
add wave -position end  sim:/lab5_check_2/in
add wave -position end  sim:/lab5_check_2/shift
add wave -position end  sim:/lab5_check_2/sout
add wave -position end  sim:/lab5_check_2/err_sh
add wave -position end  sim:/lab5_check_2/Ain
add wave -position end  sim:/lab5_check_2/Bin
add wave -position end  sim:/lab5_check_2/ALUop
add wave -position end  sim:/lab5_check_2/out
add wave -position end  sim:/lab5_check_2/Z
add wave -position end  sim:/lab5_check_2/err_ALU
add wave -position end  sim:/lab5_check_2/err
run -all
# REG: 0 0 0000000000000101 000 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 xx xxxxxxxxxxxxxxxx
# ALU: 0 xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xx xxxxxxxxxxxxxxxx x
# Do nothing: shift = 2'b00
# Adding 5 and 7
# ALU: 0 0000000000000101 0000000000000111 00 xxxxxxxxxxxxxxxx x
# SFT: 0 1111000011001111 00 xxxxxxxxxxxxxxxx
# REG: 0 1 0000000000000101 000 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 00 1111000011001111
# ALU: 0 0000000000000101 0000000000000111 00 0000000000001100 x
# ALU: 0 0000000000000101 0000000000000111 00 0000000000001100 0
# Writing 5 to R0
# B shifted left 1-bit, least significant bit is zero. shift = 2'b01
# SUBTRACTing 3 from 10
# ALU: 0 0000000000001010 0000000000000011 01 0000000000001100 0
# SFT: 0 1111000011001111 01 1111000011001111
# REG: 0 0 0000000000000111 001 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 01 1110000110011110
# ALU: 0 0000000000001010 0000000000000011 01 0000000000000111 0
# B shifted right 1-bit, most significant bit, MSB, is 0. shift = 2'b10
# ANDing 15 = 0b001111 and 60 = 0b111100
# ALU: 0 0000000000001111 0000000000111100 10 0000000000000111 0
# SFT: 0 1111000011001111 10 1110000110011110
# REG: 0 1 0000000000000111 001 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 10 0111100001100111
# ALU: 0 0000000000001111 0000000000111100 10 0000000000001100 0
# Writing 7 to R1
# B shifted right 1-bit, MSB is copy of B[15]. shift = 2'b11
# Finding the inverse of 16'b0000_0000_1111_1111
# ALU: 0 0000000000001111 0000000011111111 11 0000000000001100 0
# SFT: 0 1111000011001111 11 0111100001100111
# REG: 0 0 0000000000001100 111 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 11 1111100001100111
# ALU: 0 0000000000001111 0000000011111111 11 1111111100000000 0
# *ALL THE TESTS HAVE BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/shifter_tb.v(54)
#    Time: 25 ps  Iteration: 0  Instance: /lab5_check_2/T2
# Break in Module shifter_tb at C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/shifter_tb.v line 54
quit -sim
vsim -gui work.lab5_check_3
# End time: 11:56:32 on Oct 15,2020, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -gui work.lab5_check_3 
# Start time: 11:56:32 on Oct 15,2020
# Loading work.lab5_check_3
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v(165): Unresolved reference to 'dut'.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3/TB File: C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v
# Error loading design
# End time: 11:56:33 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui work.lab5_check_3
# vsim -gui work.lab5_check_3 
# Start time: 11:56:52 on Oct 15,2020
# Loading work.lab5_check_3
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v(165): Unresolved reference to 'dut'.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3/TB File: C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v
# Error loading design
# End time: 11:56:53 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Load canceled
# Compile of datapath_tb.v was successful.
vsim -gui work.lab5_check_3
# vsim -gui work.lab5_check_3 
# Start time: 12:05:59 on Oct 15,2020
# Loading work.lab5_check_3
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
add wave -position end  sim:/lab5_check_3/tb_err
run -all
# *THE TEST HAS BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v(171)
#    Time: 80 ps  Iteration: 0  Instance: /lab5_check_3/TB
# Break in Module datapath_tb at C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/datapath_tb.v line 171
quit -sim
vsim -gui work.lab5_check_4
# End time: 12:06:51 on Oct 15,2020, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -gui work.lab5_check_4 
# Start time: 12:06:51 on Oct 15,2020
# Loading work.lab5_check_4
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
run -all
# CHECK #3 DONE: Your datapath appears to be compatibile with the autograder.
# ** NOTE ** You must manually verify you had no simulation warnings
# (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/lab5_autograder_check.v(333)
#    Time: 70 ps  Iteration: 0  Instance: /lab5_check_4
# Break in Module lab5_check_4 at C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/CPEN211Lab5/lab5_autograder_check.v line 333
