

================================================================
== Vivado HLS Report for 'a6'
================================================================
* Date:           Tue Apr  4 21:40:13 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment6
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.432|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    0|    0|         1|          -|          -|     0|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     82|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|      52|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      52|    115|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_130_p2        |     +    |      0|  0|  24|           1|          17|
    |tmp_1_fu_91_p2     |     +    |      0|  0|  24|          17|           1|
    |exitcond_fu_97_p2  |   icmp   |      0|  0|  18|          17|          17|
    |out_V              |  select  |      0|  0|  16|           1|          16|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  82|          36|          51|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_V_buf_reg_67      |   9|          2|   16|         32|
    |ap_NS_fsm           |  15|          3|    1|          3|
    |i_op_assign_reg_76  |   9|          2|   17|         34|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  33|          7|   34|         69|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_V_buf_reg_67      |  16|   0|   16|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |i_op_assign_reg_76  |  17|   0|   17|          0|
    |tmp_1_reg_146       |  17|   0|   17|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  52|   0|   52|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      a6      | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      a6      | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      a6      | return value |
|ap_done       | out |    1| ap_ctrl_hs |      a6      | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      a6      | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      a6      | return value |
|a_V           |  in |   16|   ap_none  |      a_V     |    scalar    |
|b_V           |  in |   16|   ap_none  |      b_V     |    scalar    |
|s             |  in |    1|   ap_none  |       s      |    scalar    |
|out_V         | out |   16|   ap_vld   |     out_V    |    pointer   |
|out_V_ap_vld  | out |    1|   ap_vld   |     out_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

