Analysis & Synthesis report for relogio
Sun Sep 16 23:50:28 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: registrador:b2v_DH
  6. Parameter Settings for User Entity Instance: registrador:b2v_DM
  7. Parameter Settings for User Entity Instance: registrador:b2v_DS
  8. Parameter Settings for User Entity Instance: registrador:b2v_UH
  9. Parameter Settings for User Entity Instance: registrador:b2v_UM
 10. Parameter Settings for User Entity Instance: registrador:b2v_US
 11. Port Connectivity Checks: "ula:b2v_inst"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Sep 16 23:50:28 2018           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; relogio                                     ;
; Top-level Entity Name       ; diagrama_de_blocos_relogio                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Option                                                                          ; Setting                    ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8             ;                    ;
; Top-level entity name                                                           ; diagrama_de_blocos_relogio ; relogio            ;
; Family name                                                                     ; Cyclone V                  ; Cyclone V          ;
; Use smart compilation                                                           ; Off                        ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                         ; On                 ;
; Enable compact report table                                                     ; Off                        ; Off                ;
; Restructure Multiplexers                                                        ; Auto                       ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                        ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                        ; Off                ;
; Preserve fewer node names                                                       ; On                         ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                        ; Off                ;
; Verilog Version                                                                 ; Verilog_2001               ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                  ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                       ; Auto               ;
; Safe State Machine                                                              ; Off                        ; Off                ;
; Extract Verilog State Machines                                                  ; On                         ; On                 ;
; Extract VHDL State Machines                                                     ; On                         ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                        ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                       ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                        ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                         ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                         ; On                 ;
; Parallel Synthesis                                                              ; On                         ; On                 ;
; DSP Block Balancing                                                             ; Auto                       ; Auto               ;
; NOT Gate Push-Back                                                              ; On                         ; On                 ;
; Power-Up Don't Care                                                             ; On                         ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                        ; Off                ;
; Remove Duplicate Registers                                                      ; On                         ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                        ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                        ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                        ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                        ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                        ; Off                ;
; Ignore SOFT Buffers                                                             ; On                         ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                        ; Off                ;
; Optimization Technique                                                          ; Balanced                   ; Balanced           ;
; Carry Chain Length                                                              ; 70                         ; 70                 ;
; Auto Carry Chains                                                               ; On                         ; On                 ;
; Auto Open-Drain Pins                                                            ; On                         ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                        ; Off                ;
; Auto ROM Replacement                                                            ; On                         ; On                 ;
; Auto RAM Replacement                                                            ; On                         ; On                 ;
; Auto DSP Block Replacement                                                      ; On                         ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                       ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                       ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                         ; On                 ;
; Strict RAM Replacement                                                          ; Off                        ; Off                ;
; Allow Synchronous Control Signals                                               ; On                         ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                        ; Off                ;
; Auto Resource Sharing                                                           ; Off                        ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                        ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                         ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                        ; Off                ;
; Timing-Driven Synthesis                                                         ; On                         ; On                 ;
; Report Parameter Settings                                                       ; On                         ; On                 ;
; Report Source Assignments                                                       ; On                         ; On                 ;
; Report Connectivity Checks                                                      ; On                         ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                        ; Off                ;
; Synchronization Register Chain Length                                           ; 3                          ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation         ; Normal compilation ;
; HDL message level                                                               ; Level2                     ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                        ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                       ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                       ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                        ; 100                ;
; Clock MUX Protection                                                            ; On                         ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                        ; Off                ;
; Block Design Naming                                                             ; Auto                       ; Auto               ;
; SDC constraint protection                                                       ; Off                        ; Off                ;
; Synthesis Effort                                                                ; Auto                       ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                         ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                        ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                     ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                       ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                         ; On                 ;
; Synthesis Seed                                                                  ; 1                          ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                         ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                        ; Off                ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_DH ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_DM ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_DS ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_UH ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_UM ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:b2v_US ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; vector_size    ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ula:b2v_inst"                                                                               ;
+------+--------+------------------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity         ; Details                                                                             ;
+------+--------+------------------+-------------------------------------------------------------------------------------+
; func ; Input  ; Critical Warning ; Types are incompatible                                                              ;
; flag ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+------------------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Sep 16 23:50:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux_6x1-mux_arch File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 10
    Info (12023): Found entity 1: mux_6x1 File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: relogio-Behavioral File: C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd Line: 13
    Info (12023): Found entity 1: relogio File: C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-reg_arch File: C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd Line: 15
    Info (12023): Found entity 1: registrador File: C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Behavioral File: C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd Line: 14
    Info (12023): Found entity 1: ula File: C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd Line: 5
Warning (12125): Using design file diagrama_de_blocos_relogio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: diagrama_de_blocos_relogio-bdf_type File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 56
    Info (12023): Found entity 1: diagrama_de_blocos_relogio File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 25
Warning (12300): Found the following files while searching for definition of entity "diagrama_de_blocos_relogio", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: diagrama_de_blocos_relogio.bdf
Info (12127): Elaborating entity "diagrama_de_blocos_relogio" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at diagrama_de_blocos_relogio.vhd(202): signal "SYNTHESIZED_WIRE_14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 202
Warning (10620): VHDL warning at diagrama_de_blocos_relogio.vhd(202): comparison between unequal length operands always returns FALSE File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 202
Info (12128): Elaborating entity "registrador" for hierarchy "registrador:b2v_DH" File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 109
Info (12128): Elaborating entity "ula" for hierarchy "ula:b2v_inst" File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 139
Info (12128): Elaborating entity "mux_6x1" for hierarchy "mux_6x1:b2v_mux_das_constantes" File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 147
Warning (10492): VHDL Process Statement warning at mux.vhd(16): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 16
Warning (10492): VHDL Process Statement warning at mux.vhd(18): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 18
Warning (10492): VHDL Process Statement warning at mux.vhd(20): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 20
Warning (10492): VHDL Process Statement warning at mux.vhd(22): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 22
Warning (10492): VHDL Process Statement warning at mux.vhd(24): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 24
Warning (10492): VHDL Process Statement warning at mux.vhd(26): signal "F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 26
Error (12005): Actual width (2) of port "func" on instance "ula:b2v_inst" is not compatible with the formal port width (1) declared by the instantiated entity File: C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd Line: 139
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings
    Error: Peak virtual memory: 5066 megabytes
    Error: Processing ended: Sun Sep 16 23:50:28 2018
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:41


