##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Sensirion_I2C_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Sensirion_I2C_IntClock:R)
		5.2::Critical Path Report for (Sensirion_I2C_IntClock:R vs. Sensirion_I2C_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK               | Frequency: 89.52 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK            | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT               | N/A                   | Target: 24.00 MHz  | 
Clock: Sensirion_I2C_IntClock  | Frequency: 34.90 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               Sensirion_I2C_IntClock  41666.7          30496       N/A              N/A         N/A              N/A         N/A              N/A         
Sensirion_I2C_IntClock  Sensirion_I2C_IntClock  625000           596349      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase          
----------------  ------------  ------------------------  
SCL_1(0)_PAD:out  24087         Sensirion_I2C_IntClock:R  
SDA_1(0)_PAD:out  24227         Sensirion_I2C_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 89.52 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                                 iocell2       2996   2996  30496  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4665   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Sensirion_I2C_IntClock
****************************************************
Clock: Sensirion_I2C_IntClock
Frequency: 34.90 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 596349p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -6010
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22641
-------------------------------------   ----- 
End-of-path arrival time (ps)           22641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q               macrocell11     1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0          macrocell4      7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12001  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      4358  16359  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19709  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2932  22641  596349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Sensirion_I2C_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                                 iocell2       2996   2996  30496  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4665   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1


5.2::Critical Path Report for (Sensirion_I2C_IntClock:R vs. Sensirion_I2C_IntClock:R)
*************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 596349p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -6010
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22641
-------------------------------------   ----- 
End-of-path arrival time (ps)           22641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q               macrocell11     1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0          macrocell4      7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12001  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      4358  16359  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19709  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2932  22641  596349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                                 iocell2       2996   2996  30496  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4665   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                                 iocell2       2996   2996  30496  RISE       1
\Sensirion_I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   4665   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clk_eq_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                                 iocell1       2692   2692  30841  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell10   4624   7316  30841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/clock_0                macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 30841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Sensirion_I2C_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                               iocell1       2692   2692  30841  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_6  macrocell18   4624   7316  30841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 596349p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -6010
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22641
-------------------------------------   ----- 
End-of-path arrival time (ps)           22641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q               macrocell11     1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0          macrocell4      7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12001  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      4358  16359  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19709  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2932  22641  596349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 598837p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -4130
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22033
-------------------------------------   ----- 
End-of-path arrival time (ps)           22033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q                 macrocell11     1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0            macrocell4      7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  12001  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      4358  16359  598837  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  19709  598837  RISE       1
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2324  22033  598837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/clock            datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 601640p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -6010
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17350
-------------------------------------   ----- 
End-of-path arrival time (ps)           17350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q               macrocell13     1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7      9209  10459  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  13809  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   3541  17350  601640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 602096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19394
-------------------------------------   ----- 
End-of-path arrival time (ps)           19394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    9209  10459  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13809  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   5585  19394  602096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 602817p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    9209  10459  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13809  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_1           macrocell16   4865  18673  602817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 602817p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18673
-------------------------------------   ----- 
End-of-path arrival time (ps)           18673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    9209  10459  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13809  601640  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_1           macrocell19   4865  18673  602817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 603806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17684
-------------------------------------   ----- 
End-of-path arrival time (ps)           17684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q            macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0       macrocell4    7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q            macrocell4    3350  12001  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   5682  17684  603806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 604325p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17165
-------------------------------------   ----- 
End-of-path arrival time (ps)           17165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q             macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4_split\/main_6  macrocell1    9647  10897  604325  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  14247  604325  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_6        macrocell11   2918  17165  604325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_8
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 604569p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16921
-------------------------------------   ----- 
End-of-path arrival time (ps)           16921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/main_0  macrocell4    7401   8651  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:cnt_reset\/q       macrocell4    3350  12001  596349  RISE       1
\Sensirion_I2C:Net_643_3\/main_8           macrocell31   4920  16921  604569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 605506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15984
-------------------------------------   ----- 
End-of-path arrival time (ps)           15984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q               macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2_split\/main_9  macrocell27   9140  10390  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2_split\/q       macrocell27   3350  13740  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_5        macrocell13   2244  15984  605506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 606893p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q         macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0_split\/main_10  macrocell9    7700   8950  606893  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0_split\/q        macrocell9    3350  12300  606893  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_8         macrocell15   2296  14597  606893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 607216p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -4130
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13654
-------------------------------------   ----- 
End-of-path arrival time (ps)           13654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q                 macrocell13     1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell6      6758   8008  607216  RISE       1
\Sensirion_I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  11358  607216  RISE       1
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2297  13654  607216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/clock            datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 608932p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_3  macrocell17  11308  12558  608932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_3  macrocell14  11305  12555  608935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 609247p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_7  macrocell18  10993  12243  609247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell26  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_8
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:sda_x_wire\/main_8   macrocell32  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_4  macrocell16  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_4  macrocell19  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_6  macrocell12   9209  10459  611031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 611391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_6  macrocell17   8849  10099  611391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 611391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   8849  10099  611391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611396p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_6  macrocell14   8844  10094  611396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611409p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   8831  10081  611409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_4
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 611809p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:sda_x_wire\/main_4     macrocell32   8431   9681  611809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_1  macrocell13   8413   9663  611827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611862p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_3  macrocell13   8378   9628  611862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 611862p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   8378   9628  611862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_7
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 611989p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:Net_643_3\/main_7           macrocell31   8251   9501  611989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_0  macrocell13   7682   8932  612558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_3
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:sda_x_wire\/main_3     macrocell32   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612590p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_2  macrocell11   7650   8900  612590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_6
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 612592p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:Net_643_3\/main_6    macrocell31   7648   8898  612592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 612765p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_1  macrocell17   7475   8725  612765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 612839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_1  macrocell18   7401   8651  612839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 613045p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_2  macrocell18   7195   8445  613045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613094p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  606808  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_11  macrocell12   7146   8396  613094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613325p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  603934  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_3             macrocell12     4585   8165  613325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:StsReg\/clock
Path slack     : 613447p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/q     macrocell20    1250   1250  600392  RISE       1
\Sensirion_I2C:bI2C_UDB:status_5\/main_0  macrocell2     3528   4778  613447  RISE       1
\Sensirion_I2C:bI2C_UDB:status_5\/q       macrocell2     3350   8128  613447  RISE       1
\Sensirion_I2C:bI2C_UDB:StsReg\/status_5  statusicell1   2925  11053  613447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:StsReg\/clock                      statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_3
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 613482p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8008
-------------------------------------   ---- 
End-of-path arrival time (ps)           8008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:Net_643_3\/main_3      macrocell31   6758   8008  613482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613540p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_3  macrocell15   6700   7950  613540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613640p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_1  macrocell15   6600   7850  613640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  609029  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_0           macrocell12    6504   7714  613776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_6  macrocell15   6290   7540  613950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  603934  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_0             macrocell15     3879   7459  614031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_1
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 614178p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:Net_643_3\/main_1      macrocell31   6062   7312  614178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_4  macrocell13   5870   7120  614370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 614370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   5870   7120  614370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614419p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/main_2  macrocell13   5821   7071  614419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  606808  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_9
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  606808  RISE       1
\Sensirion_I2C:sda_x_wire\/main_9        macrocell32   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \Sensirion_I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 614449p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  614449  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/main_0             macrocell33    5831   7041  614449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_5
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 614565p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:sda_x_wire\/main_5     macrocell32   5675   6925  614565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_2  macrocell15   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_2
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 614778p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:Net_643_3\/main_2      macrocell31   5462   6712  614778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 614840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_6  macrocell16   5400   6650  614840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614859p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_8  macrocell12   5381   6631  614859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_7
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 614871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:sda_x_wire\/main_7     macrocell32   5369   6619  614871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 614875p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_5  macrocell16   5365   6615  614875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 614875p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_5  macrocell19   5365   6615  614875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 614896p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_8   macrocell18   5344   6594  614896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614927p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_7  macrocell12   5313   6563  614927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614963p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  603934  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_0             macrocell14     2947   6527  614963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 614994p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_4  macrocell18   5246   6496  614994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615045p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_4  macrocell12   5195   6445  615045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 615090p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598600  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_3  macrocell18   5150   6400  615090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 615123p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  615123  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   5127   6377  615123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 615203p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  615123  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   5037   6287  615203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/clock_0           macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \Sensirion_I2C:sda_x_wire\/main_2
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 615344p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  615344  RISE       1
\Sensirion_I2C:sda_x_wire\/main_2            macrocell32     3626   6146  615344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 615397p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_5  macrocell18   4843   6093  615397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_6
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 615475p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:sda_x_wire\/main_6     macrocell32   4765   6015  615475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  609838  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_1           macrocell12    4730   5940  615550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 615705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_2  macrocell16   4535   5785  615705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 615705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_2  macrocell19   4535   5785  615705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615937p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_10  macrocell12   4303   5553  615937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 615980p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  608096  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     3220   5510  615980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \Sensirion_I2C:sda_x_wire\/main_1
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 615985p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  610384  RISE       1
\Sensirion_I2C:sda_x_wire\/main_1                   macrocell32    4295   5505  615985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616045p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_2  macrocell14   4195   5445  616045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_4  macrocell15   4194   5444  616046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 616047p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_2  macrocell17   4193   5443  616047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_4
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 616057p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:Net_643_3\/main_4      macrocell31   4183   5433  616057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616079p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_5  macrocell14   4161   5411  616079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 616082p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_5  macrocell17   4158   5408  616082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616102p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_4  macrocell11   4138   5388  616102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_5  macrocell11   4082   5332  616158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:status_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 616293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:status_0\/q       macrocell19   1250   1250  616293  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_0  macrocell19   3947   5197  616293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:Net_643_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616394p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:Net_643_3\/q                 macrocell31   1250   1250  599011  RISE       1
\Sensirion_I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   3846   5096  616394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clk_eq_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:sda_x_wire\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_0
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 616497p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:sda_x_wire\/q       macrocell32   1250   1250  616497  RISE       1
\Sensirion_I2C:sda_x_wire\/main_0  macrocell32   3743   4993  616497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616712p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  600392  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   3528   4778  616712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_1  macrocell14   3444   4694  616796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_4\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616798p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  596349  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_1  macrocell11   3442   4692  616798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 616805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_7  macrocell16   3435   4685  616805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 616805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_6  macrocell19   3435   4685  616805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_reset\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_reset\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605506  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_9  macrocell12   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616822p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_7  macrocell15   3418   4668  616822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 617006p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  600530  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   3234   4484  617006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0          macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617006p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  600530  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   3234   4484  617006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 617130p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_3  macrocell16   3110   4360  617130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 617130p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/main_3  macrocell19   3110   4360  617130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_0\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617142p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_4  macrocell14   3098   4348  617142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617144p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_3  macrocell11   3096   4346  617144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617223p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  610935  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_2           macrocell12    3057   4267  617223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:status_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 617232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:status_1\/q       macrocell18   1250   1250  617232  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/main_0  macrocell18   3008   4258  617232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_1\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 617269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  598504  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_4  macrocell17   2971   4221  617269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617283p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596555  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/main_5  macrocell12   2957   4207  617283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_3\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617317p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  614052  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   2923   4173  617317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0          macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617317p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  614052  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   2923   4173  617317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:Net_643_3\/main_5
Capture Clock  : \Sensirion_I2C:Net_643_3\/clock_0
Path slack     : 617324p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:Net_643_3\/main_5      macrocell31   2916   4166  617324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:Net_643_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:m_state_0\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617325p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598907  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/main_5  macrocell15   2915   4165  617325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 617607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  600392  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   2633   3883  617607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617609p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  598406  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/main_7  macrocell14   2631   3881  617609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:status_2\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 617633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:status_2\/q       macrocell17   1250   1250  617633  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/main_0  macrocell17   2607   3857  617633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_2\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:status_3\/q
Path End       : \Sensirion_I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 617639p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:status_3\/q       macrocell16   1250   1250  617639  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/main_0  macrocell16   2601   3851  617639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:status_3\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617928p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  617928  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2312   3562  617928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  614675  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  614677  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:bus_busy_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \Sensirion_I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617961p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  610384  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/main_0           macrocell11    2319   3529  617961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:m_state_4\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \Sensirion_I2C:sda_x_wire\/main_10
Capture Clock  : \Sensirion_I2C:sda_x_wire\/clock_0
Path slack     : 617990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sensirion_I2C_IntClock:R#1 vs. Sensirion_I2C_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Sensirion_I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  617990  RISE       1
\Sensirion_I2C:sda_x_wire\/main_10         macrocell32   2250   3500  617990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensirion_I2C:sda_x_wire\/clock_0                         macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

