Analysis & Synthesis report for ProcessUnit
Wed Sep 18 19:26:26 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: ProcessUnit:process_unit|DataMemory:data_mem
 15. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div3
 23. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div4
 25. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod5
 26. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div5
 27. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div6
 29. Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod7
 30. Parameter Settings for Inferred Entity Instance: ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "OutputInterface:output_interface"
 34. Port Connectivity Checks: "ProcessUnit:process_unit|InstructionParser:instruction_parser"
 35. Port Connectivity Checks: "ProcessUnit:process_unit"
 36. Port Connectivity Checks: "InputInterface:input_interface"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 18 19:26:26 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ProcessUnit                                 ;
; Top-level Entity Name              ; Mips32                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,361                                      ;
;     Total combinational functions  ; 9,127                                       ;
;     Dedicated logic registers      ; 1,361                                       ;
; Total registers                    ; 1361                                        ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Mips32             ; ProcessUnit        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-10        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; Mips32.v                         ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v                                             ;         ;
; FrequencyDivisor.v               ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v                                   ;         ;
; ClockSelector.v                  ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v                                      ;         ;
; InputInterface.v                 ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v                                     ;         ;
; ProcessUnit.v                    ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v                                        ;         ;
; OutputInterface.v                ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v                                    ;         ;
; Alu32.v                          ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v                                              ;         ;
; InstructionParser.v              ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionParser.v                                  ;         ;
; InstructionMemory.v              ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v                                  ;         ;
; Registers.v                      ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/Registers.v                                          ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v                                         ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v                                     ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v                                        ;         ;
; RtAndRdMux.v                     ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/RtAndRdMux.v                                         ;         ;
; SignalExtend.v                   ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/SignalExtend.v                                       ;         ;
; Alu32Mux.v                       ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32Mux.v                                           ;         ;
; PCMux.v                          ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/PCMux.v                                              ;         ;
; DataMemMux.v                     ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemMux.v                                         ;         ;
; RegToOutputInterface.v           ; yes             ; User Verilog HDL File        ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/RegToOutputInterface.v                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3bm.tdf                                ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_olh.tdf                           ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf                                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_7pc.tdf                                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_8pc.tdf                                   ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_0jm.tdf                                ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3jm.tdf                                ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_rlh.tdf                           ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_a7f.tdf                                 ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_dkm.tdf                                ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_5nh.tdf                           ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_u9f.tdf                                 ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ikm.tdf                                ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_anh.tdf                           ;         ;
; db/alt_u_div_7af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_7af.tdf                                 ;         ;
; db/lpm_divide_kkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_kkm.tdf                                ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_cnh.tdf                           ;         ;
; db/alt_u_div_caf.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_caf.tdf                                 ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ekm.tdf                                ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_6nh.tdf                           ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_0af.tdf                                 ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_jkm.tdf                                ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_bnh.tdf                           ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_8af.tdf                                 ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_hkm.tdf                                ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_9nh.tdf                           ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_6af.tdf                                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimated Total logic elements              ; 10,361                                  ;
;                                             ;                                         ;
; Total combinational functions               ; 9127                                    ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 3301                                    ;
;     -- 3 input functions                    ; 2526                                    ;
;     -- <=2 input functions                  ; 3300                                    ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 6717                                    ;
;     -- arithmetic mode                      ; 2410                                    ;
;                                             ;                                         ;
; Total registers                             ; 1361                                    ;
;     -- Dedicated logic registers            ; 1361                                    ;
;     -- I/O registers                        ; 0                                       ;
;                                             ;                                         ;
; I/O pins                                    ; 75                                      ;
;                                             ;                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; ClockSelector:clk_selector|selected_clk ;
; Maximum fan-out                             ; 1335                                    ;
; Total fan-out                               ; 30809                                   ;
; Average fan-out                             ; 2.90                                    ;
+---------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Entity Name          ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Mips32                                           ; 9127 (0)            ; 1361 (0)                  ; 0           ; 0            ; 0       ; 0         ; 75   ; 0            ; |Mips32                                                                                                                                                             ; Mips32               ; work         ;
;    |ClockSelector:clk_selector|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ClockSelector:clk_selector                                                                                                                                  ; ClockSelector        ; work         ;
;    |ControlUnit:control_unit|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ControlUnit:control_unit                                                                                                                                    ; ControlUnit          ; work         ;
;    |FrequencyDivisor:frequency_divisor|           ; 48 (48)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|FrequencyDivisor:frequency_divisor                                                                                                                          ; FrequencyDivisor     ; work         ;
;    |OutputInterface:output_interface|             ; 6368 (56)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface                                                                                                                            ; OutputInterface      ; work         ;
;       |lpm_divide:Div0|                           ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div0                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_0jm:auto_generated|          ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                              ; lpm_divide_0jm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Div1|                           ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div1                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3jm:auto_generated|          ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                              ; lpm_divide_3jm       ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                  ; sign_div_unsign_rlh  ; work         ;
;                |alt_u_div_a7f:divider|            ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                            ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Div2|                           ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div2                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_dkm:auto_generated|          ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                              ; lpm_divide_dkm       ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                  ; sign_div_unsign_5nh  ; work         ;
;                |alt_u_div_u9f:divider|            ; 681 (681)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                            ; alt_u_div_u9f        ; work         ;
;       |lpm_divide:Div3|                           ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div3                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_ikm:auto_generated|          ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div3|lpm_divide_ikm:auto_generated                                                                              ; lpm_divide_ikm       ; work         ;
;             |sign_div_unsign_anh:divider|         ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                  ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_7af:divider|            ; 767 (767)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider                            ; alt_u_div_7af        ; work         ;
;       |lpm_divide:Div4|                           ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div4                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_kkm:auto_generated|          ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div4|lpm_divide_kkm:auto_generated                                                                              ; lpm_divide_kkm       ; work         ;
;             |sign_div_unsign_cnh:divider|         ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                                                  ; sign_div_unsign_cnh  ; work         ;
;                |alt_u_div_caf:divider|            ; 763 (763)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider                            ; alt_u_div_caf        ; work         ;
;       |lpm_divide:Div5|                           ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div5                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_ekm:auto_generated|          ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div5|lpm_divide_ekm:auto_generated                                                                              ; lpm_divide_ekm       ; work         ;
;             |sign_div_unsign_6nh:divider|         ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div5|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                                  ; sign_div_unsign_6nh  ; work         ;
;                |alt_u_div_0af:divider|            ; 702 (702)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div5|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                            ; alt_u_div_0af        ; work         ;
;       |lpm_divide:Div6|                           ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div6                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_jkm:auto_generated|          ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div6|lpm_divide_jkm:auto_generated                                                                              ; lpm_divide_jkm       ; work         ;
;             |sign_div_unsign_bnh:divider|         ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                  ; sign_div_unsign_bnh  ; work         ;
;                |alt_u_div_8af:divider|            ; 539 (539)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Div6|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_8af:divider                            ; alt_u_div_8af        ; work         ;
;       |lpm_divide:Mod0|                           ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod0                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod1|                           ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod1                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod2|                           ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod2                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 318 (318)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod3|                           ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod3                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 276 (276)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod4|                           ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod4                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod5|                           ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod5                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod6|                           ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod6                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod7|                           ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod7                                                                                                            ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|          ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated                                                                              ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|         ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|            ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                            ; alt_u_div_47f        ; work         ;
;    |ProcessUnit:process_unit|                     ; 2702 (0)            ; 1334 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit                                                                                                                                    ; ProcessUnit          ; work         ;
;       |Alu32:alu_32|                              ; 1379 (294)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32                                                                                                                       ; Alu32                ; work         ;
;          |lpm_divide:Div0|                        ; 1085 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0                                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_hkm:auto_generated|       ; 1085 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm       ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 1085 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh  ; work         ;
;                   |alt_u_div_6af:divider|         ; 1085 (1083)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af        ; work         ;
;                      |add_sub_7pc:add_sub_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc          ; work         ;
;                      |add_sub_8pc:add_sub_1|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc          ; work         ;
;       |Alu32Mux:alu_32_mux|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Alu32Mux:alu_32_mux                                                                                                                ; Alu32Mux             ; work         ;
;       |DataMemMux:data_mem_mux|                   ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux                                                                                                            ; DataMemMux           ; work         ;
;       |DataMemory:data_mem|                       ; 752 (752)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|DataMemory:data_mem                                                                                                                ; DataMemory           ; work         ;
;       |InstructionMemory:instruction_memory|      ; 31 (31)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|InstructionMemory:instruction_memory                                                                                               ; InstructionMemory    ; work         ;
;       |PCMux:pc_mux|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|PCMux:pc_mux                                                                                                                       ; PCMux                ; work         ;
;       |ProgramCounter:program_counter|            ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|ProgramCounter:program_counter                                                                                                     ; ProgramCounter       ; work         ;
;       |RegToOutputInterface:reg_to_out_interface| ; 25 (25)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|RegToOutputInterface:reg_to_out_interface                                                                                          ; RegToOutputInterface ; work         ;
;       |Registers:regs|                            ; 363 (363)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|Registers:regs                                                                                                                     ; Registers            ; work         ;
;       |RtAndRdMux:rt_and_rd_mux|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips32|ProcessUnit:process_unit|RtAndRdMux:rt_and_rd_mux                                                                                                           ; RtAndRdMux           ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                                ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------------+-----------------------------------+------------------------+
; ClockSelector:clk_selector|selected_clk                   ; SW[17]                            ; yes                    ;
; ControlUnit:control_unit|AluOP[2]                         ; ControlUnit:control_unit|Mux5     ; yes                    ;
; ControlUnit:control_unit|AluOP[1]                         ; ControlUnit:control_unit|Mux5     ; yes                    ;
; ControlUnit:control_unit|AluOP[0]                         ; ControlUnit:control_unit|Mux5     ; yes                    ;
; ControlUnit:control_unit|AluOP[4]                         ; ControlUnit:control_unit|Mux5     ; yes                    ;
; ControlUnit:control_unit|AluOP[3]                         ; ControlUnit:control_unit|Mux5     ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[2]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[0]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[3]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[1]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[31] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[30] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[29] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[28] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[27] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[26] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[25] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[24] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[23] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[22] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[21] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[20] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[19] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[18] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[17] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[16] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[15] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[14] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[13] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[12] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[11] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[10] ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[9]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[8]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[7]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[6]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[5]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; ProcessUnit:process_unit|DataMemory:data_mem|DataRead[4]  ; ControlUnit:control_unit|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 38        ;                                   ;                        ;
+-----------------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][30]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][29]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][28]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][27]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][21]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][17]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][31]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][26]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][21]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][16]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[1][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][21]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[0][16]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|clk_single_count[1..31] ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][21]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[3][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][16]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][17]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][21]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[4][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][0]               ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][18]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][21]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[5][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][11]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][13]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][17]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][21]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][26]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[6][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][0]               ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][2]               ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][3]               ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][21]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][22]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][23]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][26]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][28]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][30]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[7][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][12]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][13]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][18]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][21]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][22]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][26]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[8][31]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][0]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][1]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][2]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][3]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][4]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][5]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][6]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][7]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][8]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][9]               ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][10]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][11]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][12]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][13]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][14]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][15]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][16]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][17]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][18]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][19]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][20]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][21]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][22]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][23]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][24]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][25]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][26]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][27]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][28]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][29]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][30]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[9][31]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][0]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][1]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][2]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][3]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][4]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][5]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][6]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][7]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][8]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][9]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][10]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][11]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][12]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][13]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][14]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][15]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][16]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][17]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][18]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][19]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][20]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][21]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][22]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][23]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][24]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][25]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][26]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][27]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][28]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][29]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][30]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[10][31]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][0]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][1]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][2]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][3]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][4]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][5]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][6]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][7]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][8]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][9]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][10]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][11]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][12]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][13]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][14]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][15]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][16]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][17]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][18]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][19]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][20]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][21]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][22]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][23]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][24]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][25]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][26]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][27]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][28]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][29]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][30]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[11][31]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][0]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][1]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][2]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][3]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][4]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][5]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][6]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][7]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][8]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][9]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][10]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][11]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][12]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][13]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][14]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][15]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][16]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][17]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][18]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][19]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][20]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][21]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][22]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][23]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][24]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][25]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][26]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][27]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][28]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][29]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][30]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[12][31]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][0]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][1]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][2]              ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][3]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][4]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][5]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][6]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][7]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][8]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][9]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][10]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][11]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][12]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][13]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][14]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][15]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][16]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][17]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][18]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][19]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][20]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][21]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][22]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][23]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][24]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][25]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][26]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][27]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][28]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][29]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][30]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[13][31]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][0]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][1]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][2]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][3]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][4]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][5]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][6]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][7]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][8]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][9]              ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][10]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][11]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][12]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][13]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][14]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][15]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][16]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][17]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][18]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][19]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][20]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][21]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][22]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][23]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][24]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][25]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][26]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][27]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][28]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][29]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][30]             ; Stuck at GND due to stuck port data_in ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[14][31]             ; Stuck at VCC due to stuck port data_in ;
; ProcessUnit:process_unit|Registers:regs|regs[23][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][31]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][31]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][30]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][30]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][29]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][29]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][28]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][28]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][27]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][27]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][26]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][26]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][25]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][25]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][24]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][24]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][23]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][23]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][22]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][22]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][21]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][21]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][20]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][20]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][19]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][19]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][18]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][18]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][17]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][17]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][16]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][16]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][15]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][15]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][14]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][14]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][13]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][13]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][12]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][12]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][11]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][11]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][10]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][10]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][9]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][9]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][8]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][8]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][7]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][7]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][6]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][6]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][5]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][5]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][4]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][4]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][3]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][3]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][2]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][2]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][1]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][1]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[23][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[22][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[21][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[20][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[19][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[18][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[17][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[16][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[15][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[14][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[13][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[12][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[11][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[10][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[9][0]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[8][0]                                    ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[24][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[25][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[26][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[27][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[28][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[29][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[30][0]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][31]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][30]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][29]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][28]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][27]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][26]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][25]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][24]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][23]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][22]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][21]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][20]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][19]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][18]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][17]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][16]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][15]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][14]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][13]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][12]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][11]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][10]                                  ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][9]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][8]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][7]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][6]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][5]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][4]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][3]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][2]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][1]                                   ; Lost fanout                            ;
; ProcessUnit:process_unit|Registers:regs|regs[31][0]                                   ; Lost fanout                            ;
; Total Number of Removed Registers = 1263                                              ;                                        ;
+---------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][25] ; Stuck at GND              ; ProcessUnit:process_unit|Registers:regs|regs[29][27], ;
;                                                                          ; due to stuck port data_in ; ProcessUnit:process_unit|Registers:regs|regs[30][27], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][26], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][26], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][25], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][25], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][24], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][24], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][23], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][23], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][22], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][22], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][21], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][21], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][20], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][20], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][19], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][19], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][18], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][18], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][17], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][17], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][16], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][16], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][15], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][15], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][14], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][14], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][13], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][13], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][12], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][12], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][11], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][11], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][10], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][10], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][9],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][9],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][8],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][8],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][7],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][7],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][6],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][6],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][5],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][5],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][4],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][4],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][3],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][3],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][2],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][2],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[29][1],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[30][1],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][30], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][29], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][27], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][26], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][25], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][24], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][23], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][22], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][21], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][20], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][19], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][18], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][17], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][16], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][15], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][14], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][13], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][12], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][11], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][10], ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][9],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][8],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][7],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][6],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][5],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][4],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][3],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][2],  ;
;                                                                          ;                           ; ProcessUnit:process_unit|Registers:regs|regs[31][1]   ;
; ProcessUnit:process_unit|InstructionMemory:instruction_memory|mem[2][10] ; Stuck at GND              ; ProcessUnit:process_unit|Registers:regs|regs[31][28]  ;
;                                                                          ; due to stuck port data_in ;                                                       ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1361  ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1328  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; ProcessUnit:process_unit|ProgramCounter:program_counter|reset ; 4       ;
; Total number of inverted registers = 1                        ;         ;
+---------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Mips32|ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[2]    ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |Mips32|ProcessUnit:process_unit|InstructionMemory:instruction_memory|Mux19 ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Mips32|ProcessUnit:process_unit|Registers:regs|DataRead1[16]               ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Mips32|ProcessUnit:process_unit|Registers:regs|DataRead2[19]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex0[5]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex1[5]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex2[6]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex3[5]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex4[6]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex5[6]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex6[5]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Mips32|OutputInterface:output_interface|Hex7[6]                            ;
; 68:1               ; 8 bits    ; 360 LEs       ; 80 LEs               ; 280 LEs                ; No         ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux|WriteData[18]      ;
; 68:1               ; 8 bits    ; 360 LEs       ; 80 LEs               ; 280 LEs                ; No         ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux|WriteData[8]       ;
; 69:1               ; 4 bits    ; 184 LEs       ; 36 LEs               ; 148 LEs                ; No         ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux|WriteData[27]      ;
; 69:1               ; 3 bits    ; 138 LEs       ; 27 LEs               ; 111 LEs                ; No         ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux|WriteData[7]       ;
; 69:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |Mips32|ProcessUnit:process_unit|Alu32:alu_32|Mux29                         ;
; 70:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux|WriteData[28]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcessUnit:process_unit|DataMemory:data_mem ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 14             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 17             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 20             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod6 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 24             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OutputInterface:output_interface|lpm_divide:Mod7 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 32           ; Untyped                               ;
; LPM_WIDTHB                                     ; 32           ; Untyped                               ;
; LPM_WIDTHP                                     ; 64           ; Untyped                               ;
; LPM_WIDTHR                                     ; 64           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutputInterface:output_interface"                                                                                                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input ; Input  ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Hex0  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex0[7..7]" have no fanouts                                                            ;
; Hex1  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex1[7..7]" have no fanouts                                                            ;
; Hex2  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex2[7..7]" have no fanouts                                                            ;
; Hex3  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex3[7..7]" have no fanouts                                                            ;
; Hex4  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex4[7..7]" have no fanouts                                                            ;
; Hex5  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex5[7..7]" have no fanouts                                                            ;
; Hex6  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex6[7..7]" have no fanouts                                                            ;
; Hex7  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Hex7[7..7]" have no fanouts                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:process_unit|InstructionParser:instruction_parser"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Immj ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:process_unit"                                                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HexOutput ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (33 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputInterface:input_interface"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; InputSig ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 1361                        ;
;     ENA               ; 1328                        ;
;     SCLR SLD          ; 4                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 9127                        ;
;     arith             ; 2410                        ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 2282                        ;
;     normal            ; 6717                        ;
;         0 data inputs ; 308                         ;
;         1 data inputs ; 141                         ;
;         2 data inputs ; 2723                        ;
;         3 data inputs ; 244                         ;
;         4 data inputs ; 3301                        ;
;                       ;                             ;
; Max LUT depth         ; 134.50                      ;
; Average LUT depth     ; 65.31                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 18 19:26:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Mips32.v
    Info (12023): Found entity 1: Mips32 File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FrequencyDivisor.v
    Info (12023): Found entity 1: FrequencyDivisor File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ClockSelector.v
    Info (12023): Found entity 1: ClockSelector File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InputInterface.v
    Info (12023): Found entity 1: InputInterface File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProcessUnit.v
    Info (12023): Found entity 1: ProcessUnit File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file OutputInterface.v
    Info (12023): Found entity 1: OutputInterface File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Alu32.v
    Info (12023): Found entity 1: Alu32 File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstructionParser.v
    Info (12023): Found entity 1: InstructionParser File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionParser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMemory.v
    Info (12023): Found entity 1: InstructionMemory File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Registers.v
    Info (12023): Found entity 1: Registers File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory.v
    Info (12023): Found entity 1: DataMemory File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MuxInput.v
    Info (12023): Found entity 1: MuxInput File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/MuxInput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RtAndRdMux.v
    Info (12023): Found entity 1: RtAndRdMux File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/RtAndRdMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SignalExtend.v
    Info (12023): Found entity 1: SignalExtend File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/SignalExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Alu32Mux.v
    Info (12023): Found entity 1: Alu32Mux File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PCMux.v
    Info (12023): Found entity 1: PCMux File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/PCMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DecodBcd.v
    Info (12023): Found entity 1: DecodBcd File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DecodBcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemMux.v
    Info (12023): Found entity 1: DataMemMux File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RegToOutputInterface.v
    Info (12023): Found entity 1: RegToOutputInterface File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/RegToOutputInterface.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Mips32.v(47): created implicit net for "_selected_clk" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 47
Info (12127): Elaborating entity "Mips32" for the top level hierarchy
Info (12128): Elaborating entity "FrequencyDivisor" for hierarchy "FrequencyDivisor:frequency_divisor" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 40
Warning (10230): Verilog HDL assignment warning at FrequencyDivisor.v(15): truncated value with size 32 to match size of target (26) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v Line: 15
Info (12128): Elaborating entity "ClockSelector" for hierarchy "ClockSelector:clk_selector" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at ClockSelector.v(12): inferring latch(es) for variable "selected_clk", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v Line: 12
Info (10041): Inferred latch for "selected_clk" at ClockSelector.v(12) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v Line: 12
Info (12128): Elaborating entity "InputInterface" for hierarchy "InputInterface:input_interface" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at InputInterface.v(8): object "clk_single_count" assigned a value but never read File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v Line: 8
Warning (10858): Verilog HDL warning at InputInterface.v(9): object input_sig used but never assigned File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v Line: 9
Warning (10030): Net "input_sig" at InputInterface.v(9) has no driver or initial value, using a default initial value '0' File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v Line: 9
Info (12128): Elaborating entity "ProcessUnit" for hierarchy "ProcessUnit:process_unit" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 75
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProcessUnit:process_unit|ProgramCounter:program_counter" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 53
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "ProcessUnit:process_unit|InstructionMemory:instruction_memory" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 60
Warning (10030): Net "mem[15]" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0' File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v Line: 8
Info (12128): Elaborating entity "InstructionParser" for hierarchy "ProcessUnit:process_unit|InstructionParser:instruction_parser" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 71
Info (12128): Elaborating entity "RtAndRdMux" for hierarchy "ProcessUnit:process_unit|RtAndRdMux:rt_and_rd_mux" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 78
Info (12128): Elaborating entity "SignalExtend" for hierarchy "ProcessUnit:process_unit|SignalExtend:sig_extend" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 83
Info (12128): Elaborating entity "Registers" for hierarchy "ProcessUnit:process_unit|Registers:regs" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 96
Info (12128): Elaborating entity "RegToOutputInterface" for hierarchy "ProcessUnit:process_unit|RegToOutputInterface:reg_to_out_interface" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 103
Info (12128): Elaborating entity "Alu32Mux" for hierarchy "ProcessUnit:process_unit|Alu32Mux:alu_32_mux" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 110
Info (12128): Elaborating entity "Alu32" for hierarchy "ProcessUnit:process_unit|Alu32:alu_32" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 119
Warning (10230): Verilog HDL assignment warning at Alu32.v(68): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 68
Warning (10230): Verilog HDL assignment warning at Alu32.v(74): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 74
Warning (10230): Verilog HDL assignment warning at Alu32.v(80): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 80
Warning (10230): Verilog HDL assignment warning at Alu32.v(86): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 86
Warning (10230): Verilog HDL assignment warning at Alu32.v(92): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 92
Warning (10230): Verilog HDL assignment warning at Alu32.v(98): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 98
Warning (10230): Verilog HDL assignment warning at Alu32.v(104): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 104
Warning (10230): Verilog HDL assignment warning at Alu32.v(110): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 110
Warning (10230): Verilog HDL assignment warning at Alu32.v(116): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 116
Warning (10230): Verilog HDL assignment warning at Alu32.v(122): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 122
Warning (10230): Verilog HDL assignment warning at Alu32.v(129): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 129
Warning (10230): Verilog HDL assignment warning at Alu32.v(135): truncated value with size 32 to match size of target (1) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 135
Warning (10272): Verilog HDL Case Statement warning at Alu32.v(113): case item expression covers a value already covered by a previous case item File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 113
Info (12128): Elaborating entity "PCMux" for hierarchy "ProcessUnit:process_unit|PCMux:pc_mux" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 131
Info (12128): Elaborating entity "DataMemory" for hierarchy "ProcessUnit:process_unit|DataMemory:data_mem" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 140
Warning (10240): Verilog HDL Always Construct warning at DataMemory.v(20): inferring latch(es) for variable "DataRead", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[0]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[1]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[2]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[3]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[4]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[5]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[6]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[7]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[8]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[9]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[10]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[11]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[12]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[13]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[14]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[15]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[16]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[17]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[18]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[19]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[20]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[21]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[22]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[23]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[24]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[25]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[26]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[27]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[28]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[29]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[30]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (10041): Inferred latch for "DataRead[31]" at DataMemory.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
Info (12128): Elaborating entity "DataMemMux" for hierarchy "ProcessUnit:process_unit|DataMemMux:data_mem_mux" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v Line: 147
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:control_unit" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(20): incomplete case statement has no default case item File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "AluOP", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "JumpReg", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "Jump", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "Jal", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "And", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "MemToReg", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "Immediate", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable "Print", which holds its previous value in one or more paths through the always construct File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "Print" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "RegWrite" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "Immediate" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "MemWrite" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "MemToReg" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "MemRead" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "And" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "Jal" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "Jump" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "JumpReg" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "Branch" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "RegDst" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[0]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[1]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[2]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[3]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[4]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (10041): Inferred latch for "AluOP[5]" at ControlUnit.v(20) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Info (12128): Elaborating entity "OutputInterface" for hierarchy "OutputInterface:output_interface" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 104
Warning (10230): Verilog HDL assignment warning at OutputInterface.v(19): truncated value with size 32 to match size of target (4) File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "_hex_output[32]" is missing source, defaulting to GND File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 33
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "_hex_output[32]" is missing source, defaulting to GND File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 33
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "_hex_output[32]" is missing source, defaulting to GND File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 33
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "_hex_output[32]" is missing source, defaulting to GND File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v Line: 33
Warning (14026): LATCH primitive "ControlUnit:control_unit|RegWrite" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 14
Warning (14026): LATCH primitive "ControlUnit:control_unit|Immediate" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 13
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemWrite" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 12
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemToReg" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 11
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemRead" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 10
Warning (14026): LATCH primitive "ControlUnit:control_unit|And" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 9
Warning (14026): LATCH primitive "ControlUnit:control_unit|Jump" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 7
Warning (14026): LATCH primitive "ControlUnit:control_unit|RegDst" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 4
Warning (14026): LATCH primitive "ControlUnit:control_unit|Print" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 16
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemRead" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 10
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemWrite" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 12
Warning (14026): LATCH primitive "ControlUnit:control_unit|Print" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 16
Warning (14026): LATCH primitive "ControlUnit:control_unit|And" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 9
Warning (14026): LATCH primitive "ControlUnit:control_unit|Immediate" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 13
Warning (14026): LATCH primitive "ControlUnit:control_unit|Jump" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 7
Warning (14026): LATCH primitive "ControlUnit:control_unit|MemToReg" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 11
Warning (14026): LATCH primitive "ControlUnit:control_unit|RegDst" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 4
Warning (14026): LATCH primitive "ControlUnit:control_unit|RegWrite" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 14
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ProcessUnit:process_unit|DataMemory:data_mem|mem" is uninferred due to asynchronous read logic File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 12
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod1" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div1" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod2" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div2" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod3" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div3" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod4" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div4" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod5" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div5" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod6" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Div6" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OutputInterface:output_interface|Mod7" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ProcessUnit:process_unit|Alu32:alu_32|Div0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 35
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ProcessUnit:process_unit|Alu32:alu_32|Mult0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 29
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Mod0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Mod0" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div0" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_0jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div1" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div1" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_a7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div2" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div2" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_dkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div3" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div3" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ikm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_7af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div4" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div4" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf
    Info (12023): Found entity 1: lpm_divide_kkm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_kkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_caf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div5" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div5" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ekm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_0af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OutputInterface:output_interface|lpm_divide:Div6" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
Info (12133): Instantiated megafunction "OutputInterface:output_interface|lpm_divide:Div6" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_jkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_8af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 35
Info (12133): Instantiated megafunction "ProcessUnit:process_unit|Alu32:alu_32|lpm_divide:Div0" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_6af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 29
Info (12133): Instantiated megafunction "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0" with the following parameter: File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 91
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch ControlUnit:control_unit|AluOP[2] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[3] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ControlUnit:control_unit|AluOP[1] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ControlUnit:control_unit|AluOP[0] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[3] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ControlUnit:control_unit|AluOP[4] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[3] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ControlUnit:control_unit|AluOP[3] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[3] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[2] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[0] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[3] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[1] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[31] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[30] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[29] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[28] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[27] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[26] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[25] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[24] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[23] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[22] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[21] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[20] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[19] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[18] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[17] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[16] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[15] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[14] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[13] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[12] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[11] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[10] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[9] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[8] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[7] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[6] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[5] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Warning (13012): Latch ProcessUnit:process_unit|DataMemory:data_mem|DataRead[4] has unsafe behavior File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit|ProgramCounter:program_counter|PcOut[0] File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Warning (14026): LATCH primitive "ControlUnit:control_unit|AluOP[2]" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (14026): LATCH primitive "ControlUnit:control_unit|AluOP[1]" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (14026): LATCH primitive "ControlUnit:control_unit|AluOP[4]" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (14026): LATCH primitive "ControlUnit:control_unit|AluOP[3]" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (14026): LATCH primitive "ControlUnit:control_unit|AluOP[0]" is permanently enabled File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v Line: 20
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 81
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 86
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 76
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 49
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 58
        Warning (14320): Synthesized away node "ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf Line: 40
Info (17049): 768 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 167
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 172
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 177
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "OutputInterface:output_interface|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: /home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf Line: 152
Info (144001): Generated suppressed messages file /home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10508 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 10433 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 576 megabytes
    Info: Processing ended: Wed Sep 18 19:26:26 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg.


