Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/instr_mem.sv" Line 1. Module instruction_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/data_mem.sv" Line 1. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/single_cycle.sv" Line 1. Module single_cycle_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/pc_ff.sv" Line 1. Module PC_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/reg_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/imm_extend.sv" Line 1. Module imm_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/control_unit_single_cyc.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/instr_mem.sv" Line 1. Module instruction_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/data_mem.sv" Line 1. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/single_cycle.sv" Line 1. Module single_cycle_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/pc_ff.sv" Line 1. Module PC_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/reg_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/imm_extend.sv" Line 1. Module imm_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/control_unit_single_cyc.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_ff
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.single_cycle_riscv
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
