
crypto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a794  080001e4  080001e4  000081e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000002c4  20000000  0800a978  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000b40  200002c8  0800ac40  000182c4  2**3
                  ALLOC
  4 ._usrstack    00000100  20000e08  0800b780  000182c4  2**0
                  ALLOC
  5 .comment      0000001f  00000000  00000000  000182c4  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  000182e3  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000798  00000000  00000000  00018318  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001bda3  00000000  00000000  00018ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000069b0  00000000  00000000  00034853  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00007a2c  00000000  00000000  0003b203  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000044c8  00000000  00000000  00042c30  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000081cf  00000000  00000000  000470f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fb02  00000000  00000000  0004f2c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d40  00000000  00000000  0005edc9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <test2>:
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001e4:	f240 23c8 	movw	r3, #712	; 0x2c8
 80001e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001ec:	681a      	ldr	r2, [r3, #0]
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001ee:	f44f 6040 	mov.w	r0, #3072	; 0xc00
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001f2:	3201      	adds	r2, #1
 80001f4:	601a      	str	r2, [r3, #0]
  if (i&1)
 80001f6:	07d3      	lsls	r3, r2, #31
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001f8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80001fc:	f04f 0102 	mov.w	r1, #2

void test2 (void)
{
	static int i= 0;
	i++;
  if (i&1)
 8000200:	d401      	bmi.n	8000206 <test2+0x22>
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
  }
  else
  {
    GPIO_SetBits(GPIOB, GPIO_Pin_1);				// org
 8000202:	f005 b8f3 	b.w	80053ec <GPIO_SetBits>
{
	static int i= 0;
	i++;
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 8000206:	f005 b8f3 	b.w	80053f0 <GPIO_ResetBits>
 800020a:	bf00      	nop

0800020c <Test1>:
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 800020c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800020e:	2008      	movs	r0, #8
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000210:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000212:	2101      	movs	r1, #1
 8000214:	f005 fd56 	bl	8005cc4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000218:	f44f 6040 	mov.w	r0, #3072	; 0xc00
// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800021c:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800021e:	2303      	movs	r3, #3
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000220:	f2c4 0001 	movt	r0, #16385	; 0x4001

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 8000224:	2402      	movs	r4, #2
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000226:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 8000228:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800022c:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000230:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000234:	f005 f85c 	bl	80052f0 <GPIO_Init>
}
 8000238:	b002      	add	sp, #8
 800023a:	bd10      	pop	{r4, pc}

0800023c <DisableFirmwareDownloadPort>:
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 800023c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 800023e:	2010      	movs	r0, #16
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 8000240:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 8000242:	2101      	movs	r1, #1
 8000244:	f005 fd3e 	bl	8005cc4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 8000248:	2204      	movs	r2, #4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 800024a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800024e:	2303      	movs	r3, #3
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000250:	f2c4 0001 	movt	r0, #16385	; 0x4001

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8000254:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000256:	eb0d 0102 	add.w	r1, sp, r2

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 800025a:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 800025e:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000262:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000266:	f005 f843 	bl	80052f0 <GPIO_Init>

}
 800026a:	b002      	add	sp, #8
 800026c:	bd10      	pop	{r4, pc}
 800026e:	bf00      	nop

08000270 <DisableSmartcardLED>:
	not installed

*******************************************************************************/

void DisableSmartcardLED (void)
{
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop

08000274 <EnableSmartcardLED>:


*******************************************************************************/

void EnableSmartcardLED (void)
{
 8000274:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 8000276:	2004      	movs	r0, #4


*******************************************************************************/

void EnableSmartcardLED (void)
{
 8000278:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 800027a:	2101      	movs	r1, #1
 800027c:	f005 fd22 	bl	8005cc4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 8000280:	f44f 6000 	mov.w	r0, #2048	; 0x800
// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000284:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000286:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 8000288:	f2c4 0001 	movt	r0, #16385	; 0x4001

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 800028c:	2480      	movs	r4, #128	; 0x80
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 800028e:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 8000290:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000294:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000298:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 800029c:	f005 f828 	bl	80052f0 <GPIO_Init>

}
 80002a0:	b002      	add	sp, #8
 80002a2:	bd10      	pop	{r4, pc}

080002a4 <EnableOATHLED>:


*******************************************************************************/

void EnableOATHLED (void)
{
 80002a4:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 80002a6:	2008      	movs	r0, #8


*******************************************************************************/

void EnableOATHLED (void)
{
 80002a8:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 80002aa:	2101      	movs	r1, #1
 80002ac:	f005 fd0a 	bl	8005cc4 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002b0:	f44f 6040 	mov.w	r0, #3072	; 0xc00
// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002b4:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002b6:	2303      	movs	r3, #3
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002b8:	f2c4 0001 	movt	r0, #16385	; 0x4001

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002bc:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002be:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002c0:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002c4:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002c8:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002cc:	f005 f810 	bl	80052f0 <GPIO_Init>

}
 80002d0:	b002      	add	sp, #8
 80002d2:	bd10      	pop	{r4, pc}

080002d4 <EnableButton>:
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002d4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002d6:	2004      	movs	r0, #4
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002d8:	b082      	sub	sp, #8

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002da:	2101      	movs	r1, #1
 80002dc:	f005 fcf2 	bl	8005cc4 <RCC_APB2PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002e0:	f44f 6000 	mov.w	r0, #2048	; 0x800


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002e4:	2248      	movs	r2, #72	; 0x48
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002e6:	2303      	movs	r3, #3
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002e8:	f2c4 0001 	movt	r0, #16385	; 0x4001
  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002ec:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002ee:	a901      	add	r1, sp, #4
  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002f0:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002f4:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002f8:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002fc:	f004 fff8 	bl	80052f0 <GPIO_Init>
}
 8000300:	b002      	add	sp, #8
 8000302:	bd10      	pop	{r4, pc}

08000304 <EnableTimer2>:
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 8000304:	b510      	push	{r4, lr}


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000306:	2001      	movs	r0, #1
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 8000308:	b084      	sub	sp, #16


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800030a:	4601      	mov	r1, r0
 800030c:	f005 fce8 	bl	8005ce0 <RCC_APB1PeriphClockCmd>
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 8000310:	2400      	movs	r4, #0

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 8000312:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 8000316:	2209      	movs	r2, #9
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000318:	a901      	add	r1, sp, #4
 800031a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 800031e:	f8ad 3004 	strh.w	r3, [sp, #4]
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 8000322:	f8ad 2008 	strh.w	r2, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 8000326:	f8ad 400a 	strh.w	r4, [sp, #10]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800032a:	f8ad 4006 	strh.w	r4, [sp, #6]

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800032e:	f006 f939 	bl	80065a4 <TIM_TimeBaseInit>

/* TIM2 enable counter */
    TIM_Cmd(TIM2, ENABLE);
 8000332:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000336:	2101      	movs	r1, #1
 8000338:	f006 fc26 	bl	8006b88 <TIM_Cmd>

    /* Enable TIM2 Update interrupt */
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800033c:	2101      	movs	r1, #1
 800033e:	460a      	mov	r2, r1
 8000340:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000344:	f006 fc3e 	bl	8006bc4 <TIM_ITConfig>

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000348:	221c      	movs	r2, #28
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800034a:	2301      	movs	r3, #1
    NVIC_Init(&NVIC_InitStructure);
 800034c:	4668      	mov	r0, sp

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800034e:	f88d 4001 	strb.w	r4, [sp, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000352:	f88d 4002 	strb.w	r4, [sp, #2]
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000356:	f88d 2000 	strb.w	r2, [sp]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800035a:	f88d 3003 	strb.w	r3, [sp, #3]
    NVIC_Init(&NVIC_InitStructure);
 800035e:	f003 f9eb 	bl	8003738 <NVIC_Init>

}
 8000362:	b004      	add	sp, #16
 8000364:	bd10      	pop	{r4, pc}
 8000366:	bf00      	nop

08000368 <ReadButton>:
 ReadButton

*******************************************************************************/

uint8_t ReadButton(void){
return GPIO_ReadInputDataBit(BUTTON_PIN_PORT,BUTTON_PIN);
 8000368:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800036c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000370:	2101      	movs	r1, #1
 8000372:	f005 b827 	b.w	80053c4 <GPIO_ReadInputDataBit>
 8000376:	bf00      	nop

08000378 <SwitchSmartcardLED>:
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000378:	2801      	cmp	r0, #1
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 800037a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800037e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000382:	f04f 0180 	mov.w	r1, #128	; 0x80
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000386:	d001      	beq.n	800038c <SwitchSmartcardLED+0x14>
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
  }
  else
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 8000388:	f005 b830 	b.w	80053ec <GPIO_SetBits>
void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 800038c:	f005 b830 	b.w	80053f0 <GPIO_ResetBits>

08000390 <SwitchOATHLED>:
 	SwitchOATHLED

*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{
 8000390:	4601      	mov	r1, r0

  if (NewState == ENABLE)
 8000392:	2901      	cmp	r1, #1
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 8000394:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000398:	f2c4 0001 	movt	r0, #16385	; 0x4001
*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 800039c:	d002      	beq.n	80003a4 <SwitchOATHLED+0x14>
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
  }
  else
  {
    GPIO_ResetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 800039e:	2101      	movs	r1, #1
 80003a0:	f005 b826 	b.w	80053f0 <GPIO_ResetBits>
void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 80003a4:	f005 b822 	b.w	80053ec <GPIO_SetBits>

080003a8 <StartBlinkingOATHLED>:

}


void StartBlinkingOATHLED(uint8_t times){
blinkOATHLEDTimes+=times;
 80003a8:	f240 23d8 	movw	r3, #728	; 0x2d8
 80003ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b0:	781a      	ldrb	r2, [r3, #0]
 80003b2:	4410      	add	r0, r2
 80003b4:	7018      	strb	r0, [r3, #0]
 80003b6:	4770      	bx	lr

080003b8 <Set_USBClock>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_USBClock(void)
{
 80003b8:	b508      	push	{r3, lr}
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80003ba:	2000      	movs	r0, #0
 80003bc:	f005 fbe2 	bl	8005b84 <RCC_USBCLKConfig>

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
}
 80003c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80003c4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80003c8:	2101      	movs	r1, #1
 80003ca:	f005 bc89 	b.w	8005ce0 <RCC_APB1PeriphClockCmd>
 80003ce:	bf00      	nop

080003d0 <Enter_LowPowerMode>:
*******************************************************************************/

void Enter_LowPowerMode(void)
{
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
 80003d0:	f240 5390 	movw	r3, #1424	; 0x590
 80003d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d8:	2203      	movs	r2, #3
 80003da:	601a      	str	r2, [r3, #0]
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 80003e0:	f640 1370 	movw	r3, #2416	; 0x970
 80003e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	7a9b      	ldrb	r3, [r3, #10]
 80003ec:	b933      	cbnz	r3, 80003fc <Leave_LowPowerMode+0x1c>
    /* Device configured */
    bDeviceState = CONFIGURED;
  }
  else
  {
    bDeviceState = ATTACHED;
 80003ee:	f240 5390 	movw	r3, #1424	; 0x590
 80003f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f6:	2201      	movs	r2, #1
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	4770      	bx	lr

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 80003fc:	f240 5390 	movw	r3, #1424	; 0x590
 8000400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000404:	2205      	movs	r2, #5
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop

0800040c <USB_Interrupts_Config>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 800040c:	b530      	push	{r4, r5, lr}
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 800040e:	f44f 60c0 	mov.w	r0, #1536	; 0x600
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 8000412:	b083      	sub	sp, #12
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8000414:	f003 f986 	bl	8003724 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000418:	2401      	movs	r4, #1
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800041a:	a801      	add	r0, sp, #4
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 800041c:	2314      	movs	r3, #20
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800041e:	2500      	movs	r5, #0
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000420:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000424:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000428:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800042c:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000430:	f003 f982 	bl	8003738 <NVIC_Init>

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000434:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
 8000436:	2313      	movs	r3, #19
 8000438:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800043c:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000440:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000444:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000448:	f003 f976 	bl	8003738 <NVIC_Init>

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800044c:	2331      	movs	r3, #49	; 0x31
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800044e:	a801      	add	r0, sp, #4

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000450:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000454:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000458:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800045c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000460:	f003 f96a 	bl	8003738 <NVIC_Init>
#endif /* USB_4BIT_SD_CARD_INTERFACE */

}
 8000464:	b003      	add	sp, #12
 8000466:	bd30      	pop	{r4, r5, pc}

08000468 <USB_Cable_Config>:
* Return         : Status
*******************************************************************************/

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 8000468:	b938      	cbnz	r0, 800047a <USB_Cable_Config+0x12>
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
  }
  else
  {
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 800046a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800046e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000472:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000476:	f004 bfbb 	b.w	80053f0 <GPIO_ResetBits>

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 800047a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800047e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000482:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000486:	f004 bfb1 	b.w	80053ec <GPIO_SetBits>
 800048a:	bf00      	nop

0800048c <HexToAscii>:

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800048c:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 800048e:	bf94      	ite	ls
 8000490:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000492:	3037      	addhi	r0, #55	; 0x37
 8000494:	b2c0      	uxtb	r0, r0
}
 8000496:	4770      	bx	lr

08000498 <Get_SerialNum>:
*******************************************************************************/

__IO uint32_t cardSerial=0;;

void Get_SerialNum(void)
{
 8000498:	b570      	push	{r4, r5, r6, lr}
//  Device_Serial2 = 0;


//device id from smart card

getAID();
 800049a:	f001 fbd3 	bl	8001c44 <getAID>
uint8_t b0=getByteOfData(10);
 800049e:	200a      	movs	r0, #10
 80004a0:	f001 fbfe 	bl	8001ca0 <getByteOfData>
 80004a4:	4604      	mov	r4, r0
uint8_t b1=getByteOfData(11);
 80004a6:	200b      	movs	r0, #11
 80004a8:	f001 fbfa 	bl	8001ca0 <getByteOfData>
 80004ac:	4605      	mov	r5, r0
uint8_t b2=getByteOfData(12);
 80004ae:	200c      	movs	r0, #12
 80004b0:	f001 fbf6 	bl	8001ca0 <getByteOfData>
 80004b4:	4606      	mov	r6, r0
uint8_t b3=getByteOfData(13);
 80004b6:	200d      	movs	r0, #13
 80004b8:	f001 fbf2 	bl	8001ca0 <getByteOfData>


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 80004bc:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 80004c0:	eb00 4005 	add.w	r0, r0, r5, lsl #16

  cardSerial=Device_Serial0;
 80004c4:	f240 23d8 	movw	r3, #728	; 0x2d8
uint8_t b1=getByteOfData(11);
uint8_t b2=getByteOfData(12);
uint8_t b3=getByteOfData(13);


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 80004c8:	eb00 6004 	add.w	r0, r0, r4, lsl #24

  cardSerial=Device_Serial0;
 80004cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d0:	6058      	str	r0, [r3, #4]


SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
 80004d2:	2800      	cmp	r0, #0
 80004d4:	d05f      	beq.n	8000596 <Get_SerialNum+0xfe>
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 80004d6:	0f01      	lsrs	r1, r0, #28
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004d8:	f240 03b0 	movw	r3, #176	; 0xb0
 80004dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e0:	2230      	movs	r2, #48	; 0x30

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004e2:	2909      	cmp	r1, #9
	{
		return (nHex + '0');
 80004e4:	bf98      	it	ls
 80004e6:	1889      	addls	r1, r1, r2
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    SerialString[46] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0F000000) >> 24));
 80004ec:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    SerialString[44] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00F00000) >> 20));
 80004f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    SerialString[42] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000F0000) >> 16));
 80004f4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    SerialString[40] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000F000) >> 12));
 80004f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    SerialString[38] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00000F00) >>  8));
 80004fc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    SerialString[36] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000000F0) >>  4));
 8000500:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    SerialString[34] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000000F) >>  0));
 8000504:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

    SerialString[32] = HexToAscii ((uint8_t) ((Device_Serial1 & 0xF0000000) >> 28));
 8000508:	f883 2020 	strb.w	r2, [r3, #32]
    SerialString[30] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0F000000) >> 24));
 800050c:	779a      	strb	r2, [r3, #30]
    SerialString[28] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00F00000) >> 20));
 800050e:	771a      	strb	r2, [r3, #28]
    SerialString[26] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000F0000) >> 16));
 8000510:	769a      	strb	r2, [r3, #26]
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
 8000512:	761a      	strb	r2, [r3, #24]
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
 8000514:	759a      	strb	r2, [r3, #22]
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
 8000516:	751a      	strb	r2, [r3, #20]
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));
 8000518:	749a      	strb	r2, [r3, #18]

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 800051a:	f3c0 6203 	ubfx	r2, r0, #24, #4
{
	if (10 > nHex)
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 800051e:	bf88      	it	hi
 8000520:	3137      	addhi	r1, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000522:	2a09      	cmp	r2, #9
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 8000524:	7099      	strb	r1, [r3, #2]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000526:	bf94      	ite	ls
 8000528:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800052c:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000530:	f3c0 5203 	ubfx	r2, r0, #20, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000534:	2a09      	cmp	r2, #9
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 8000536:	7119      	strb	r1, [r3, #4]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000538:	bf94      	ite	ls
 800053a:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800053e:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 8000542:	f3c0 4203 	ubfx	r2, r0, #16, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000546:	2a09      	cmp	r2, #9
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000548:	7199      	strb	r1, [r3, #6]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800054a:	bf94      	ite	ls
 800054c:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000550:	f102 0137 	addhi.w	r1, r2, #55	; 0x37

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 8000554:	f3c0 3203 	ubfx	r2, r0, #12, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000558:	2a09      	cmp	r2, #9
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 800055a:	7219      	strb	r1, [r3, #8]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800055c:	bf94      	ite	ls
 800055e:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000562:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 8000566:	f3c0 2203 	ubfx	r2, r0, #8, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800056a:	2a09      	cmp	r2, #9

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 800056c:	7299      	strb	r1, [r3, #10]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800056e:	bf94      	ite	ls
 8000570:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000574:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000578:	f3c0 1203 	ubfx	r2, r0, #4, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800057c:	2a09      	cmp	r2, #9
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 800057e:	f000 000f 	and.w	r0, r0, #15

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000582:	bf94      	ite	ls
 8000584:	3230      	addls	r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000586:	3237      	addhi	r2, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000588:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 800058a:	bf94      	ite	ls
 800058c:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800058e:	3037      	addhi	r0, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 8000590:	7319      	strb	r1, [r3, #12]
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000592:	739a      	strb	r2, [r3, #14]
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 8000594:	7418      	strb	r0, [r3, #16]
 8000596:	bd70      	pop	{r4, r5, r6, pc}

08000598 <RCC_Config>:
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 8000598:	f002 bfca 	b.w	8003530 <SystemInit>

0800059c <MAL_Config>:
{
 // MAL_Init();

#ifdef USB_4BIT_SD_CARD_INTERFACE
  /* Enable the FSMC Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
 800059c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005a0:	2101      	movs	r1, #1
 80005a2:	f005 bb81 	b.w	8005ca8 <RCC_AHBPeriphClockCmd>
 80005a6:	bf00      	nop

080005a8 <USB_Disconnect_Config>:
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005a8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005aa:	2004      	movs	r0, #4
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005ac:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005ae:	2101      	movs	r1, #1
 80005b0:	f005 fb88 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005b8:	2203      	movs	r2, #3
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80005ba:	2310      	movs	r3, #16

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005bc:	a901      	add	r1, sp, #4
 80005be:	f2c4 0001 	movt	r0, #16385	; 0x4001

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 80005c2:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005c6:	f88d 2006 	strb.w	r2, [sp, #6]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80005ca:	f88d 3007 	strb.w	r3, [sp, #7]

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 80005ce:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005d2:	f004 fe8d 	bl	80052f0 <GPIO_Init>

  USB_Cable_Config(DISABLE);
 80005d6:	2000      	movs	r0, #0
 80005d8:	f7ff ff46 	bl	8000468 <USB_Cable_Config>

}
 80005dc:	b002      	add	sp, #8
 80005de:	bd10      	pop	{r4, pc}

080005e0 <Set_System>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_System(void)
{
 80005e0:	b508      	push	{r3, lr}
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 80005e2:	f002 ffa5 	bl	8003530 <SystemInit>
{
/* RCC configuration */
  RCC_Config();

/* Enable and GPIOD clock */
  USB_Disconnect_Config();
 80005e6:	f7ff ffdf 	bl	80005a8 <USB_Disconnect_Config>

/* Disable firmware download port */
 	DisableFirmwareDownloadPort ();
 80005ea:	f7ff fe27 	bl	800023c <DisableFirmwareDownloadPort>

EnableSmartcardLED ();
 80005ee:	f7ff fe41 	bl	8000274 <EnableSmartcardLED>
EnableOATHLED ();
 80005f2:	f7ff fe57 	bl	80002a4 <EnableOATHLED>

/*Enable CRC calculator*/
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 80005f6:	2040      	movs	r0, #64	; 0x40
 80005f8:	2101      	movs	r1, #1
 80005fa:	f005 fb55 	bl	8005ca8 <RCC_AHBPeriphClockCmd>

/*Enable Timer 2 */
 EnableTimer2();
 80005fe:	f7ff fe81 	bl	8000304 <EnableTimer2>

/* Enable button */
	EnableButton();
 8000602:	f7ff fe67 	bl	80002d4 <EnableButton>

/* MAL configuration */
	CCID_Init();	// set CCID default values

}
 8000606:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* Enable button */
	EnableButton();

/* MAL configuration */
	CCID_Init();	// set CCID default values
 800060a:	f000 b829 	b.w	8000660 <CCID_Init>
 800060e:	bf00      	nop

08000610 <getu16>:
#include "platform_config.h"


uint16_t getu16(uint8_t *array){

uint16_t result=array[0]+(array[1]<<8);
 8000610:	7842      	ldrb	r2, [r0, #1]
 8000612:	7803      	ldrb	r3, [r0, #0]
 8000614:	eb03 2002 	add.w	r0, r3, r2, lsl #8

return result;
}
 8000618:	b280      	uxth	r0, r0
 800061a:	4770      	bx	lr

0800061c <getu32>:


uint32_t getu32(uint8_t *array){
 800061c:	2300      	movs	r3, #0
uint32_t result=0;
 800061e:	461a      	mov	r2, r3
 8000620:	18c1      	adds	r1, r0, r3
int8_t i=0; 


for(i=3;i>=0;i--){
result<<=8;
result+=array[i];
 8000622:	78c9      	ldrb	r1, [r1, #3]
 8000624:	3b01      	subs	r3, #1
 8000626:	eb01 2202 	add.w	r2, r1, r2, lsl #8
uint32_t getu32(uint8_t *array){
uint32_t result=0;
int8_t i=0; 


for(i=3;i>=0;i--){
 800062a:	1d19      	adds	r1, r3, #4
 800062c:	d1f8      	bne.n	8000620 <getu32+0x4>
result<<=8;
result+=array[i];
}

return result;
}
 800062e:	4610      	mov	r0, r2
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <getu64>:

uint64_t getu64(uint8_t *array){
 8000634:	b4f0      	push	{r4, r5, r6, r7}
uint64_t result=0;
 8000636:	2100      	movs	r1, #0
}

return result;
}

uint64_t getu64(uint8_t *array){
 8000638:	4607      	mov	r7, r0
 800063a:	2600      	movs	r6, #0
uint64_t result=0;
 800063c:	2000      	movs	r0, #0
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 800063e:	020b      	lsls	r3, r1, #8
 8000640:	19b9      	adds	r1, r7, r6
result+=array[i];
 8000642:	79cc      	ldrb	r4, [r1, #7]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000644:	0202      	lsls	r2, r0, #8
 8000646:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800064a:	3e01      	subs	r6, #1
result+=array[i];
 800064c:	18a0      	adds	r0, r4, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	eb45 0103 	adc.w	r1, r5, r3
uint64_t getu64(uint8_t *array){
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
 8000656:	f116 0f08 	cmn.w	r6, #8
 800065a:	d1f0      	bne.n	800063e <getu64+0xa>
result<<=8;
result+=array[i];
}

return result;
 800065c:	bcf0      	pop	{r4, r5, r6, r7}
 800065e:	4770      	bx	lr

08000660 <CCID_Init>:
/*                                                                      */
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
 8000660:	b430      	push	{r4, r5}
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 8000662:	f240 7161 	movw	r1, #1889	; 0x761

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 8000666:	f240 55f8 	movw	r5, #1528	; 0x5f8
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 800066a:	2000      	movs	r0, #0
	UsbMessageFlags   = 0x00;	
 800066c:	f2c2 0500 	movt	r5, #8192	; 0x2000
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 8000670:	f240 745d 	movw	r4, #1885	; 0x75d
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000674:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000678:	f240 52fc 	movw	r2, #1532	; 0x5fc
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 800067c:	f2c2 0100 	movt	r1, #8192	; 0x2000
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 8000680:	f2c2 0400 	movt	r4, #8192	; 0x2000
	UsbMessageFlags   = 0x00;	
 8000684:	7028      	strb	r0, [r5, #0]
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800068a:	f2c2 0200 	movt	r2, #8192	; 0x2000
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 800068e:	7008      	strb	r0, [r1, #0]
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 8000690:	7020      	strb	r0, [r4, #0]
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000692:	601a      	str	r2, [r3, #0]
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
}
 8000694:	bc30      	pop	{r4, r5}
 8000696:	4770      	bx	lr

08000698 <CCID_Init_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Init_IT(void)
{
 8000698:	b538      	push	{r3, r4, r5, lr}

	pUsbMessageBuffer 	= UsbMessageBuffer;
 800069a:	f240 23e8 	movw	r3, #744	; 0x2e8
 800069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006a2:	791d      	ldrb	r5, [r3, #4]
void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
 80006a4:	f240 52f8 	movw	r2, #1528	; 0x5f8
 80006a8:	f2c2 0200 	movt	r2, #8192	; 0x2000

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006ac:	2400      	movs	r4, #0
/************************************************************************/

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006ae:	f240 50fc 	movw	r0, #1532	; 0x5fc
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
 80006b2:	7014      	strb	r4, [r2, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006b4:	2d01      	cmp	r5, #1
/************************************************************************/

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80006ba:	6018      	str	r0, [r3, #0]
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
	{
		Set_bSlotChangedFlag;
 80006bc:	bf08      	it	eq
 80006be:	7813      	ldrbeq	r3, [r2, #0]

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006c0:	f240 715d 	movw	r1, #1885	; 0x75d
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
	{
		Set_bSlotChangedFlag;
 80006c4:	bf08      	it	eq
 80006c6:	f043 0308 	orreq.w	r3, r3, #8

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
	{
		Set_bSlotChangedFlag;
 80006ce:	bf08      	it	eq
 80006d0:	7013      	strbeq	r3, [r2, #0]

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006d2:	700c      	strb	r4, [r1, #0]
	{
		Set_bSlotChangedFlag;
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 80006d4:	f000 fd14 	bl	8001100 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 80006d8:	f240 7361 	movw	r3, #1889	; 0x761
 80006dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	bd38      	pop	{r3, r4, r5, pc}
 80006e6:	bf00      	nop

080006e8 <CCID_Suspend_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
 80006e8:	b538      	push	{r3, r4, r5, lr}
	pUsbMessageBuffer = UsbMessageBuffer;
 80006ea:	f240 23e8 	movw	r3, #744	; 0x2e8
 80006ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 80006f2:	791d      	ldrb	r5, [r3, #4]

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
 80006f4:	f240 52f8 	movw	r2, #1528	; 0x5f8
 80006f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 80006fc:	2400      	movs	r4, #0
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006fe:	f240 50fc 	movw	r0, #1532	; 0x5fc
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
 8000702:	7014      	strb	r4, [r2, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 8000704:	2d01      	cmp	r5, #1
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000706:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800070a:	6018      	str	r0, [r3, #0]
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
	{
		Set_bSlotChangedFlag;
 800070c:	bf08      	it	eq
 800070e:	7813      	ldrbeq	r3, [r2, #0]
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 8000710:	f240 715d 	movw	r1, #1885	; 0x75d
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
	{
		Set_bSlotChangedFlag;
 8000714:	bf08      	it	eq
 8000716:	f043 0308 	orreq.w	r3, r3, #8
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 800071a:	f2c2 0100 	movt	r1, #8192	; 0x2000
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
	{
		Set_bSlotChangedFlag;
 800071e:	bf08      	it	eq
 8000720:	7013      	strbeq	r3, [r2, #0]
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 8000722:	700c      	strb	r4, [r1, #0]
	{
		Set_bSlotChangedFlag;
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 8000724:	f000 fcec 	bl	8001100 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 8000728:	f240 7361 	movw	r3, #1889	; 0x761
 800072c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]
 8000734:	bd38      	pop	{r3, r4, r5, pc}
 8000736:	bf00      	nop

08000738 <CCID_Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 8000738:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
 800073a:	b510      	push	{r4, lr}
 800073c:	4604      	mov	r4, r0
  switch (Direction)
 800073e:	d013      	beq.n	8000768 <CCID_Bot_Abort+0x30>
 8000740:	d30c      	bcc.n	800075c <CCID_Bot_Abort+0x24>
 8000742:	2802      	cmp	r0, #2
 8000744:	d109      	bne.n	800075a <CCID_Bot_Abort+0x22>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000746:	2110      	movs	r1, #16
 8000748:	f007 fe7a 	bl	8008440 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800074c:	4620      	mov	r0, r4
 800074e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 8000752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000756:	f007 be87 	b.w	8008468 <SetEPRxStatus>
 800075a:	bd10      	pop	{r4, pc}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 800075c:	2002      	movs	r0, #2
 800075e:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8000760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000764:	f007 be6c 	b.w	8008440 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000768:	2002      	movs	r0, #2
 800076a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800076e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000772:	f007 be79 	b.w	8008468 <SetEPRxStatus>
 8000776:	bf00      	nop

08000778 <CCID_Storage_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
 8000778:	b510      	push	{r4, lr}
  Data_Len = GetEPRxCount(ENDP2);
 800077a:	2002      	movs	r0, #2
 800077c:	f008 f848 	bl	8008810 <GetEPRxCount>
 8000780:	f640 53a8 	movw	r3, #3496	; 0xda8
 8000784:	4604      	mov	r4, r0
 8000786:	f2c2 0300 	movt	r3, #8192	; 0x2000

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 800078a:	f640 50c4 	movw	r0, #3524	; 0xdc4
 800078e:	4622      	mov	r2, r4
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);
 8000790:	801c      	strh	r4, [r3, #0]

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 8000792:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000796:	21d8      	movs	r1, #216	; 0xd8
      break;

    default:
      break;
  }
}
 8000798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 800079c:	f007 bdd6 	b.w	800834c <PMAToUserBufferCopy>

080007a0 <CCID_BulkOutMessage>:
/*    save this message in UsbMessageBuffer.                            */
/************************************************************************/
static int UsbDataLength = 0;

void CCID_BulkOutMessage (void)
{
 80007a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007a2:	f240 755d 	movw	r5, #1885	; 0x75d
 80007a6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80007aa:	782b      	ldrb	r3, [r5, #0]
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007ac:	f240 24e8 	movw	r4, #744	; 0x2e8

void CCID_BulkOutMessage (void)
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007b0:	b323      	cbz	r3, 80007fc <CCID_BulkOutMessage+0x5c>
 80007b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
 80007b6:	2002      	movs	r0, #2
 80007b8:	f008 f82a 	bl	8008810 <GetEPRxCount>
 80007bc:	b2c6      	uxtb	r6, r0
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007be:	4632      	mov	r2, r6
 80007c0:	6820      	ldr	r0, [r4, #0]
 80007c2:	21d8      	movs	r1, #216	; 0xd8
 80007c4:	f007 fdc2 	bl	800834c <PMAToUserBufferCopy>

	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007c8:	6823      	ldr	r3, [r4, #0]

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 80007ca:	68a1      	ldr	r1, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007cc:	782a      	ldrb	r2, [r5, #0]
/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007ce:	1998      	adds	r0, r3, r6

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 80007d0:	4431      	add	r1, r6
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007d2:	f240 23e8 	movw	r3, #744	; 0x2e8

	UsbDataLength     += cnt;
 80007d6:	60a1      	str	r1, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007d8:	6020      	str	r0, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007da:	f2c2 0300 	movt	r3, #8192	; 0x2000
	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007de:	b1b2      	cbz	r2, 800080e <CCID_BulkOutMessage+0x6e>
 80007e0:	68db      	ldr	r3, [r3, #12]
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007e2:	1b9e      	subs	r6, r3, r6

/* Set transfer state  */
	if(UsbMessageLength > 0)
 80007e4:	2e00      	cmp	r6, #0
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007e6:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 80007e8:	dd27      	ble.n	800083a <CCID_BulkOutMessage+0x9a>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
 80007ea:	2302      	movs	r3, #2
 80007ec:	702b      	strb	r3, [r5, #0]


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 80007ee:	2002      	movs	r0, #2
 80007f0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	}
}
 80007f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 80007f8:	f007 be36 	b.w	8008468 <SetEPRxStatus>
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007fc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8000800:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000804:	f2c2 0200 	movt	r2, #8192	; 0x2000
		UsbDataLength     = 0;
 8000808:	60a3      	str	r3, [r4, #8]
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 800080a:	6022      	str	r2, [r4, #0]
 800080c:	e7d3      	b.n	80007b6 <CCID_BulkOutMessage+0x16>
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 800080e:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8000812:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000816:	7850      	ldrb	r0, [r2, #1]
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000818:	f892 c002 	ldrb.w	ip, [r2, #2]
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 800081c:	300a      	adds	r0, #10
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 800081e:	78d7      	ldrb	r7, [r2, #3]
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000820:	eb00 200c 	add.w	r0, r0, ip, lsl #8
 8000824:	60d8      	str	r0, [r3, #12]

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000826:	b1b7      	cbz	r7, 8000856 <CCID_BulkOutMessage+0xb6>
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000828:	4603      	mov	r3, r0
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 800082a:	1b9e      	subs	r6, r3, r6
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 800082c:	4f37      	ldr	r7, [pc, #220]	; (800090c <CCID_BulkOutMessage+0x16c>)
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 800082e:	2204      	movs	r2, #4
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000830:	2e00      	cmp	r6, #0
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 8000832:	6027      	str	r7, [r4, #0]
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 8000834:	702a      	strb	r2, [r5, #0]
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000836:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000838:	dcd7      	bgt.n	80007ea <CCID_BulkOutMessage+0x4a>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
	}

	if(UsbMessageLength == 0)
 800083a:	d115      	bne.n	8000868 <CCID_BulkOutMessage+0xc8>
	{
		BulkStatus = RECEIVE_FINISHED;
 800083c:	2307      	movs	r3, #7
 800083e:	702b      	strb	r3, [r5, #0]
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 8000840:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000848:	7819      	ldrb	r1, [r3, #0]
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 800084a:	2200      	movs	r2, #0
			Set_bBulkOutCompleteFlag;
 800084c:	f041 0101 	orr.w	r1, r1, #1
 8000850:	7019      	strb	r1, [r3, #0]
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 8000852:	60a2      	str	r2, [r4, #8]
 8000854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000856:	7913      	ldrb	r3, [r2, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d1e5      	bne.n	8000828 <CCID_BulkOutMessage+0x88>
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
 800085c:	f5b0 7f8d 	cmp.w	r0, #282	; 0x11a
 8000860:	bfb8      	it	lt
 8000862:	4603      	movlt	r3, r0
 8000864:	dbbd      	blt.n	80007e2 <CCID_BulkOutMessage+0x42>
 8000866:	e7df      	b.n	8000828 <CCID_BulkOutMessage+0x88>
	if(UsbMessageLength == 0)
	{
		BulkStatus = RECEIVE_FINISHED;
	}

	if(UsbMessageLength < 0)
 8000868:	da0b      	bge.n	8000882 <CCID_BulkOutMessage+0xe2>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 800086a:	2306      	movs	r3, #6
 800086c:	702b      	strb	r3, [r5, #0]
				}
			}
			break;
	
		case RECEIVE_TOOLONGMESSAGE_FINISHED:
			UsbMessageBuffer[OFFSET_DWLENGTH]   = 0xFF;
 800086e:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8000872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000876:	22ff      	movs	r2, #255	; 0xff
 8000878:	705a      	strb	r2, [r3, #1]
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
 800087a:	709a      	strb	r2, [r3, #2]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
 800087c:	70da      	strb	r2, [r3, #3]
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;
 800087e:	711a      	strb	r2, [r3, #4]
 8000880:	e7de      	b.n	8000840 <CCID_BulkOutMessage+0xa0>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
	}


	switch(BulkStatus)
 8000882:	782b      	ldrb	r3, [r5, #0]
 8000884:	1e9a      	subs	r2, r3, #2
 8000886:	2a05      	cmp	r2, #5
 8000888:	d8da      	bhi.n	8000840 <CCID_BulkOutMessage+0xa0>
 800088a:	a001      	add	r0, pc, #4	; (adr r0, 8000890 <CCID_BulkOutMessage+0xf0>)
 800088c:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000890:	080007ef 	.word	0x080007ef
 8000894:	080008a9 	.word	0x080008a9
 8000898:	080008df 	.word	0x080008df
 800089c:	080008a9 	.word	0x080008a9
 80008a0:	0800086f 	.word	0x0800086f
 80008a4:	08000841 	.word	0x08000841
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
			break;
	
		case RECEIVE_OTHER_END:
		case RECEIVE_UNCORRECTLENGTH_END:
			if(UsbDataLength == 0)
 80008a8:	b9e1      	cbnz	r1, 80008e4 <CCID_BulkOutMessage+0x144>
			{
				if (BulkStatus == RECEIVE_OTHER_END)
 80008aa:	2b03      	cmp	r3, #3
				{	
					BulkStatus = RECEIVE_FINISHED;	
 80008ac:	bf0c      	ite	eq
 80008ae:	2307      	moveq	r3, #7
				}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 80008b0:	2306      	movne	r3, #6
 80008b2:	702b      	strb	r3, [r5, #0]
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008b4:	1a76      	subs	r6, r6, r1
 80008b6:	f240 23e8 	movw	r3, #744	; 0x2e8
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008ba:	2e00      	cmp	r6, #0
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008bc:	60e6      	str	r6, [r4, #12]
 80008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008c2:	dd12      	ble.n	80008ea <CCID_BulkOutMessage+0x14a>
 80008c4:	7828      	ldrb	r0, [r5, #0]
 80008c6:	f240 725d 	movw	r2, #1885	; 0x75d
 80008ca:	2803      	cmp	r0, #3
 80008cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80008d0:	d1c0      	bne.n	8000854 <CCID_BulkOutMessage+0xb4>
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008d2:	6818      	ldr	r0, [r3, #0]
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 80008d4:	2402      	movs	r4, #2
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008d6:	4401      	add	r1, r0
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 80008d8:	7014      	strb	r4, [r2, #0]
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008da:	6019      	str	r1, [r3, #0]
 80008dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
			break;
	
		case RECEIVE_UNCORRECTLENGTH_INIT:
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
 80008de:	2305      	movs	r3, #5
 80008e0:	702b      	strb	r3, [r5, #0]
			break;
 80008e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
 80008e4:	29ff      	cmp	r1, #255	; 0xff
 80008e6:	d1e5      	bne.n	80008b4 <CCID_BulkOutMessage+0x114>
 80008e8:	e7b4      	b.n	8000854 <CCID_BulkOutMessage+0xb4>
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
				}// Jeffery Lee 2002/12/05 <+> <1>
				if(UsbMessageLength == 0)
 80008ea:	d10a      	bne.n	8000902 <CCID_BulkOutMessage+0x162>
				{
					if(BulkStatus == RECEIVE_OTHER_END)
 80008ec:	782a      	ldrb	r2, [r5, #0]
 80008ee:	f240 735d 	movw	r3, #1885	; 0x75d
 80008f2:	2a03      	cmp	r2, #3
 80008f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
					{	
						BulkStatus = RECEIVE_FINISHED;	
 80008f8:	bf0c      	ite	eq
 80008fa:	2207      	moveq	r2, #7
					}
					else
					{	
						BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 80008fc:	2206      	movne	r2, #6
 80008fe:	701a      	strb	r2, [r3, #0]
 8000900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					}
				}

				if(UsbMessageLength < 0)
 8000902:	daa7      	bge.n	8000854 <CCID_BulkOutMessage+0xb4>
				{
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 8000904:	2306      	movs	r3, #6
 8000906:	702b      	strb	r3, [r5, #0]
 8000908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800090a:	bf00      	nop
 800090c:	20000606 	.word	0x20000606

08000910 <CCID_BulkInMessage>:
/*  Transmit the CCID message by the Bulk In Endpoint 2.								*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

unsigned char CCID_BulkInMessage (void)
{
 8000910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(BulkStatus)
 8000912:	f240 745d 	movw	r4, #1885	; 0x75d
 8000916:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800091a:	7820      	ldrb	r0, [r4, #0]
 800091c:	2809      	cmp	r0, #9
 800091e:	d043      	beq.n	80009a8 <CCID_BulkInMessage+0x98>
 8000920:	280a      	cmp	r0, #10
 8000922:	d02a      	beq.n	800097a <CCID_BulkInMessage+0x6a>
 8000924:	2808      	cmp	r0, #8
 8000926:	d000      	beq.n	800092a <CCID_BulkInMessage+0x1a>
		default:
			break;
	}

	return (BulkStatus);
}
 8000928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 800092a:	f240 50fc 	movw	r0, #1532	; 0x5fc
 800092e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000932:	7882      	ldrb	r2, [r0, #2]
 8000934:	7843      	ldrb	r3, [r0, #1]

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 8000936:	f240 25e8 	movw	r5, #744	; 0x2e8
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 800093a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 800093e:	320a      	adds	r2, #10
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 8000940:	f5b2 7f97 	cmp.w	r2, #302	; 0x12e
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 8000944:	f2c2 0500 	movt	r5, #8192	; 0x2000
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 8000948:	dd5a      	ble.n	8000a00 <CCID_BulkInMessage+0xf0>
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 800094a:	f44f 7397 	mov.w	r3, #302	; 0x12e
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 800094e:	6028      	str	r0, [r5, #0]
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 8000950:	60eb      	str	r3, [r5, #12]
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 8000952:	f240 50fc 	movw	r0, #1532	; 0x5fc
 8000956:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800095a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800095e:	2240      	movs	r2, #64	; 0x40
 8000960:	f007 fcd6 	bl	8008310 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000964:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000966:	68eb      	ldr	r3, [r5, #12]
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000968:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 800096a:	3b40      	subs	r3, #64	; 0x40
				BulkStatus         = TRANSMIT_OTHER;
 800096c:	2609      	movs	r6, #9
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 800096e:	2002      	movs	r0, #2
 8000970:	2140      	movs	r1, #64	; 0x40
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000972:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000974:	60eb      	str	r3, [r5, #12]
				BulkStatus         = TRANSMIT_OTHER;
 8000976:	7026      	strb	r6, [r4, #0]
 8000978:	e02b      	b.n	80009d2 <CCID_BulkInMessage+0xc2>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 800097a:	f240 53f8 	movw	r3, #1528	; 0x5f8
 800097e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000982:	781f      	ldrb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 8000984:	f640 52aa 	movw	r2, #3498	; 0xdaa
 8000988:	f2c2 0200 	movt	r2, #8192	; 0x2000
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 800098c:	f047 0702 	orr.w	r7, r7, #2
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 8000990:	2603      	movs	r6, #3
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 8000992:	2500      	movs	r5, #0
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8000994:	2002      	movs	r0, #2
 8000996:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 800099a:	701f      	strb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 800099c:	7016      	strb	r6, [r2, #0]
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 800099e:	7025      	strb	r5, [r4, #0]
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80009a0:	f007 fd62 	bl	8008468 <SetEPRxStatus>
 80009a4:	7820      	ldrb	r0, [r4, #0]
		default:
			break;
	}

	return (BulkStatus);
}
 80009a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			}
			break;
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80009a8:	f240 25e8 	movw	r5, #744	; 0x2e8
 80009ac:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80009b0:	68ea      	ldr	r2, [r5, #12]
 80009b2:	2a3f      	cmp	r2, #63	; 0x3f
 80009b4:	dc15      	bgt.n	80009e2 <CCID_BulkInMessage+0xd2>
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 80009b6:	b292      	uxth	r2, r2
 80009b8:	6828      	ldr	r0, [r5, #0]
 80009ba:	f44f 718c 	mov.w	r1, #280	; 0x118
 80009be:	f007 fca7 	bl	8008310 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += UsbMessageLength;
 80009c2:	68eb      	ldr	r3, [r5, #12]
 80009c4:	682a      	ldr	r2, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 80009c6:	b299      	uxth	r1, r3
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;
 80009c8:	260a      	movs	r6, #10
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 80009ca:	4413      	add	r3, r2
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 80009cc:	2002      	movs	r0, #2
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 80009ce:	602b      	str	r3, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;
 80009d0:	7026      	strb	r6, [r4, #0]
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 80009d2:	f007 fec1 	bl	8008758 <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 80009d6:	2002      	movs	r0, #2
 80009d8:	2130      	movs	r1, #48	; 0x30
 80009da:	f007 fd31 	bl	8008440 <SetEPTxStatus>
 80009de:	7820      	ldrb	r0, [r4, #0]
 80009e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 80009e2:	6828      	ldr	r0, [r5, #0]
 80009e4:	f44f 718c 	mov.w	r1, #280	; 0x118
 80009e8:	2240      	movs	r2, #64	; 0x40
 80009ea:	f007 fc91 	bl	8008310 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009ee:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009f0:	68eb      	ldr	r3, [r5, #12]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009f2:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009f4:	3b40      	subs	r3, #64	; 0x40

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 80009f6:	2002      	movs	r0, #2
 80009f8:	2140      	movs	r1, #64	; 0x40
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009fa:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009fc:	60eb      	str	r3, [r5, #12]
 80009fe:	e7e8      	b.n	80009d2 <CCID_BulkInMessage+0xc2>
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000a00:	2a3f      	cmp	r2, #63	; 0x3f
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 8000a02:	60ea      	str	r2, [r5, #12]
			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 8000a04:	6028      	str	r0, [r5, #0]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000a06:	dca4      	bgt.n	8000952 <CCID_BulkInMessage+0x42>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 8000a08:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000a0c:	b292      	uxth	r2, r2
 8000a0e:	f007 fc7f 	bl	8008310 <UserToPMABufferCopy>
				BulkStatus         = TRANSMIT_FINISHED;
 8000a12:	230a      	movs	r3, #10
		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000a14:	89a9      	ldrh	r1, [r5, #12]
 8000a16:	2002      	movs	r0, #2

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
				BulkStatus         = TRANSMIT_FINISHED;
 8000a18:	7023      	strb	r3, [r4, #0]
 8000a1a:	e7da      	b.n	80009d2 <CCID_BulkInMessage+0xc2>

08000a1c <CCID_DispatchMessage>:
/*  Call the IFD function corresponding to the message received.				*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

void CCID_DispatchMessage(void)
{
 8000a1c:	b510      	push	{r4, lr}
	unsigned char ErrorCode = SLOT_NO_ERROR;
 
	if(bBulkOutCompleteFlag)
 8000a1e:	f240 54f8 	movw	r4, #1528	; 0x5f8
 8000a22:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000a26:	7823      	ldrb	r3, [r4, #0]
 8000a28:	07db      	lsls	r3, r3, #31
 8000a2a:	d520      	bpl.n	8000a6e <CCID_DispatchMessage+0x52>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
 8000a2c:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8000a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	3b61      	subs	r3, #97	; 0x61
 8000a38:	2b11      	cmp	r3, #17
 8000a3a:	d848      	bhi.n	8000ace <CCID_DispatchMessage+0xb2>
 8000a3c:	e8df f003 	tbb	[pc, r3]
 8000a40:	47241d18 	.word	0x47241d18
 8000a44:	4747473d 	.word	0x4747473d
 8000a48:	29424747 	.word	0x29424747
 8000a4c:	4738332e 	.word	0x4738332e
 8000a50:	0947      	.short	0x0947
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_ABORT:
				ErrorCode = PC_to_RDR_Abort();
 8000a52:	f000 fe29 	bl	80016a8 <PC_to_RDR_Abort>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a56:	f000 fe75 	bl	8001744 <RDR_to_PC_SlotStatus>
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
		Reset_bBulkOutCompleteFlag;
 8000a5a:	7821      	ldrb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a5c:	f240 735d 	movw	r3, #1885	; 0x75d
		Reset_bBulkOutCompleteFlag;
 8000a60:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a68:	2208      	movs	r2, #8
		Reset_bBulkOutCompleteFlag;
 8000a6a:	7021      	strb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	bd10      	pop	{r4, pc}
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
 8000a70:	f000 fd64 	bl	800153c <PC_to_RDR_SetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000a74:	f000 fe8c 	bl	8001790 <RDR_to_PC_Parameters>
				break;
 8000a78:	e7ef      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
		{

			case PC_TO_RDR_ICCPOWERON:
			  ErrorCode	= PC_to_RDR_IccPowerOn();
 8000a7a:	f000 fc6b 	bl	8001354 <PC_to_RDR_IccPowerOn>
				if (SLOT_NO_ERROR == ErrorCode)
 8000a7e:	2881      	cmp	r0, #129	; 0x81
 8000a80:	d118      	bne.n	8000ab4 <CCID_DispatchMessage+0x98>
				{
					ErrorCode = IFD_SetATRData ();									// Create ATR output Message
 8000a82:	f000 fadb 	bl	800103c <IFD_SetATRData>
 8000a86:	e015      	b.n	8000ab4 <CCID_DispatchMessage+0x98>
				}
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_ICCPOWEROFF:
				ErrorCode = PC_to_RDR_IccPowerOff();
 8000a88:	f000 fc88 	bl	800139c <PC_to_RDR_IccPowerOff>
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
 8000a8c:	f000 fe74 	bl	8001778 <RDR_to_PC_SlotStatus_CardStopped>
				break;
 8000a90:	e7e3      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_GETPARAMETERS:
				ErrorCode = PC_to_RDR_GetParameters();
 8000a92:	f000 fcf1 	bl	8001478 <PC_to_RDR_GetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000a96:	f000 fe7b 	bl	8001790 <RDR_to_PC_Parameters>
				break;
 8000a9a:	e7de      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
 8000a9c:	f000 fd18 	bl	80014d0 <PC_to_RDR_ResetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000aa0:	f000 fe76 	bl	8001790 <RDR_to_PC_Parameters>
				break;
 8000aa4:	e7d9      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
				RDR_to_PC_Escape(ErrorCode);
				break;
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
 8000aa6:	f000 fdd1 	bl	800164c <PC_to_RDR_IccClock>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000aaa:	f000 fe4b 	bl	8001744 <RDR_to_PC_SlotStatus>
				break;
 8000aae:	e7d4      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
 8000ab0:	f000 fc9e 	bl	80013f0 <PC_to_RDR_XfrBlock>
				RDR_to_PC_DataBlock(ErrorCode);
 8000ab4:	f000 fe2c 	bl	8001710 <RDR_to_PC_DataBlock>
				break;
 8000ab8:	e7cf      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
				ErrorCode = PC_to_RDR_IccPowerOff();
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
				break;
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
 8000aba:	f000 fc71 	bl	80013a0 <PC_to_RDR_GetSlotStatus>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000abe:	f000 fe41 	bl	8001744 <RDR_to_PC_SlotStatus>
				break;
 8000ac2:	e7ca      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
 8000ac4:	f000 fd7e 	bl	80015c4 <PC_to_RDR_Escape>
				RDR_to_PC_Escape(ErrorCode);
 8000ac8:	f000 fe86 	bl	80017d8 <RDR_to_PC_Escape>
				break;
 8000acc:	e7c5      	b.n	8000a5a <CCID_DispatchMessage+0x3e>
			case PC_TO_RDR_SETDATARATEANDCLOCKFREQUENCY:
			case PC_TO_RDR_SECURE:
			case PC_TO_RDR_T0APDU:
			case PC_TO_RDR_MECHANICAL:
			default:
				CmdNotSupported();
 8000ace:	f000 fe9d 	bl	800180c <CmdNotSupported>
				break;
 8000ad2:	e7c2      	b.n	8000a5a <CCID_DispatchMessage+0x3e>

08000ad4 <CCID_IntMessage>:
/************************************************************************/

unsigned char	SlotStabilizationDelay = 0; // RB INITIALSLOTSTABILIZATIONDELAY;

void CCID_IntMessage(void)
{
 8000ad4:	b538      	push	{r3, r4, r5, lr}
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
 8000ad6:	f240 54f8 	movw	r4, #1528	; 0x5f8
 8000ada:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000ade:	7823      	ldrb	r3, [r4, #0]
 8000ae0:	071a      	lsls	r2, r3, #28
 8000ae2:	d41d      	bmi.n	8000b20 <CCID_IntMessage+0x4c>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
		}
	}
	
	if( bHardwareErrorFlag )
 8000ae4:	7823      	ldrb	r3, [r4, #0]
 8000ae6:	f240 54f8 	movw	r4, #1528	; 0x5f8
 8000aea:	06da      	lsls	r2, r3, #27
 8000aec:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000af0:	d515      	bpl.n	8000b1e <CCID_IntMessage+0x4a>
	{
		RDR_to_PC_HardwareError();
 8000af2:	f000 fead 	bl	8001850 <RDR_to_PC_HardwareError>
		MessageSize = 0x04;
		UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000af6:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8000afa:	2204      	movs	r2, #4
 8000afc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000b00:	2198      	movs	r1, #152	; 0x98
 8000b02:	f007 fc05 	bl	8008310 <UserToPMABufferCopy>
		SetEPTxCount  (ENDP1, MessageSize);
 8000b06:	2001      	movs	r0, #1
 8000b08:	2104      	movs	r1, #4
 8000b0a:	f007 fe25 	bl	8008758 <SetEPTxCount>
		SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b0e:	2001      	movs	r0, #1
 8000b10:	2130      	movs	r1, #48	; 0x30
 8000b12:	f007 fc95 	bl	8008440 <SetEPTxStatus>
		{	
			Reset_bHardwareErrorFlag;	
 8000b16:	7823      	ldrb	r3, [r4, #0]
 8000b18:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000b1c:	7023      	strb	r3, [r4, #0]
 8000b1e:	bd38      	pop	{r3, r4, r5, pc}
{
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
	{
		RDR_to_PC_NotifySlotChange();
 8000b20:	f000 fe86 	bl	8001830 <RDR_to_PC_NotifySlotChange>
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
 8000b24:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b2c:	7c1b      	ldrb	r3, [r3, #16]
 8000b2e:	bb2b      	cbnz	r3, 8000b7c <CCID_IntMessage+0xa8>
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000b30:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8000b34:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000b38:	7845      	ldrb	r5, [r0, #1]
 8000b3a:	2d02      	cmp	r5, #2
 8000b3c:	d006      	beq.n	8000b4c <CCID_IntMessage+0x78>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000b3e:	2d03      	cmp	r5, #3
 8000b40:	d02f      	beq.n	8000ba2 <CCID_IntMessage+0xce>
			RDR_to_PC_NotifySlotChange();
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
			SetEPTxCount  (ENDP1, MessageSize);
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
 8000b42:	7823      	ldrb	r3, [r4, #0]
 8000b44:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000b48:	7023      	strb	r3, [r4, #0]
 8000b4a:	e7cb      	b.n	8000ae4 <CCID_IntMessage+0x10>
		RDR_to_PC_NotifySlotChange();
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000b4c:	7823      	ldrb	r3, [r4, #0]
 8000b4e:	075b      	lsls	r3, r3, #29
 8000b50:	d5f7      	bpl.n	8000b42 <CCID_IntMessage+0x6e>
			{	
				UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b52:	462a      	mov	r2, r5
 8000b54:	2198      	movs	r1, #152	; 0x98
 8000b56:	f007 fbdb 	bl	8008310 <UserToPMABufferCopy>
				SetEPTxCount  (ENDP1, MessageSize);
 8000b5a:	4629      	mov	r1, r5
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	f007 fdfb 	bl	8008758 <SetEPTxCount>
				SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b62:	2001      	movs	r0, #1
 8000b64:	2130      	movs	r1, #48	; 0x30
 8000b66:	f007 fc6b 	bl	8008440 <SetEPTxStatus>
// needed ??				if( USB_SendDataEP1(UsbIntMessageBuffer, MessageSize) == REQ_SUCCESS )
				{	
					Reset_bSlotChangedFlag;
 8000b6a:	7823      	ldrb	r3, [r4, #0]
 8000b6c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000b70:	7023      	strb	r3, [r4, #0]
					Reset_bPreviousSlotStateFlag;	
 8000b72:	7823      	ldrb	r3, [r4, #0]
 8000b74:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8000b78:	7023      	strb	r3, [r4, #0]
 8000b7a:	e7b3      	b.n	8000ae4 <CCID_IntMessage+0x10>
				}
			}
		}
		else
		{
			RDR_to_PC_NotifySlotChange();
 8000b7c:	f000 fe58 	bl	8001830 <RDR_to_PC_NotifySlotChange>
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b80:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8000b84:	2202      	movs	r2, #2
 8000b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000b8a:	2198      	movs	r1, #152	; 0x98
 8000b8c:	f007 fbc0 	bl	8008310 <UserToPMABufferCopy>
			SetEPTxCount  (ENDP1, MessageSize);
 8000b90:	2001      	movs	r0, #1
 8000b92:	2102      	movs	r1, #2
 8000b94:	f007 fde0 	bl	8008758 <SetEPTxCount>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	2130      	movs	r1, #48	; 0x30
 8000b9c:	f007 fc50 	bl	8008440 <SetEPTxStatus>
 8000ba0:	e7cf      	b.n	8000b42 <CCID_IntMessage+0x6e>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000ba2:	7823      	ldrb	r3, [r4, #0]
 8000ba4:	0759      	lsls	r1, r3, #29
 8000ba6:	d4cc      	bmi.n	8000b42 <CCID_IntMessage+0x6e>
					{	
						UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000ba8:	2202      	movs	r2, #2
 8000baa:	2198      	movs	r1, #152	; 0x98
 8000bac:	f007 fbb0 	bl	8008310 <UserToPMABufferCopy>
						SetEPTxCount  (ENDP1, MessageSize);
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	f007 fdd0 	bl	8008758 <SetEPTxCount>
						SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000bb8:	2001      	movs	r0, #1
 8000bba:	2130      	movs	r1, #48	; 0x30
 8000bbc:	f007 fc40 	bl	8008440 <SetEPTxStatus>
						{	
							Reset_bSlotChangedFlag;
 8000bc0:	7823      	ldrb	r3, [r4, #0]
 8000bc2:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000bc6:	7023      	strb	r3, [r4, #0]
							Set_bPreviousSlotStateFlag;	
 8000bc8:	7823      	ldrb	r3, [r4, #0]
 8000bca:	f043 0304 	orr.w	r3, r3, #4
 8000bce:	7023      	strb	r3, [r4, #0]
 8000bd0:	e788      	b.n	8000ae4 <CCID_IntMessage+0x10>
 8000bd2:	bf00      	nop

08000bd4 <CcidClassRequestAbort>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestAbort(void)
{
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <CcidClassRequestGetClockFrequencies>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetClockFrequencies(void)
{
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <CcidClassRequestGetDataRates>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetDataRates(void)
{
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <CCID_SendCardDetect>:

************************************************************************/

void CCID_SendCardDetect(void)
{
	Set_bSlotChangedFlag;
 8000be0:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000be8:	781a      	ldrb	r2, [r3, #0]
 8000bea:	f042 0208 	orr.w	r2, r2, #8
 8000bee:	701a      	strb	r2, [r3, #0]
	Reset_bPreviousSlotStateFlag;
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 8000bf6:	701a      	strb	r2, [r3, #0]

	CCID_IntMessage ();
 8000bf8:	f7ff bf6c 	b.w	8000ad4 <CCID_IntMessage>

08000bfc <CCID_CheckUsbCommunication>:
	CCID_CheckUsbCommunication

************************************************************************/

void CCID_CheckUsbCommunication(void)
{
 8000bfc:	b508      	push	{r3, lr}
  CCID_DispatchMessage ();
 8000bfe:	f7ff ff0d 	bl	8000a1c <CCID_DispatchMessage>

  if ((TRANSMIT_HEADER    == BulkStatus)	||
 8000c02:	f240 735d 	movw	r3, #1885	; 0x75d
 8000c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8000c10:	2b08      	cmp	r3, #8
 8000c12:	d000      	beq.n	8000c16 <CCID_CheckUsbCommunication+0x1a>
 8000c14:	bd08      	pop	{r3, pc}
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
	}
}
 8000c16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  CCID_DispatchMessage ();

  if ((TRANSMIT_HEADER    == BulkStatus)	||
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
 8000c1a:	f7ff be79 	b.w	8000910 <CCID_BulkInMessage>
 8000c1e:	bf00      	nop

08000c20 <CCID_SetCardState>:

************************************************************************/

void CCID_SetCardState (unsigned char nState)
{
	cCRD_CardPresent = nState;	
 8000c20:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c28:	7118      	strb	r0, [r3, #4]
 8000c2a:	4770      	bx	lr

08000c2c <CCID_GetCardState>:

************************************************************************/

unsigned char CCID_GetCardState (void)
{
	return (cCRD_CardPresent);	
 8000c2c:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8000c34:	7918      	ldrb	r0, [r3, #4]
 8000c36:	4770      	bx	lr

08000c38 <IFD_Init>:
/* ROUTINE 	void Ifd_Init(void)																					*/
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
 8000c38:	b510      	push	{r4, lr}
	SetChar_bmTransactionLevel;
 8000c3a:	f240 24fc 	movw	r4, #764	; 0x2fc
 8000c3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000c42:	7823      	ldrb	r3, [r4, #0]
	SetT0_bTransactionType;
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000c44:	2211      	movs	r2, #17
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000c46:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
 8000c4a:	7023      	strb	r3, [r4, #0]
	SetT0_bTransactionType;
 8000c4c:	7821      	ldrb	r1, [r4, #0]
	XfrFlag = INS;
 8000c4e:	2300      	movs	r3, #0
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c50:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	XfrFlag = INS;
 8000c54:	7063      	strb	r3, [r4, #1]
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;
 8000c56:	7163      	strb	r3, [r4, #5]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c58:	7021      	strb	r1, [r4, #0]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000c5a:	7122      	strb	r2, [r4, #4]
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c5c:	f000 fa58 	bl	8001110 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c60:	7963      	ldrb	r3, [r4, #5]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c62:	b160      	cbz	r0, 8000c7e <IFD_Init+0x46>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	7163      	strb	r3, [r4, #5]
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000c6a:	2300      	movs	r3, #0
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000c6c:	200a      	movs	r0, #10
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000c6e:	2103      	movs	r1, #3
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000c70:	2220      	movs	r2, #32
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000c72:	71a3      	strb	r3, [r4, #6]
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
	IccParameters.Ifsc 						= DEFAULT_IFSC;
	IccParameters.Nad 						= DEFAULT_NAD;
 8000c74:	72a3      	strb	r3, [r4, #10]
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000c76:	71e0      	strb	r0, [r4, #7]
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000c78:	7221      	strb	r1, [r4, #8]
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000c7a:	7262      	strb	r2, [r4, #9]
 8000c7c:	bd10      	pop	{r4, pc}
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c7e:	f023 0302 	bic.w	r3, r3, #2
 8000c82:	7163      	strb	r3, [r4, #5]
 8000c84:	e7f1      	b.n	8000c6a <IFD_Init+0x32>
 8000c86:	bf00      	nop

08000c88 <IFD_ApplyParametersStructure>:
/*	So,  WWT = 960 * WI * D * ETU																				*/
/*			SLOT_NO_ERROR if OK																							*/
/************************************************************************/

unsigned char IFD_ApplyParametersStructure(void)
{
 8000c88:	b538      	push	{r3, r4, r5, lr}
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000c8a:	f240 24fc 	movw	r4, #764	; 0x2fc
 8000c8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000c92:	7922      	ldrb	r2, [r4, #4]
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000c94:	f24a 5394 	movw	r3, #42388	; 0xa594
{
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000c98:	0911      	lsrs	r1, r2, #4
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000c9a:	f6c0 0300 	movt	r3, #2048	; 0x800
{
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000c9e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000ca2:	6c08      	ldr	r0, [r1, #64]	; 0x40
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000ca4:	f002 020f 	and.w	r2, r2, #15
 8000ca8:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000cac:	01c0      	lsls	r0, r0, #7
	Etu = Etu / D;
 8000cae:	fbb0 f0f5 	udiv	r0, r0, r5

	if( Etu & 1 )
 8000cb2:	f010 0101 	ands.w	r1, r0, #1
	{
		Comp = 1;
		Etu ++;
 8000cb6:	bf1c      	itt	ne
 8000cb8:	3001      	addne	r0, #1
	Etu = ( 2 * 64 ) * F;
	Etu = Etu / D;

	if( Etu & 1 )
	{
		Comp = 1;
 8000cba:	2101      	movne	r1, #1
		Etu ++;
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);
 8000cbc:	0840      	lsrs	r0, r0, #1
 8000cbe:	f000 fa2d 	bl	800111c <CRD_SetEtu>

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000cc2:	bb18      	cbnz	r0, 8000d0c <IFD_ApplyParametersStructure+0x84>
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000cc4:	7962      	ldrb	r2, [r4, #5]
 8000cc6:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cce:	f012 0f10 	tst.w	r2, #16
	{	
		SetT1_bTransactionType;	
 8000cd2:	781a      	ldrb	r2, [r3, #0]
	else
	{	
		SetT0_bTransactionType;	
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000cd4:	79a0      	ldrb	r0, [r4, #6]

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
	
	if( IccParameters.T01ConvChecksum & 0x10 )
	{	
		SetT1_bTransactionType;	
 8000cd6:	bf14      	ite	ne
 8000cd8:	f042 0201 	orrne.w	r2, r2, #1
	}
	else
	{	
		SetT0_bTransactionType;	
 8000cdc:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
 8000ce0:	701a      	strb	r2, [r3, #0]
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000ce2:	28ff      	cmp	r0, #255	; 0xff
 8000ce4:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
 8000cec:	bf18      	it	ne
 8000cee:	300c      	addne	r0, #12
	else
	{	
		SetT0_bTransactionType;	
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000cf0:	d00e      	beq.n	8000d10 <IFD_ApplyParametersStructure+0x88>
		{	
			GuardTime = 11;	
		}
	}

	CRD_SetGuardTime(GuardTime);
 8000cf2:	f000 fa1b 	bl	800112c <CRD_SetGuardTime>
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000cf6:	79e3      	ldrb	r3, [r4, #7]
 8000cf8:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000cfc:	fb05 f503 	mul.w	r5, r5, r3

	CRD_SetWaitingTime( XfrWaitingTime );
 8000d00:	4628      	mov	r0, r5
		}
	}

	CRD_SetGuardTime(GuardTime);
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000d02:	60e5      	str	r5, [r4, #12]

	CRD_SetWaitingTime( XfrWaitingTime );
 8000d04:	f000 fa14 	bl	8001130 <CRD_SetWaitingTime>

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
 8000d08:	2081      	movs	r0, #129	; 0x81
 8000d0a:	bd38      	pop	{r3, r4, r5, pc}
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000d0c:	200a      	movs	r0, #10

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
}
 8000d0e:	bd38      	pop	{r3, r4, r5, pc}
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
	}
	else
	{
		if( bTransactionType == T0_TYPE )
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	f013 0f01 	tst.w	r3, #1
		{	
			GuardTime = 12;	
 8000d16:	bf14      	ite	ne
 8000d18:	200b      	movne	r0, #11
 8000d1a:	200c      	moveq	r0, #12
 8000d1c:	e7e9      	b.n	8000cf2 <IFD_ApplyParametersStructure+0x6a>
 8000d1e:	bf00      	nop

08000d20 <IFD_UpdateConvParameterStructure>:
/*																																			*/
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
 8000d20:	b508      	push	{r3, lr}
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000d22:	f000 f9f5 	bl	8001110 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000d26:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d2e:	795a      	ldrb	r2, [r3, #5]
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000d30:	b118      	cbz	r0, 8000d3a <IFD_UpdateConvParameterStructure+0x1a>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000d32:	f042 0202 	orr.w	r2, r2, #2
 8000d36:	715a      	strb	r2, [r3, #5]
 8000d38:	bd08      	pop	{r3, pc}

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000d3a:	f022 0202 	bic.w	r2, r2, #2
 8000d3e:	715a      	strb	r2, [r3, #5]
 8000d40:	bd08      	pop	{r3, pc}
 8000d42:	bf00      	nop

08000d44 <GetExpectedAnswerSizeFromAPDU>:
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000d44:	2904      	cmp	r1, #4
 8000d46:	d00a      	beq.n	8000d5e <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000d48:	2905      	cmp	r1, #5
 8000d4a:	d00a      	beq.n	8000d62 <GetExpectedAnswerSizeFromAPDU+0x1e>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000d4c:	7903      	ldrb	r3, [r0, #4]
 8000d4e:	1d5a      	adds	r2, r3, #5
 8000d50:	428a      	cmp	r2, r1
 8000d52:	d004      	beq.n	8000d5e <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000d54:	3306      	adds	r3, #6
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d006      	beq.n	8000d68 <GetExpectedAnswerSizeFromAPDU+0x24>
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
	}

	return (0); 										// Error
 8000d5a:	2000      	movs	r0, #0
}
 8000d5c:	4770      	bx	lr

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
	{
		return (TRAILER_SIZE);
 8000d5e:	2002      	movs	r0, #2
 8000d60:	4770      	bx	lr
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000d62:	7900      	ldrb	r0, [r0, #4]
 8000d64:	3002      	adds	r0, #2
 8000d66:	4770      	bx	lr
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000d68:	5c80      	ldrb	r0, [r0, r2]
 8000d6a:	3002      	adds	r0, #2
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop

08000d70 <IFD_XfrCharT0>:
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d70:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d72:	f240 24fc 	movw	r4, #764	; 0x2fc
 8000d76:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000d7a:	7865      	ldrb	r5, [r4, #1]
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d7c:	b083      	sub	sp, #12
 8000d7e:	460f      	mov	r7, r1
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d80:	b1ed      	cbz	r5, 8000dbe <IFD_XfrCharT0+0x4e>
 8000d82:	2d01      	cmp	r5, #1
 8000d84:	d118      	bne.n	8000db8 <IFD_XfrCharT0+0x48>
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
 8000d86:	680b      	ldr	r3, [r1, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d139      	bne.n	8000e00 <IFD_XfrCharT0+0x90>
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000d8c:	b13a      	cbz	r2, 8000d9e <IFD_XfrCharT0+0x2e>
 8000d8e:	6966      	ldr	r6, [r4, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000d90:	5cf5      	ldrb	r5, [r6, r3]
 8000d92:	54c5      	strb	r5, [r0, r3]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000d94:	3301      	adds	r3, #1
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d1fa      	bne.n	8000d90 <IFD_XfrCharT0+0x20>
 8000d9a:	4416      	add	r6, r2
 8000d9c:	6166      	str	r6, [r4, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
 8000d9e:	6921      	ldr	r1, [r4, #16]
 8000da0:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000da4:	428a      	cmp	r2, r1
 8000da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000daa:	d21a      	bcs.n	8000de2 <IFD_XfrCharT0+0x72>
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000dac:	1a89      	subs	r1, r1, r2
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000dae:	2081      	movs	r0, #129	; 0x81
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000db0:	6119      	str	r1, [r3, #16]
				*pBlockSize = AnswerSize;	
 8000db2:	603a      	str	r2, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000db4:	b003      	add	sp, #12
 8000db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000db8:	2081      	movs	r0, #129	; 0x81
}
 8000dba:	b003      	add	sp, #12
 8000dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	unsigned int  i;
	
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
 8000dbe:	6809      	ldr	r1, [r1, #0]
 8000dc0:	b309      	cbz	r1, 8000e06 <IFD_XfrCharT0+0x96>
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000dc2:	2904      	cmp	r1, #4
 8000dc4:	d013      	beq.n	8000dee <IFD_XfrCharT0+0x7e>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000dc6:	2905      	cmp	r1, #5
 8000dc8:	d020      	beq.n	8000e0c <IFD_XfrCharT0+0x9c>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000dca:	7903      	ldrb	r3, [r0, #4]
 8000dcc:	1d5a      	adds	r2, r3, #5
 8000dce:	4291      	cmp	r1, r2
 8000dd0:	d00d      	beq.n	8000dee <IFD_XfrCharT0+0x7e>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000dd2:	3306      	adds	r3, #6
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	bf18      	it	ne
 8000dd8:	462a      	movne	r2, r5
 8000dda:	d109      	bne.n	8000df0 <IFD_XfrCharT0+0x80>
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000ddc:	5c82      	ldrb	r2, [r0, r2]
 8000dde:	3202      	adds	r2, #2
 8000de0:	e006      	b.n	8000df0 <IFD_XfrCharT0+0x80>
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
				XfrFlag = INS;	
 8000de2:	2200      	movs	r2, #0
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000de4:	2081      	movs	r0, #129	; 0x81
				XfrNbBytesLoaded -= AnswerSize;
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
 8000de6:	6039      	str	r1, [r7, #0]
				XfrFlag = INS;	
 8000de8:	705a      	strb	r2, [r3, #1]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000dea:	b003      	add	sp, #12
 8000dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000dee:	2202      	movs	r2, #2
			{
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
 8000df0:	ab01      	add	r3, sp, #4
 8000df2:	f001 fd83 	bl	80028fc <CRD_SendCommand>
			*pBlockSize = nReceivedAnserSize;
 8000df6:	9b01      	ldr	r3, [sp, #4]
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000df8:	2081      	movs	r0, #129	; 0x81
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
 8000dfa:	603b      	str	r3, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000dfc:	b003      	add	sp, #12
 8000dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;
 8000e00:	4628      	mov	r0, r5
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000e02:	b003      	add	sp, #12
 8000e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
			{
				return SLOTERROR_BAD_LENTGH;
 8000e06:	2001      	movs	r0, #1
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000e08:	b003      	add	sp, #12
 8000e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000e0c:	7902      	ldrb	r2, [r0, #4]
 8000e0e:	3202      	adds	r2, #2
 8000e10:	e7ee      	b.n	8000df0 <IFD_XfrCharT0+0x80>
 8000e12:	bf00      	nop

08000e14 <IFD_XfrBlock>:
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e14:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e18:	f240 24fc 	movw	r4, #764	; 0x2fc
 8000e1c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000e20:	7823      	ldrb	r3, [r4, #0]
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e22:	4680      	mov	r8, r0
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e24:	f013 0f06 	tst.w	r3, #6
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e28:	460f      	mov	r7, r1
 8000e2a:	4616      	mov	r6, r2
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e2c:	d003      	beq.n	8000e36 <IFD_XfrBlock+0x22>
	{
		return XFR_BADLEVELPARAMETER;
 8000e2e:	2008      	movs	r0, #8
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e30:	b10a      	cbz	r2, 8000e36 <IFD_XfrBlock+0x22>
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	return ErrorCode;
}
 8000e32:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000e36:	7822      	ldrb	r2, [r4, #0]
 8000e38:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000e3c:	f012 0f06 	tst.w	r2, #6
 8000e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e44:	d024      	beq.n	8000e90 <IFD_XfrBlock+0x7c>

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
	unsigned char ErrorCode  = SLOT_NO_ERROR;
 8000e46:	2081      	movs	r0, #129	; 0x81
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e48:	7822      	ldrb	r2, [r4, #0]
 8000e4a:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000e4e:	f012 0f06 	tst.w	r2, #6
 8000e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e56:	d102      	bne.n	8000e5e <IFD_XfrBlock+0x4a>
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	07db      	lsls	r3, r3, #31
 8000e5c:	d427      	bmi.n	8000eae <IFD_XfrBlock+0x9a>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000e5e:	7822      	ldrb	r2, [r4, #0]
 8000e60:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000e64:	f002 0206 	and.w	r2, r2, #6
 8000e68:	2a02      	cmp	r2, #2
 8000e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6e:	d018      	beq.n	8000ea2 <IFD_XfrBlock+0x8e>
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e70:	7822      	ldrb	r2, [r4, #0]
 8000e72:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000e76:	f002 0206 	and.w	r2, r2, #6
 8000e7a:	2a02      	cmp	r2, #2
 8000e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e80:	d1d7      	bne.n	8000e32 <IFD_XfrBlock+0x1e>
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	f013 0f01 	tst.w	r3, #1
 8000e88:	bf18      	it	ne
 8000e8a:	20f6      	movne	r0, #246	; 0xf6
 8000e8c:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	07da      	lsls	r2, r3, #31
 8000e94:	d4d7      	bmi.n	8000e46 <IFD_XfrBlock+0x32>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000e96:	4640      	mov	r0, r8
 8000e98:	4639      	mov	r1, r7
 8000e9a:	4632      	mov	r2, r6
 8000e9c:	f7ff ff68 	bl	8000d70 <IFD_XfrCharT0>
 8000ea0:	e7d2      	b.n	8000e48 <IFD_XfrBlock+0x34>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000ea2:	781b      	ldrb	r3, [r3, #0]
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000ea4:	f013 0f01 	tst.w	r3, #1
 8000ea8:	bf08      	it	eq
 8000eaa:	20f6      	moveq	r0, #246	; 0xf6
 8000eac:	e7e0      	b.n	8000e70 <IFD_XfrBlock+0x5c>
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000eae:	4640      	mov	r0, r8
 8000eb0:	4639      	mov	r1, r7
 8000eb2:	4632      	mov	r2, r6
 8000eb4:	f7ff ff5c 	bl	8000d70 <IFD_XfrCharT0>
 8000eb8:	e7d1      	b.n	8000e5e <IFD_XfrBlock+0x4a>
 8000eba:	bf00      	nop

08000ebc <IFD_XfrCharT1>:

unsigned char IFD_XfrCharT1(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ebc:	20f6      	movs	r0, #246	; 0xf6
 8000ebe:	4770      	bx	lr

08000ec0 <IFD_XfrTpduT0>:

unsigned char IFD_XfrTpduT0(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ec0:	20f6      	movs	r0, #246	; 0xf6
 8000ec2:	4770      	bx	lr

08000ec4 <IFD_XfrTpduT1>:
/************************************************************************/

unsigned char IFD_XfrTpduT1(	unsigned char * pBlockBuffer,unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ec4:	20f6      	movs	r0, #246	; 0xf6
 8000ec6:	4770      	bx	lr

08000ec8 <IFD_GetParameters>:
/*    	0x00 (for T=0)																									*/
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
 8000ec8:	b4f0      	push	{r4, r5, r6, r7}
	*pParamBuffer     = IccParameters.FiDi;
 8000eca:	f240 23fc 	movw	r3, #764	; 0x2fc
 8000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed2:	791f      	ldrb	r7, [r3, #4]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000ed4:	795e      	ldrb	r6, [r3, #5]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000ed6:	799d      	ldrb	r5, [r3, #6]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000ed8:	79dc      	ldrb	r4, [r3, #7]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000eda:	7a19      	ldrb	r1, [r3, #8]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000edc:	7a5a      	ldrb	r2, [r3, #9]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000ede:	7a9b      	ldrb	r3, [r3, #10]
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000ee0:	7007      	strb	r7, [r0, #0]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000ee2:	7046      	strb	r6, [r0, #1]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000ee4:	7085      	strb	r5, [r0, #2]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000ee6:	70c4      	strb	r4, [r0, #3]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000ee8:	7101      	strb	r1, [r0, #4]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000eea:	7142      	strb	r2, [r0, #5]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000eec:	7183      	strb	r3, [r0, #6]
	if(IccParameters.T01ConvChecksum & 0x10)
		return 0x01;
	
//	return 0x00;
	return 0x01;
}
 8000eee:	bcf0      	pop	{r4, r5, r6, r7}
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	4770      	bx	lr

08000ef4 <IFD_SetParameters>:
/*    	0x00 if OK																											*/
/************************************************************************/

unsigned char IFD_SetParameters(unsigned char * pParamBuffer,
								unsigned char T01)
{
 8000ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
	NewIccParameters.ClockStop       = *(pParamBuffer+4);

	if(T01 == 0x01)
 8000ef8:	2901      	cmp	r1, #1
								unsigned char T01)
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
 8000efa:	7802      	ldrb	r2, [r0, #0]
		NewIccParameters.Nad  = *(pParamBuffer+6);
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
 8000efc:	bf18      	it	ne
 8000efe:	2400      	movne	r4, #0
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
 8000f00:	7845      	ldrb	r5, [r0, #1]
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
 8000f02:	f890 9002 	ldrb.w	r9, [r0, #2]
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
 8000f06:	78c7      	ldrb	r7, [r0, #3]
	NewIccParameters.ClockStop       = *(pParamBuffer+4);
 8000f08:	7906      	ldrb	r6, [r0, #4]

	if(T01 == 0x01)
	{
		NewIccParameters.Ifsc = *(pParamBuffer+5);
 8000f0a:	bf06      	itte	eq
 8000f0c:	f890 8005 	ldrbeq.w	r8, [r0, #5]
		NewIccParameters.Nad  = *(pParamBuffer+6);
 8000f10:	7984      	ldrbeq	r4, [r0, #6]
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
 8000f12:	46a0      	movne	r8, r4
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000f14:	f24a 5394 	movw	r3, #42388	; 0xa594
 8000f18:	1c10      	adds	r0, r2, #0
 8000f1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f1e:	bf18      	it	ne
 8000f20:	2001      	movne	r0, #1
 8000f22:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000f26:	b910      	cbnz	r0, 8000f2e <IFD_SetParameters+0x3a>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
 8000f28:	200a      	movs	r0, #10
 8000f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
 8000f2e:	0910      	lsrs	r0, r2, #4
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000f30:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d0f7      	beq.n	8000f28 <IFD_SetParameters+0x34>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
	}

	if( (T01 == 0x00) && 
 8000f38:	b929      	cbnz	r1, 8000f46 <IFD_SetParameters+0x52>
 8000f3a:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 8000f3e:	d004      	beq.n	8000f4a <IFD_SetParameters+0x56>
	    (NewIccParameters.T01ConvChecksum != 0x00) && 
			(NewIccParameters.T01ConvChecksum != 0x02) )
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
 8000f40:	200b      	movs	r0, #11
 8000f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	if( (T01 == 0x01)
 8000f46:	2901      	cmp	r1, #1
 8000f48:	d00d      	beq.n	8000f66 <IFD_SetParameters+0x72>
			&& (NewIccParameters.T01ConvChecksum != 0x11)
			&& (NewIccParameters.T01ConvChecksum != 0x12)
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	
	if( (NewIccParameters.WaitingInteger >= 0xA0)
 8000f4a:	2f9f      	cmp	r7, #159	; 0x9f
 8000f4c:	d904      	bls.n	8000f58 <IFD_SetParameters+0x64>
			&& ((NewIccParameters.T01ConvChecksum & 0x10) == 0x10) )
 8000f4e:	06e9      	lsls	r1, r5, #27
 8000f50:	d502      	bpl.n	8000f58 <IFD_SetParameters+0x64>
		return SLOTERROR_BAD_WAITINGINTEGER;
 8000f52:	200d      	movs	r0, #13
 8000f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	
	if ((NewIccParameters.ClockStop != 0x00) && 
 8000f58:	2e03      	cmp	r6, #3
 8000f5a:	bf18      	it	ne
 8000f5c:	2e00      	cmpne	r6, #0
 8000f5e:	d008      	beq.n	8000f72 <IFD_SetParameters+0x7e>
	    (NewIccParameters.ClockStop != 0x03))
	{
		return SLOTERROR_BAD_CLOCKSTOP;
 8000f60:	200e      	movs	r0, #14
 8000f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	}

	if( (T01 == 0x01)
			&& (NewIccParameters.T01ConvChecksum != 0x10)
 8000f66:	f1a5 0310 	sub.w	r3, r5, #16
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d8e7      	bhi.n	8000f40 <IFD_SetParameters+0x4c>
 8000f70:	e7eb      	b.n	8000f4a <IFD_SetParameters+0x56>
	    (NewIccParameters.ClockStop != 0x03))
	{
		return SLOTERROR_BAD_CLOCKSTOP;
	}

	if( NewIccParameters.Nad != 0x00 )
 8000f72:	b114      	cbz	r4, 8000f7a <IFD_SetParameters+0x86>
	{
		return SLOTERROR_BAD_NAD;
 8000f74:	2010      	movs	r0, #16
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if( NewIccParameters.Nad != 0x00 )
	{
		return SLOTERROR_BAD_NAD;
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
 8000f7a:	f240 24fc 	movw	r4, #764	; 0x2fc
 8000f7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000f82:	7122      	strb	r2, [r4, #4]
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;
 8000f84:	7165      	strb	r5, [r4, #5]

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000f86:	f000 f8c3 	bl	8001110 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000f8a:	7963      	ldrb	r3, [r4, #5]
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000f8c:	b970      	cbnz	r0, 8000fac <IFD_SetParameters+0xb8>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000f8e:	f023 0302 	bic.w	r3, r3, #2
 8000f92:	7163      	strb	r3, [r4, #5]

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
 8000f94:	2300      	movs	r3, #0
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
 8000f96:	f884 9006 	strb.w	r9, [r4, #6]
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
 8000f9a:	71e7      	strb	r7, [r4, #7]
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
 8000f9c:	7226      	strb	r6, [r4, #8]
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
 8000f9e:	f884 8009 	strb.w	r8, [r4, #9]
	IccParameters.Nad            = NewIccParameters.Nad;
 8000fa2:	72a3      	strb	r3, [r4, #10]
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000fa4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
 8000fa8:	f7ff be6e 	b.w	8000c88 <IFD_ApplyParametersStructure>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	7163      	strb	r3, [r4, #5]
 8000fb2:	e7ef      	b.n	8000f94 <IFD_SetParameters+0xa0>

08000fb4 <IFD_EscapeSendHwName>:
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000fb4:	b4f0      	push	{r4, r5, r6, r7}
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000fb6:	f64a 145c 	movw	r4, #43356	; 0xa95c
 8000fba:	f6c0 0400 	movt	r4, #2048	; 0x800
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000fbe:	4605      	mov	r5, r0
 8000fc0:	460e      	mov	r6, r1
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000fc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fc4:	78a7      	ldrb	r7, [r4, #2]
 8000fc6:	f8b4 c000 	ldrh.w	ip, [r4]
 8000fca:	6028      	str	r0, [r5, #0]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000fcc:	2412      	movs	r4, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000fce:	6069      	str	r1, [r5, #4]
 8000fd0:	60aa      	str	r2, [r5, #8]
 8000fd2:	60eb      	str	r3, [r5, #12]
 8000fd4:	f8a5 c010 	strh.w	ip, [r5, #16]
 8000fd8:	74af      	strb	r7, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000fda:	6034      	str	r4, [r6, #0]
}
 8000fdc:	bcf0      	pop	{r4, r5, r6, r7}
 8000fde:	4770      	bx	lr

08000fe0 <IFD_Escape>:

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
  unsigned int nSize;

	nSize = *pBlockSize;
 8000fe0:	680b      	ldr	r3, [r1, #0]

	*pBlockSize = 0;				// No data bytes to send
 8000fe2:	2200      	movs	r2, #0

	if (1 == nSize)		 			
 8000fe4:	2b01      	cmp	r3, #1
}

#define IFD_ESCAPE_SEND_HW_NAME 2

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
 8000fe6:	b4f0      	push	{r4, r5, r6, r7}
 8000fe8:	460c      	mov	r4, r1
 8000fea:	4605      	mov	r5, r0
  unsigned int nSize;

	nSize = *pBlockSize;

	*pBlockSize = 0;				// No data bytes to send
 8000fec:	600a      	str	r2, [r1, #0]

	if (1 == nSize)		 			
 8000fee:	d002      	beq.n	8000ff6 <IFD_Escape+0x16>
			 IFD_EscapeSendHwName (pBlockBuffer,pBlockSize);
		} 
	}
	
	return SLOT_NO_ERROR;
}
 8000ff0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ff2:	2081      	movs	r0, #129	; 0x81
 8000ff4:	4770      	bx	lr

	*pBlockSize = 0;				// No data bytes to send

	if (1 == nSize)		 			
	{
		if (IFD_ESCAPE_SEND_HW_NAME == pBlockBuffer[0])
 8000ff6:	7803      	ldrb	r3, [r0, #0]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d1f9      	bne.n	8000ff0 <IFD_Escape+0x10>

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000ffc:	f64a 165c 	movw	r6, #43356	; 0xa95c
 8001000:	f6c0 0600 	movt	r6, #2048	; 0x800
 8001004:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001006:	f8b6 c000 	ldrh.w	ip, [r6]
 800100a:	78b7      	ldrb	r7, [r6, #2]
	*pBlockSize = strlen (CCID_HW_NAME);
 800100c:	2612      	movs	r6, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 800100e:	6028      	str	r0, [r5, #0]
 8001010:	6069      	str	r1, [r5, #4]
 8001012:	60aa      	str	r2, [r5, #8]
 8001014:	60eb      	str	r3, [r5, #12]
 8001016:	f8a5 c010 	strh.w	ip, [r5, #16]
 800101a:	74af      	strb	r7, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 800101c:	6026      	str	r6, [r4, #0]
 800101e:	e7e7      	b.n	8000ff0 <IFD_Escape+0x10>

08001020 <IFD_SetClock>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
	
	if(IccParameters.ClockStop == PARAM_CLOCK_NOTSTOPPED)
 8001020:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001028:	7a1b      	ldrb	r3, [r3, #8]
 800102a:	b12b      	cbz	r3, 8001038 <IFD_SetClock+0x18>
	{
		return (SLOTERROR_CMD_NOT_SUPPORTED);
	}
	
	if(ClockCmd == 0x00)
 800102c:	b908      	cbnz	r0, 8001032 <IFD_SetClock+0x12>
	{	
		ErrorCode = CRD_SetClock(ClockCmd);	
	}
	else
	{	
		ErrorCode = CRD_SetClock(IccParameters.ClockStop);	
 800102e:	f000 b873 	b.w	8001118 <CRD_SetClock>
 8001032:	4618      	mov	r0, r3
 8001034:	f000 b870 	b.w	8001118 <CRD_SetClock>
	}
	
	return ErrorCode;
}
 8001038:	4618      	mov	r0, r3
 800103a:	4770      	bx	lr

0800103c <IFD_SetATRData>:
  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
{	
 800103c:	b4f0      	push	{r4, r5, r6, r7}
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
 800103e:	f240 729c 	movw	r2, #1948	; 0x79c
 8001042:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001046:	7813      	ldrb	r3, [r2, #0]
	{
		return (SLOTERROR_BAD_POWERSELECT);
 8001048:	2007      	movs	r0, #7

unsigned char IFD_SetATRData (void)
{	
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
 800104a:	b32b      	cbz	r3, 8001098 <IFD_SetATRData+0x5c>
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 800104c:	f892 502b 	ldrb.w	r5, [r2, #43]	; 0x2b
 8001050:	f892 602c 	ldrb.w	r6, [r2, #44]	; 0x2c
 8001054:	f240 54fc 	movw	r4, #1532	; 0x5fc
 8001058:	19af      	adds	r7, r5, r6
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 800105a:	7850      	ldrb	r0, [r2, #1]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 800105c:	7891      	ldrb	r1, [r2, #2]
  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 800105e:	f2c2 0400 	movt	r4, #8192	; 0x2000
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8001062:	2300      	movs	r3, #0
  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8001064:	3702      	adds	r7, #2
 8001066:	7067      	strb	r7, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 8001068:	72a0      	strb	r0, [r4, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 800106a:	72e1      	strb	r1, [r4, #11]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 800106c:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 800106e:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001070:	7123      	strb	r3, [r4, #4]
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8001072:	b135      	cbz	r5, 8001082 <IFD_SetATRData+0x46>
 8001074:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8001076:	78c8      	ldrb	r0, [r1, #3]
 8001078:	18e1      	adds	r1, r4, r3
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 800107a:	3301      	adds	r3, #1
 800107c:	42ab      	cmp	r3, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 800107e:	7308      	strb	r0, [r1, #12]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8001080:	dbf8      	blt.n	8001074 <IFD_SetATRData+0x38>
 8001082:	442c      	add	r4, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8001084:	2300      	movs	r3, #0
 8001086:	b136      	cbz	r6, 8001096 <IFD_SetATRData+0x5a>
 8001088:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 800108a:	7dc8      	ldrb	r0, [r1, #23]
 800108c:	18e1      	adds	r1, r4, r3
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 800108e:	3301      	adds	r3, #1
 8001090:	42b3      	cmp	r3, r6
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8001092:	7308      	strb	r0, [r1, #12]
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8001094:	dbf8      	blt.n	8001088 <IFD_SetATRData+0x4c>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
 8001096:	2081      	movs	r0, #129	; 0x81
}
 8001098:	bcf0      	pop	{r4, r5, r6, r7}
 800109a:	4770      	bx	lr

0800109c <CRD_Init>:
/****************************************************************/
/* ROUTINE 	void CRD_Init(void)									                */
/****************************************************************/
void CRD_Init(void)
{
	CrdFlags = 0x00;
 800109c:	f240 7361 	movw	r3, #1889	; 0x761
 80010a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <CRD_GetHwError>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 80010ac:	2200      	movs	r2, #0

	if( bCurrentErrorFlag )
 80010ae:	f240 7361 	movw	r3, #1889	; 0x761
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 80010b2:	7002      	strb	r2, [r0, #0]

	if( bCurrentErrorFlag )
 80010b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b8:	781a      	ldrb	r2, [r3, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
 80010ba:	f002 0204 	and.w	r2, r2, #4
 80010be:	7002      	strb	r2, [r0, #0]
	if( bVoltageErrorFlag )
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	079b      	lsls	r3, r3, #30
 80010c4:	d504      	bpl.n	80010d0 <CRD_GetHwError+0x24>
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
 80010c6:	f042 0208 	orr.w	r2, r2, #8
 80010ca:	7002      	strb	r2, [r0, #0]
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 80010cc:	20fb      	movs	r0, #251	; 0xfb
 80010ce:	4770      	bx	lr
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	bf14      	ite	ne
 80010d4:	20fb      	movne	r0, #251	; 0xfb
 80010d6:	2081      	moveq	r0, #129	; 0x81

	if(ErrorCode != SLOT_NO_ERROR)
		{	CRD_VccOff();	};		/* Switch off power card */
	
	return ErrorCode;
}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop

080010dc <CRD_VccOn>:
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 80010dc:	f240 7361 	movw	r3, #1889	; 0x761
 80010e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010e4:	781a      	ldrb	r2, [r3, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 80010e6:	781b      	ldrb	r3, [r3, #0]
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 80010e8:	0752      	lsls	r2, r2, #29
 80010ea:	d501      	bpl.n	80010f0 <CRD_VccOn+0x14>
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 80010ec:	20fb      	movs	r0, #251	; 0xfb
 80010ee:	4770      	bx	lr

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 80010f0:	f013 0f02 	tst.w	r3, #2
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 80010f4:	bf14      	ite	ne
 80010f6:	20fb      	movne	r0, #251	; 0xfb
 80010f8:	2081      	moveq	r0, #129	; 0x81
		default:
			break;
	}
	
	return ( CRD_GetHwError(&HwErrorCode) );
}
 80010fa:	4770      	bx	lr

080010fc <CRD_VccOff>:
/****************************************************************/
/* ROUTINE 	void CRD_VccOff(void)																*/
/*    Switch off the Vcc Card and all other smart card pins			*/
/****************************************************************/
void CRD_VccOff(void)
{
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <CRD_VccOff_IT>:
/*    Switch off the Vcc Card and all other smart card pins			*/
/*    Routine to be used in Interrupt process only to avoid			*/
/*    reentrance																								*/
/****************************************************************/
void CRD_VccOff_IT(void)
{
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop

08001104 <CRD_SetMode>:
/*         unsigned char Mode  can be :																			*/
/*              CRD_MANUALMODE	(for Manual)																*/
/*              CRD_UARTMODE 	(for UART)																		*/
/****************************************************************************/
void CRD_SetMode(unsigned char Mode)
{
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <CRD_SetConvention>:
/*         unsigned char Convention  can be :																*/
/*              CRD_DIRECTCONV																							*/
/*              CRD_INVERSECONV 																						*/
/****************************************************************************/
void CRD_SetConvention(unsigned char Convention)
{
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop

0800110c <CRD_GetSlotStatus>:
/****************************************************************/
unsigned char CRD_GetSlotStatus(void)
{
// Always present
	return (CRD_PRESENTACTIVE);
}
 800110c:	2000      	movs	r0, #0
 800110e:	4770      	bx	lr

08001110 <CRD_GetConvention>:
/*         return the Convention currently in use.							*/
/****************************************************************/
unsigned char CRD_GetConvention(void)
{
	return (CRD_DIRECTCONV);	 // always
}
 8001110:	2000      	movs	r0, #0
 8001112:	4770      	bx	lr

08001114 <CRD_GetClockStatus>:
/*         return the Clock State.															*/
/****************************************************************/
unsigned char CRD_GetClockStatus(void)
{
	return (CRD_CLOCKRUNNING);
}
 8001114:	2000      	movs	r0, #0
 8001116:	4770      	bx	lr

08001118 <CRD_SetClock>:
	{
		return SLOTERROR_ICC_MUTE;
	}
	
	return SLOT_NO_ERROR;								// Clock is running
}
 8001118:	2081      	movs	r0, #129	; 0x81
 800111a:	4770      	bx	lr

0800111c <CRD_SetEtu>:
/*         unsigned int Etu  is a positive integer :						*/
/*              from 12 to 2048 																*/
/****************************************************************/
unsigned char CRD_SetEtu(unsigned int Etu, unsigned char Comp)
{
	if( (Etu<12) || (Etu>2048) )	return 0xFF;
 800111c:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8001120:	380c      	subs	r0, #12
	}
	
//	if(Comp)	CRDETU1 |= COMP;
	
	return 0x00;
}
 8001122:	4298      	cmp	r0, r3
 8001124:	bf8c      	ite	hi
 8001126:	20ff      	movhi	r0, #255	; 0xff
 8001128:	2000      	movls	r0, #0
 800112a:	4770      	bx	lr

0800112c <CRD_SetGuardTime>:
/* ROUTINE 	void CRD_SetGuardTime(unsigned int GuardTime)				*/
/*         unsigned int GuardTime  is a positive integer :			*/
/*              from 11 to 511 																	*/
/****************************************************************/
void CRD_SetGuardTime(unsigned int GuardTime)
{
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <CRD_SetWaitingTime>:
/* ROUTINE 	void CRD_SetWaitingTime(unsigned long WaitingTime)	*/
/*   unsigned long WaitingTime  is a positive long integer :		*/
/*              from 0 to 16777215															*/
/****************************************************************/
void CRD_SetWaitingTime(unsigned long WaitingTime)
{
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop

08001134 <CRD_StartWaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001134:	f240 7361 	movw	r3, #1889	; 0x761
 8001138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800113c:	781a      	ldrb	r2, [r3, #0]
 800113e:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <CRD_StopWaitingTime>:

/****************************************************************/
/* ROUTINE 	void CRD_StopWaitingTime(void)											*/
/****************************************************************/
void CRD_StopWaitingTime(void)
{
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <CRD_WaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800114c:	f240 7261 	movw	r2, #1889	; 0x761
 8001150:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001154:	7813      	ldrb	r3, [r2, #0]
 8001156:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 800115a:	7013      	strb	r3, [r2, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 800115c:	7813      	ldrb	r3, [r2, #0]
 800115e:	0719      	lsls	r1, r3, #28
 8001160:	d5fc      	bpl.n	800115c <CRD_WaitingTime+0x10>
	CRD_StopWaitingTime();
}
 8001162:	4770      	bx	lr

08001164 <CRD_InitReceive>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
 8001164:	b4f0      	push	{r4, r5, r6, r7}
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001166:	f240 7361 	movw	r3, #1889	; 0x761
 800116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800116e:	781f      	ldrb	r7, [r3, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001170:	f240 756c 	movw	r5, #1900	; 0x76c
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001174:	f007 07ef 	and.w	r7, r7, #239	; 0xef
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 8001178:	f240 7464 	movw	r4, #1892	; 0x764
	CrdNbData = 0;
 800117c:	f240 7270 	movw	r2, #1904	; 0x770
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001180:	f2c2 0500 	movt	r5, #8192	; 0x2000
	CrdBufferSize = ReceiveBufSize;
 8001184:	f2c2 0400 	movt	r4, #8192	; 0x2000
	CrdNbData = 0;
 8001188:	2600      	movs	r6, #0
 800118a:	f2c2 0200 	movt	r2, #8192	; 0x2000
	Reset_bBufferOverflowFlag;
 800118e:	701f      	strb	r7, [r3, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001190:	6029      	str	r1, [r5, #0]
	CrdBufferSize = ReceiveBufSize;
 8001192:	6020      	str	r0, [r4, #0]
	CrdNbData = 0;
 8001194:	6016      	str	r6, [r2, #0]
	Reset_bBufferOverflowFlag;
}
 8001196:	bcf0      	pop	{r4, r5, r6, r7}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <CRD_CharRepeatOn>:
/* ROUTINE 	void CRD_CharRepeatOn(void)													*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOn(void)
{
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop

080011a0 <CRD_CharRepeatOff>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOff(void)
{
	Reset_bParityErrorFlag;
 80011a0:	f240 7361 	movw	r3, #1889	; 0x761
 80011a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a8:	781a      	ldrb	r2, [r3, #0]
 80011aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop

080011b4 <CRD_EndReceive>:
/*   Unvalidate Receive interrupt																*/
/*   Return the number of bytes received												*/
/****************************************************************/
unsigned int CRD_EndReceive(void)
{
	return CrdNbData;
 80011b4:	f240 7370 	movw	r3, #1904	; 0x770
 80011b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	4770      	bx	lr

080011c0 <CRD_InitTransmit>:
/* ROUTINE 	void CRD_InitTransmit()															*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
 80011c0:	b430      	push	{r4, r5}
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80011c2:	f240 7361 	movw	r3, #1889	; 0x761
 80011c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ca:	781d      	ldrb	r5, [r3, #0]
	pCrdBuffer++;
 80011cc:	f240 746c 	movw	r4, #1900	; 0x76c
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80011d0:	f005 05ef 	and.w	r5, r5, #239	; 0xef
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80011d4:	f240 7270 	movw	r2, #1904	; 0x770
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 80011d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80011dc:	3101      	adds	r1, #1
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80011de:	f2c2 0200 	movt	r2, #8192	; 0x2000
	Reset_bBufferOverflowFlag;
 80011e2:	701d      	strb	r5, [r3, #0]
	pCrdBuffer++;
 80011e4:	6021      	str	r1, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80011e6:	6010      	str	r0, [r2, #0]
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
}
 80011e8:	bc30      	pop	{r4, r5}
 80011ea:	4770      	bx	lr

080011ec <CRD_NumberOfBytesToTransmit>:
/* ROUTINE 	unsigned int CRD_NumberOfBytesToTransmit(void)			*/
/*   Return number of bytes to transmit before buffer empty.		*/
/****************************************************************/
unsigned int CRD_NumberOfBytesToTransmit(void)
{
	return CrdNbData;
 80011ec:	f240 7370 	movw	r3, #1904	; 0x770
 80011f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	4770      	bx	lr

080011f8 <CRD_EndTransmit>:
/* ROUTINE 	unsigned int CRD_EndTransmit(void)									*/
/*   Unvalid Transmit interrupt																	*/
/****************************************************************/
unsigned int CRD_EndTransmit(void)
{
	return CrdNbData;
 80011f8:	f240 7370 	movw	r3, #1904	; 0x770
 80011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	4770      	bx	lr

08001204 <ICC_ResetAsync>:

/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
 8001204:	b430      	push	{r4, r5}
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001206:	f240 7261 	movw	r2, #1889	; 0x761
 800120a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800120e:	7815      	ldrb	r5, [r2, #0]
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 8001210:	f240 7160 	movw	r1, #1888	; 0x760
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 8001214:	f240 7368 	movw	r3, #1896	; 0x768
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001218:	f005 05f7 	and.w	r5, r5, #247	; 0xf7
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 800121c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001220:	2401      	movs	r4, #1
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 8001222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001226:	2003      	movs	r0, #3
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001228:	7015      	strb	r5, [r2, #0]
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 800122a:	700c      	strb	r4, [r1, #0]
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 800122c:	7018      	strb	r0, [r3, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 800122e:	7813      	ldrb	r3, [r2, #0]
 8001230:	0718      	lsls	r0, r3, #28
 8001232:	d5fc      	bpl.n	800122e <ICC_ResetAsync+0x2a>
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
	
	CRD_SetMode(CRD_MANUALMODE);

	CRD_WaitingTime( POWERUP_WAITINGTIME );
}
 8001234:	bc30      	pop	{r4, r5}
 8001236:	4770      	bx	lr

08001238 <ICC_SendCommandAsync>:
/*      Return error code :																			*/
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
 8001238:	b470      	push	{r4, r5, r6}
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 800123a:	f240 7461 	movw	r4, #1889	; 0x761
 800123e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001242:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
 8001244:	2a00      	cmp	r2, #0
 8001246:	d130      	bne.n	80012aa <ICC_SendCommandAsync+0x72>
	{
		Reset_bProtocolTypeFlag;
 8001248:	f003 03df 	and.w	r3, r3, #223	; 0xdf
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 800124c:	2905      	cmp	r1, #5
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 800124e:	7023      	strb	r3, [r4, #0]
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 8001250:	d02f      	beq.n	80012b2 <ICC_SendCommandAsync+0x7a>
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 8001252:	7823      	ldrb	r3, [r4, #0]
	pCrdBuffer++;
 8001254:	f240 756c 	movw	r5, #1900	; 0x76c
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 8001258:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800125c:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800125e:	7826      	ldrb	r6, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 8001260:	f240 7270 	movw	r2, #1904	; 0x770
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 8001264:	3001      	adds	r0, #1
 8001266:	f2c2 0500 	movt	r5, #8192	; 0x2000
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800126a:	f006 06f7 	and.w	r6, r6, #247	; 0xf7
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 800126e:	f2c2 0200 	movt	r2, #8192	; 0x2000

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001272:	f240 7361 	movw	r3, #1889	; 0x761
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 8001276:	6028      	str	r0, [r5, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001278:	7026      	strb	r6, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 800127a:	6011      	str	r1, [r2, #0]

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 800127c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001280:	e005      	b.n	800128e <ICC_SendCommandAsync+0x56>
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	0716      	lsls	r6, r2, #28
 8001286:	d405      	bmi.n	8001294 <ICC_SendCommandAsync+0x5c>
 8001288:	781a      	ldrb	r2, [r3, #0]
 800128a:	06d5      	lsls	r5, r2, #27
 800128c:	d402      	bmi.n	8001294 <ICC_SendCommandAsync+0x5c>
 800128e:	7822      	ldrb	r2, [r4, #0]
 8001290:	07d2      	lsls	r2, r2, #31
 8001292:	d5f6      	bpl.n	8001282 <ICC_SendCommandAsync+0x4a>
	{
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 8001294:	7823      	ldrb	r3, [r4, #0]
 8001296:	07dc      	lsls	r4, r3, #31
		return SLOTERROR_XFR_PARITY_ERROR;
 8001298:	bf48      	it	mi
 800129a:	20fd      	movmi	r0, #253	; 0xfd
	{
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 800129c:	d403      	bmi.n	80012a6 <ICC_SendCommandAsync+0x6e>
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
 800129e:	2900      	cmp	r1, #0
 80012a0:	bf0c      	ite	eq
 80012a2:	2081      	moveq	r0, #129	; 0x81
 80012a4:	20fe      	movne	r0, #254	; 0xfe
	
	return SLOT_NO_ERROR;
}
 80012a6:	bc70      	pop	{r4, r5, r6}
 80012a8:	4770      	bx	lr
			InstructionByte = *(pTransmitBuffer+1);
		}
	}
	else
	{	
		Set_bProtocolTypeFlag;	
 80012aa:	f043 0320 	orr.w	r3, r3, #32
 80012ae:	7023      	strb	r3, [r4, #0]
 80012b0:	e7cf      	b.n	8001252 <ICC_SendCommandAsync+0x1a>
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80012b2:	f240 7268 	movw	r2, #1896	; 0x768
 80012b6:	f240 7360 	movw	r3, #1888	; 0x760
 80012ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80012be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c2:	7815      	ldrb	r5, [r2, #0]
 80012c4:	781a      	ldrb	r2, [r3, #0]
 80012c6:	4295      	cmp	r5, r2
 80012c8:	d0c3      	beq.n	8001252 <ICC_SendCommandAsync+0x1a>
		{
			InstructionByte = *(pTransmitBuffer+1);
 80012ca:	7842      	ldrb	r2, [r0, #1]
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	e7c0      	b.n	8001252 <ICC_SendCommandAsync+0x1a>

080012d0 <ICC_ReceiveAnswerAsync>:
/*      Return error code :																			*/
/*			0x00 if OK																							*/
/****************************************************************/
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
 80012d0:	b4f0      	push	{r4, r5, r6, r7}
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 80012d2:	f240 7461 	movw	r4, #1889	; 0x761
 80012d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80012da:	7823      	ldrb	r3, [r4, #0]
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
 80012dc:	f8d1 c000 	ldr.w	ip, [r1]
	Set_bProcedureByteFlag;
 80012e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012e4:	7023      	strb	r3, [r4, #0]
void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80012e6:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80012e8:	f240 7264 	movw	r2, #1892	; 0x764
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80012ec:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80012f0:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80012f2:	7827      	ldrb	r7, [r4, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80012f4:	f240 756c 	movw	r5, #1900	; 0x76c
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80012f8:	f240 7370 	movw	r3, #1904	; 0x770
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80012fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001300:	f007 07f7 	and.w	r7, r7, #247	; 0xf7
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001304:	f2c2 0500 	movt	r5, #8192	; 0x2000
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130c:	2600      	movs	r6, #0
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 800130e:	f8c2 c000 	str.w	ip, [r2]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001312:	7027      	strb	r7, [r4, #0]
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001314:	4622      	mov	r2, r4
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001316:	6028      	str	r0, [r5, #0]
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001318:	601e      	str	r6, [r3, #0]
 800131a:	e005      	b.n	8001328 <ICC_ReceiveAnswerAsync+0x58>
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 800131c:	7813      	ldrb	r3, [r2, #0]
 800131e:	071d      	lsls	r5, r3, #28
 8001320:	d405      	bmi.n	800132e <ICC_ReceiveAnswerAsync+0x5e>
 8001322:	7813      	ldrb	r3, [r2, #0]
 8001324:	06d8      	lsls	r0, r3, #27
 8001326:	d402      	bmi.n	800132e <ICC_ReceiveAnswerAsync+0x5e>
 8001328:	7823      	ldrb	r3, [r4, #0]
 800132a:	07de      	lsls	r6, r3, #31
 800132c:	d5f6      	bpl.n	800131c <ICC_ReceiveAnswerAsync+0x4c>
	{
	}
	
	*pAnswerSize = CRD_EndReceive();
 800132e:	2300      	movs	r3, #0
 8001330:	600b      	str	r3, [r1, #0]
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 8001332:	7822      	ldrb	r2, [r4, #0]
 8001334:	f240 7361 	movw	r3, #1889	; 0x761
 8001338:	07d1      	lsls	r1, r2, #31
 800133a:	f2c2 0300 	movt	r3, #8192	; 0x2000
		return SLOTERROR_XFR_PARITY_ERROR;
 800133e:	bf48      	it	mi
 8001340:	20fd      	movmi	r0, #253	; 0xfd
	}
	
	*pAnswerSize = CRD_EndReceive();
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 8001342:	d405      	bmi.n	8001350 <ICC_ReceiveAnswerAsync+0x80>
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if( bBufferOverflowFlag )
 8001344:	781b      	ldrb	r3, [r3, #0]
		return SLOTERROR_XFR_OVERRUN;
 8001346:	f013 0f10 	tst.w	r3, #16
 800134a:	bf0c      	ite	eq
 800134c:	20fe      	moveq	r0, #254	; 0xfe
 800134e:	20fc      	movne	r0, #252	; 0xfc
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001350:	bcf0      	pop	{r4, r5, r6, r7}
 8001352:	4770      	bx	lr

08001354 <PC_to_RDR_IccPowerOn>:
/************************************************************************************/
/*		BULK OUT ROUTINES																															*/
/************************************************************************************/

unsigned char PC_to_RDR_IccPowerOn(void)
{	
 8001354:	b508      	push	{r3, lr}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001356:	f240 53fc 	movw	r3, #1532	; 0x5fc
 800135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800135e:	795a      	ldrb	r2, [r3, #5]
 8001360:	b10a      	cbz	r2, 8001366 <PC_to_RDR_IccPowerOn+0x12>
		return SLOTERROR_BAD_SLOT;
 8001362:	2005      	movs	r0, #5
 8001364:	bd08      	pop	{r3, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001366:	785a      	ldrb	r2, [r3, #1]
 8001368:	b972      	cbnz	r2, 8001388 <PC_to_RDR_IccPowerOn+0x34>
 800136a:	789a      	ldrb	r2, [r3, #2]
 800136c:	b962      	cbnz	r2, 8001388 <PC_to_RDR_IccPowerOn+0x34>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 800136e:	78da      	ldrb	r2, [r3, #3]
 8001370:	b952      	cbnz	r2, 8001388 <PC_to_RDR_IccPowerOn+0x34>
 8001372:	791b      	ldrb	r3, [r3, #4]
 8001374:	b943      	cbnz	r3, 8001388 <PC_to_RDR_IccPowerOn+0x34>
		return SLOTERROR_BAD_LENTGH;

	if( bAbortRequestFlag )
 8001376:	f240 53f8 	movw	r3, #1528	; 0x5f8
 800137a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	069b      	lsls	r3, r3, #26
 8001382:	d503      	bpl.n	800138c <PC_to_RDR_IccPowerOn+0x38>
		return SLOTERROR_CMD_ABORTED;
 8001384:	20ff      	movs	r0, #255	; 0xff
	{
		return (SLOTERROR_HW_ERROR);
	}
	
	return (SLOT_NO_ERROR);
}
 8001386:	bd08      	pop	{r3, pc}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001388:	2001      	movs	r0, #1
 800138a:	bd08      	pop	{r3, pc}

	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if (FALSE == RestartSmartcard())
 800138c:	f001 fbca 	bl	8002b24 <RestartSmartcard>
	{
		return (SLOTERROR_HW_ERROR);
 8001390:	2800      	cmp	r0, #0
 8001392:	bf14      	ite	ne
 8001394:	2081      	movne	r0, #129	; 0x81
 8001396:	20fb      	moveq	r0, #251	; 0xfb
 8001398:	bd08      	pop	{r3, pc}
 800139a:	bf00      	nop

0800139c <PC_to_RDR_IccPowerOff>:
{unsigned int i;for (i=0;i<50000;i++);}
{unsigned int i;for (i=0;i<50000;i++);}
//	Delay (1); // Wait for 10 ms
*/
	return SLOT_NO_ERROR;
}
 800139c:	2081      	movs	r0, #129	; 0x81
 800139e:	4770      	bx	lr

080013a0 <PC_to_RDR_GetSlotStatus>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80013a0:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013a2:	f240 53fc 	movw	r3, #1532	; 0x5fc
 80013a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013aa:	795a      	ldrb	r2, [r3, #5]
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80013ac:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 80013ae:	2005      	movs	r0, #5
unsigned char PC_to_RDR_GetSlotStatus(void)
{
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013b0:	b112      	cbz	r2, 80013b8 <PC_to_RDR_GetSlotStatus+0x18>
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013b2:	b003      	add	sp, #12
 80013b4:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80013b8:	785a      	ldrb	r2, [r3, #1]
 80013ba:	b94a      	cbnz	r2, 80013d0 <PC_to_RDR_GetSlotStatus+0x30>
 80013bc:	789a      	ldrb	r2, [r3, #2]
 80013be:	b93a      	cbnz	r2, 80013d0 <PC_to_RDR_GetSlotStatus+0x30>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80013c0:	78da      	ldrb	r2, [r3, #3]
 80013c2:	b92a      	cbnz	r2, 80013d0 <PC_to_RDR_GetSlotStatus+0x30>
 80013c4:	791a      	ldrb	r2, [r3, #4]
 80013c6:	b91a      	cbnz	r2, 80013d0 <PC_to_RDR_GetSlotStatus+0x30>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80013c8:	79da      	ldrb	r2, [r3, #7]
 80013ca:	b12a      	cbz	r2, 80013d8 <PC_to_RDR_GetSlotStatus+0x38>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80013cc:	2007      	movs	r0, #7
 80013ce:	e7f0      	b.n	80013b2 <PC_to_RDR_GetSlotStatus+0x12>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80013d0:	2001      	movs	r0, #1
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013d2:	b003      	add	sp, #12
 80013d4:	f85d fb04 	ldr.w	pc, [sp], #4

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80013d8:	7a1a      	ldrb	r2, [r3, #8]
 80013da:	2a00      	cmp	r2, #0
 80013dc:	d1f6      	bne.n	80013cc <PC_to_RDR_GetSlotStatus+0x2c>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80013de:	7a5b      	ldrb	r3, [r3, #9]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1f3      	bne.n	80013cc <PC_to_RDR_GetSlotStatus+0x2c>
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80013e4:	f10d 0007 	add.w	r0, sp, #7
 80013e8:	f7ff fe60 	bl	80010ac <CRD_GetHwError>

	return ErrorCode;
 80013ec:	e7e1      	b.n	80013b2 <PC_to_RDR_GetSlotStatus+0x12>
 80013ee:	bf00      	nop

080013f0 <PC_to_RDR_XfrBlock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 80013f0:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013f2:	f240 54fc 	movw	r4, #1532	; 0x5fc
 80013f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80013fa:	7963      	ldrb	r3, [r4, #5]
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 80013fc:	b083      	sub	sp, #12
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 80013fe:	2005      	movs	r0, #5
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001400:	b10b      	cbz	r3, 8001406 <PC_to_RDR_XfrBlock+0x16>
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 8001402:	b003      	add	sp, #12
 8001404:	bd30      	pop	{r4, r5, pc}
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 8001406:	78a1      	ldrb	r1, [r4, #2]
 8001408:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 800140a:	78e2      	ldrb	r2, [r4, #3]
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 800140c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001410:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001412:	b972      	cbnz	r2, 8001432 <PC_to_RDR_XfrBlock+0x42>
 8001414:	7922      	ldrb	r2, [r4, #4]
 8001416:	b962      	cbnz	r2, 8001432 <PC_to_RDR_XfrBlock+0x42>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 8001418:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 800141a:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 800141e:	d208      	bcs.n	8001432 <PC_to_RDR_XfrBlock+0x42>
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
 8001420:	f240 55f8 	movw	r5, #1528	; 0x5f8
 8001424:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8001428:	782b      	ldrb	r3, [r5, #0]
 800142a:	069a      	lsls	r2, r3, #26
 800142c:	d504      	bpl.n	8001438 <PC_to_RDR_XfrBlock+0x48>
		return SLOTERROR_CMD_ABORTED;
 800142e:	20ff      	movs	r0, #255	; 0xff
 8001430:	e7e7      	b.n	8001402 <PC_to_RDR_XfrBlock+0x12>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 8001432:	2001      	movs	r0, #1
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 8001434:	b003      	add	sp, #12
 8001436:	bd30      	pop	{r4, r5, pc}
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001438:	f10d 0003 	add.w	r0, sp, #3
 800143c:	f7ff fe36 	bl	80010ac <CRD_GetHwError>

	if(ErrorCode != SLOT_NO_ERROR)
 8001440:	2881      	cmp	r0, #129	; 0x81
 8001442:	d1de      	bne.n	8001402 <PC_to_RDR_XfrBlock+0x12>
		return ErrorCode;

// This parameter did not define the answer size RB ??? 	
	ExpectedAnswerSize = MAKEWORD(UsbMessageBuffer[OFFSET_WLEVELPARAMETER+1],
 8001444:	7a23      	ldrb	r3, [r4, #8]
 8001446:	7a62      	ldrb	r2, [r4, #9]
									              UsbMessageBuffer[OFFSET_WLEVELPARAMETER]);
	
	ErrorCode = IFD_XfrBlock(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize, ExpectedAnswerSize);
 8001448:	f104 000a 	add.w	r0, r4, #10
 800144c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8001450:	a901      	add	r1, sp, #4
 8001452:	f7ff fcdf 	bl	8000e14 <IFD_XfrBlock>
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	
	if( bAbortRequestFlag )
 8001456:	782b      	ldrb	r3, [r5, #0]
 8001458:	f003 0320 	and.w	r3, r3, #32
 800145c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1e4      	bne.n	800142e <PC_to_RDR_XfrBlock+0x3e>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
 8001464:	2881      	cmp	r0, #129	; 0x81
 8001466:	d1cc      	bne.n	8001402 <PC_to_RDR_XfrBlock+0x12>
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 8001468:	9b01      	ldr	r3, [sp, #4]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 800146a:	70e2      	strb	r2, [r4, #3]
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 800146c:	0a19      	lsrs	r1, r3, #8
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 800146e:	7122      	strb	r2, [r4, #4]
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 8001470:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001472:	70a1      	strb	r1, [r4, #2]
 8001474:	e7c5      	b.n	8001402 <PC_to_RDR_XfrBlock+0x12>
 8001476:	bf00      	nop

08001478 <PC_to_RDR_GetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 8001478:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800147a:	f240 50fc 	movw	r0, #1532	; 0x5fc
 800147e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001482:	7943      	ldrb	r3, [r0, #5]
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 8001484:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001486:	b11b      	cbz	r3, 8001490 <PC_to_RDR_GetParameters+0x18>
		return SLOTERROR_BAD_SLOT;
 8001488:	2005      	movs	r0, #5
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800148a:	b003      	add	sp, #12
 800148c:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
 8001490:	7843      	ldrb	r3, [r0, #1]
 8001492:	b94b      	cbnz	r3, 80014a8 <PC_to_RDR_GetParameters+0x30>
 8001494:	7883      	ldrb	r3, [r0, #2]
 8001496:	b93b      	cbnz	r3, 80014a8 <PC_to_RDR_GetParameters+0x30>
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
 8001498:	78c3      	ldrb	r3, [r0, #3]
 800149a:	b92b      	cbnz	r3, 80014a8 <PC_to_RDR_GetParameters+0x30>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 800149c:	7903      	ldrb	r3, [r0, #4]
 800149e:	b91b      	cbnz	r3, 80014a8 <PC_to_RDR_GetParameters+0x30>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80014a0:	79c3      	ldrb	r3, [r0, #7]
 80014a2:	b12b      	cbz	r3, 80014b0 <PC_to_RDR_GetParameters+0x38>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
 80014a4:	2007      	movs	r0, #7
 80014a6:	e7f0      	b.n	800148a <PC_to_RDR_GetParameters+0x12>
	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
 80014a8:	2001      	movs	r0, #1
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80014aa:	b003      	add	sp, #12
 80014ac:	f85d fb04 	ldr.w	pc, [sp], #4
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80014b0:	7a03      	ldrb	r3, [r0, #8]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f6      	bne.n	80014a4 <PC_to_RDR_GetParameters+0x2c>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
 80014b6:	7a41      	ldrb	r1, [r0, #9]
 80014b8:	2900      	cmp	r1, #0
 80014ba:	d1f3      	bne.n	80014a4 <PC_to_RDR_GetParameters+0x2c>
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
	}

	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80014bc:	300a      	adds	r0, #10
 80014be:	f7ff fd19 	bl	8000ef4 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 80014c2:	2881      	cmp	r0, #129	; 0x81
 80014c4:	d1e1      	bne.n	800148a <PC_to_RDR_GetParameters+0x12>
	{
		return ErrorCode;
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014c6:	f10d 0007 	add.w	r0, sp, #7
 80014ca:	f7ff fdef 	bl	80010ac <CRD_GetHwError>

	return ErrorCode;
 80014ce:	e7dc      	b.n	800148a <PC_to_RDR_GetParameters+0x12>

080014d0 <PC_to_RDR_ResetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 80014d0:	b570      	push	{r4, r5, r6, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014d2:	f240 53fc 	movw	r3, #1532	; 0x5fc
 80014d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014da:	795a      	ldrb	r2, [r3, #5]
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 80014dc:	b082      	sub	sp, #8
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 80014de:	2005      	movs	r0, #5
unsigned char PC_to_RDR_ResetParameters(void)
{
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014e0:	b10a      	cbz	r2, 80014e6 <PC_to_RDR_ResetParameters+0x16>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80014e2:	b002      	add	sp, #8
 80014e4:	bd70      	pop	{r4, r5, r6, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80014e6:	785a      	ldrb	r2, [r3, #1]
 80014e8:	b94a      	cbnz	r2, 80014fe <PC_to_RDR_ResetParameters+0x2e>
 80014ea:	789a      	ldrb	r2, [r3, #2]
 80014ec:	b93a      	cbnz	r2, 80014fe <PC_to_RDR_ResetParameters+0x2e>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80014ee:	78da      	ldrb	r2, [r3, #3]
 80014f0:	b92a      	cbnz	r2, 80014fe <PC_to_RDR_ResetParameters+0x2e>
 80014f2:	791a      	ldrb	r2, [r3, #4]
 80014f4:	b91a      	cbnz	r2, 80014fe <PC_to_RDR_ResetParameters+0x2e>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80014f6:	79da      	ldrb	r2, [r3, #7]
 80014f8:	b122      	cbz	r2, 8001504 <PC_to_RDR_ResetParameters+0x34>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80014fa:	2007      	movs	r0, #7
 80014fc:	e7f1      	b.n	80014e2 <PC_to_RDR_ResetParameters+0x12>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80014fe:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001500:	b002      	add	sp, #8
 8001502:	bd70      	pop	{r4, r5, r6, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001504:	7a1a      	ldrb	r2, [r3, #8]
 8001506:	2a00      	cmp	r2, #0
 8001508:	d1f7      	bne.n	80014fa <PC_to_RDR_ResetParameters+0x2a>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 800150a:	7a5a      	ldrb	r2, [r3, #9]
 800150c:	2a00      	cmp	r2, #0
 800150e:	d1f4      	bne.n	80014fa <PC_to_RDR_ResetParameters+0x2a>
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 8001510:	250a      	movs	r5, #10
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001512:	4611      	mov	r1, r2

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 8001514:	2611      	movs	r6, #17
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001516:	2403      	movs	r4, #3
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001518:	1958      	adds	r0, r3, r5
	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
 800151a:	72da      	strb	r2, [r3, #11]
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
 800151c:	731a      	strb	r2, [r3, #12]
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
 800151e:	73da      	strb	r2, [r3, #15]
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
 8001520:	741a      	strb	r2, [r3, #16]

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 8001522:	729e      	strb	r6, [r3, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 8001524:	735d      	strb	r5, [r3, #13]
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001526:	739c      	strb	r4, [r3, #14]
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001528:	f7ff fce4 	bl	8000ef4 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 800152c:	2881      	cmp	r0, #129	; 0x81
 800152e:	d1d8      	bne.n	80014e2 <PC_to_RDR_ResetParameters+0x12>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001530:	f10d 0007 	add.w	r0, sp, #7
 8001534:	f7ff fdba 	bl	80010ac <CRD_GetHwError>

	return ErrorCode;
 8001538:	e7d3      	b.n	80014e2 <PC_to_RDR_ResetParameters+0x12>
 800153a:	bf00      	nop

0800153c <PC_to_RDR_SetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 800153c:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800153e:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8001542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001546:	795a      	ldrb	r2, [r3, #5]
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 8001548:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 800154a:	2005      	movs	r0, #5
unsigned char PC_to_RDR_SetParameters(void)
{
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800154c:	b10a      	cbz	r2, 8001552 <PC_to_RDR_SetParameters+0x16>
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800154e:	b003      	add	sp, #12
 8001550:	bd30      	pop	{r4, r5, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if( UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0
 8001552:	789a      	ldrb	r2, [r3, #2]
 8001554:	b9b2      	cbnz	r2, 8001584 <PC_to_RDR_SetParameters+0x48>
 8001556:	78da      	ldrb	r2, [r3, #3]
 8001558:	b9a2      	cbnz	r2, 8001584 <PC_to_RDR_SetParameters+0x48>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 800155a:	791a      	ldrb	r2, [r3, #4]
 800155c:	b992      	cbnz	r2, 8001584 <PC_to_RDR_SetParameters+0x48>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
 800155e:	785a      	ldrb	r2, [r3, #1]
 8001560:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
 8001564:	2905      	cmp	r1, #5
 8001566:	d10d      	bne.n	8001584 <PC_to_RDR_SetParameters+0x48>
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
 8001568:	2a07      	cmp	r2, #7
 800156a:	d00e      	beq.n	800158a <PC_to_RDR_SetParameters+0x4e>
	{
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
	}

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
 800156c:	2a05      	cmp	r2, #5
 800156e:	bf08      	it	eq
 8001570:	79da      	ldrbeq	r2, [r3, #7]
 8001572:	d00e      	beq.n	8001592 <PC_to_RDR_SetParameters+0x56>
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 8001574:	7a1b      	ldrb	r3, [r3, #8]
 8001576:	f240 54fc 	movw	r4, #1532	; 0x5fc
 800157a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800157e:	b163      	cbz	r3, 800159a <PC_to_RDR_SetParameters+0x5e>
		return SLOTERROR_BAD_ABRFU_2B;
 8001580:	2008      	movs	r0, #8
 8001582:	e7e4      	b.n	800154e <PC_to_RDR_SetParameters+0x12>

	if( UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;
 8001584:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001586:	b003      	add	sp, #12
 8001588:	bd30      	pop	{r4, r5, pc}
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
 800158a:	79da      	ldrb	r2, [r3, #7]
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
 800158c:	2a01      	cmp	r2, #1
 800158e:	d0f1      	beq.n	8001574 <PC_to_RDR_SetParameters+0x38>
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
	{
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
 8001590:	7059      	strb	r1, [r3, #1]

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x00))
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x07)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;
 8001592:	2007      	movs	r0, #7
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
	}

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x00))
 8001594:	2a00      	cmp	r2, #0
 8001596:	d1da      	bne.n	800154e <PC_to_RDR_SetParameters+0x12>
 8001598:	e7ec      	b.n	8001574 <PC_to_RDR_SetParameters+0x38>
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800159a:	7a65      	ldrb	r5, [r4, #9]
 800159c:	2d00      	cmp	r5, #0
 800159e:	d1ef      	bne.n	8001580 <PC_to_RDR_SetParameters+0x44>

	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
 80015a0:	2382      	movs	r3, #130	; 0x82
 80015a2:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80015a4:	f7ff fdb2 	bl	800110c <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80015a8:	2207      	movs	r2, #7
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80015aa:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80015ac:	2301      	movs	r3, #1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80015ae:	eb0d 0002 	add.w	r0, sp, r2
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
 80015b2:	7225      	strb	r5, [r4, #8]
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
 80015b4:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
 80015b6:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;
 80015b8:	7125      	strb	r5, [r4, #4]
// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80015ba:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80015bc:	7263      	strb	r3, [r4, #9]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80015be:	f7ff fd75 	bl	80010ac <CRD_GetHwError>

	return ErrorCode;
 80015c2:	e7c4      	b.n	800154e <PC_to_RDR_SetParameters+0x12>

080015c4 <PC_to_RDR_Escape>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80015c4:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80015c6:	f240 54fc 	movw	r4, #1532	; 0x5fc
 80015ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80015ce:	7963      	ldrb	r3, [r4, #5]
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80015d0:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 80015d2:	2005      	movs	r0, #5
{
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80015d4:	b10b      	cbz	r3, 80015da <PC_to_RDR_Escape+0x16>
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 80015d6:	b003      	add	sp, #12
 80015d8:	bd30      	pop	{r4, r5, pc}
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80015da:	78a1      	ldrb	r1, [r4, #2]
 80015dc:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80015de:	78e2      	ldrb	r2, [r4, #3]
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80015e0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80015e4:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80015e6:	b94a      	cbnz	r2, 80015fc <PC_to_RDR_Escape+0x38>
 80015e8:	7922      	ldrb	r2, [r4, #4]
 80015ea:	b93a      	cbnz	r2, 80015fc <PC_to_RDR_Escape+0x38>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 80015ec:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 80015ee:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 80015f2:	d203      	bcs.n	80015fc <PC_to_RDR_Escape+0x38>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80015f4:	79e3      	ldrb	r3, [r4, #7]
 80015f6:	b123      	cbz	r3, 8001602 <PC_to_RDR_Escape+0x3e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80015f8:	2007      	movs	r0, #7
 80015fa:	e7ec      	b.n	80015d6 <PC_to_RDR_Escape+0x12>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 80015fc:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 80015fe:	b003      	add	sp, #12
 8001600:	bd30      	pop	{r4, r5, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001602:	7a23      	ldrb	r3, [r4, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1f7      	bne.n	80015f8 <PC_to_RDR_Escape+0x34>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001608:	7a63      	ldrb	r3, [r4, #9]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1f4      	bne.n	80015f8 <PC_to_RDR_Escape+0x34>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( bAbortRequestFlag )
 800160e:	f240 55f8 	movw	r5, #1528	; 0x5f8
 8001612:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8001616:	782b      	ldrb	r3, [r5, #0]
 8001618:	0698      	lsls	r0, r3, #26
 800161a:	d501      	bpl.n	8001620 <PC_to_RDR_Escape+0x5c>
		return SLOTERROR_CMD_ABORTED;
 800161c:	20ff      	movs	r0, #255	; 0xff
 800161e:	e7da      	b.n	80015d6 <PC_to_RDR_Escape+0x12>
	
	ErrorCode = IFD_Escape(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize);
 8001620:	a901      	add	r1, sp, #4
 8001622:	f104 000a 	add.w	r0, r4, #10
 8001626:	f7ff fcdb 	bl	8000fe0 <IFD_Escape>
	// USB_Action();
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	if( bAbortRequestFlag )
 800162a:	782b      	ldrb	r3, [r5, #0]
 800162c:	0699      	lsls	r1, r3, #26
 800162e:	d4f5      	bmi.n	800161c <PC_to_RDR_Escape+0x58>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
 8001630:	2881      	cmp	r0, #129	; 0x81
 8001632:	d1d0      	bne.n	80015d6 <PC_to_RDR_Escape+0x12>
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 8001634:	9a01      	ldr	r2, [sp, #4]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001636:	2300      	movs	r3, #0
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001638:	0a11      	lsrs	r1, r2, #8
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800163a:	f10d 0003 	add.w	r0, sp, #3
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 800163e:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001640:	70a1      	strb	r1, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001642:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001644:	7123      	strb	r3, [r4, #4]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001646:	f7ff fd31 	bl	80010ac <CRD_GetHwError>
	return ErrorCode;
 800164a:	e7c4      	b.n	80015d6 <PC_to_RDR_Escape+0x12>

0800164c <PC_to_RDR_IccClock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 800164c:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800164e:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8001652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001656:	795a      	ldrb	r2, [r3, #5]
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 8001658:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;
 800165a:	2005      	movs	r0, #5
unsigned char PC_to_RDR_IccClock(void)
{
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800165c:	b112      	cbz	r2, 8001664 <PC_to_RDR_IccClock+0x18>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 800165e:	b003      	add	sp, #12
 8001660:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001664:	785a      	ldrb	r2, [r3, #1]
 8001666:	b972      	cbnz	r2, 8001686 <PC_to_RDR_IccClock+0x3a>
 8001668:	789a      	ldrb	r2, [r3, #2]
 800166a:	b962      	cbnz	r2, 8001686 <PC_to_RDR_IccClock+0x3a>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 800166c:	78da      	ldrb	r2, [r3, #3]
 800166e:	b952      	cbnz	r2, 8001686 <PC_to_RDR_IccClock+0x3a>
 8001670:	791a      	ldrb	r2, [r3, #4]
 8001672:	b942      	cbnz	r2, 8001686 <PC_to_RDR_IccClock+0x3a>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
 8001674:	79d8      	ldrb	r0, [r3, #7]
 8001676:	2801      	cmp	r0, #1
		return SLOTERROR_BAD_CLOCKCOMMAND;
 8001678:	bf88      	it	hi
 800167a:	2007      	movhi	r0, #7

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
 800167c:	d8ef      	bhi.n	800165e <PC_to_RDR_IccClock+0x12>
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800167e:	7a1a      	ldrb	r2, [r3, #8]
 8001680:	b12a      	cbz	r2, 800168e <PC_to_RDR_IccClock+0x42>
		return SLOTERROR_BAD_ABRFU_2B;
 8001682:	2008      	movs	r0, #8
 8001684:	e7eb      	b.n	800165e <PC_to_RDR_IccClock+0x12>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001686:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 8001688:	b003      	add	sp, #12
 800168a:	f85d fb04 	ldr.w	pc, [sp], #4
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800168e:	7a5b      	ldrb	r3, [r3, #9]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1f6      	bne.n	8001682 <PC_to_RDR_IccClock+0x36>
		return SLOTERROR_BAD_ABRFU_2B;
	
	ErrorCode = IFD_SetClock(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND]);
 8001694:	f7ff fcc4 	bl	8001020 <IFD_SetClock>

	if(ErrorCode != SLOT_NO_ERROR)
 8001698:	2881      	cmp	r0, #129	; 0x81
 800169a:	d1e0      	bne.n	800165e <PC_to_RDR_IccClock+0x12>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800169c:	f10d 0007 	add.w	r0, sp, #7
 80016a0:	f7ff fd04 	bl	80010ac <CRD_GetHwError>

	return ErrorCode;
 80016a4:	e7db      	b.n	800165e <PC_to_RDR_IccClock+0x12>
 80016a6:	bf00      	nop

080016a8 <PC_to_RDR_Abort>:

unsigned char PC_to_RDR_Abort(void)
{
//	unsigned char ErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80016a8:	f240 53fc 	movw	r3, #1532	; 0x5fc
 80016ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b0:	795a      	ldrb	r2, [r3, #5]
 80016b2:	b10a      	cbz	r2, 80016b8 <PC_to_RDR_Abort+0x10>
		return SLOTERROR_BAD_SLOT;
 80016b4:	2005      	movs	r0, #5
 80016b6:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80016b8:	785a      	ldrb	r2, [r3, #1]
 80016ba:	b94a      	cbnz	r2, 80016d0 <PC_to_RDR_Abort+0x28>
 80016bc:	789a      	ldrb	r2, [r3, #2]
 80016be:	b93a      	cbnz	r2, 80016d0 <PC_to_RDR_Abort+0x28>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80016c0:	78da      	ldrb	r2, [r3, #3]
 80016c2:	b92a      	cbnz	r2, 80016d0 <PC_to_RDR_Abort+0x28>
 80016c4:	791a      	ldrb	r2, [r3, #4]
 80016c6:	b91a      	cbnz	r2, 80016d0 <PC_to_RDR_Abort+0x28>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80016c8:	79da      	ldrb	r2, [r3, #7]
 80016ca:	b11a      	cbz	r2, 80016d4 <PC_to_RDR_Abort+0x2c>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80016cc:	2007      	movs	r0, #7
 80016ce:	4770      	bx	lr
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80016d0:	2001      	movs	r0, #1
 80016d2:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80016d4:	7a1a      	ldrb	r2, [r3, #8]
 80016d6:	2a00      	cmp	r2, #0
 80016d8:	d1f8      	bne.n	80016cc <PC_to_RDR_Abort+0x24>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80016da:	7a5a      	ldrb	r2, [r3, #9]
 80016dc:	2a00      	cmp	r2, #0
 80016de:	d1f5      	bne.n	80016cc <PC_to_RDR_Abort+0x24>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 80016e0:	f240 52f8 	movw	r2, #1528	; 0x5f8
 80016e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80016e8:	7811      	ldrb	r1, [r2, #0]
 80016ea:	0689      	lsls	r1, r1, #26
 80016ec:	d401      	bmi.n	80016f2 <PC_to_RDR_Abort+0x4a>
		return SLOTERROR_CMD_ABORTED;
 80016ee:	20ff      	movs	r0, #255	; 0xff
	
	Reset_bAbortRequestFlag;
	
	return SLOT_NO_ERROR;
}
 80016f0:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 80016f2:	f240 715c 	movw	r1, #1884	; 0x75c
 80016f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80016fa:	7998      	ldrb	r0, [r3, #6]
 80016fc:	780b      	ldrb	r3, [r1, #0]
 80016fe:	4298      	cmp	r0, r3
 8001700:	d1f5      	bne.n	80016ee <PC_to_RDR_Abort+0x46>
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 8001702:	7813      	ldrb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 8001704:	2081      	movs	r0, #129	; 0x81
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 8001706:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800170a:	7013      	strb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop

08001710 <RDR_to_PC_DataBlock>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 8001710:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 8001712:	f240 54fc 	movw	r4, #1532	; 0x5fc
 8001716:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800171a:	2380      	movs	r3, #128	; 0x80
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 800171c:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 800171e:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 8001720:	f7ff fcf4 	bl	800110c <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 8001724:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001726:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 8001728:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 800172a:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 800172c:	d006      	beq.n	800173c <RDR_to_PC_DataBlock+0x2c>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 800172e:	3040      	adds	r0, #64	; 0x40
 8001730:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 8001732:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8001734:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001736:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001738:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR] = ErrorCode;
 800173a:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] = 0x00;
 800173c:	2300      	movs	r3, #0
 800173e:	7263      	strb	r3, [r4, #9]
 8001740:	bd38      	pop	{r3, r4, r5, pc}
 8001742:	bf00      	nop

08001744 <RDR_to_PC_SlotStatus>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001744:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001746:	f240 54fc 	movw	r4, #1532	; 0x5fc
 800174a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800174e:	2381      	movs	r3, #129	; 0x81
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001750:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001752:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001754:	f7ff fcda 	bl	800110c <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 8001758:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 800175a:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 800175c:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 800175e:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001760:	d006      	beq.n	8001770 <RDR_to_PC_SlotStatus+0x2c>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 8001762:	3040      	adds	r0, #64	; 0x40
 8001764:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 8001766:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 8001768:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 800176a:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 800176c:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 800176e:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_GetClockStatus();
 8001770:	f7ff fcd0 	bl	8001114 <CRD_GetClockStatus>
 8001774:	7260      	strb	r0, [r4, #9]
 8001776:	bd38      	pop	{r3, r4, r5, pc}

08001778 <RDR_to_PC_SlotStatus_CardStopped>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus_CardStopped (unsigned char ErrorCode)
{
 8001778:	b508      	push	{r3, lr}
	RDR_to_PC_SlotStatus(ErrorCode);
 800177a:	f7ff ffe3 	bl	8001744 <RDR_to_PC_SlotStatus>

	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_PRESENTINACTIVE;
 800177e:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8001782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001786:	2201      	movs	r2, #1
 8001788:	71da      	strb	r2, [r3, #7]
	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_CLOCKSTOPPEDLOW;
 800178a:	725a      	strb	r2, [r3, #9]
 800178c:	bd08      	pop	{r3, pc}
 800178e:	bf00      	nop

08001790 <RDR_to_PC_Parameters>:
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 8001790:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 8001792:	f240 54fc 	movw	r4, #1532	; 0x5fc
 8001796:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800179a:	2382      	movs	r3, #130	; 0x82
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 800179c:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 800179e:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017a0:	f7ff fcb4 	bl	800110c <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80017a4:	2300      	movs	r3, #0
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;

	if(ErrorCode != SLOT_NO_ERROR)
 80017a6:	2d81      	cmp	r5, #129	; 0x81


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017a8:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80017aa:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
 80017ac:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
 80017ae:	7123      	strb	r3, [r4, #4]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80017b0:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80017b2:	d004      	beq.n	80017be <RDR_to_PC_Parameters+0x2e>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 80017b4:	3040      	adds	r0, #64	; 0x40
 80017b6:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 80017b8:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_BERROR] 	= ErrorCode;
 80017ba:	7225      	strb	r5, [r4, #8]
		return;
 80017bc:	bd38      	pop	{r3, r4, r5, pc}
	}
	
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
 80017be:	f104 000a 	add.w	r0, r4, #10
 80017c2:	f7ff fb81 	bl	8000ec8 <IFD_GetParameters>
 80017c6:	7260      	strb	r0, [r4, #9]
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
 80017c8:	b910      	cbnz	r0, 80017d0 <RDR_to_PC_Parameters+0x40>
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
	}
	else
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x05;	
 80017ca:	2305      	movs	r3, #5
 80017cc:	7063      	strb	r3, [r4, #1]
 80017ce:	bd38      	pop	{r3, r4, r5, pc}
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
 80017d0:	2307      	movs	r3, #7
 80017d2:	7063      	strb	r3, [r4, #1]
 80017d4:	bd38      	pop	{r3, r4, r5, pc}
 80017d6:	bf00      	nop

080017d8 <RDR_to_PC_Escape>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80017d8:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80017da:	f240 54fc 	movw	r4, #1532	; 0x5fc
 80017de:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80017e2:	2383      	movs	r3, #131	; 0x83
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80017e4:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80017e6:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017e8:	f7ff fc90 	bl	800110c <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80017ec:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 80017ee:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017f0:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80017f2:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80017f4:	d006      	beq.n	8001804 <RDR_to_PC_Escape+0x2c>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 80017f6:	3040      	adds	r0, #64	; 0x40
 80017f8:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 80017fa:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 80017fc:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 80017fe:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 8001800:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001802:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BRFU] = 0x00;
 8001804:	2300      	movs	r3, #0
 8001806:	7263      	strb	r3, [r4, #9]
 8001808:	bd38      	pop	{r3, r4, r5, pc}
 800180a:	bf00      	nop

0800180c <CmdNotSupported>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void CmdNotSupported(void)
{
 800180c:	b538      	push	{r3, r4, r5, lr}
	//UsbMessageBuffer[OFFSET_BMESSAGETYPE] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH] 				= 0x00;
 800180e:	f240 54fc 	movw	r4, #1532	; 0x5fc
 8001812:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001816:	2500      	movs	r5, #0
 8001818:	7065      	strb	r5, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 			= 0x00;
 800181a:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 			= 0x00;
 800181c:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]		 		= 0x00;
 800181e:	7125      	strb	r5, [r4, #4]
	UsbMessageBuffer[OFFSET_BSTATUS] 					= 0x40 + CRD_GetSlotStatus();
 8001820:	f7ff fc74 	bl	800110c <CRD_GetSlotStatus>
 8001824:	3040      	adds	r0, #64	; 0x40
 8001826:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 					= 0x00;
 8001828:	7225      	strb	r5, [r4, #8]
	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] 	= 0x00;
 800182a:	7265      	strb	r5, [r4, #9]
 800182c:	bd38      	pop	{r3, r4, r5, pc}
 800182e:	bf00      	nop

08001830 <RDR_to_PC_NotifySlotChange>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_NotifySlotChange(void)												*/
/************************************************************************/

void RDR_to_PC_NotifySlotChange(void)
{
 8001830:	b510      	push	{r4, lr}

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
 8001832:	f240 54f4 	movw	r4, #1524	; 0x5f4
 8001836:	2350      	movs	r3, #80	; 0x50
 8001838:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800183c:	7023      	strb	r3, [r4, #0]
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
 800183e:	f7ff fc65 	bl	800110c <CRD_GetSlotStatus>
 8001842:	2802      	cmp	r0, #2
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 8001844:	bf16      	itet	ne
 8001846:	2303      	movne	r3, #3

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
 8001848:	7060      	strbeq	r0, [r4, #1]
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 800184a:	7063      	strbne	r3, [r4, #1]
 800184c:	bd10      	pop	{r4, pc}
 800184e:	bf00      	nop

08001850 <RDR_to_PC_HardwareError>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_HardwareError(void)													*/
/************************************************************************/

void RDR_to_PC_HardwareError(void)
{
 8001850:	b410      	push	{r4}
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 8001852:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8001856:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800185a:	799c      	ldrb	r4, [r3, #6]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 800185c:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8001860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001864:	2051      	movs	r0, #81	; 0x51
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 8001866:	2100      	movs	r1, #0
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 8001868:	2281      	movs	r2, #129	; 0x81
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 800186a:	709c      	strb	r4, [r3, #2]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 800186c:	7018      	strb	r0, [r3, #0]
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 800186e:	7059      	strb	r1, [r3, #1]
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 8001870:	70da      	strb	r2, [r3, #3]
}
 8001872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001876:	4770      	bx	lr

08001878 <InitSCTStruct>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	7003      	strb	r3, [r0, #0]
	tSCT->cAPDUAnswerLength = 0;
 800187c:	7103      	strb	r3, [r0, #4]
	tSCT->cAPDUAnswerStatus = 0;
 800187e:	8043      	strh	r3, [r0, #2]
	tSCT->cTPDUSequence     = 0;
 8001880:	7143      	strb	r3, [r0, #5]
 8001882:	4770      	bx	lr

08001884 <GenerateCRC>:
  GenerateCRC

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
 8001884:	b410      	push	{r4}
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001886:	b159      	cbz	r1, 80018a0 <GenerateCRC+0x1c>
 8001888:	2300      	movs	r3, #0

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 800188a:	461a      	mov	r2, r3
	int i;

  for (i=0;i<cLength;i++)
	{
    cCRC ^= pData[i];
 800188c:	5cc4      	ldrb	r4, [r0, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 800188e:	3301      	adds	r3, #1
 8001890:	428b      	cmp	r3, r1
	{
    cCRC ^= pData[i];
 8001892:	ea82 0204 	eor.w	r2, r2, r4
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001896:	dbf9      	blt.n	800188c <GenerateCRC+0x8>
	{
    cCRC ^= pData[i];
  }

	return (cCRC);
}
 8001898:	4610      	mov	r0, r2
 800189a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800189e:	4770      	bx	lr

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80018a0:	460a      	mov	r2, r1
 80018a2:	e7f9      	b.n	8001898 <GenerateCRC+0x14>

080018a4 <GenerateTPDU>:
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 80018a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018a6:	7943      	ldrb	r3, [r0, #5]
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 80018a8:	7802      	ldrb	r2, [r0, #0]
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 80018aa:	4604      	mov	r4, r0
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018ac:	f003 0001 	and.w	r0, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 80018b0:	1d11      	adds	r1, r2, #4
*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018b2:	0180      	lsls	r0, r0, #6
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence
 80018b4:	3301      	adds	r3, #1

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
 80018b6:	2700      	movs	r7, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018b8:	f884 0108 	strb.w	r0, [r4, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 80018bc:	71a1      	strb	r1, [r4, #6]
	tSCT->cTPDUSequence++;																								// switch sequence
 80018be:	7163      	strb	r3, [r4, #5]

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 80018c0:	f884 2109 	strb.w	r2, [r4, #265]	; 0x109

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
 80018c4:	f884 7107 	strb.w	r7, [r4, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data
 80018c8:	f504 7085 	add.w	r0, r4, #266	; 0x10a
 80018cc:	1de1      	adds	r1, r4, #7
 80018ce:	f008 fb7b 	bl	8009fc8 <memcpy>

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 80018d2:	7826      	ldrb	r6, [r4, #0]
						GenerateCRC ((unsigned char*)&tSCT->cTPDU,tSCT->cAPDULength+CCID_TPDU_PROLOG);
 80018d4:	f204 1507 	addw	r5, r4, #263	; 0x107
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 80018d8:	3603      	adds	r6, #3
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018da:	f016 00ff 	ands.w	r0, r6, #255	; 0xff
 80018de:	d00b      	beq.n	80018f8 <GenerateTPDU+0x54>

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80018e0:	463a      	mov	r2, r7
	int i;

  for (i=0;i<cLength;i++)
 80018e2:	463b      	mov	r3, r7
	{
    cCRC ^= pData[i];
 80018e4:	5ce9      	ldrb	r1, [r5, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018e6:	3301      	adds	r3, #1
 80018e8:	4283      	cmp	r3, r0
	{
    cCRC ^= pData[i];
 80018ea:	ea82 0201 	eor.w	r2, r2, r1
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018ee:	dbf9      	blt.n	80018e4 <GenerateTPDU+0x40>
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 80018f0:	4434      	add	r4, r6
 80018f2:	f884 2107 	strb.w	r2, [r4, #263]	; 0x107
 80018f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80018f8:	4602      	mov	r2, r0
 80018fa:	e7f9      	b.n	80018f0 <GenerateTPDU+0x4c>

080018fc <GenerateChainedTPDU>:
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 80018fc:	7943      	ldrb	r3, [r0, #5]
  GenerateChainedTPDU

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
 80018fe:	b410      	push	{r4}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001900:	f003 0201 	and.w	r2, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 8001904:	2404      	movs	r4, #4
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001906:	40a2      	lsls	r2, r4
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence
 8001908:	1c59      	adds	r1, r3, #1
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 800190a:	3a80      	subs	r2, #128	; 0x80

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 800190c:	2300      	movs	r3, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 800190e:	7184      	strb	r4, [r0, #6]
	tSCT->cTPDUSequence++;																		// switch sequence
 8001910:	7141      	strb	r1, [r0, #5]
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001912:	f880 2108 	strb.w	r2, [r0, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
 8001916:	f880 210a 	strb.w	r2, [r0, #266]	; 0x10a

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 800191a:	f880 3107 	strb.w	r3, [r0, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;
 800191e:	f880 3109 	strb.w	r3, [r0, #265]	; 0x109

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
}
 8001922:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001926:	4770      	bx	lr

08001928 <SendTPDU>:
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	b082      	sub	sp, #8
	unsigned int   nAnswerLength = 0;
 800192c:	2200      	movs	r2, #0
 800192e:	ab02      	add	r3, sp, #8
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 8001930:	4604      	mov	r4, r0
	unsigned int   nAnswerLength = 0;
 8001932:	f843 2d04 	str.w	r2, [r3, #-4]!
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 8001936:	f200 1007 	addw	r0, r0, #263	; 0x107
 800193a:	79a1      	ldrb	r1, [r4, #6]
 800193c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001940:	f000 ffdc 	bl	80028fc <CRD_SendCommand>
									                  tSCT->cTPDULength,
																	  CCID_TRANSFER_BUFFER_MAX,
									 (unsigned int*) &nAnswerLength);


	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)
 8001944:	9d01      	ldr	r5, [sp, #4]
 8001946:	2d05      	cmp	r5, #5
 8001948:	d804      	bhi.n	8001954 <SendTPDU+0x2c>
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
 800194a:	f24a 0001 	movw	r0, #40961	; 0xa001
 800194e:	8060      	strh	r0, [r4, #2]
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data

	return (tSCT->cAPDUAnswerStatus);
}
 8001950:	b002      	add	sp, #8
 8001952:	bd70      	pop	{r4, r5, r6, pc}
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
 8001954:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
	}
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 8001958:	7920      	ldrb	r0, [r4, #4]
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
 800195a:	069b      	lsls	r3, r3, #26
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
 800195c:	bf5d      	ittte	pl
 800195e:	1963      	addpl	r3, r4, r5
 8001960:	f893 1104 	ldrbpl.w	r1, [r3, #260]	; 0x104
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
 8001964:	f893 3105 	ldrbpl.w	r3, [r3, #261]	; 0x105
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
 8001968:	f24a 0302 	movwmi	r3, #40962	; 0xa002
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
 800196c:	bf56      	itet	pl
 800196e:	eb03 2301 	addpl.w	r3, r3, r1, lsl #8
 8001972:	2204      	movmi	r2, #4
 8001974:	2206      	movpl	r2, #6
	}
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 8001976:	4420      	add	r0, r4
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
 8001978:	8063      	strh	r3, [r4, #2]
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
 800197a:	4616      	mov	r6, r2
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
	}
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 800197c:	f504 7185 	add.w	r1, r4, #266	; 0x10a
 8001980:	1aaa      	subs	r2, r5, r2
 8001982:	3007      	adds	r0, #7
 8001984:	f008 fb20 	bl	8009fc8 <memcpy>
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 8001988:	7923      	ldrb	r3, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
 800198a:	8860      	ldrh	r0, [r4, #2]
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 800198c:	441d      	add	r5, r3
 800198e:	1bae      	subs	r6, r5, r6
 8001990:	7126      	strb	r6, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
}
 8001992:	b002      	add	sp, #8
 8001994:	bd70      	pop	{r4, r5, r6, pc}
 8001996:	bf00      	nop

08001998 <SendAPDU>:
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 8001998:	b538      	push	{r3, r4, r5, lr}
	tSCT->cAPDUAnswerLength = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	7103      	strb	r3, [r0, #4]
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 800199e:	4604      	mov	r4, r0
	tSCT->cAPDUAnswerLength = 0;

 	GenerateTPDU (tSCT);
 80019a0:	f7ff ff80 	bl	80018a4 <GenerateTPDU>

	SendTPDU (tSCT);
 80019a4:	4620      	mov	r0, r4
 80019a6:	f7ff ffbf 	bl	8001928 <SendTPDU>

	if (APDU_ANSWER_RECEIVE_INCORRECT == tSCT->cAPDUAnswerStatus)								// return on error ??
 80019aa:	8863      	ldrh	r3, [r4, #2]
 80019ac:	f24a 0201 	movw	r2, #40961	; 0xa001
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d012      	beq.n	80019da <SendAPDU+0x42>
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 80019b4:	f24a 0502 	movw	r5, #40962	; 0xa002
 80019b8:	e00a      	b.n	80019d0 <SendAPDU+0x38>
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
 80019ba:	f7ff ff9f 	bl	80018fc <GenerateChainedTPDU>
		SendTPDU (tSCT);
 80019be:	4620      	mov	r0, r4
 80019c0:	f7ff ffb2 	bl	8001928 <SendTPDU>

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 80019c4:	8863      	ldrh	r3, [r4, #2]
 80019c6:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80019ca:	bf18      	it	ne
 80019cc:	42ab      	cmpne	r3, r5
 80019ce:	d104      	bne.n	80019da <SendAPDU+0x42>
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 80019d0:	f894 2108 	ldrb.w	r2, [r4, #264]	; 0x108
	{
 		GenerateChainedTPDU (tSCT);
 80019d4:	4620      	mov	r0, r4
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 80019d6:	0692      	lsls	r2, r2, #26
 80019d8:	d4ef      	bmi.n	80019ba <SendAPDU+0x22>
			return (tSCT->cAPDUAnswerStatus);
		}
	}

	return (tSCT->cAPDUAnswerStatus);
}
 80019da:	4618      	mov	r0, r3
 80019dc:	bd38      	pop	{r3, r4, r5, pc}
 80019de:	bf00      	nop

080019e0 <CcidSelectOpenPGPApp>:

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 80019e0:	b470      	push	{r4, r5, r6}
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 80019e2:	f24a 6214 	movw	r2, #42516	; 0xa614
 80019e6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80019ea:	6810      	ldr	r0, [r2, #0]
 80019ec:	6851      	ldr	r1, [r2, #4]

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 80019ee:	b085      	sub	sp, #20
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 80019f0:	ab01      	add	r3, sp, #4
 80019f2:	c303      	stmia	r3!, {r0, r1}
 80019f4:	7a95      	ldrb	r5, [r2, #10]
 80019f6:	8911      	ldrh	r1, [r2, #8]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 80019f8:	f240 3214 	movw	r2, #788	; 0x314
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 80019fc:	8019      	strh	r1, [r3, #0]
 80019fe:	709d      	strb	r5, [r3, #2]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a00:	f2c2 0200 	movt	r2, #8192	; 0x2000

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001a04:	ac01      	add	r4, sp, #4
 8001a06:	cc03      	ldmia	r4!, {r0, r1}
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a08:	4613      	mov	r3, r2

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001a0a:	8824      	ldrh	r4, [r4, #0]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a0c:	260b      	movs	r6, #11

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001a0e:	f8c2 0007 	str.w	r0, [r2, #7]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a12:	f803 6b07 	strb.w	r6, [r3], #7

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 8001a16:	4610      	mov	r0, r2
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001a18:	729d      	strb	r5, [r3, #10]
 8001a1a:	811c      	strh	r4, [r3, #8]
 8001a1c:	6059      	str	r1, [r3, #4]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 8001a1e:	b005      	add	sp, #20
 8001a20:	bc70      	pop	{r4, r5, r6}

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 8001a22:	f7ff bfb9 	b.w	8001998 <SendAPDU>
 8001a26:	bf00      	nop

08001a28 <CcidGetData>:

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a2a:	f240 3414 	movw	r4, #788	; 0x314
 8001a2e:	f2c2 0400 	movt	r4, #8192	; 0x2000

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a32:	2300      	movs	r3, #0
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
 8001a34:	7260      	strb	r0, [r4, #9]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a36:	2705      	movs	r7, #5

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
 8001a38:	26ca      	movs	r6, #202	; 0xca
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

	cRet = SendAPDU (&tSCT);
 8001a3a:	4620      	mov	r0, r4

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001a3c:	4615      	mov	r5, r2
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a3e:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256
 8001a40:	72e3      	strb	r3, [r4, #11]
	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
 8001a42:	72a1      	strb	r1, [r4, #10]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a44:	7027      	strb	r7, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
 8001a46:	7226      	strb	r6, [r4, #8]
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

	cRet = SendAPDU (&tSCT);
 8001a48:	f7ff ffa6 	bl	8001998 <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001a4c:	7923      	ldrb	r3, [r4, #4]
 8001a4e:	702b      	strb	r3, [r5, #0]

	return (cRet);
}
 8001a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a52:	bf00      	nop

08001a54 <CcidVerifyPin>:
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a56:	4607      	mov	r7, r0
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a58:	4608      	mov	r0, r1
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001a5a:	460e      	mov	r6, r1
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a5c:	f008 fd6a 	bl	800a534 <strlen>
 8001a60:	f240 3414 	movw	r4, #788	; 0x314
 8001a64:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001a68:	b2c5      	uxtb	r5, r0

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a6a:	2300      	movs	r3, #0

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a6c:	7025      	strb	r5, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;
 8001a6e:	72e5      	strb	r5, [r4, #11]
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001a70:	3f80      	subs	r7, #128	; 0x80
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a72:	4631      	mov	r1, r6
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001a74:	2220      	movs	r2, #32
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a76:	f104 000c 	add.w	r0, r4, #12

	tSCT.cAPDULength += CCID_DATA;
 8001a7a:	3505      	adds	r5, #5
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001a7c:	72a7      	strb	r7, [r4, #10]
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001a7e:	7222      	strb	r2, [r4, #8]
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a80:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
 8001a82:	7263      	strb	r3, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a84:	f008 fcf8 	bl	800a478 <strcpy>

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 8001a88:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;
 8001a8a:	7025      	strb	r5, [r4, #0]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 8001a8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 8001a90:	f7ff bf82 	b.w	8001998 <SendAPDU>

08001a94 <CcidDecipher>:
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001a98:	2680      	movs	r6, #128	; 0x80
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001a9a:	b0a0      	sub	sp, #128	; 0x80
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001a9c:	f240 3414 	movw	r4, #788	; 0x314
 8001aa0:	f2c2 0400 	movt	r4, #8192	; 0x2000
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001aa4:	4607      	mov	r7, r0
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001aa6:	4632      	mov	r2, r6
 8001aa8:	4668      	mov	r0, sp
 8001aaa:	4912      	ldr	r1, [pc, #72]	; (8001af4 <CcidDecipher+0x60>)
 8001aac:	f008 fa8c 	bl	8009fc8 <memcpy>
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001ab0:	2500      	movs	r5, #0
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001ab2:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001ab6:	f04f 0e86 	mov.w	lr, #134	; 0x86
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001aba:	2381      	movs	r3, #129	; 0x81
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001abc:	4669      	mov	r1, sp
 8001abe:	4632      	mov	r2, r6
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001ac0:	f04f 0887 	mov.w	r8, #135	; 0x87
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001ac4:	f104 000d 	add.w	r0, r4, #13

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001ac8:	72e3      	strb	r3, [r4, #11]
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001aca:	f884 c008 	strb.w	ip, [r4, #8]
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001ace:	f884 e00a 	strb.w	lr, [r4, #10]

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
 8001ad2:	7266      	strb	r6, [r4, #9]
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001ad4:	f884 8000 	strb.w	r8, [r4]

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001ad8:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte
 8001ada:	7325      	strb	r5, [r4, #12]

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001adc:	f008 fa74 	bl	8009fc8 <memcpy>

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte

	cRet = SendAPDU (&tSCT);
 8001ae0:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte
 8001ae2:	f884 508d 	strb.w	r5, [r4, #141]	; 0x8d

	cRet = SendAPDU (&tSCT);
 8001ae6:	f7ff ff57 	bl	8001998 <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001aea:	7923      	ldrb	r3, [r4, #4]
 8001aec:	703b      	strb	r3, [r7, #0]

	return (cRet);
}
 8001aee:	b020      	add	sp, #128	; 0x80
 8001af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001af4:	0800a620 	.word	0x0800a620

08001af8 <AccessTestGPG>:
  AccessTestGPG

*******************************************************************************/

int AccessTestGPG (void)
{
 8001af8:	b510      	push	{r4, lr}
 8001afa:	b082      	sub	sp, #8
	unsigned short cRet;
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
 8001afc:	f7ff ff70 	bl	80019e0 <CcidSelectOpenPGPApp>
 8001b00:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b04:	d002      	beq.n	8001b0c <AccessTestGPG+0x14>
	{
		return (FALSE);
 8001b06:	2000      	movs	r0, #0
	{
		return (FALSE);
	}

  return (TRUE);
}
 8001b08:	b002      	add	sp, #8
 8001b0a:	bd10      	pop	{r4, pc}
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x4F - Application identifier (AID), 16 (dec.) bytes (ISO 7816-4) */
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001b0c:	f10d 0207 	add.w	r2, sp, #7
 8001b10:	2000      	movs	r0, #0
 8001b12:	214f      	movs	r1, #79	; 0x4f
 8001b14:	f7ff ff88 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b18:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b1c:	d1f3      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (16 != nReturnSize)
 8001b1e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b22:	2b10      	cmp	r3, #16
 8001b24:	d1ef      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x5F 0x52 - Historical bytes, up to 15 bytes (dec.), according to ISO 7816-4. Card capabilities shall be included.*/
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 8001b26:	205f      	movs	r0, #95	; 0x5f
 8001b28:	2152      	movs	r1, #82	; 0x52
 8001b2a:	f10d 0207 	add.w	r2, sp, #7
 8001b2e:	f7ff ff7b 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b32:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b36:	d1e6      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (10 != nReturnSize)
 8001b38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b3c:	2b0a      	cmp	r3, #10
 8001b3e:	d1e2      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001b40:	2000      	movs	r0, #0
 8001b42:	21c4      	movs	r1, #196	; 0xc4
 8001b44:	f10d 0207 	add.w	r2, sp, #7
 8001b48:	f7ff ff6e 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b4c:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b50:	d1d9      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (7 != nReturnSize)
 8001b52:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b56:	2b07      	cmp	r3, #7
 8001b58:	d1d5      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	216e      	movs	r1, #110	; 0x6e
 8001b5e:	f10d 0207 	add.w	r2, sp, #7
 8001b62:	f7ff ff61 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b66:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b6a:	d1cc      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001b6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b70:	2bd9      	cmp	r3, #217	; 0xd9
 8001b72:	d1c8      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x 0x5E - Login data */
	cRet = CcidGetData (0x00,0x5E,&nReturnSize);
 8001b74:	2000      	movs	r0, #0
 8001b76:	215e      	movs	r1, #94	; 0x5e
 8001b78:	f10d 0207 	add.w	r2, sp, #7
 8001b7c:	f7ff ff54 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b80:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b84:	d1bf      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (0 != nReturnSize)
 8001b86:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8001b8a:	2c00      	cmp	r4, #0
 8001b8c:	d1bb      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001b8e:	4620      	mov	r0, r4
 8001b90:	216e      	movs	r1, #110	; 0x6e
 8001b92:	f10d 0207 	add.w	r2, sp, #7
 8001b96:	f7ff ff47 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b9a:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001b9e:	d1b2      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001ba0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001ba4:	2bd9      	cmp	r3, #217	; 0xd9
 8001ba6:	d1ae      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001ba8:	4620      	mov	r0, r4
 8001baa:	216e      	movs	r1, #110	; 0x6e
 8001bac:	f10d 0207 	add.w	r2, sp, #7
 8001bb0:	f7ff ff3a 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bb4:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bb8:	d1a5      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bbe:	2bd9      	cmp	r3, #217	; 0xd9
 8001bc0:	d1a1      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	216e      	movs	r1, #110	; 0x6e
 8001bc6:	f10d 0207 	add.w	r2, sp, #7
 8001bca:	f7ff ff2d 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bce:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bd2:	d198      	bne.n	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bd4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bd8:	2bd9      	cmp	r3, #217	; 0xd9
 8001bda:	d194      	bne.n	8001b06 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001bdc:	f64a 1170 	movw	r1, #43376	; 0xa970
 8001be0:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001be4:	2002      	movs	r0, #2
 8001be6:	f7ff ff35 	bl	8001a54 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bea:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bee:	d18a      	bne.n	8001b06 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001bf0:	f64a 1170 	movw	r1, #43376	; 0xa970
 8001bf4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f7ff ff2b 	bl	8001a54 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bfe:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c02:	d180      	bne.n	8001b06 <AccessTestGPG+0xe>
		return (FALSE);
	}


/* DECIPHER */
	cRet = CcidDecipher (&nReturnSize);
 8001c04:	f10d 0007 	add.w	r0, sp, #7
 8001c08:	f7ff ff44 	bl	8001a94 <CcidDecipher>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c0c:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c10:	f47f af79 	bne.w	8001b06 <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (35 != nReturnSize)
 8001c14:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001c18:	f1b0 0123 	subs.w	r1, r0, #35	; 0x23
 8001c1c:	4248      	negs	r0, r1
 8001c1e:	4148      	adcs	r0, r1
 8001c20:	e772      	b.n	8001b08 <AccessTestGPG+0x10>
 8001c22:	bf00      	nop

08001c24 <CcidLocalAccessTest>:
  CcidLocalAccessTest

*******************************************************************************/

void CcidLocalAccessTest (void)
{
 8001c24:	b508      	push	{r3, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c26:	f240 3314 	movw	r3, #788	; 0x314
 8001c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001c32:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001c34:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001c36:	715a      	strb	r2, [r3, #5]
void CcidLocalAccessTest (void)
{

 	InitSCTStruct (&tSCT);

  SmartCardInitInterface ();
 8001c38:	f000 ff82 	bl	8002b40 <SmartCardInitInterface>
	
/* Access sequence like gpg */
 	AccessTestGPG ();
 8001c3c:	f7ff ff5c 	bl	8001af8 <AccessTestGPG>
 8001c40:	e7fe      	b.n	8001c40 <CcidLocalAccessTest+0x1c>
 8001c42:	bf00      	nop

08001c44 <getAID>:
	}

}


int getAID(void){
 8001c44:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c46:	f240 3314 	movw	r3, #788	; 0x314
 8001c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c4e:	2400      	movs	r4, #0
	}

}


int getAID(void){
 8001c50:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c52:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001c54:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001c56:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001c58:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001c5a:	f7ff fec1 	bl	80019e0 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001c5e:	4620      	mov	r0, r4
 8001c60:	214f      	movs	r1, #79	; 0x4f
 8001c62:	f10d 0207 	add.w	r2, sp, #7
 8001c66:	f7ff fedf 	bl	8001a28 <CcidGetData>

return nReturnSize;
}
 8001c6a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001c6e:	b002      	add	sp, #8
 8001c70:	bd10      	pop	{r4, pc}
 8001c72:	bf00      	nop

08001c74 <getSerialNumber>:

uint32_t getSerialNumber(void){
 8001c74:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c76:	f240 3314 	movw	r3, #788	; 0x314
 8001c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c7e:	2400      	movs	r4, #0
cRet = CcidGetData (0x00,0x4F,&nReturnSize);

return nReturnSize;
}

uint32_t getSerialNumber(void){
 8001c80:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c82:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001c84:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001c86:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001c88:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001c8a:	f7ff fea9 	bl	80019e0 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001c8e:	4620      	mov	r0, r4
 8001c90:	214f      	movs	r1, #79	; 0x4f
 8001c92:	f10d 0207 	add.w	r2, sp, #7
 8001c96:	f7ff fec7 	bl	8001a28 <CcidGetData>


return 0;


}
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	b002      	add	sp, #8
 8001c9e:	bd10      	pop	{r4, pc}

08001ca0 <getByteOfData>:


uint8_t getByteOfData(uint8_t x){


return tSCT.cAPDU[x];
 8001ca0:	f240 3314 	movw	r3, #788	; 0x314
 8001ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca8:	4418      	add	r0, r3
}
 8001caa:	79c0      	ldrb	r0, [r0, #7]
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop

08001cb0 <cardAuthenticate>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cb0:	f240 3314 	movw	r3, #788	; 0x314


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001cb4:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cba:	2200      	movs	r2, #0


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001cbc:	4604      	mov	r4, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cbe:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001cc0:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001cc2:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001cc4:	715a      	strb	r2, [r3, #5]
	InitSCTStruct (&tSCT);

	unsigned short cRet;
	unsigned char nReturnSize;

	CcidSelectOpenPGPApp ();
 8001cc6:	f7ff fe8b 	bl	80019e0 <CcidSelectOpenPGPApp>
	cRet = CcidVerifyPin (3,password);
 8001cca:	4621      	mov	r1, r4
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f7ff fec1 	bl	8001a54 <CcidVerifyPin>
		return 1;
	}
	

return 0;	
}
 8001cd2:	f5b0 4010 	subs.w	r0, r0, #36864	; 0x9000
 8001cd6:	bf18      	it	ne
 8001cd8:	2001      	movne	r0, #1
 8001cda:	bd10      	pop	{r4, pc}

08001cdc <getPasswordRetryCount>:

uint8_t getPasswordRetryCount(){
 8001cdc:	b530      	push	{r4, r5, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cde:	f240 3414 	movw	r4, #788	; 0x314
 8001ce2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001ce6:	2500      	movs	r5, #0
	

return 0;	
}

uint8_t getPasswordRetryCount(){
 8001ce8:	b083      	sub	sp, #12

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cea:	7025      	strb	r5, [r4, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001cec:	7125      	strb	r5, [r4, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001cee:	8065      	strh	r5, [r4, #2]
	tSCT->cTPDUSequence     = 0;
 8001cf0:	7165      	strb	r5, [r4, #5]

	unsigned short cRet;
	unsigned char nReturnSize;


	CcidSelectOpenPGPApp ();
 8001cf2:	f7ff fe75 	bl	80019e0 <CcidSelectOpenPGPApp>
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001cf6:	4628      	mov	r0, r5
 8001cf8:	21c4      	movs	r1, #196	; 0xc4
 8001cfa:	f10d 0207 	add.w	r2, sp, #7
 8001cfe:	f7ff fe93 	bl	8001a28 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001d02:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (0xFF);
	}

	return tSCT.cAPDU[6];
 8001d06:	bf0c      	ite	eq
 8001d08:	7b60      	ldrbeq	r0, [r4, #13]

	CcidSelectOpenPGPApp ();
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (0xFF);
 8001d0a:	20ff      	movne	r0, #255	; 0xff
	}

	return tSCT.cAPDU[6];
}
 8001d0c:	b003      	add	sp, #12
 8001d0e:	bd30      	pop	{r4, r5, pc}

08001d10 <USART_ByteReceive>:
*                         - ERROR: time out was elapsed and no further data is 
*                                  received
*******************************************************************************/

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
 8001d10:	b570      	push	{r4, r5, r6, lr}
 8001d12:	4606      	mov	r6, r0
 8001d14:	460d      	mov	r5, r1
  u32 Counter = 0;
 8001d16:	2400      	movs	r4, #0

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d18:	e002      	b.n	8001d20 <USART_ByteReceive+0x10>
 8001d1a:	42ac      	cmp	r4, r5
 8001d1c:	d015      	beq.n	8001d4a <USART_ByteReceive+0x3a>
  {
    Counter++;
 8001d1e:	3401      	adds	r4, #1

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d20:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d24:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d28:	2120      	movs	r1, #32
 8001d2a:	f005 fbf5 	bl	8007518 <USART_GetFlagStatus>
 8001d2e:	2800      	cmp	r0, #0
 8001d30:	d0f3      	beq.n	8001d1a <USART_ByteReceive+0xa>
  {
    Counter++;
  }
 
  if(Counter != TimeOut)
 8001d32:	42ac      	cmp	r4, r5
 8001d34:	d009      	beq.n	8001d4a <USART_ByteReceive+0x3a>
  {
    *Data = (u8)USART_ReceiveData(USART1);
 8001d36:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d3a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d3e:	f005 fb89 	bl	8007454 <USART_ReceiveData>
 8001d42:	2301      	movs	r3, #1
 8001d44:	7030      	strb	r0, [r6, #0]
  }
  else 
  {
    return ERROR;
  }
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	bd70      	pop	{r4, r5, r6, pc}
    *Data = (u8)USART_ReceiveData(USART1);
    return SUCCESS;    
  }
  else 
  {
    return ERROR;
 8001d4a:	2300      	movs	r3, #0
  }
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd70      	pop	{r4, r5, r6, pc}

08001d50 <SendDatabyte>:
	SendDatabyte 

*******************************************************************************/

static s16 SendDatabyte (vu8 uData)
{
 8001d50:	b510      	push	{r4, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	f88d 0007 	strb.w	r0, [sp, #7]
	s32 uRec;
  u32 Counter = 0;


  USART_SendData(USART1, uData);
 8001d58:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d5c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001d60:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d64:	f005 fb72 	bl	800744c <USART_SendData>

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001d68:	f242 7411 	movw	r4, #10001	; 0x2711
 8001d6c:	e001      	b.n	8001d72 <SendDatabyte+0x22>
  {
		Counter++;
		if (10000L < Counter)
 8001d6e:	3c01      	subs	r4, #1
 8001d70:	d022      	beq.n	8001db8 <SendDatabyte+0x68>
  u32 Counter = 0;


  USART_SendData(USART1, uData);

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001d72:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d76:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d7a:	2140      	movs	r1, #64	; 0x40
 8001d7c:	f005 fbcc 	bl	8007518 <USART_GetFlagStatus>
 8001d80:	2800      	cmp	r0, #0
 8001d82:	d0f4      	beq.n	8001d6e <SendDatabyte+0x1e>

static s16 CheckForRecByte (void)
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
 8001d84:	f10d 000f 	add.w	r0, sp, #15
 8001d88:	2101      	movs	r1, #1
 8001d8a:	f7ff ffc1 	bl	8001d10 <USART_ByteReceive>
 8001d8e:	2801      	cmp	r0, #1
 8001d90:	d006      	beq.n	8001da0 <SendDatabyte+0x50>
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001d92:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
	}

	return (-1);
 8001d96:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d9a:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8001d9c:	b004      	add	sp, #16
 8001d9e:	bd10      	pop	{r4, pc}
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
 8001da0:	f89d 000f 	ldrb.w	r0, [sp, #15]
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001da4:	f89d 2007 	ldrb.w	r2, [sp, #7]
	{
		return (uRec);
	}

	return (-1);
 8001da8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dac:	4282      	cmp	r2, r0
 8001dae:	bf08      	it	eq
 8001db0:	4618      	moveq	r0, r3
 8001db2:	b200      	sxth	r0, r0
}
 8001db4:	b004      	add	sp, #16
 8001db6:	bd10      	pop	{r4, pc}
  {
		Counter++;
		if (10000L < Counter)
		{
			Counter++;
			return (-2);
 8001db8:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001dbc:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8001dbe:	b004      	add	sp, #16
 8001dc0:	bd10      	pop	{r4, pc}
 8001dc2:	bf00      	nop

08001dc4 <SC_PowerCmd.part.2>:
* Input          : NewState: new state of the Smartcard power supply. 
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
 8001dc4:	b510      	push	{r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001dc6:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8001dca:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001dce:	4620      	mov	r0, r4
 8001dd0:	2110      	movs	r1, #16
 8001dd2:	f003 fb0b 	bl	80053ec <GPIO_SetBits>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001dd6:	4620      	mov	r0, r4
 8001dd8:	2120      	movs	r1, #32
 8001dda:	f003 fb07 	bl	80053ec <GPIO_SetBits>
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8001dde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
 8001de2:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001de6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001dea:	2101      	movs	r1, #1
 8001dec:	f005 bb50 	b.w	8007490 <USART_SmartCardCmd>

08001df0 <GPIO_Configuration_Smartcard>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 8001df0:	b510      	push	{r4, lr}

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001df2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 8001df6:	b082      	sub	sp, #8
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001df8:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001dfa:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001dfc:	f2c4 0001 	movt	r0, #16385	; 0x4001

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001e00:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001e02:	a901      	add	r1, sp, #4

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001e04:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001e08:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001e0c:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001e10:	f003 fa6e 	bl	80052f0 <GPIO_Init>

}
 8001e14:	b002      	add	sp, #8
 8001e16:	bd10      	pop	{r4, pc}

08001e18 <SmartcardOn>:
	SmartcardOn

*******************************************************************************/

void SmartcardOn (void)
{
 8001e18:	b510      	push	{r4, lr}
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001e1a:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8001e1e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001e22:	4620      	mov	r0, r4
 8001e24:	2110      	movs	r1, #16
 8001e26:	f003 fae1 	bl	80053ec <GPIO_SetBits>
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	2120      	movs	r1, #32
}
 8001e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOn (void)
{
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001e32:	f003 badb 	b.w	80053ec <GPIO_SetBits>
 8001e36:	bf00      	nop

08001e38 <SmartcardOff>:
	SmartcardOff

*******************************************************************************/

void SmartcardOff (void)
{
 8001e38:	b510      	push	{r4, lr}
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001e3a:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8001e3e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001e42:	4620      	mov	r0, r4
 8001e44:	2110      	movs	r1, #16
 8001e46:	f003 fad3 	bl	80053f0 <GPIO_ResetBits>
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	2120      	movs	r1, #32
}
 8001e4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOff (void)
{
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001e52:	f003 bacd 	b.w	80053f0 <GPIO_ResetBits>
 8001e56:	bf00      	nop

08001e58 <Delay>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001e58:	b510      	push	{r4, lr}
  TimingDelay = nCount;
 8001e5a:	f240 547c 	movw	r4, #1404	; 0x57c
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001e5e:	4603      	mov	r3, r0
  TimingDelay = nCount;
 8001e60:	f2c2 0400 	movt	r4, #8192	; 0x2000

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001e64:	2001      	movs	r0, #1
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
  TimingDelay = nCount;
 8001e66:	6023      	str	r3, [r4, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001e68:	f001 fa74 	bl	8003354 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001e6c:	6823      	ldr	r3, [r4, #0]
 8001e6e:	b123      	cbz	r3, 8001e7a <Delay+0x22>
  {
	
																		CCID_CheckUsbCommunication();					
 8001e70:	f7fe fec4 	bl	8000bfc <CCID_CheckUsbCommunication>
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1fa      	bne.n	8001e70 <Delay+0x18>
																		CCID_CheckUsbCommunication();					
		
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001e7a:	f06f 0001 	mvn.w	r0, #1
 8001e7e:	f001 fa69 	bl	8003354 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
}
 8001e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f001 ba64 	b.w	8003354 <SysTick_CounterCmd>

08001e8c <Delay_noUSBCheck>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
 8001e8c:	b538      	push	{r3, r4, r5, lr}
  TimingDelay = nCount;
 8001e8e:	f240 557c 	movw	r5, #1404	; 0x57c
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
 8001e92:	4603      	mov	r3, r0
  TimingDelay = nCount;
 8001e94:	f2c2 0500 	movt	r5, #8192	; 0x2000

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001e98:	2001      	movs	r0, #1
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8001e9a:	602b      	str	r3, [r5, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001e9c:	f001 fa5a 	bl	8003354 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001ea0:	682c      	ldr	r4, [r5, #0]
 8001ea2:	2c00      	cmp	r4, #0
 8001ea4:	d1fc      	bne.n	8001ea0 <Delay_noUSBCheck+0x14>
  {
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001ea6:	f06f 0001 	mvn.w	r0, #1
 8001eaa:	f001 fa53 	bl	8003354 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001eae:	4620      	mov	r0, r4
}
 8001eb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001eb4:	f001 ba4e 	b.w	8003354 <SysTick_CounterCmd>

08001eb8 <SC_PowerCmd>:
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
{
 8001eb8:	b508      	push	{r3, lr}
  if(NewState != DISABLE)
 8001eba:	4601      	mov	r1, r0
 8001ebc:	b9a8      	cbnz	r0, 8001eea <SC_PowerCmd+0x32>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
 8001ebe:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001ec2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ec6:	f005 fae3 	bl	8007490 <USART_SmartCardCmd>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
 8001eca:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001ece:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ed2:	2110      	movs	r1, #16
 8001ed4:	f003 fa8c 	bl	80053f0 <GPIO_ResetBits>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8001ed8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
 8001edc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001ee0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ee4:	2120      	movs	r1, #32
 8001ee6:	f003 ba83 	b.w	80053f0 <GPIO_ResetBits>
  } 
}
 8001eea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001eee:	e769      	b.n	8001dc4 <SC_PowerCmd.part.2>

08001ef0 <SC_DeInit>:
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001ef0:	f44f 6040 	mov.w	r0, #3072	; 0xc00
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_DeInit(void)
{
 8001ef4:	b508      	push	{r3, lr}
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001ef6:	2108      	movs	r1, #8
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001efe:	f003 fa79 	bl	80053f4 <GPIO_WriteBit>
static void SC_DeInit(void)
{
  SC_Reset(Bit_RESET);

  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8001f02:	2000      	movs	r0, #0
 8001f04:	f7ff ffd8 	bl	8001eb8 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

  /* Deinitializes the USART1 */
  USART_DeInit(USART1);
 8001f08:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001f0c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f10:	f005 f956 	bl	80071c0 <USART_DeInit>

  /* Deinitializes the GPIO_RESET */
//  GPIO_DeInit(GPIO_RESET);

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
 8001f14:	2008      	movs	r0, #8
 8001f16:	2100      	movs	r1, #0
 8001f18:	f003 fed4 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

}
 8001f1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
                         
  /* Disable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE);
 8001f20:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f24:	2100      	movs	r1, #0
 8001f26:	f003 becd 	b.w	8005cc4 <RCC_APB2PeriphClockCmd>
 8001f2a:	bf00      	nop

08001f2c <SC_Reset>:
*                       - Bit_SET: to set the port pin.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
 8001f2c:	4602      	mov	r2, r0
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001f2e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001f32:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f36:	2108      	movs	r1, #8
 8001f38:	f003 ba5c 	b.w	80053f4 <GPIO_WriteBit>

08001f3c <SC_ParityErrorHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_ParityErrorHandler(void)
{
 8001f3c:	b508      	push	{r3, lr}
  USART_SendData(USART1, SCData);
 8001f3e:	f240 5320 	movw	r3, #1312	; 0x520
 8001f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f46:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001f4a:	7819      	ldrb	r1, [r3, #0]
 8001f4c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f50:	f005 fa7c 	bl	800744c <USART_SendData>
  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001f54:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001f58:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f5c:	2140      	movs	r1, #64	; 0x40
 8001f5e:	f005 fadb 	bl	8007518 <USART_GetFlagStatus>
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d0f6      	beq.n	8001f54 <SC_ParityErrorHandler+0x18>
  {
  } 
}
 8001f66:	bd08      	pop	{r3, pc}

08001f68 <SC_SetHwParams>:


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001f68:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f6a:	f44f 5460 	mov.w	r4, #14336	; 0x3800
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001f6e:	b08b      	sub	sp, #44	; 0x2c

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f70:	f2c4 0401 	movt	r4, #16385	; 0x4001
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001f74:	4605      	mov	r5, r0
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001f76:	a805      	add	r0, sp, #20
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001f78:	4616      	mov	r6, r2
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001f7a:	f003 fe39 	bl	8005bf0 <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f7e:	f8b4 e018 	ldrh.w	lr, [r4, #24]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001f82:	f24a 63a0 	movw	r3, #42656	; 0xa6a0
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8001f86:	9808      	ldr	r0, [sp, #32]
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001f88:	f005 020f 	and.w	r2, r5, #15
 8001f8c:	f6c0 0300 	movt	r3, #2048	; 0x800

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f90:	fa5f fe8e 	uxtb.w	lr, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001f94:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001f98:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8001f9c:	fbb0 f0fe 	udiv	r0, r0, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8001fa0:	fb02 fe00 	mul.w	lr, r2, r0
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8001fa4:	092d      	lsrs	r5, r5, #4
 8001fa6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001fac:	220c      	movs	r2, #12

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8001fae:	fbbe fef3 	udiv	lr, lr, r3
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001fb2:	4620      	mov	r0, r4
  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8001fb4:	2300      	movs	r3, #0
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001fb6:	a901      	add	r1, sp, #4

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001fb8:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001fbc:	f44f 6580 	mov.w	r5, #1024	; 0x400
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
 8001fc0:	f8cd e004 	str.w	lr, [sp, #4]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8001fc4:	f8ad 300a 	strh.w	r3, [sp, #10]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001fc8:	f8ad 3010 	strh.w	r3, [sp, #16]

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8001fcc:	f8ad 200e 	strh.w	r2, [sp, #14]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8001fd0:	f8ad 7008 	strh.w	r7, [sp, #8]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8001fd4:	f8ad 500c 	strh.w	r5, [sp, #12]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8001fd8:	f005 f950 	bl	800727c <USART_Init>

  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 12 + Guardtime);	
 8001fdc:	f106 010c 	add.w	r1, r6, #12
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	b2c9      	uxtb	r1, r1
 8001fe4:	f005 fa40 	bl	8007468 <USART_SetGuardTime>


}
 8001fe8:	b00b      	add	sp, #44	; 0x2c
 8001fea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001fec <SC_PTSConfig>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8001fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001ff0:	f44f 5560 	mov.w	r5, #14336	; 0x3800
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8001ff4:	b08c      	sub	sp, #48	; 0x30
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001ff6:	2300      	movs	r3, #0

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001ff8:	f2c4 0501 	movt	r5, #16385	; 0x4001
  u8 locData = 0, PTSConfirmStatus = 1;
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001ffc:	a807      	add	r0, sp, #28
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8001ffe:	f88d 3003 	strb.w	r3, [sp, #3]
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002002:	f240 749c 	movw	r4, #1948	; 0x79c
  u8 locData = 0, PTSConfirmStatus = 1;
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002006:	f003 fdf3 	bl	8005bf0 <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800200a:	8b2b      	ldrh	r3, [r5, #24]
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 800200c:	2201      	movs	r2, #1
 800200e:	4628      	mov	r0, r5
 8002010:	2140      	movs	r1, #64	; 0x40
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002012:	f2c2 0400 	movt	r4, #8192	; 0x2000

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002016:	fa1f f883 	uxth.w	r8, r3
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 800201a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 800201c:	f005 f9cc 	bl	80073b8 <USART_DMACmd>
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002020:	78a2      	ldrb	r2, [r4, #2]
 8002022:	06d3      	lsls	r3, r2, #27
 8002024:	f140 80a4 	bpl.w	8002170 <SC_PTSConfig+0x184>
  {
    if(SC_A2R.T[0] != 0x11)
 8002028:	78e2      	ldrb	r2, [r4, #3]
 800202a:	2a11      	cmp	r2, #17
 800202c:	f000 80a0 	beq.w	8002170 <SC_PTSConfig+0x184>
    {
/* Send PTSS */
      SCData = 0xFF;
 8002030:	f240 5620 	movw	r6, #1312	; 0x520
 8002034:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002038:	23ff      	movs	r3, #255	; 0xff
 800203a:	7033      	strb	r3, [r6, #0]
      USART_SendData(USART1, SCData);
 800203c:	7831      	ldrb	r1, [r6, #0]
 800203e:	4628      	mov	r0, r5
 8002040:	f005 fa04 	bl	800744c <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002044:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002048:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800204c:	2140      	movs	r1, #64	; 0x40
 800204e:	f005 fa63 	bl	8007518 <USART_GetFlagStatus>
 8002052:	2800      	cmp	r0, #0
 8002054:	d0f6      	beq.n	8002044 <SC_PTSConfig+0x58>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002056:	f10d 0003 	add.w	r0, sp, #3
 800205a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800205e:	f7ff fe57 	bl	8001d10 <USART_ByteReceive>
 8002062:	2801      	cmp	r0, #1
 8002064:	f000 8087 	beq.w	8002176 <SC_PTSConfig+0x18a>
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8002068:	2501      	movs	r5, #1
           PTSConfirmStatus = 0x40;
        }
      }

/* Send PTS0 */
      SCData = 0x11;
 800206a:	2311      	movs	r3, #17
 800206c:	7033      	strb	r3, [r6, #0]
      USART_SendData(USART1, SCData);
 800206e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002072:	7831      	ldrb	r1, [r6, #0]
 8002074:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002078:	f005 f9e8 	bl	800744c <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 800207c:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002080:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002084:	2140      	movs	r1, #64	; 0x40
 8002086:	f005 fa47 	bl	8007518 <USART_GetFlagStatus>
 800208a:	2800      	cmp	r0, #0
 800208c:	d0f6      	beq.n	800207c <SC_PTSConfig+0x90>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800208e:	f10d 0003 	add.w	r0, sp, #3
 8002092:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002096:	f7ff fe3b 	bl	8001d10 <USART_ByteReceive>
 800209a:	2801      	cmp	r0, #1
 800209c:	f000 80e9 	beq.w	8002272 <SC_PTSConfig+0x286>
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 80020a0:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
 80020a2:	f44f 5060 	mov.w	r0, #14336	; 0x3800
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 80020a6:	7033      	strb	r3, [r6, #0]
      USART_SendData(USART1, SCData);
 80020a8:	7831      	ldrb	r1, [r6, #0]
 80020aa:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020ae:	f005 f9cd 	bl	800744c <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80020b2:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80020b6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020ba:	2140      	movs	r1, #64	; 0x40
 80020bc:	f005 fa2c 	bl	8007518 <USART_GetFlagStatus>
 80020c0:	2800      	cmp	r0, #0
 80020c2:	d0f6      	beq.n	80020b2 <SC_PTSConfig+0xc6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80020c4:	f10d 0003 	add.w	r0, sp, #3
 80020c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020cc:	f7ff fe20 	bl	8001d10 <USART_ByteReceive>
 80020d0:	2801      	cmp	r0, #1
      {
        if(locData != SC_A2R.T[0])
 80020d2:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80020d4:	f000 80c6 	beq.w	8002264 <SC_PTSConfig+0x278>
        }
      }

/* Send PCK */							
  
	    SCData = (u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]; 
 80020d8:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 80020dc:	7033      	strb	r3, [r6, #0]
      USART_SendData(USART1, SCData);     
 80020de:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80020e2:	7831      	ldrb	r1, [r6, #0]
 80020e4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020e8:	f005 f9b0 	bl	800744c <USART_SendData>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80020ec:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80020f0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020f4:	2140      	movs	r1, #64	; 0x40
 80020f6:	f005 fa0f 	bl	8007518 <USART_GetFlagStatus>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	d0f6      	beq.n	80020ec <SC_PTSConfig+0x100>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80020fe:	f10d 0003 	add.w	r0, sp, #3
 8002102:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002106:	f7ff fe03 	bl	8001d10 <USART_ByteReceive>
 800210a:	2801      	cmp	r0, #1
 800210c:	f000 80a1 	beq.w	8002252 <SC_PTSConfig+0x266>
        }
      }

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002110:	f10d 0003 	add.w	r0, sp, #3
 8002114:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002118:	f7ff fdfa 	bl	8001d10 <USART_ByteReceive>
 800211c:	2801      	cmp	r0, #1
           PTSConfirmStatus = 0x02;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x03;
 800211e:	bf18      	it	ne
 8002120:	2503      	movne	r5, #3
        }
      }

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002122:	f000 8090 	beq.w	8002246 <SC_PTSConfig+0x25a>
			else      
			{
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002126:	f10d 0003 	add.w	r0, sp, #3
 800212a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212e:	f7ff fdef 	bl	8001d10 <USART_ByteReceive>
 8002132:	2801      	cmp	r0, #1
           PTSConfirmStatus = 0x04;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x05;
 8002134:	bf18      	it	ne
 8002136:	2505      	movne	r5, #5
			else      
			{
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002138:	d07f      	beq.n	800223a <SC_PTSConfig+0x24e>
			else      
			{
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800213a:	f10d 0003 	add.w	r0, sp, #3
 800213e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002142:	f7ff fde5 	bl	8001d10 <USART_ByteReceive>
 8002146:	2801      	cmp	r0, #1
           PTSConfirmStatus = 0x06;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x07;
 8002148:	bf18      	it	ne
 800214a:	2507      	movne	r5, #7
			else      
			{
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800214c:	d06e      	beq.n	800222c <SC_PTSConfig+0x240>
			else      
			{
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800214e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002152:	f10d 0003 	add.w	r0, sp, #3
 8002156:	f7ff fddb 	bl	8001d10 <USART_ByteReceive>
 800215a:	2801      	cmp	r0, #1
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 800215c:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002160:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002164:	f04f 0140 	mov.w	r1, #64	; 0x40
			else      
			{
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002168:	d00c      	beq.n	8002184 <SC_PTSConfig+0x198>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 800216a:	2200      	movs	r2, #0
 800216c:	f005 f924 	bl	80073b8 <USART_DMACmd>
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
      }																																 
    }
  }  
}
 8002170:	b00c      	add	sp, #48	; 0x30
 8002172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 8002176:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800217a:	2bff      	cmp	r3, #255	; 0xff
 800217c:	f43f af74 	beq.w	8002068 <SC_PTSConfig+0x7c>
        {
           PTSConfirmStatus = 0x40;
 8002180:	2540      	movs	r5, #64	; 0x40
 8002182:	e772      	b.n	800206a <SC_PTSConfig+0x7e>
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8002184:	78e3      	ldrb	r3, [r4, #3]
 8002186:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800218a:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 800218e:	f240 749c 	movw	r4, #1948	; 0x79c
 8002192:	429a      	cmp	r2, r3
 8002194:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002198:	d1e7      	bne.n	800216a <SC_PTSConfig+0x17e>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 800219a:	2200      	movs	r2, #0
 800219c:	f005 f90c 	bl	80073b8 <USART_DMACmd>

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
 80021a0:	2d01      	cmp	r5, #1
 80021a2:	d1e5      	bne.n	8002170 <SC_PTSConfig+0x184>
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80021a4:	78e1      	ldrb	r1, [r4, #3]
 80021a6:	f24a 62a0 	movw	r2, #42656	; 0xa6a0
 80021aa:	f001 000f 	and.w	r0, r1, #15
 80021ae:	f6c0 0200 	movt	r2, #2048	; 0x800

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 80021b2:	fa5f f888 	uxtb.w	r8, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80021b6:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 80021ba:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80021be:	fbb7 f7f8 	udiv	r7, r7, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80021c2:	fb05 f707 	mul.w	r7, r5, r7
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 80021c6:	0909      	lsrs	r1, r1, #4
 80021c8:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 80021cc:	f44f 5060 	mov.w	r0, #14336	; 0x3800
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80021d0:	2400      	movs	r4, #0

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 80021d2:	6c15      	ldr	r5, [r2, #64]	; 0x40

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80021d4:	f44f 7380 	mov.w	r3, #256	; 0x100
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80021d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 80021dc:	a901      	add	r1, sp, #4
 80021de:	f2c4 0001 	movt	r0, #16385	; 0x4001
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80021e2:	f8ad 2004 	strh.w	r2, [sp, #4]
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80021e6:	f8ad 300a 	strh.w	r3, [sp, #10]
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80021ea:	f8ad 4006 	strh.w	r4, [sp, #6]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 80021ee:	f8ad 4008 	strh.w	r4, [sp, #8]
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 80021f2:	f005 f89d 	bl	8007330 <USART_ClockInit>

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 80021f6:	230c      	movs	r3, #12
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 80021f8:	f44f 5060 	mov.w	r0, #14336	; 0x3800

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 80021fc:	fbb7 f5f5 	udiv	r5, r7, r5
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8002200:	f44f 5680 	mov.w	r6, #4096	; 0x1000
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002204:	f44f 6280 	mov.w	r2, #1024	; 0x400
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002208:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800220c:	eb0d 0103 	add.w	r1, sp, r3
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
 8002210:	9503      	str	r5, [sp, #12]
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
 8002212:	f8ad 4012 	strh.w	r4, [sp, #18]
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002216:	f8ad 4018 	strh.w	r4, [sp, #24]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 800221a:	f8ad 6010 	strh.w	r6, [sp, #16]
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 800221e:	f8ad 2014 	strh.w	r2, [sp, #20]
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002222:	f8ad 3016 	strh.w	r3, [sp, #22]
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002226:	f005 f829 	bl	800727c <USART_Init>
 800222a:	e7a1      	b.n	8002170 <SC_PTSConfig+0x184>
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 800222c:	78e2      	ldrb	r2, [r4, #3]
 800222e:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x06;
 8002232:	429a      	cmp	r2, r3
 8002234:	bf18      	it	ne
 8002236:	2506      	movne	r5, #6
 8002238:	e789      	b.n	800214e <SC_PTSConfig+0x162>
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 800223a:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x04;
 800223e:	2b11      	cmp	r3, #17
 8002240:	bf18      	it	ne
 8002242:	2504      	movne	r5, #4
 8002244:	e779      	b.n	800213a <SC_PTSConfig+0x14e>

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 8002246:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x02;
 800224a:	2bff      	cmp	r3, #255	; 0xff
 800224c:	bf18      	it	ne
 800224e:	2502      	movne	r5, #2
 8002250:	e769      	b.n	8002126 <SC_PTSConfig+0x13a>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8002252:	78e3      	ldrb	r3, [r4, #3]
 8002254:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002258:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
        {
           PTSConfirmStatus = 0x10;
 800225c:	429a      	cmp	r2, r3
 800225e:	bf18      	it	ne
 8002260:	2510      	movne	r5, #16
 8002262:	e755      	b.n	8002110 <SC_PTSConfig+0x124>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 8002264:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002268:	429a      	cmp	r2, r3
        {
           PTSConfirmStatus = 0x20;
 800226a:	bf14      	ite	ne
 800226c:	2520      	movne	r5, #32
 800226e:	4613      	moveq	r3, r2
 8002270:	e732      	b.n	80020d8 <SC_PTSConfig+0xec>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 8002272:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x30;
 8002276:	2b11      	cmp	r3, #17
 8002278:	bf18      	it	ne
 800227a:	2530      	movne	r5, #48	; 0x30
 800227c:	e710      	b.n	80020a0 <SC_PTSConfig+0xb4>
 800227e:	bf00      	nop

08002280 <SC_Init>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002280:	b5f0      	push	{r4, r5, r6, r7, lr}
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 8002282:	2008      	movs	r0, #8
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002284:	b089      	sub	sp, #36	; 0x24
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 8002286:	2101      	movs	r1, #1
 8002288:	f003 fd1c 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800228c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002290:	2101      	movs	r1, #1
 8002292:	f003 fd17 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002296:	2001      	movs	r0, #1
 8002298:	4601      	mov	r1, r0
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 800229a:	f240 0408 	movw	r4, #8
  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 800229e:	f003 fd11 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 80022a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
 80022a6:	2004      	movs	r0, #4
 80022a8:	2101      	movs	r1, #1
 80022aa:	f003 f8c9 	bl	8005440 <GPIO_PinRemapConfig>
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 80022ae:	6825      	ldr	r5, [r4, #0]
 80022b0:	2d01      	cmp	r5, #1
 80022b2:	bf18      	it	ne
 80022b4:	ad04      	addne	r5, sp, #16
 80022b6:	d06c      	beq.n	8002392 <SC_Init+0x112>
      - Tx and Rx enabled
      - USART Clock enabled
*/

  /* USART Clock set to 3.6 MHz (PCLK1 (36 MHZ) / 10) */									  
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
 80022b8:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80022bc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80022c0:	210a      	movs	r1, #10
 80022c2:	f005 f8db 	bl	800747c <USART_SetPrescaler>
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
 80022c6:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80022ca:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80022ce:	2101      	movs	r1, #1
 80022d0:	f005 f8ca 	bl	8007468 <USART_SetGuardTime>
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 80022d4:	f44f 5060 	mov.w	r0, #14336	; 0x3800
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80022d8:	2400      	movs	r4, #0
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80022da:	f44f 6200 	mov.w	r2, #2048	; 0x800
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80022de:	f44f 7380 	mov.w	r3, #256	; 0x100
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 80022e2:	a902      	add	r1, sp, #8
 80022e4:	f2c4 0001 	movt	r0, #16385	; 0x4001
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80022e8:	f8ad 2008 	strh.w	r2, [sp, #8]
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80022ec:	f8ad 300e 	strh.w	r3, [sp, #14]
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80022f0:	f8ad 400a 	strh.w	r4, [sp, #10]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 80022f4:	f8ad 400c 	strh.w	r4, [sp, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 80022f8:	f005 f81a 	bl	8007330 <USART_ClockInit>
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 80022fc:	f44f 5060 	mov.w	r0, #14336	; 0x3800

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002300:	230c      	movs	r3, #12
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002302:	4629      	mov	r1, r5


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002304:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002308:	f2c4 0001 	movt	r0, #16385	; 0x4001
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 800230c:	f242 56cd 	movw	r6, #9677	; 0x25cd
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 8002310:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002314:	f8ad 301a 	strh.w	r3, [sp, #26]


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002318:	f8ad 2018 	strh.w	r2, [sp, #24]
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
 800231c:	f8ad 4016 	strh.w	r4, [sp, #22]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002320:	f8ad 401c 	strh.w	r4, [sp, #28]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 8002324:	9604      	str	r6, [sp, #16]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 8002326:	f8ad 5014 	strh.w	r5, [sp, #20]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 800232a:	f004 ffa7 	bl	800727c <USART_Init>

  /* Enable the USART1 Parity Error Interrupt */
  USART_ITConfig(USART1, USART_IT_PE, ENABLE);
 800232e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002332:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002336:	2128      	movs	r1, #40	; 0x28
 8002338:	2201      	movs	r2, #1
 800233a:	f005 f81f 	bl	800737c <USART_ITConfig>

  /* Enable the USART1 Framing Error Interrupt */
  USART_ITConfig(USART1, USART_IT_ERR, ENABLE);
 800233e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002342:	2201      	movs	r2, #1
 8002344:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002348:	2160      	movs	r1, #96	; 0x60
 800234a:	f005 f817 	bl	800737c <USART_ITConfig>

  /* Enable USART1 */
  USART_Cmd(USART1, ENABLE);
 800234e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002352:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002356:	2101      	movs	r1, #1
 8002358:	f005 f802 	bl	8007360 <USART_Cmd>

  /* Enable the NACK Transmission */
  USART_SmartCardNACKCmd(USART1, ENABLE);
 800235c:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002360:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002364:	2101      	movs	r1, #1
 8002366:	f005 f8a1 	bl	80074ac <USART_SmartCardNACKCmd>

  /* Enable the Smartcard Interface */
  USART_SmartCardCmd(USART1, ENABLE);
 800236a:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800236e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002372:	2101      	movs	r1, #1
 8002374:	f005 f88c 	bl	8007490 <USART_SmartCardCmd>
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002378:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800237c:	4622      	mov	r2, r4
 800237e:	2108      	movs	r1, #8
 8002380:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002384:	f003 f836 	bl	80053f4 <GPIO_WriteBit>
  /* Set RSTIN HIGH */  
//  SC_Reset(Bit_SET);	org
  SC_Reset(Bit_RESET);
    
  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8002388:	4620      	mov	r0, r4
 800238a:	f7ff fd95 	bl	8001eb8 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
/**/
}
 800238e:	b009      	add	sp, #36	; 0x24
 8002390:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002392:	f44f 6000 	mov.w	r0, #2048	; 0x800
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 8002396:	f44f 7280 	mov.w	r2, #256	; 0x100
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 800239a:	2318      	movs	r3, #24
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800239c:	a901      	add	r1, sp, #4
 800239e:	f2c4 0001 	movt	r0, #16385	; 0x4001

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 80023a2:	2703      	movs	r7, #3
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 80023a4:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 80023a8:	f88d 3007 	strb.w	r3, [sp, #7]
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 80023ac:	f88d 7006 	strb.w	r7, [sp, #6]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80023b0:	f002 ff9e 	bl	80052f0 <GPIO_Init>
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80023b4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 80023b8:	2240      	movs	r2, #64	; 0x40
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 80023ba:	231c      	movs	r3, #28
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80023bc:	a901      	add	r1, sp, #4
 80023be:	f2c4 0001 	movt	r0, #16385	; 0x4001
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 80023c2:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 80023c6:	f88d 3007 	strb.w	r3, [sp, #7]
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80023ca:	f002 ff91 	bl	80052f0 <GPIO_Init>
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 80023ce:	f44f 7080 	mov.w	r0, #256	; 0x100
 80023d2:	4629      	mov	r1, r5
 80023d4:	f2c0 0030 	movt	r0, #48	; 0x30
 80023d8:	f003 f832 	bl	8005440 <GPIO_PinRemapConfig>
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 80023dc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80023e0:	4629      	mov	r1, r5
 80023e2:	f2c0 0030 	movt	r0, #48	; 0x30
 80023e6:	f003 f82b 	bl	8005440 <GPIO_PinRemapConfig>

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 80023ea:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 80023ee:	2308      	movs	r3, #8
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 80023f0:	2610      	movs	r6, #16
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 80023f2:	a901      	add	r1, sp, #4
 80023f4:	f2c4 0001 	movt	r0, #16385	; 0x4001
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 80023f8:	f8ad 3004 	strh.w	r3, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 80023fc:	f88d 6007 	strb.w	r6, [sp, #7]

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002400:	eb0d 0506 	add.w	r5, sp, r6
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 8002404:	f002 ff74 	bl	80052f0 <GPIO_Init>

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002408:	f44f 6040 	mov.w	r0, #3072	; 0xc00

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 800240c:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 800240e:	4629      	mov	r1, r5
 8002410:	f2c4 0001 	movt	r0, #16385	; 0x4001

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002414:	f8ad 3010 	strh.w	r3, [sp, #16]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002418:	f88d 7012 	strb.w	r7, [sp, #18]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800241c:	f88d 6013 	strb.w	r6, [sp, #19]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002420:	f002 ff66 	bl	80052f0 <GPIO_Init>
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
	
	
	  /* Configure Smartcard CMDVCC  */
		GPIO_Configuration_Smartcard ();
		nStartFlag = FALSE;
 8002424:	2300      	movs	r3, #0
 8002426:	6023      	str	r3, [r4, #0]
 8002428:	e746      	b.n	80022b8 <SC_Init+0x38>
 800242a:	bf00      	nop

0800242c <SC_Handler>:
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 800242c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u32 i = 0;

  switch(*SCState)
 8002430:	7803      	ldrb	r3, [r0, #0]
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 8002432:	b083      	sub	sp, #12
 8002434:	4680      	mov	r8, r0
 8002436:	460d      	mov	r5, r1
 8002438:	4614      	mov	r4, r2
  u32 i = 0;

  switch(*SCState)
 800243a:	2b05      	cmp	r3, #5
 800243c:	d807      	bhi.n	800244e <SC_Handler+0x22>
 800243e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002442:	0011      	.short	0x0011
 8002444:	00060042 	.word	0x00060042
 8002448:	013600c8 	.word	0x013600c8
 800244c:	000c      	.short	0x000c

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
 800244e:	2305      	movs	r3, #5
 8002450:	f888 3000 	strb.w	r3, [r8]
  }
}
 8002454:	b003      	add	sp, #12
 8002456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case SC_ACTIVE_ON_T0:
      SC_SendData(SC_ADPU, SC_Response);
    break;

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
 800245a:	f7ff fd49 	bl	8001ef0 <SC_DeInit>
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 800245e:	b003      	add	sp, #12
 8002460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u32 i = 0;

  switch(*SCState)
  {
    case SC_POWER_ON:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 8002464:	784c      	ldrb	r4, [r1, #1]
 8002466:	2c00      	cmp	r4, #0
 8002468:	d1f4      	bne.n	8002454 <SC_Handler+0x28>
      {
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
 800246a:	f7ff ff09 	bl	8002280 <SC_Init>
 800246e:	f7ff fca9 	bl	8001dc4 <SC_PowerCmd.part.2>
 8002472:	4bcb      	ldr	r3, [pc, #812]	; (80027a0 <SC_Handler+0x374>)
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
        {
          SC_ATR_Table[i] = 0;
 8002474:	4620      	mov	r0, r4
 8002476:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800247a:	f803 0f01 	strb.w	r0, [r3, #1]!
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 800247e:	428b      	cmp	r3, r1
        {
          SC_ATR_Table[i] = 0;
 8002480:	f04f 0200 	mov.w	r2, #0
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 8002484:	d1f9      	bne.n	800247a <SC_Handler+0x4e>
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 8002486:	f240 769c 	movw	r6, #1948	; 0x79c
 800248a:	f2c2 0600 	movt	r6, #8192	; 0x2000
        SC_A2R.T0 = 0;
 800248e:	4633      	mov	r3, r6
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 8002490:	7072      	strb	r2, [r6, #1]
        SC_A2R.T0 = 0;
 8002492:	f803 2f02 	strb.w	r2, [r3, #2]!
 8002496:	f106 0116 	add.w	r1, r6, #22
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 800249a:	f803 2f01 	strb.w	r2, [r3, #1]!
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
 800249e:	428b      	cmp	r3, r1
 80024a0:	d1fb      	bne.n	800249a <SC_Handler+0x6e>
 80024a2:	4bc0      	ldr	r3, [pc, #768]	; (80027a4 <SC_Handler+0x378>)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 80024a4:	2000      	movs	r0, #0
 80024a6:	f103 0114 	add.w	r1, r3, #20
 80024aa:	f803 0f01 	strb.w	r0, [r3, #1]!
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 80024ae:	428b      	cmp	r3, r1
        {
          SC_A2R.H[i] = 0;
 80024b0:	f04f 0200 	mov.w	r2, #0
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 80024b4:	d1f9      	bne.n	80024aa <SC_Handler+0x7e>
        }
        SC_A2R.Tlength = 0;
        SC_A2R.Hlength = 0;
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 80024b6:	2301      	movs	r3, #1
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
        }
        SC_A2R.Tlength = 0;
 80024b8:	f886 202b 	strb.w	r2, [r6, #43]	; 0x2b
        SC_A2R.Hlength = 0;
 80024bc:	f886 202c 	strb.w	r2, [r6, #44]	; 0x2c
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 80024c0:	f888 3000 	strb.w	r3, [r8]
 80024c4:	e7c6      	b.n	8002454 <SC_Handler+0x28>
      }
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
 80024c6:	784d      	ldrb	r5, [r1, #1]
 80024c8:	2d00      	cmp	r5, #0
 80024ca:	d1c3      	bne.n	8002454 <SC_Handler+0x28>
 80024cc:	f240 5620 	movw	r6, #1312	; 0x520
 80024d0:	f240 7774 	movw	r7, #1908	; 0x774
 80024d4:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80024d8:	f2c2 0700 	movt	r7, #8192	; 0x2000
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
    break;

    default:
      (*SCstate) = SC_RESET_LOW;
 80024dc:	f04f 0901 	mov.w	r9, #1
{
  u8 Data = 0;
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;
 80024e0:	7075      	strb	r5, [r6, #1]

  card_local = card;

  switch(*SCstate)
 80024e2:	f898 3000 	ldrb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_AnswerReq(SC_State *SCstate, u8 *card, u8 length)
{
  u8 Data = 0;
 80024e6:	f88d 5007 	strb.w	r5, [sp, #7]

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 80024ea:	3b01      	subs	r3, #1
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	f200 8153 	bhi.w	8002798 <SC_Handler+0x36c>
 80024f2:	a201      	add	r2, pc, #4	; (adr r2, 80024f8 <SC_Handler+0xcc>)
 80024f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f8:	0800259b 	.word	0x0800259b
 80024fc:	08002539 	.word	0x08002539
 8002500:	08002455 	.word	0x08002455
 8002504:	08002799 	.word	0x08002799
 8002508:	0800250d 	.word	0x0800250d
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800250c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8002510:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002514:	2108      	movs	r1, #8
 8002516:	2200      	movs	r2, #0
 8002518:	f002 ff6c 	bl	80053f4 <GPIO_WriteBit>
    
    case SC_POWER_OFF:
      /* Close Connection if no answer received ------------------------------*/
//      SC_Reset(Bit_SET); /* Reset high - a bit is used as level shifter from 3.3 to 5 V */
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
 800251c:	2000      	movs	r0, #0
 800251e:	f7ff fccb 	bl	8001eb8 <SC_PowerCmd>
 8002522:	f898 3000 	ldrb.w	r3, [r8]
 8002526:	2b03      	cmp	r3, #3
 8002528:	bf18      	it	ne
 800252a:	2b05      	cmpne	r3, #5
 800252c:	bf0c      	ite	eq
 800252e:	2300      	moveq	r3, #0
 8002530:	2301      	movne	r3, #1
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1d4      	bne.n	80024e0 <SC_Handler+0xb4>
 8002536:	e78d      	b.n	8002454 <SC_Handler+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002538:	f44f 6040 	mov.w	r0, #3072	; 0xc00
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 800253c:	f240 7474 	movw	r4, #1908	; 0x774
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002540:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002544:	2108      	movs	r1, #8
 8002546:	2201      	movs	r2, #1
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 8002548:	f2c2 0400 	movt	r4, #8192	; 0x2000
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800254c:	f002 ff52 	bl	80053f4 <GPIO_WriteBit>
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 8002550:	4627      	mov	r7, r4
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002552:	2528      	movs	r5, #40	; 0x28
 8002554:	e002      	b.n	800255c <SC_Handler+0x130>

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 8002556:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 800255a:	d014      	beq.n	8002586 <SC_Handler+0x15a>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 800255c:	f10d 0007 	add.w	r0, sp, #7
 8002560:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002564:	f7ff fbd4 	bl	8001d10 <USART_ByteReceive>
 8002568:	2801      	cmp	r0, #1
 800256a:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800256e:	d1f2      	bne.n	8002556 <SC_Handler+0x12a>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 8002570:	7871      	ldrb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 8002572:	f89d 2007 	ldrb.w	r2, [sp, #7]
					SC_ATR_Length++;
 8002576:	3101      	adds	r1, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 8002578:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 800257c:	703a      	strb	r2, [r7, #0]
					SC_ATR_Length++;
 800257e:	7071      	strb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 8002580:	f107 0701 	add.w	r7, r7, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 8002584:	d1ea      	bne.n	800255c <SC_Handler+0x130>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
        }       
      }
      if(card[0])
 8002586:	7823      	ldrb	r3, [r4, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	f43f af60 	beq.w	800244e <SC_Handler+0x22>
      {
        (*SCstate) = SC_ACTIVE;
 800258e:	2303      	movs	r3, #3
 8002590:	f888 3000 	strb.w	r3, [r8]
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 8002594:	b003      	add	sp, #12
 8002596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 800259a:	2400      	movs	r4, #0
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 800259c:	f10d 0007 	add.w	r0, sp, #7
 80025a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a4:	f7ff fbb4 	bl	8001d10 <USART_ByteReceive>
 80025a8:	2801      	cmp	r0, #1
        {
          card[i] = Data;
					SC_ATR_Length++;
 80025aa:	bf01      	itttt	eq
 80025ac:	7872      	ldrbeq	r2, [r6, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 80025ae:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
					SC_ATR_Length++;
 80025b2:	3201      	addeq	r2, #1
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 80025b4:	553b      	strbeq	r3, [r7, r4]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 80025b6:	f104 0401 	add.w	r4, r4, #1
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 80025ba:	bf08      	it	eq
 80025bc:	7072      	strbeq	r2, [r6, #1]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 80025be:	2c28      	cmp	r4, #40	; 0x28
 80025c0:	d1ec      	bne.n	800259c <SC_Handler+0x170>
        {
          card[i] = Data;
					SC_ATR_Length++;
        }
      }
      if(card[0])
 80025c2:	783b      	ldrb	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f040 811c 	bne.w	8002802 <SC_Handler+0x3d6>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 80025ca:	2302      	movs	r3, #2
 80025cc:	f888 3000 	strb.w	r3, [r8]
 80025d0:	e786      	b.n	80024e0 <SC_Handler+0xb4>
          }
      }
    	break;

    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 80025d2:	784b      	ldrb	r3, [r1, #1]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f47f af3d 	bne.w	8002454 <SC_Handler+0x28>
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 80025da:	f240 7474 	movw	r4, #1908	; 0x774
 80025de:	f2c2 0400 	movt	r4, #8192	; 0x2000
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80025e2:	f240 5320 	movw	r3, #1312	; 0x520

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 80025e6:	7861      	ldrb	r1, [r4, #1]
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80025e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ec:	f240 769c 	movw	r6, #1948	; 0x79c
 80025f0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80025f4:	f893 b001 	ldrb.w	fp, [r3, #1]

  SC_A2R.TS = card[0];  /* Initial character */
 80025f8:	7822      	ldrb	r2, [r4, #0]
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 80025fa:	f001 0a0f 	and.w	sl, r1, #15
 80025fe:	f896 002b 	ldrb.w	r0, [r6, #43]	; 0x2b
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 8002602:	70b1      	strb	r1, [r6, #2]

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 8002604:	b2cf      	uxtb	r7, r1
	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 8002606:	f886 a02c 	strb.w	sl, [r6, #44]	; 0x2c
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 800260a:	7072      	strb	r2, [r6, #1]
 800260c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 8002610:	f886 b02d 	strb.w	fp, [r6, #45]	; 0x2d
  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 8002614:	2304      	movs	r3, #4
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002616:	fa41 f203 	asr.w	r2, r1, r3
 800261a:	3301      	adds	r3, #1
 800261c:	f002 0201 	and.w	r2, r2, #1
 8002620:	4410      	add	r0, r2
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 8002622:	2b08      	cmp	r3, #8
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002624:	b2c0      	uxtb	r0, r0
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 8002626:	d1f6      	bne.n	8002616 <SC_Handler+0x1ea>
 8002628:	f886 002b 	strb.w	r0, [r6, #43]	; 0x2b
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 800262c:	2300      	movs	r3, #0
 800262e:	b130      	cbz	r0, 800263e <SC_Handler+0x212>
 8002630:	18e2      	adds	r2, r4, r3
  {
    SC_A2R.T[i] = card[i + 2];
 8002632:	7891      	ldrb	r1, [r2, #2]
 8002634:	18f2      	adds	r2, r6, r3
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 8002636:	3301      	adds	r3, #1
 8002638:	4283      	cmp	r3, r0
  {
    SC_A2R.T[i] = card[i + 2];
 800263a:	70d1      	strb	r1, [r2, #3]
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 800263c:	d3f8      	bcc.n	8002630 <SC_Handler+0x204>
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 800263e:	1833      	adds	r3, r6, r0

  while (flag)
 8002640:	063a      	lsls	r2, r7, #24
  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 8002642:	4605      	mov	r5, r0
 8002644:	f893 c002 	ldrb.w	ip, [r3, #2]
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002648:	bf58      	it	pl
 800264a:	4600      	movpl	r0, r0
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 800264c:	f140 80b4 	bpl.w	80027b8 <SC_Handler+0x38c>
 8002650:	f8df 9154 	ldr.w	r9, [pc, #340]	; 80027a8 <SC_Handler+0x37c>
 8002654:	1e43      	subs	r3, r0, #1
 8002656:	18f2      	adds	r2, r6, r3
 8002658:	78d1      	ldrb	r1, [r2, #3]
  {
    if ((SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x80) == 0x80)
 800265a:	fa5f fc8c 	uxtb.w	ip, ip
 800265e:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
    else
    {
      flag = 0;
    }

    buf = SC_A2R.Tlength;
 8002662:	2204      	movs	r2, #4
 8002664:	2700      	movs	r7, #0
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002666:	fa41 f502 	asr.w	r5, r1, r2
 800266a:	3201      	adds	r2, #1
 800266c:	f005 0501 	and.w	r5, r5, #1
 8002670:	442f      	add	r7, r5
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 8002672:	2a08      	cmp	r2, #8
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002674:	b2ff      	uxtb	r7, r7
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 8002676:	d1f6      	bne.n	8002666 <SC_Handler+0x23a>
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 8002678:	b17f      	cbz	r7, 800269a <SC_Handler+0x26e>
 800267a:	4433      	add	r3, r6
 800267c:	f240 769c 	movw	r6, #1948	; 0x79c
 8002680:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002684:	eb09 0100 	add.w	r1, r9, r0
 8002688:	3303      	adds	r3, #3
 800268a:	4635      	mov	r5, r6
 800268c:	4439      	add	r1, r7
 800268e:	1b5a      	subs	r2, r3, r5
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 8002690:	5ca2      	ldrb	r2, [r4, r2]
 8002692:	f803 2f01 	strb.w	r2, [r3, #1]!
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 8002696:	428b      	cmp	r3, r1
 8002698:	d1f9      	bne.n	800268e <SC_Handler+0x262>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 800269a:	4438      	add	r0, r7
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 800269c:	f01c 0f80 	tst.w	ip, #128	; 0x80
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 80026a0:	b2c0      	uxtb	r0, r0
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 80026a2:	f000 8086 	beq.w	80027b2 <SC_Handler+0x386>
 80026a6:	1833      	adds	r3, r6, r0
 80026a8:	f893 c002 	ldrb.w	ip, [r3, #2]
 80026ac:	e7d2      	b.n	8002654 <SC_Handler+0x228>
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80026ae:	2200      	movs	r2, #0

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80026b0:	4613      	mov	r3, r2
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80026b2:	f88d 2006 	strb.w	r2, [sp, #6]

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
 80026b6:	4610      	mov	r0, r2
 80026b8:	54e0      	strb	r0, [r4, r3]
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80026ba:	3301      	adds	r3, #1
 80026bc:	2b14      	cmp	r3, #20
  {
    SC_ResponceStatus->Data[i] = 0;
 80026be:	f04f 0200 	mov.w	r2, #0
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80026c2:	d1f9      	bne.n	80026b8 <SC_Handler+0x28c>
  SC_ResponceStatus->SW1 = 0;
  SC_ResponceStatus->SW2 = 0;

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 80026c4:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80026c8:	2140      	movs	r1, #64	; 0x40
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
  }
  
  SC_ResponceStatus->SW1 = 0;
 80026ca:	7522      	strb	r2, [r4, #20]
  SC_ResponceStatus->SW2 = 0;
 80026cc:	7562      	strb	r2, [r4, #21]

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 80026ce:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80026d2:	2201      	movs	r2, #1
 80026d4:	f004 fe70 	bl	80073b8 <USART_DMACmd>

/* Send header -------------------------------------------------------------*/
	SendDatabyte (SC_ADPU->Header.CLA);
 80026d8:	7828      	ldrb	r0, [r5, #0]
 80026da:	f7ff fb39 	bl	8001d50 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.INS); 
 80026de:	7868      	ldrb	r0, [r5, #1]
 80026e0:	f7ff fb36 	bl	8001d50 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P1);
 80026e4:	78a8      	ldrb	r0, [r5, #2]
 80026e6:	f7ff fb33 	bl	8001d50 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P2);
 80026ea:	78e8      	ldrb	r0, [r5, #3]
 80026ec:	f7ff fb30 	bl	8001d50 <SendDatabyte>

/* Send body length to/from SC ---------------------------------------------*/
  if(SC_ADPU->Body.LC)												  
 80026f0:	7928      	ldrb	r0, [r5, #4]
 80026f2:	2800      	cmp	r0, #0
 80026f4:	d15a      	bne.n	80027ac <SC_Handler+0x380>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
 80026f6:	7e68      	ldrb	r0, [r5, #25]
 80026f8:	2800      	cmp	r0, #0
 80026fa:	d157      	bne.n	80027ac <SC_Handler+0x380>
		SendDatabyte (SC_ADPU->Body.LE);
  }


/* Flush the USART1 DR */
  (void)USART_ReceiveData(USART1);
 80026fc:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002700:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002704:	f004 fea6 	bl	8007454 <USART_ReceiveData>
#define SC_GET_NO_STATUS 			2
#define SC_GET_WRONG_STATUS		3

static s8 CheckForSCStatus (SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u8 locData = 0;
 8002708:	ae02      	add	r6, sp, #8
 800270a:	2300      	movs	r3, #0
 800270c:	f806 3d01 	strb.w	r3, [r6, #-1]!

  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 8002710:	4630      	mov	r0, r6
 8002712:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002716:	f7ff fafb 	bl	8001d10 <USART_ByteReceive>
 800271a:	2801      	cmp	r0, #1
 800271c:	f000 809a 	beq.w	8002854 <SC_Handler+0x428>
	{
		return;
	}

/* If no status bytes received ---------------------------------------------*/
  if(SC_ResponceStatus->SW1 == 0x00)
 8002720:	7d26      	ldrb	r6, [r4, #20]
 8002722:	2e00      	cmp	r6, #0
 8002724:	f47f ae96 	bne.w	8002454 <SC_Handler+0x28>
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
 8002728:	792f      	ldrb	r7, [r5, #4]
 800272a:	b997      	cbnz	r7, 8002752 <SC_Handler+0x326>
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 800272c:	7e6b      	ldrb	r3, [r5, #25]
 800272e:	f10d 0606 	add.w	r6, sp, #6
 8002732:	b333      	cbz	r3, 8002782 <SC_Handler+0x356>
      {
        if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002734:	4630      	mov	r0, r6
 8002736:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800273a:	f7ff fae9 	bl	8001d10 <USART_ByteReceive>
 800273e:	2801      	cmp	r0, #1
        {
          SC_ResponceStatus->Data[i] = locData;
 8002740:	bf04      	itt	eq
 8002742:	f89d 3006 	ldrbeq.w	r3, [sp, #6]
 8002746:	55e3      	strbeq	r3, [r4, r7]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002748:	7e6b      	ldrb	r3, [r5, #25]
 800274a:	3701      	adds	r7, #1
 800274c:	429f      	cmp	r7, r3
 800274e:	d3f1      	bcc.n	8002734 <SC_Handler+0x308>
 8002750:	e017      	b.n	8002782 <SC_Handler+0x356>
 8002752:	19ab      	adds	r3, r5, r6
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
 8002754:	7958      	ldrb	r0, [r3, #5]
 8002756:	f7ff fafb 	bl	8001d50 <SendDatabyte>
  if(SC_ResponceStatus->SW1 == 0x00)
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
 800275a:	792b      	ldrb	r3, [r5, #4]
 800275c:	3601      	adds	r6, #1
 800275e:	429e      	cmp	r6, r3
 8002760:	d3f7      	bcc.n	8002752 <SC_Handler+0x326>
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
      }
      /* Flush the USART1 DR */
     (void)USART_ReceiveData(USART1);
 8002762:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002766:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800276a:	f004 fe73 	bl	8007454 <USART_ReceiveData>

      /* Disable the DMA Receive (Reset DMAR bit only) */  
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 800276e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002772:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002776:	2140      	movs	r1, #64	; 0x40
 8002778:	2200      	movs	r2, #0
 800277a:	f004 fe1d 	bl	80073b8 <USART_DMACmd>
 800277e:	f10d 0606 	add.w	r6, sp, #6
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002782:	250a      	movs	r5, #10

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002784:	4630      	mov	r0, r6
 8002786:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800278a:	f7ff fac1 	bl	8001d10 <USART_ByteReceive>
 800278e:	2801      	cmp	r0, #1
 8002790:	d04e      	beq.n	8002830 <SC_Handler+0x404>
      }
    }

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
 8002792:	3d01      	subs	r5, #1
 8002794:	d1f6      	bne.n	8002784 <SC_Handler+0x358>
 8002796:	e04e      	b.n	8002836 <SC_Handler+0x40a>
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
    break;

    default:
      (*SCstate) = SC_RESET_LOW;
 8002798:	f888 9000 	strb.w	r9, [r8]
 800279c:	e6a0      	b.n	80024e0 <SC_Handler+0xb4>
 800279e:	bf00      	nop
 80027a0:	20000773 	.word	0x20000773
 80027a4:	200007b2 	.word	0x200007b2
 80027a8:	2000079e 	.word	0x2000079e
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
  { 
		SendDatabyte (SC_ADPU->Body.LE);
 80027ac:	f7ff fad0 	bl	8001d50 <SendDatabyte>
 80027b0:	e7a4      	b.n	80026fc <SC_Handler+0x2d0>
 80027b2:	4605      	mov	r5, r0
 80027b4:	f886 002b 	strb.w	r0, [r6, #43]	; 0x2b
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80027b8:	f1ba 0f00 	cmp.w	sl, #0
 80027bc:	d00e      	beq.n	80027dc <SC_Handler+0x3b0>
 80027be:	f64f 71ec 	movw	r1, #65516	; 0xffec
 80027c2:	4b35      	ldr	r3, [pc, #212]	; (8002898 <SC_Handler+0x46c>)
 80027c4:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80027c8:	1b89      	subs	r1, r1, r6
 80027ca:	eb03 070a 	add.w	r7, r3, sl
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80027ce:	181a      	adds	r2, r3, r0
 80027d0:	440a      	add	r2, r1
 80027d2:	5ca2      	ldrb	r2, [r4, r2]
 80027d4:	f803 2f01 	strb.w	r2, [r3, #1]!
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80027d8:	42bb      	cmp	r3, r7
 80027da:	d1f8      	bne.n	80027ce <SC_Handler+0x3a2>
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
  }

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
 80027dc:	1cab      	adds	r3, r5, #2
 80027de:	4453      	add	r3, sl
 80027e0:	459b      	cmp	fp, r3
 80027e2:	d00a      	beq.n	80027fa <SC_Handler+0x3ce>
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 80027e4:	5ce1      	ldrb	r1, [r4, r3]
 80027e6:	eb06 020a 	add.w	r2, r6, sl
		SC_A2R.Hlength++;
		SC_A2R.CheckSumPresent = TRUE;
 80027ea:	2301      	movs	r3, #1
/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
		SC_A2R.Hlength++;
 80027ec:	f10a 0a01 	add.w	sl, sl, #1

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 80027f0:	75d1      	strb	r1, [r2, #23]
		SC_A2R.Hlength++;
 80027f2:	f886 a02c 	strb.w	sl, [r6, #44]	; 0x2c
		SC_A2R.CheckSumPresent = TRUE;
 80027f6:	f886 302e 	strb.w	r3, [r6, #46]	; 0x2e
    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
      {
        if(SC_decode_Answer2reset(&SC_ATR_Table[0]) == T0_PROTOCOL)
        {
          (*SCState) = SC_ACTIVE_ON_T0;
 80027fa:	2304      	movs	r3, #4
 80027fc:	f888 3000 	strb.w	r3, [r8]
 8002800:	e628      	b.n	8002454 <SC_Handler+0x28>
					SC_ATR_Length++;
        }
      }
      if(card[0])
      {
        (*SCstate) = SC_ACTIVE;
 8002802:	2303      	movs	r3, #3
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002804:	f44f 6040 	mov.w	r0, #3072	; 0xc00
					SC_ATR_Length++;
        }
      }
      if(card[0])
      {
        (*SCstate) = SC_ACTIVE;
 8002808:	f888 3000 	strb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800280c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002810:	2108      	movs	r1, #8
 8002812:	2201      	movs	r2, #1
 8002814:	f002 fdee 	bl	80053f4 <GPIO_WriteBit>
 8002818:	f898 3000 	ldrb.w	r3, [r8]
 800281c:	2b03      	cmp	r3, #3
 800281e:	bf18      	it	ne
 8002820:	2b05      	cmpne	r3, #5
 8002822:	bf0c      	ite	eq
 8002824:	2300      	moveq	r3, #0
 8002826:	2301      	movne	r3, #1
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 8002828:	2b00      	cmp	r3, #0
 800282a:	f47f ae59 	bne.w	80024e0 <SC_Handler+0xb4>
 800282e:	e611      	b.n	8002454 <SC_Handler+0x28>
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW1 = locData;
 8002830:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002834:	7523      	strb	r3, [r4, #20]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002836:	250a      	movs	r5, #10
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002838:	4630      	mov	r0, r6
 800283a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800283e:	f7ff fa67 	bl	8001d10 <USART_ByteReceive>
 8002842:	2801      	cmp	r0, #1
 8002844:	d002      	beq.n	800284c <SC_Handler+0x420>
        i++;
      }
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
 8002846:	3d01      	subs	r5, #1
 8002848:	d1f6      	bne.n	8002838 <SC_Handler+0x40c>
 800284a:	e603      	b.n	8002454 <SC_Handler+0x28>
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW2 = locData;
 800284c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002850:	7563      	strb	r3, [r4, #21]
 8002852:	e5ff      	b.n	8002454 <SC_Handler+0x28>
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
  {
 		return (SC_GET_NO_STATUS);
	}

  if(((locData & (u8)0xF0) != 0x60) && ((locData & (u8)0xF0) != 0x90))
 8002854:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002858:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800285c:	2a90      	cmp	r2, #144	; 0x90
 800285e:	bf18      	it	ne
 8002860:	2a60      	cmpne	r2, #96	; 0x60
 8002862:	f47f adf7 	bne.w	8002454 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

  if (((locData & (u8)0xFE) == (((u8)~(SC_ADPU->Header.INS)) & (u8)0xFE))||((locData & (u8)0xFE) == (SC_ADPU->Header.INS & (u8)0xFE)))
 8002866:	786a      	ldrb	r2, [r5, #1]
 8002868:	43d1      	mvns	r1, r2
 800286a:	4059      	eors	r1, r3
 800286c:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 8002870:	d003      	beq.n	800287a <SC_Handler+0x44e>
 8002872:	405a      	eors	r2, r3
 8002874:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 8002878:	d101      	bne.n	800287e <SC_Handler+0x452>
  {
    SC_ResponceStatus->Data[0] = locData;/* ACK received */
 800287a:	7023      	strb	r3, [r4, #0]
 800287c:	e5ea      	b.n	8002454 <SC_Handler+0x28>
 		return (SC_GET_ACK_STATUS);
		
   }

/* SW1 received */
  SC_ResponceStatus->SW1 = locData;
 800287e:	7523      	strb	r3, [r4, #20]
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 8002880:	4630      	mov	r0, r6
 8002882:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002886:	f7ff fa43 	bl	8001d10 <USART_ByteReceive>
 800288a:	2801      	cmp	r0, #1
 800288c:	f47f ade2 	bne.w	8002454 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

/* SW2 received */
  SC_ResponceStatus->SW2 = locData;
 8002890:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002894:	7563      	strb	r3, [r4, #21]
 8002896:	e5dd      	b.n	8002454 <SC_Handler+0x28>
 8002898:	200007b2 	.word	0x200007b2

0800289c <WaitForATR>:
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 800289c:	b530      	push	{r4, r5, lr}
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 800289e:	f240 749c 	movw	r4, #1948	; 0x79c
 80028a2:	2300      	movs	r3, #0
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 80028a4:	b089      	sub	sp, #36	; 0x24
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 80028a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80028aa:	7023      	strb	r3, [r4, #0]

  SCState            = SC_POWER_ON;
 80028ac:	f88d 3003 	strb.w	r3, [sp, #3]

  SC_ADPU.Header.CLA = 0x00;
 80028b0:	f88d 3004 	strb.w	r3, [sp, #4]
  SC_ADPU.Header.INS = SC_GET_A2R;
 80028b4:	f88d 3005 	strb.w	r3, [sp, #5]
  SC_ADPU.Header.P1  = 0x00;
 80028b8:	f88d 3006 	strb.w	r3, [sp, #6]
  SC_ADPU.Header.P2  = 0x00;
 80028bc:	f88d 3007 	strb.w	r3, [sp, #7]
  SC_ADPU.Body.LC    = 0x00;
 80028c0:	f88d 3008 	strb.w	r3, [sp, #8]
 
  while(SC_ACTIVE_ON_T0 != SCState) 
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);
 80028c4:	f240 72cc 	movw	r2, #1996	; 0x7cc
 80028c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80028cc:	f10d 0003 	add.w	r0, sp, #3
 80028d0:	a901      	add	r1, sp, #4
 80028d2:	f7ff fdab 	bl	800242c <SC_Handler>

		if (SC_POWER_OFF == SCState) 
 80028d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80028da:	2b05      	cmp	r3, #5
 80028dc:	d009      	beq.n	80028f2 <WaitForATR+0x56>
  SC_ADPU.Header.INS = SC_GET_A2R;
  SC_ADPU.Header.P1  = 0x00;
  SC_ADPU.Header.P2  = 0x00;
  SC_ADPU.Body.LC    = 0x00;
 
  while(SC_ACTIVE_ON_T0 != SCState) 
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d1f0      	bne.n	80028c4 <WaitForATR+0x28>
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 80028e2:	2501      	movs	r5, #1

	CCID_SetCardState (TRUE);
 80028e4:	4628      	mov	r0, r5
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 80028e6:	7025      	strb	r5, [r4, #0]

	CCID_SetCardState (TRUE);
 80028e8:	f7fe f99a 	bl	8000c20 <CCID_SetCardState>
 80028ec:	4628      	mov	r0, r5

	return (TRUE);
}
 80028ee:	b009      	add	sp, #36	; 0x24
 80028f0:	bd30      	pop	{r4, r5, pc}
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);

		if (SC_POWER_OFF == SCState) 
		{
      SC_DeInit(); 										/* Disable Smartcard interface */
 80028f2:	f7ff fafd 	bl	8001ef0 <SC_DeInit>
			return (FALSE);
 80028f6:	2000      	movs	r0, #0
	SC_A2R.cATR_Valid = TRUE;				// get ATR data

	CCID_SetCardState (TRUE);

	return (TRUE);
}
 80028f8:	b009      	add	sp, #36	; 0x24
 80028fa:	bd30      	pop	{r4, r5, pc}

080028fc <CRD_SendCommand>:
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 80028fc:	2904      	cmp	r1, #4

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 80028fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002902:	460e      	mov	r6, r1
 8002904:	4604      	mov	r4, r0
 8002906:	461f      	mov	r7, r3
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002908:	d046      	beq.n	8002998 <CRD_SendCommand+0x9c>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 800290a:	2000      	movs	r0, #0
 800290c:	f7fd fd34 	bl	8000378 <SwitchSmartcardLED>



 	for (i=0;i<nCommandSize;i++)
 8002910:	b18e      	cbz	r6, 8002936 <CRD_SendCommand+0x3a>

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 8002912:	2300      	movs	r3, #0
 8002914:	461d      	mov	r5, r3
 8002916:	e001      	b.n	800291c <CRD_SendCommand+0x20>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002918:	42ae      	cmp	r6, r5
 800291a:	d90c      	bls.n	8002936 <CRD_SendCommand+0x3a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 800291c:	5ce0      	ldrb	r0, [r4, r3]
 800291e:	f7ff fa17 	bl	8001d50 <SendDatabyte>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002922:	3501      	adds	r5, #1
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002924:	3001      	adds	r0, #1

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002926:	462b      	mov	r3, r5
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002928:	d0f6      	beq.n	8002918 <CRD_SendCommand+0x1c>
		{
nRecData = 33;
SwitchSmartcardLED (ENABLE);
 800292a:	2001      	movs	r0, #1
 800292c:	f7fd fd24 	bl	8000378 <SwitchSmartcardLED>
			return (nRecData);
 8002930:	2021      	movs	r0, #33	; 0x21
 8002932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
#endif
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);
 8002936:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800293a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800293e:	f004 fd89 	bl	8007454 <USART_ReceiveData>

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002942:	2200      	movs	r2, #0
	{
		pTransmitBuffer[i] = 0xa5;
 8002944:	20a5      	movs	r0, #165	; 0xa5
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002946:	f240 1105 	movw	r1, #261	; 0x105
	{
		pTransmitBuffer[i] = 0xa5;
 800294a:	54a0      	strb	r0, [r4, r2]
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 800294c:	3201      	adds	r2, #1
 800294e:	428a      	cmp	r2, r1
 8002950:	d1fb      	bne.n	800294a <CRD_SendCommand+0x4e>
 8002952:	f04f 0800 	mov.w	r8, #0
 8002956:	4646      	mov	r6, r8
 8002958:	4625      	mov	r5, r4
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 800295a:	f240 1905 	movw	r9, #261	; 0x105
	{
		nDelayTime = SC_Receive_Timeout;
		if (0 == i)
 800295e:	b39e      	cbz	r6, 80029c8 <CRD_SendCommand+0xcc>
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002960:	4628      	mov	r0, r5
 8002962:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002966:	f7ff f9d3 	bl	8001d10 <USART_ByteReceive>
 800296a:	2801      	cmp	r0, #1
 800296c:	f105 0501 	add.w	r5, r5, #1
 8002970:	d108      	bne.n	8002984 <CRD_SendCommand+0x88>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 8002972:	f1b8 0f03 	cmp.w	r8, #3
 8002976:	bf08      	it	eq
 8002978:	2e01      	cmpeq	r6, #1
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 800297a:	f106 0601 	add.w	r6, r6, #1
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 800297e:	d012      	beq.n	80029a6 <CRD_SendCommand+0xaa>
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002980:	454e      	cmp	r6, r9
 8002982:	d1ec      	bne.n	800295e <CRD_SendCommand+0x62>
		}
	}
	else
#endif /* GERMALTO_CARD */
	{
		*nReceivedAnswerSize = i;
 8002984:	603e      	str	r6, [r7, #0]
	}

SwitchSmartcardLED (ENABLE);
 8002986:	2001      	movs	r0, #1
 8002988:	f7fd fcf6 	bl	8000378 <SwitchSmartcardLED>

	if (0 == *nReceivedAnswerSize) 
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	b98b      	cbnz	r3, 80029b4 <CRD_SendCommand+0xb8>
	{
		*nReceivedAnswerSize = 2;
 8002990:	2002      	movs	r0, #2
 8002992:	6038      	str	r0, [r7, #0]
		return (SC_GET_NO_STATUS);
 8002994:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 8002998:	7803      	ldrb	r3, [r0, #0]
 800299a:	2bff      	cmp	r3, #255	; 0xff
 800299c:	d00d      	beq.n	80029ba <CRD_SendCommand+0xbe>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 800299e:	2000      	movs	r0, #0
 80029a0:	f7fd fcea 	bl	8000378 <SwitchSmartcardLED>
 80029a4:	e7b5      	b.n	8002912 <CRD_SendCommand+0x16>
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
		{
			*nReceivedAnswerSize = 2;
 80029a6:	2302      	movs	r3, #2
 80029a8:	603b      	str	r3, [r7, #0]
SwitchSmartcardLED (ENABLE);
 80029aa:	f7fd fce5 	bl	8000378 <SwitchSmartcardLED>
			return (nStatus);
 80029ae:	2003      	movs	r0, #3
 80029b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	{
		*nReceivedAnswerSize = 2;
		return (SC_GET_NO_STATUS);
	}

	return (SC_GET_STATUS);
 80029b4:	2000      	movs	r0, #0
 80029b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 80029ba:	7843      	ldrb	r3, [r0, #1]
 80029bc:	2b11      	cmp	r3, #17
 80029be:	d1ee      	bne.n	800299e <CRD_SendCommand+0xa2>
		    (0x11 == pTransmitBuffer[1]))
		{
			*nReceivedAnswerSize = 4;
 80029c0:	6039      	str	r1, [r7, #0]
			return (SC_GET_STATUS);
 80029c2:	2000      	movs	r0, #0
 80029c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 80029c8:	2100      	movs	r1, #0
 80029ca:	f2c1 3188 	movt	r1, #5000	; 0x1388
 80029ce:	4628      	mov	r0, r5
 80029d0:	f7ff f99e 	bl	8001d10 <USART_ByteReceive>
 80029d4:	2801      	cmp	r0, #1
 80029d6:	d1d5      	bne.n	8002984 <CRD_SendCommand+0x88>

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 80029d8:	7862      	ldrb	r2, [r4, #1]
 80029da:	782b      	ldrb	r3, [r5, #0]
 80029dc:	43d1      	mvns	r1, r2
 80029de:	4059      	eors	r1, r3
 80029e0:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 80029e4:	d009      	beq.n	80029fa <CRD_SendCommand+0xfe>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
 80029e6:	405a      	eors	r2, r3

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 80029e8:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 80029ec:	d005      	beq.n	80029fa <CRD_SendCommand+0xfe>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
					  {
							break;
						}
// Get Error state					
					  if(((pTransmitBuffer[i] & (u8)0xF0) == 0x60)) // ||  ((pTransmitBuffer[i] & (u8)0xF0) == 0x90))
 80029ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
					  {
					 		nStatus = SC_GET_WRONG_STATUS;
 80029f2:	2b60      	cmp	r3, #96	; 0x60
 80029f4:	bf08      	it	eq
 80029f6:	f04f 0803 	moveq.w	r8, #3
 80029fa:	3501      	adds	r5, #1
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 80029fc:	2601      	movs	r6, #1
 80029fe:	e7af      	b.n	8002960 <CRD_SendCommand+0x64>

08002a00 <InvalidateATR>:

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002a00:	f240 739c 	movw	r3, #1948	; 0x79c
 8002a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop

08002a10 <initSCHardware>:
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002a10:	b5f0      	push	{r4, r5, r6, r7, lr}
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002a12:	f240 739c 	movw	r3, #1948	; 0x79c
 8002a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002a1a:	b083      	sub	sp, #12
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002a1c:	2400      	movs	r4, #0
 8002a1e:	701c      	strb	r4, [r3, #0]
* Return         : None
*******************************************************************************/
static void RCC_Configuration(void)
{   
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8002a20:	f002 fff0 	bl	8005a04 <RCC_DeInit>
 
  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 8002a24:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002a28:	f003 f80c 	bl	8005a44 <RCC_HSEConfig>
 
  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8002a2c:	f003 f828 	bl	8005a80 <RCC_WaitForHSEStartUp>
 8002a30:	f240 0308 	movw	r3, #8
 8002a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a38:	7118      	strb	r0, [r3, #4]
 
  if(HSEStartUpStatus == SUCCESS)
 8002a3a:	791d      	ldrb	r5, [r3, #4]
 8002a3c:	b2ed      	uxtb	r5, r5
 8002a3e:	2d01      	cmp	r5, #1
 8002a40:	d049      	beq.n	8002ad6 <initSCHardware+0xc6>
    while(RCC_GetSYSCLKSource() != 0x08)
    {
    }
  }
  /* Enable GPIO_LED, GPIO SC OFF and AFIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002a42:	2001      	movs	r0, #1
 8002a44:	4601      	mov	r1, r0
 8002a46:	f003 f93d 	bl	8005cc4 <RCC_APB2PeriphClockCmd>
#ifdef  VECT_TAB_RAM  
  /* Set the Vector Table base location at 0x20000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  /* VECT_TAB_FLASH  */
  /* Set the Vector Table base location at 0x08000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002a50:	f000 feae 	bl	80037b0 <NVIC_SetVectorTable>
#endif
  
  /* Configure one bit for preemption priority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002a54:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002a58:	f000 fe64 	bl	8003724 <NVIC_PriorityGroupConfig>
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002a5c:	2400      	movs	r4, #0
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8002a5e:	a801      	add	r0, sp, #4
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002a60:	2317      	movs	r3, #23
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002a62:	2501      	movs	r5, #1
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002a64:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002a68:	f88d 5007 	strb.w	r5, [sp, #7]
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002a6c:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002a70:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8002a74:	f000 fe60 	bl	8003738 <NVIC_Init>

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002a78:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002a7a:	2325      	movs	r3, #37	; 0x25
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002a7c:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002a80:	f88d 3004 	strb.w	r3, [sp, #4]
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002a84:	f64f 457f 	movw	r5, #64639	; 0xfc7f
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002a88:	f000 fe56 	bl	8003738 <NVIC_Init>
 8002a8c:	f24e 0310 	movw	r3, #57360	; 0xe010
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002a90:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002a94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a98:	f2c0 050a 	movt	r5, #10
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002a9c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002aa0:	27f0      	movs	r7, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002aa2:	2607      	movs	r6, #7

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002aa4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002aa8:	605d      	str	r5, [r3, #4]
 8002aaa:	a901      	add	r1, sp, #4
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002aac:	f882 7023 	strb.w	r7, [r2, #35]	; 0x23
 8002ab0:	f2c4 0001 	movt	r0, #16385	; 0x4001
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 8002ab4:	609c      	str	r4, [r3, #8]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8002ab6:	2210      	movs	r2, #16
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002ab8:	601e      	str	r6, [r3, #0]

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002aba:	2530      	movs	r5, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002abc:	2303      	movs	r3, #3
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8002abe:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002ac2:	f88d 3006 	strb.w	r3, [sp, #6]

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002ac6:	f8ad 5004 	strh.w	r5, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002aca:	f002 fc11 	bl	80052f0 <GPIO_Init>
  GPIO_Configuration_Smartcard ();

  /* Configure the EXTI Controller */
 //EXTI_Configuration();

  SmartcardOn ();
 8002ace:	f7ff f9a3 	bl	8001e18 <SmartcardOn>
}
 8002ad2:	b003      	add	sp, #12
 8002ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 
  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);		// RB necessary  ??
 8002ad6:	2010      	movs	r0, #16
 8002ad8:	f001 fea8 	bl	800482c <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);											// RB necessary  ??
 8002adc:	2002      	movs	r0, #2
 8002ade:	f001 fe8f 	bl	8004800 <FLASH_SetLatency>
    
    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f003 f820 	bl	8005b28 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8002ae8:	4620      	mov	r0, r4
 8002aea:	f003 f831 	bl	8005b50 <RCC_PCLK2Config>
 
    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8002aee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002af2:	f003 f823 	bl	8005b3c <RCC_PCLK1Config>
 
    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_6);// RB RCC_PLLMul_9);
 8002af6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002afa:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8002afe:	f002 ffef 	bl	8005ae0 <RCC_PLLConfig>
 
    /* Enable PLL */ 
    RCC_PLLCmd(ENABLE);
 8002b02:	4628      	mov	r0, r5
 8002b04:	f002 fff8 	bl	8005af8 <RCC_PLLCmd>
 
    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8002b08:	2039      	movs	r0, #57	; 0x39
 8002b0a:	f003 f925 	bl	8005d58 <RCC_GetFlagStatus>
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	d0fa      	beq.n	8002b08 <initSCHardware+0xf8>
    {
    }
 
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8002b12:	2002      	movs	r0, #2
 8002b14:	f002 fff6 	bl	8005b04 <RCC_SYSCLKConfig>
 
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8002b18:	f002 fffe 	bl	8005b18 <RCC_GetSYSCLKSource>
 8002b1c:	2808      	cmp	r0, #8
 8002b1e:	d1fb      	bne.n	8002b18 <initSCHardware+0x108>
 8002b20:	e78f      	b.n	8002a42 <initSCHardware+0x32>
 8002b22:	bf00      	nop

08002b24 <RestartSmartcard>:
  Restart ths smartcard and set the communication parameter 

*******************************************************************************/

char RestartSmartcard (void)
{
 8002b24:	b508      	push	{r3, lr}

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002b26:	f240 739c 	movw	r3, #1948	; 0x79c
 8002b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
  int n;

  InvalidateATR ();			

	n  = 0;
 	while (FALSE == WaitForATR ())
 8002b32:	f7ff feb3 	bl	800289c <WaitForATR>
 8002b36:	b110      	cbz	r0, 8002b3e <RestartSmartcard+0x1a>
		if (0 < n)
		{
			return (FALSE);
		}
	}
  SC_PTSConfig();
 8002b38:	f7ff fa58 	bl	8001fec <SC_PTSConfig>

//  Delay_noUSBCheck (40);

	return (TRUE);
 8002b3c:	2001      	movs	r0, #1
}
 8002b3e:	bd08      	pop	{r3, pc}

08002b40 <SmartCardInitInterface>:
  SmartCardInitInterface

*******************************************************************************/

void SmartCardInitInterface (void)
{
 8002b40:	b508      	push	{r3, lr}
	initSCHardware ();
 8002b42:	f7ff ff65 	bl	8002a10 <initSCHardware>


	while (FALSE == WaitForATR ())
 8002b46:	e002      	b.n	8002b4e <SmartCardInitInterface+0xe>
	{
		Delay_noUSBCheck (1);
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f7ff f99f 	bl	8001e8c <Delay_noUSBCheck>
void SmartCardInitInterface (void)
{
	initSCHardware ();


	while (FALSE == WaitForATR ())
 8002b4e:	f7ff fea5 	bl	800289c <WaitForATR>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d0f8      	beq.n	8002b48 <SmartCardInitInterface+0x8>
	{
		Delay_noUSBCheck (1);
	}

/* Apply the Procedure Type Selection (PTS) */
 SC_PTSConfig();
 8002b56:	f7ff fa49 	bl	8001fec <SC_PTSConfig>

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);
 8002b5a:	2028      	movs	r0, #40	; 0x28
 8002b5c:	f7ff f996 	bl	8001e8c <Delay_noUSBCheck>

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);

}
 8002b60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002b64:	2001      	movs	r0, #1
 8002b66:	f7fd bc07 	b.w	8000378 <SwitchSmartcardLED>
 8002b6a:	bf00      	nop

08002b6c <USB_CCID_Storage_SetDeviceAddress>:
* Return         : None.
*******************************************************************************/

void USB_CCID_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8002b6c:	f240 5390 	movw	r3, #1424	; 0x590
 8002b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b74:	2204      	movs	r2, #4
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop

08002b7c <USB_CCID_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Status_Out(void)
{
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop

08002b80 <USB_CCID_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 8002b80:	b510      	push	{r4, lr}
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002b82:	f640 1378 	movw	r3, #2424	; 0x978
 8002b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b8a:	681b      	ldr	r3, [r3, #0]
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002b8c:	2806      	cmp	r0, #6
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002b8e:	781a      	ldrb	r2, [r3, #0]
 8002b90:	f002 027f 	and.w	r2, r2, #127	; 0x7f
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002b94:	d003      	beq.n	8002b9e <USB_CCID_Data_Setup+0x1e>
           && RequestNo == GET_PROTOCOL)
  {
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
 8002b96:	2a21      	cmp	r2, #33	; 0x21
 8002b98:	d010      	beq.n	8002bbc <USB_CCID_Data_Setup+0x3c>
    }
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8002b9a:	2002      	movs	r0, #2
 8002b9c:	bd10      	pop	{r4, pc}
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002b9e:	2a01      	cmp	r2, #1
 8002ba0:	d1fb      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>
      && (pInformation->USBwIndex0 == 0))
 8002ba2:	795a      	ldrb	r2, [r3, #5]
 8002ba4:	2a00      	cmp	r2, #0
 8002ba6:	d1f8      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
 8002ba8:	789a      	ldrb	r2, [r3, #2]
 8002baa:	2a22      	cmp	r2, #34	; 0x22
 8002bac:	d03a      	beq.n	8002c24 <USB_CCID_Data_Setup+0xa4>
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
    }
    else if (pInformation->USBwValue1 == HID_DESCRIPTOR_TYPE)
 8002bae:	2a21      	cmp	r2, #33	; 0x21
 8002bb0:	d1f3      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>
    {
      CopyRoutine = Keyboard_GetHIDDescriptor;
 8002bb2:	f642 62f1 	movw	r2, #12017	; 0x2ef1
 8002bb6:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002bba:	e021      	b.n	8002c00 <USB_CCID_Data_Setup+0x80>
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
 8002bbc:	2803      	cmp	r0, #3
 8002bbe:	d01b      	beq.n	8002bf8 <USB_CCID_Data_Setup+0x78>
 8002bc0:	2809      	cmp	r0, #9
 8002bc2:	d009      	beq.n	8002bd8 <USB_CCID_Data_Setup+0x58>
 8002bc4:	2801      	cmp	r0, #1
 8002bc6:	d1e8      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
        break;
      case GET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002bc8:	789a      	ldrb	r2, [r3, #2]
 8002bca:	2a03      	cmp	r2, #3
 8002bcc:	d1e5      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_GetReport_Feature;
 8002bce:	f642 4289 	movw	r2, #11401	; 0x2c89
 8002bd2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002bd6:	e013      	b.n	8002c00 <USB_CCID_Data_Setup+0x80>
          case HID_INPUT:
            break;
        }
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002bd8:	7899      	ldrb	r1, [r3, #2]
 8002bda:	2902      	cmp	r1, #2
 8002bdc:	d017      	beq.n	8002c0e <USB_CCID_Data_Setup+0x8e>
 8002bde:	2903      	cmp	r1, #3
 8002be0:	d1db      	bne.n	8002b9a <USB_CCID_Data_Setup+0x1a>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 8002be2:	f240 5440 	movw	r4, #1344	; 0x540
 8002be6:	f2c2 0400 	movt	r4, #8192	; 0x2000
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
 8002bea:	f642 42d9 	movw	r2, #11481	; 0x2cd9
            Request = SET_REPORT;
 8002bee:	7020      	strb	r0, [r4, #0]
			RequestType = HID_FEATURE;
 8002bf0:	7061      	strb	r1, [r4, #1]
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
 8002bf2:	f6c0 0200 	movt	r2, #2048	; 0x800
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
 8002bf6:	e003      	b.n	8002c00 <USB_CCID_Data_Setup+0x80>
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
 8002bf8:	f642 426d 	movw	r2, #11373	; 0x2c6d
 8002bfc:	f6c0 0200 	movt	r2, #2048	; 0x800
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002c00:	2400      	movs	r4, #0
  (*CopyRoutine)(0);
 8002c02:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002c04:	619a      	str	r2, [r3, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002c06:	825c      	strh	r4, [r3, #18]
  (*CopyRoutine)(0);
 8002c08:	4790      	blx	r2
  return USB_SUCCESS;
 8002c0a:	4620      	mov	r0, r4
}
 8002c0c:	bd10      	pop	{r4, pc}
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 8002c0e:	f240 5440 	movw	r4, #1344	; 0x540
 8002c12:	f2c2 0400 	movt	r4, #8192	; 0x2000
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
 8002c16:	f642 42f5 	movw	r2, #11509	; 0x2cf5
            Request = SET_REPORT;
 8002c1a:	7020      	strb	r0, [r4, #0]
			RequestType = HID_OUTPUT;
 8002c1c:	7061      	strb	r1, [r4, #1]
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
 8002c1e:	f6c0 0200 	movt	r2, #2048	; 0x800
            Request = SET_REPORT;
			RequestType = HID_OUTPUT;
            break;
 8002c22:	e7ed      	b.n	8002c00 <USB_CCID_Data_Setup+0x80>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
 8002c24:	f642 62e5 	movw	r2, #12005	; 0x2ee5
 8002c28:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002c2c:	e7e8      	b.n	8002c00 <USB_CCID_Data_Setup+0x80>
 8002c2e:	bf00      	nop

08002c30 <USB_CCID_NoData_Setup>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8002c30:	f640 1378 	movw	r3, #2424	; 0x978
 8002c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	781a      	ldrb	r2, [r3, #0]
 8002c3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c40:	2a21      	cmp	r2, #33	; 0x21
 8002c42:	d001      	beq.n	8002c48 <USB_CCID_NoData_Setup+0x18>
    return Keyboard_SetProtocol();
  }

  else
  {
    return USB_UNSUPPORT;
 8002c44:	2002      	movs	r0, #2
  }


//  return USB_UNSUPPORT;			
}
 8002c46:	4770      	bx	lr
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
 8002c48:	280b      	cmp	r0, #11
 8002c4a:	d1fb      	bne.n	8002c44 <USB_CCID_NoData_Setup+0x14>
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8002c4c:	78da      	ldrb	r2, [r3, #3]
 8002c4e:	f640 0324 	movw	r3, #2084	; 0x824
 8002c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c56:	601a      	str	r2, [r3, #0]
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
  {
    return Keyboard_SetProtocol();
 8002c58:	2000      	movs	r0, #0
 8002c5a:	4770      	bx	lr

08002c5c <USB_CCID_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8002c5c:	b109      	cbz	r1, 8002c62 <USB_CCID_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002c5e:	2002      	movs	r0, #2
 8002c60:	4770      	bx	lr
  }
  else if (Interface > 1)
 8002c62:	2801      	cmp	r0, #1
 8002c64:	d8fb      	bhi.n	8002c5e <USB_CCID_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  } 
  return USB_SUCCESS;
 8002c66:	4608      	mov	r0, r1
}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop

08002c6c <Keyboard_GetProtocolValue>:
* Output         : None.
* Return         : address of the protocol value.
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
 8002c6c:	b120      	cbz	r0, 8002c78 <Keyboard_GetProtocolValue+0xc>
    pInformation->Ctrl_Info.Usb_wLength = 1;
    return NULL;
  }
  else
  {
    return (uint8_t *)(&ProtocolValue);
 8002c6e:	f640 0024 	movw	r0, #2084	; 0x824
 8002c72:	f2c2 0000 	movt	r0, #8192	; 0x2000
  }
}
 8002c76:	4770      	bx	lr
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1;
 8002c78:	f640 1378 	movw	r3, #2424	; 0x978
 8002c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2201      	movs	r2, #1
 8002c84:	821a      	strh	r2, [r3, #16]
    return NULL;
 8002c86:	4770      	bx	lr

08002c88 <Keyboard_GetReport_Feature>:




uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{
 8002c88:	b470      	push	{r4, r5, r6}

      if (Length == 0)
 8002c8a:	b1d8      	cbz	r0, 8002cc4 <Keyboard_GetReport_Feature+0x3c>
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002c8c:	f640 0684 	movw	r6, #2180	; 0x884
 8002c90:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002c94:	f640 04c4 	movw	r4, #2244	; 0x8c4
 8002c98:	4635      	mov	r5, r6
 8002c9a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002caa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002cae:	f240 24cc 	movw	r4, #716	; 0x2cc
 8002cb2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002cb6:	7824      	ldrb	r4, [r4, #0]
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002cb8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		HID_GetReport_Value[0]=device_status;
		
		
		
		
        return HID_GetReport_Value;
 8002cbc:	4630      	mov	r0, r6
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002cbe:	7034      	strb	r4, [r6, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002cc0:	bc70      	pop	{r4, r5, r6}
 8002cc2:	4770      	bx	lr
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002cc4:	f640 1378 	movw	r3, #2424	; 0x978
 8002cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2240      	movs	r2, #64	; 0x40
 8002cd0:	821a      	strh	r2, [r3, #16]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002cd2:	bc70      	pop	{r4, r5, r6}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop

08002cd8 <Keyboard_SetReport_Feature>:


uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
 8002cd8:	b120      	cbz	r0, 8002ce4 <Keyboard_SetReport_Feature+0xc>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002cda:	f240 70e4 	movw	r0, #2020	; 0x7e4
 8002cde:	f2c2 0000 	movt	r0, #8192	; 0x2000
      }
  
}
 8002ce2:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002ce4:	f640 1378 	movw	r3, #2424	; 0x978
 8002ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2240      	movs	r2, #64	; 0x40
 8002cf0:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002cf2:	4770      	bx	lr

08002cf4 <Keyboard_SetReport_Output>:
}

uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
 8002cf4:	b120      	cbz	r0, 8002d00 <Keyboard_SetReport_Output+0xc>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002cf6:	f240 70e4 	movw	r0, #2020	; 0x7e4
 8002cfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
      }
  
}
 8002cfe:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
 8002d00:	f640 1378 	movw	r3, #2424	; 0x978
 8002d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002d0e:	4770      	bx	lr

08002d10 <USB_CCID_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_init(void)
{
 8002d10:	b538      	push	{r3, r4, r5, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8002d12:	f7fd fbc1 	bl	8000498 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8002d16:	f640 1378 	movw	r3, #2424	; 0x978
 8002d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2400      	movs	r4, #0
 8002d22:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8002d24:	f006 fffe 	bl	8009d24 <PowerOn>


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002d28:	f645 4544 	movw	r5, #23620	; 0x5c44
  wInterrupt_Mask = IMR_MSK;
 8002d2c:	f640 127c 	movw	r2, #2428	; 0x97c
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002d30:	f645 4140 	movw	r1, #23616	; 0x5c40

  bDeviceState = UNCONNECTED;
 8002d34:	f240 5390 	movw	r3, #1424	; 0x590


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002d38:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002d3c:	f2c4 0500 	movt	r5, #16384	; 0x4000
  wInterrupt_Mask = IMR_MSK;
 8002d40:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002d44:	f2c4 0100 	movt	r1, #16384	; 0x4000

  bDeviceState = UNCONNECTED;
 8002d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002d4c:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 8002d4e:	8010      	strh	r0, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002d50:	6008      	str	r0, [r1, #0]

  bDeviceState = UNCONNECTED;
 8002d52:	601c      	str	r4, [r3, #0]
 8002d54:	bd38      	pop	{r3, r4, r5, pc}
 8002d56:	bf00      	nop

08002d58 <USB_CCID_Reset>:
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d58:	f640 1170 	movw	r1, #2416	; 0x970
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002d5c:	f640 1278 	movw	r2, #2424	; 0x978
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002d60:	f24a 73ec 	movw	r3, #42988	; 0xa7ec
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d64:	f2c2 0100 	movt	r1, #8192	; 0x2000
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002d68:	f2c2 0200 	movt	r2, #8192	; 0x2000
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002d6c:	f6c0 0300 	movt	r3, #2048	; 0x800
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002d70:	6812      	ldr	r2, [r2, #0]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002d72:	79db      	ldrb	r3, [r3, #7]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d74:	6809      	ldr	r1, [r1, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
 8002d76:	b570      	push	{r4, r5, r6, lr}
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002d78:	2400      	movs	r4, #0
 8002d7a:	728c      	strb	r4, [r1, #10]
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002d7c:	4620      	mov	r0, r4
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002d7e:	7253      	strb	r3, [r2, #9]
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002d80:	72d4      	strb	r4, [r2, #11]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002d82:	f005 fb25 	bl	80083d0 <SetBTABLE>

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8002d86:	4620      	mov	r0, r4
 8002d88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d8c:	f005 fb42 	bl	8008414 <SetEPType>

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002d90:	f240 1518 	movw	r5, #280	; 0x118
  SetBTABLE(BTABLE_ADDRESS);

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002d94:	4620      	mov	r0, r4
 8002d96:	2120      	movs	r1, #32
 8002d98:	f005 fb52 	bl	8008440 <SetEPTxStatus>
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002d9c:	f2c2 0500 	movt	r5, #8192	; 0x2000

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
 8002da0:	4620      	mov	r0, r4
 8002da2:	2118      	movs	r1, #24
 8002da4:	f005 fca4 	bl	80086f0 <SetEPRxAddr>
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002da8:	682b      	ldr	r3, [r5, #0]
 8002daa:	4620      	mov	r0, r4
 8002dac:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002db0:	f005 fcf8 	bl	80087a4 <SetEPRxCount>
  SetEPTxAddr  (ENDP0, CCID_ENDP0_TXADDR);
 8002db4:	2158      	movs	r1, #88	; 0x58
 8002db6:	4620      	mov	r0, r4
 8002db8:	f005 fc88 	bl	80086cc <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8002dbc:	4620      	mov	r0, r4
 8002dbe:	f005 fbc5 	bl	800854c <Clear_Status_Out>
  SetEPRxValid (ENDP0);
 8002dc2:	4620      	mov	r0, r4
 8002dc4:	f005 fb9a 	bl	80084fc <SetEPRxValid>

/* Initialize Endpoint 1 */
  SetEPType    (ENDP1, EP_INTERRUPT);
 8002dc8:	2001      	movs	r0, #1
 8002dca:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002dce:	f005 fb21 	bl	8008414 <SetEPType>
  SetEPTxAddr  (ENDP1, CCID_ENDP1_TXADDR);
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	2198      	movs	r1, #152	; 0x98
 8002dd6:	f005 fc79 	bl	80086cc <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8002dda:	2001      	movs	r0, #1
 8002ddc:	2120      	movs	r1, #32
 8002dde:	f005 fb2f 	bl	8008440 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8002de2:	4621      	mov	r1, r4
 8002de4:	2001      	movs	r0, #1
 8002de6:	f005 fb3f 	bl	8008468 <SetEPRxStatus>

/* Initialize Endpoint 2 */
  SetEPType    (ENDP2, EP_BULK);
 8002dea:	4621      	mov	r1, r4
 8002dec:	2002      	movs	r0, #2
 8002dee:	f005 fb11 	bl	8008414 <SetEPType>

  SetEPRxAddr  (ENDP2, CCID_ENDP2_RXADDR);
 8002df2:	2002      	movs	r0, #2
 8002df4:	21d8      	movs	r1, #216	; 0xd8
 8002df6:	f005 fc7b 	bl	80086f0 <SetEPRxAddr>
  SetEPRxCount (ENDP2, Device_Property->MaxPacketSize);
 8002dfa:	682b      	ldr	r3, [r5, #0]
 8002dfc:	2002      	movs	r0, #2
 8002dfe:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002e02:	f005 fccf 	bl	80087a4 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 8002e06:	2002      	movs	r0, #2
 8002e08:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002e0c:	f005 fb2c 	bl	8008468 <SetEPRxStatus>

  SetEPTxAddr  (ENDP2, CCID_ENDP2_TXADDR);
 8002e10:	2002      	movs	r0, #2
 8002e12:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002e16:	f005 fc59 	bl	80086cc <SetEPTxAddr>
  SetEPTxCount (ENDP2, Device_Property->MaxPacketSize);
 8002e1a:	682b      	ldr	r3, [r5, #0]
 8002e1c:	2002      	movs	r0, #2
 8002e1e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002e22:	f005 fc99 	bl	8008758 <SetEPTxCount>
  SetEPTxStatus(ENDP2, EP_TX_VALID);
 8002e26:	2002      	movs	r0, #2
 8002e28:	2130      	movs	r1, #48	; 0x30
 8002e2a:	f005 fb09 	bl	8008440 <SetEPTxStatus>

/* Initialize Endpoint 4 */
  SetEPType(ENDP4, EP_INTERRUPT);
 8002e2e:	2004      	movs	r0, #4
 8002e30:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002e34:	f005 faee 	bl	8008414 <SetEPType>
  SetEPTxAddr(ENDP4, ENDP4_TXADDR);
 8002e38:	2004      	movs	r0, #4
 8002e3a:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002e3e:	f005 fc45 	bl	80086cc <SetEPTxAddr>
  //SetEPTxCount(ENDP4, 8);
  SetEPRxStatus(ENDP4, EP_RX_DIS);
 8002e42:	4621      	mov	r1, r4
 8002e44:	2004      	movs	r0, #4
 8002e46:	f005 fb0f 	bl	8008468 <SetEPRxStatus>
  SetEPTxStatus(ENDP4, EP_TX_NAK);
 8002e4a:	2004      	movs	r0, #4
 8002e4c:	2120      	movs	r1, #32
 8002e4e:	f005 faf7 	bl	8008440 <SetEPTxStatus>
  
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002e52:	682b      	ldr	r3, [r5, #0]
 8002e54:	4620      	mov	r0, r4
 8002e56:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002e5a:	f005 fca3 	bl	80087a4 <SetEPRxCount>
  SetEPRxValid (ENDP0);
 8002e5e:	4620      	mov	r0, r4
 8002e60:	f005 fb4c 	bl	80084fc <SetEPRxValid>

/* Set the device to response on default address */
  SetDeviceAddress(0);
 8002e64:	4620      	mov	r0, r4
 8002e66:	f005 f873 	bl	8007f50 <SetDeviceAddress>

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;
 8002e6a:	f640 50aa 	movw	r0, #3498	; 0xdaa
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002e6e:	f240 5190 	movw	r1, #1424	; 0x590

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002e72:	f240 0200 	movw	r2, #0
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002e76:	f640 5388 	movw	r3, #3464	; 0xd88
 8002e7a:	f245 3555 	movw	r5, #21333	; 0x5355
  Bot_State      = BOT_IDLE;
 8002e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002e82:	2601      	movs	r6, #1
 8002e84:	f2c2 0100 	movt	r1, #8192	; 0x2000

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002e88:	f2c2 0200 	movt	r2, #8192	; 0x2000
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e90:	f2c4 3542 	movt	r5, #17218	; 0x4342
  Bot_State      = BOT_IDLE;
 8002e94:	7004      	strb	r4, [r0, #0]
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002e96:	600e      	str	r6, [r1, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002e98:	6016      	str	r6, [r2, #0]
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002e9a:	601d      	str	r5, [r3, #0]
 8002e9c:	bd70      	pop	{r4, r5, r6, pc}
 8002e9e:	bf00      	nop

08002ea0 <USB_CCID_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8002ea0:	f240 131c 	movw	r3, #284	; 0x11c
 8002ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ea8:	6819      	ldr	r1, [r3, #0]
 8002eaa:	f004 bdb3 	b.w	8007a14 <Standard_GetDescriptorData>
 8002eae:	bf00      	nop

08002eb0 <USB_CCID_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8002eb0:	f240 1320 	movw	r3, #288	; 0x120
 8002eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002eb8:	6819      	ldr	r1, [r3, #0]
 8002eba:	f004 bdab 	b.w	8007a14 <Standard_GetDescriptorData>
 8002ebe:	bf00      	nop

08002ec0 <USB_CCID_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002ec0:	f640 1378 	movw	r3, #2424	; 0x978
 8002ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78da      	ldrb	r2, [r3, #3]

  if (wValue0 > 5)
 8002ecc:	2a05      	cmp	r2, #5
 8002ece:	d807      	bhi.n	8002ee0 <USB_CCID_GetStringDescriptor+0x20>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8002ed0:	f240 1324 	movw	r3, #292	; 0x124
 8002ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002edc:	f004 bd9a 	b.w	8007a14 <Standard_GetDescriptorData>
  }
}
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	4770      	bx	lr

08002ee4 <Keyboard_GetReportDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetReportDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Report_Descriptor);
 8002ee4:	f240 0110 	movw	r1, #16
 8002ee8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002eec:	f004 bd92 	b.w	8007a14 <Standard_GetDescriptorData>

08002ef0 <Keyboard_GetHIDDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetHIDDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Hid_Descriptor);
 8002ef0:	4901      	ldr	r1, [pc, #4]	; (8002ef8 <Keyboard_GetHIDDescriptor+0x8>)
 8002ef2:	f004 bd8f 	b.w	8007a14 <Standard_GetDescriptorData>
 8002ef6:	bf00      	nop
 8002ef8:	20000018 	.word	0x20000018

08002efc <USB_CCID_Status_In>:
volatile uint8_t numLockClicked=0;
volatile uint8_t capsLockClicked=0;
volatile uint8_t scrollLockClicked=0;

void USB_CCID_Status_In(void)
{
 8002efc:	b4f0      	push	{r4, r5, r6, r7}
 if (Request == SET_REPORT)                        // SET_REPORT completion
 8002efe:	f240 5440 	movw	r4, #1344	; 0x540
 8002f02:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002f06:	7823      	ldrb	r3, [r4, #0]
 8002f08:	2b09      	cmp	r3, #9
 8002f0a:	d001      	beq.n	8002f10 <USB_CCID_Status_In+0x14>
	}
	RequestType=0;
  }

  return;
}
 8002f0c:	bcf0      	pop	{r4, r5, r6, r7}
 8002f0e:	4770      	bx	lr
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
 8002f10:	7865      	ldrb	r5, [r4, #1]

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8002f12:	2300      	movs	r3, #0
	
	if (RequestType==HID_OUTPUT){
 8002f14:	2d02      	cmp	r5, #2

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8002f16:	7023      	strb	r3, [r4, #0]
	
	if (RequestType==HID_OUTPUT){
 8002f18:	d022      	beq.n	8002f60 <USB_CCID_Status_In+0x64>
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
 8002f1a:	2d03      	cmp	r5, #3
 8002f1c:	d003      	beq.n	8002f26 <USB_CCID_Status_In+0x2a>
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	7063      	strb	r3, [r4, #1]
  }

  return;
}
 8002f22:	bcf0      	pop	{r4, r5, r6, r7}
 8002f24:	4770      	bx	lr
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
 8002f26:	f240 2ccc 	movw	ip, #716	; 0x2cc
 8002f2a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8002f2e:	f89c 3000 	ldrb.w	r3, [ip]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f3      	bne.n	8002f1e <USB_CCID_Status_In+0x22>
	device_status=STATUS_RECEIVED_REPORT;	
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8002f36:	f240 77e4 	movw	r7, #2020	; 0x7e4
 8002f3a:	f640 1604 	movw	r6, #2308	; 0x904
 8002f3e:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8002f42:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8002f46:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002f48:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002f4a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002f4c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002f4e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002f50:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002f52:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
	device_status=STATUS_RECEIVED_REPORT;	
 8002f56:	f88c 5000 	strb.w	r5, [ip]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8002f5a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002f5e:	e7de      	b.n	8002f1e <USB_CCID_Status_In+0x22>
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 8002f60:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8002f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f68:	781d      	ldrb	r5, [r3, #0]

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 8002f6a:	78a6      	ldrb	r6, [r4, #2]
 8002f6c:	406e      	eors	r6, r5
 8002f6e:	07f1      	lsls	r1, r6, #31
 8002f70:	d513      	bpl.n	8002f9a <USB_CCID_Status_In+0x9e>
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
 8002f72:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8002f76:	f240 21d0 	movw	r1, #720	; 0x2d0
 8002f7a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f82:	1a82      	subs	r2, r0, r2
 8002f84:	eb61 0303 	sbc.w	r3, r1, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf08      	it	eq
 8002f8c:	f5b2 7ffa 	cmpeq.w	r2, #500	; 0x1f4
		numLockClicked=1;
		}	
		lastNumLockChange=currentTime;
 8002f90:	e9c4 0102 	strd	r0, r1, [r4, #8]
	
	uint8_t LEDState=HID_SetReport_Value[0];

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
		numLockClicked=1;
 8002f94:	bf3c      	itt	cc
 8002f96:	2301      	movcc	r3, #1
 8002f98:	7423      	strbcc	r3, [r4, #16]
		}	
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
 8002f9a:	07b2      	lsls	r2, r6, #30
 8002f9c:	d518      	bpl.n	8002fd0 <USB_CCID_Status_In+0xd4>
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
 8002f9e:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 8002fa2:	f240 23d0 	movw	r3, #720	; 0x2d0
 8002fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fae:	1a10      	subs	r0, r2, r0
 8002fb0:	eb63 0101 	sbc.w	r1, r3, r1
 8002fb4:	2900      	cmp	r1, #0
 8002fb6:	bf08      	it	eq
 8002fb8:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
 8002fbc:	f240 5740 	movw	r7, #1344	; 0x540
		capsLockClicked=1;
		}	
		lastCapsLockChange=currentTime;
 8002fc0:	e9c4 2306 	strd	r2, r3, [r4, #24]
		}	
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
 8002fc4:	f2c2 0700 	movt	r7, #8192	; 0x2000
		capsLockClicked=1;
 8002fc8:	bf3c      	itt	cc
 8002fca:	2101      	movcc	r1, #1
 8002fcc:	f887 1020 	strbcc.w	r1, [r7, #32]
		}	
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
 8002fd0:	0773      	lsls	r3, r6, #29
 8002fd2:	d518      	bpl.n	8003006 <USB_CCID_Status_In+0x10a>
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
 8002fd4:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	; 0x28
 8002fd8:	f240 23d0 	movw	r3, #720	; 0x2d0
 8002fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe4:	1a10      	subs	r0, r2, r0
 8002fe6:	eb63 0101 	sbc.w	r1, r3, r1
 8002fea:	2900      	cmp	r1, #0
 8002fec:	bf08      	it	eq
 8002fee:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
 8002ff2:	f240 5640 	movw	r6, #1344	; 0x540
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
 8002ff6:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
		}	
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
 8002ffa:	f2c2 0600 	movt	r6, #8192	; 0x2000
		scrollLockClicked=1;
 8002ffe:	bf3c      	itt	cc
 8003000:	2101      	movcc	r1, #1
 8003002:	f886 1030 	strbcc.w	r1, [r6, #48]	; 0x30
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8003006:	2300      	movs	r3, #0
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
 8003008:	70a5      	strb	r5, [r4, #2]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 800300a:	7063      	strb	r3, [r4, #1]
 800300c:	e789      	b.n	8002f22 <USB_CCID_Status_In+0x26>
 800300e:	bf00      	nop

08003010 <USB_CCID_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Storage_SetConfiguration(void)
{
 8003010:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8003012:	f640 1378 	movw	r3, #2424	; 0x978
 8003016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	7a9b      	ldrb	r3, [r3, #10]
 800301e:	b1bb      	cbz	r3, 8003050 <USB_CCID_Storage_SetConfiguration+0x40>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8003020:	f240 5390 	movw	r3, #1424	; 0x590
 8003024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003028:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 800302a:	2001      	movs	r0, #1
void USB_CCID_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 800302c:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 800302e:	f005 fb25 	bl	800867c <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8003032:	2002      	movs	r0, #2
 8003034:	f005 fb10 	bl	8008658 <ClearDTOG_RX>
    ClearDTOG_TX(ENDP2);
 8003038:	2002      	movs	r0, #2
 800303a:	f005 fb1f 	bl	800867c <ClearDTOG_TX>
	//ClearDTOG_TX(ENDP3);
	ClearDTOG_TX(ENDP4);
 800303e:	2004      	movs	r0, #4
 8003040:	f005 fb1c 	bl	800867c <ClearDTOG_TX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8003044:	f640 53aa 	movw	r3, #3498	; 0xdaa
 8003048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	bd08      	pop	{r3, pc}
 8003052:	bf00      	nop

08003054 <USB_CCID_Get_Max_Lun>:
* Return         : None.
*******************************************************************************/

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8003054:	b108      	cbz	r0, 800305a <USB_CCID_Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8003056:	4805      	ldr	r0, [pc, #20]	; (800306c <USB_CCID_Get_Max_Lun+0x18>)
  }
}
 8003058:	4770      	bx	lr

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
 800305a:	f640 1378 	movw	r3, #2424	; 0x978
 800305e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2201      	movs	r2, #1
 8003066:	821a      	strh	r2, [r3, #16]
    return 0;
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	20000574 	.word	0x20000574

08003070 <Keyboard_SetProtocol>:
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8003070:	f640 1378 	movw	r3, #2424	; 0x978
 8003074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003078:	681a      	ldr	r2, [r3, #0]
  ProtocolValue = wValue0;
 800307a:	f640 0324 	movw	r3, #2084	; 0x824
 800307e:	78d2      	ldrb	r2, [r2, #3]
 8003080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003084:	601a      	str	r2, [r3, #0]
  return USB_SUCCESS;
}
 8003086:	2000      	movs	r0, #0
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop

0800308c <Mass_Storage_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 800308c:	f240 5390 	movw	r3, #1424	; 0x590
 8003090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003094:	2204      	movs	r2, #4
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop

0800309c <MASS_Status_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop

080030a0 <MASS_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_Out(void)
{
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop

080030a4 <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 80030a4:	b109      	cbz	r1, 80030aa <MASS_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 80030a6:	2002      	movs	r0, #2
 80030a8:	4770      	bx	lr
  }
  else if (Interface > 0)
 80030aa:	2800      	cmp	r0, #0
 80030ac:	d1fb      	bne.n	80030a6 <MASS_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 80030ae:	4770      	bx	lr

080030b0 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 80030b0:	b120      	cbz	r0, 80030bc <Get_Max_Lun+0xc>
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 80030b2:	f240 5078 	movw	r0, #1400	; 0x578
 80030b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  }
}
 80030ba:	4770      	bx	lr
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 80030bc:	f640 1378 	movw	r3, #2424	; 0x978
 80030c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2201      	movs	r2, #1
 80030c8:	821a      	strh	r2, [r3, #16]
    return 0;
 80030ca:	4770      	bx	lr

080030cc <MASS_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{
 80030cc:	b538      	push	{r3, r4, r5, lr}
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();
 80030ce:	f7fd f9e3 	bl	8000498 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 80030d2:	f640 1378 	movw	r3, #2424	; 0x978
 80030d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2400      	movs	r4, #0
 80030de:	729c      	strb	r4, [r3, #10]
  /* Connect the device */
  PowerOn();
 80030e0:	f006 fe20 	bl	8009d24 <PowerOn>

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80030e4:	f645 4544 	movw	r5, #23620	; 0x5c44
  wInterrupt_Mask = IMR_MSK;
 80030e8:	f640 127c 	movw	r2, #2428	; 0x97c
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80030ec:	f645 4140 	movw	r1, #23616	; 0x5c40

  bDeviceState = UNCONNECTED;
 80030f0:	f240 5390 	movw	r3, #1424	; 0x590
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80030f4:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80030f8:	f2c4 0500 	movt	r5, #16384	; 0x4000
  wInterrupt_Mask = IMR_MSK;
 80030fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8003100:	f2c4 0100 	movt	r1, #16384	; 0x4000

  bDeviceState = UNCONNECTED;
 8003104:	f2c2 0300 	movt	r3, #8192	; 0x2000
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8003108:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 800310a:	8010      	strh	r0, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 800310c:	6008      	str	r0, [r1, #0]

  bDeviceState = UNCONNECTED;
 800310e:	601c      	str	r4, [r3, #0]
 8003110:	bd38      	pop	{r3, r4, r5, pc}
 8003112:	bf00      	nop

08003114 <MASS_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
 8003114:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8003116:	f640 1170 	movw	r1, #2416	; 0x970

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 800311a:	f640 1278 	movw	r2, #2424	; 0x978
 800311e:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8003122:	f2c2 0100 	movt	r1, #8192	; 0x2000

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8003126:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800312a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800312e:	6812      	ldr	r2, [r2, #0]
 8003130:	79db      	ldrb	r3, [r3, #7]
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8003132:	6809      	ldr	r1, [r1, #0]
 8003134:	2400      	movs	r4, #0
 8003136:	728c      	strb	r4, [r1, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8003138:	4620      	mov	r0, r4
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 800313a:	7253      	strb	r3, [r2, #9]

  SetBTABLE(BTABLE_ADDRESS);
 800313c:	f005 f948 	bl	80083d0 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8003140:	4620      	mov	r0, r4
 8003142:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003146:	f005 f965 	bl	8008414 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800314a:	f240 1518 	movw	r5, #280	; 0x118

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 800314e:	4620      	mov	r0, r4
 8003150:	2120      	movs	r1, #32
 8003152:	f005 f975 	bl	8008440 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8003156:	f2c2 0500 	movt	r5, #8192	; 0x2000
  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 800315a:	4620      	mov	r0, r4
 800315c:	2118      	movs	r1, #24
 800315e:	f005 fac7 	bl	80086f0 <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8003162:	682b      	ldr	r3, [r5, #0]
 8003164:	4620      	mov	r0, r4
 8003166:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 800316a:	f005 fb1b 	bl	80087a4 <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 800316e:	2158      	movs	r1, #88	; 0x58
 8003170:	4620      	mov	r0, r4
 8003172:	f005 faab 	bl	80086cc <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8003176:	4620      	mov	r0, r4
 8003178:	f005 f9e8 	bl	800854c <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 800317c:	4620      	mov	r0, r4
 800317e:	f005 f9bd 	bl	80084fc <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8003182:	4621      	mov	r1, r4
 8003184:	2001      	movs	r0, #1
 8003186:	f005 f945 	bl	8008414 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 800318a:	2001      	movs	r0, #1
 800318c:	2198      	movs	r1, #152	; 0x98
 800318e:	f005 fa9d 	bl	80086cc <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8003192:	2001      	movs	r0, #1
 8003194:	2120      	movs	r1, #32
 8003196:	f005 f953 	bl	8008440 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 800319a:	4621      	mov	r1, r4
 800319c:	2001      	movs	r0, #1
 800319e:	f005 f963 	bl	8008468 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_BULK);
 80031a2:	4621      	mov	r1, r4
 80031a4:	2002      	movs	r0, #2
 80031a6:	f005 f935 	bl	8008414 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 80031aa:	2002      	movs	r0, #2
 80031ac:	21d8      	movs	r1, #216	; 0xd8
 80031ae:	f005 fa9f 	bl	80086f0 <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property->MaxPacketSize);
 80031b2:	682b      	ldr	r3, [r5, #0]
 80031b4:	2002      	movs	r0, #2
 80031b6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80031ba:	f005 faf3 	bl	80087a4 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 80031be:	2002      	movs	r0, #2
 80031c0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80031c4:	f005 f950 	bl	8008468 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 80031c8:	4621      	mov	r1, r4
 80031ca:	2002      	movs	r0, #2
 80031cc:	f005 f938 	bl	8008440 <SetEPTxStatus>


  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 80031d0:	682b      	ldr	r3, [r5, #0]
 80031d2:	4620      	mov	r0, r4
 80031d4:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80031d8:	f005 fae4 	bl	80087a4 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 80031dc:	4620      	mov	r0, r4
 80031de:	f005 f98d 	bl	80084fc <SetEPRxValid>

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 80031e2:	4620      	mov	r0, r4
 80031e4:	f004 feb4 	bl	8007f50 <SetDeviceAddress>

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State = BOT_IDLE;
 80031e8:	f640 51aa 	movw	r1, #3498	; 0xdaa
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 80031ec:	f240 5290 	movw	r2, #1424	; 0x590

  CBW.dSignature = BOT_CBW_SIGNATURE;
 80031f0:	f640 5388 	movw	r3, #3464	; 0xd88
 80031f4:	f245 3055 	movw	r0, #21333	; 0x5355
  Bot_State = BOT_IDLE;
 80031f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 80031fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003200:	2501      	movs	r5, #1

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8003202:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003206:	f2c4 3042 	movt	r0, #17218	; 0x4342
  Bot_State = BOT_IDLE;
 800320a:	700c      	strb	r4, [r1, #0]
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 800320c:	6015      	str	r5, [r2, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 800320e:	6018      	str	r0, [r3, #0]
 8003210:	bd38      	pop	{r3, r4, r5, pc}
 8003212:	bf00      	nop

08003214 <Mass_Storage_ClearFeature>:
*******************************************************************************/
void Mass_Storage_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 8003214:	f640 5388 	movw	r3, #3464	; 0xd88
 8003218:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	f245 3355 	movw	r3, #21333	; 0x5355
 8003222:	f2c4 3342 	movt	r3, #17218	; 0x4342
 8003226:	429a      	cmp	r2, r3
 8003228:	d002      	beq.n	8003230 <Mass_Storage_ClearFeature+0x1c>
    Bot_Abort(BOTH_DIR);
 800322a:	2002      	movs	r0, #2
 800322c:	f006 bd5a 	b.w	8009ce4 <Bot_Abort>
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop

08003234 <MASS_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8003234:	f240 1318 	movw	r3, #280	; 0x118
 8003238:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800323c:	6859      	ldr	r1, [r3, #4]
 800323e:	f004 bbe9 	b.w	8007a14 <Standard_GetDescriptorData>
 8003242:	bf00      	nop

08003244 <MASS_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8003244:	f240 1318 	movw	r3, #280	; 0x118
 8003248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800324c:	6899      	ldr	r1, [r3, #8]
 800324e:	f004 bbe1 	b.w	8007a14 <Standard_GetDescriptorData>
 8003252:	bf00      	nop

08003254 <MASS_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8003254:	f640 1378 	movw	r3, #2424	; 0x978
 8003258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	78da      	ldrb	r2, [r3, #3]

  if (wValue0 > 5)
 8003260:	2a05      	cmp	r2, #5
 8003262:	d808      	bhi.n	8003276 <MASS_GetStringDescriptor+0x22>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8003264:	f240 1318 	movw	r3, #280	; 0x118
 8003268:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800326c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003270:	68d9      	ldr	r1, [r3, #12]
 8003272:	f004 bbcf 	b.w	8007a14 <Standard_GetDescriptorData>
  }
}
 8003276:	2000      	movs	r0, #0
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <Mass_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetConfiguration(void)
{
 800327c:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 800327e:	f640 1378 	movw	r3, #2424	; 0x978
 8003282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	7a9b      	ldrb	r3, [r3, #10]
 800328a:	b18b      	cbz	r3, 80032b0 <Mass_Storage_SetConfiguration+0x34>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 800328c:	f240 5390 	movw	r3, #1424	; 0x590
 8003290:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003294:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 8003296:	2001      	movs	r0, #1
void Mass_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8003298:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 800329a:	f005 f9ef 	bl	800867c <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 800329e:	2002      	movs	r0, #2
 80032a0:	f005 f9da 	bl	8008658 <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 80032a4:	f640 53aa 	movw	r3, #3498	; 0xdaa
 80032a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
 80032b0:	bd08      	pop	{r3, pc}
 80032b2:	bf00      	nop

080032b4 <MASS_NoData_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
 80032b4:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80032b6:	f640 1378 	movw	r3, #2424	; 0x978
 80032ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	781a      	ldrb	r2, [r3, #0]
 80032c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032c6:	2a21      	cmp	r2, #33	; 0x21
 80032c8:	d001      	beq.n	80032ce <MASS_NoData_Setup+0x1a>
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 80032ca:	2002      	movs	r0, #2
}
 80032cc:	bd10      	pop	{r4, pc}
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 80032ce:	28ff      	cmp	r0, #255	; 0xff
 80032d0:	d1fb      	bne.n	80032ca <MASS_NoData_Setup+0x16>
 80032d2:	885a      	ldrh	r2, [r3, #2]
 80032d4:	2a00      	cmp	r2, #0
 80032d6:	d1f8      	bne.n	80032ca <MASS_NoData_Setup+0x16>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 80032d8:	685c      	ldr	r4, [r3, #4]
 80032da:	2c00      	cmp	r4, #0
 80032dc:	d1f5      	bne.n	80032ca <MASS_NoData_Setup+0x16>
  {
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 80032de:	2001      	movs	r0, #1
 80032e0:	f005 f9cc 	bl	800867c <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 80032e4:	2002      	movs	r0, #2
 80032e6:	f005 f9b7 	bl	8008658 <ClearDTOG_RX>

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;
 80032ea:	f640 53aa 	movw	r3, #3498	; 0xdaa
 80032ee:	f2c2 0300 	movt	r3, #8192	; 0x2000

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 80032f2:	f640 5288 	movw	r2, #3464	; 0xd88
 80032f6:	f245 3155 	movw	r1, #21333	; 0x5355
 80032fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80032fe:	f2c4 3142 	movt	r1, #17218	; 0x4342
    Bot_State = BOT_IDLE;
 8003302:	701c      	strb	r4, [r3, #0]

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8003304:	6011      	str	r1, [r2, #0]
    Bot_State = BOT_IDLE;
 8003306:	4620      	mov	r0, r4
 8003308:	bd10      	pop	{r4, pc}
 800330a:	bf00      	nop

0800330c <MASS_Data_Setup>:
RESULT MASS_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 800330c:	f640 1378 	movw	r3, #2424	; 0x978
 8003310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800331c:	2a21      	cmp	r2, #33	; 0x21
 800331e:	d001      	beq.n	8003324 <MASS_Data_Setup+0x18>
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 8003320:	2002      	movs	r0, #2
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);

  return USB_SUCCESS;

}
 8003322:	4770      	bx	lr
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8003324:	28fe      	cmp	r0, #254	; 0xfe
 8003326:	d1fb      	bne.n	8003320 <MASS_Data_Setup+0x14>
 8003328:	8858      	ldrh	r0, [r3, #2]
 800332a:	2800      	cmp	r0, #0
 800332c:	d1f8      	bne.n	8003320 <MASS_Data_Setup+0x14>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003334:	d1f4      	bne.n	8003320 <MASS_Data_Setup+0x14>
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8003336:	f243 02b1 	movw	r2, #12465	; 0x30b1
 800333a:	f6c0 0200 	movt	r2, #2048	; 0x800
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 800333e:	2101      	movs	r1, #1
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8003340:	8258      	strh	r0, [r3, #18]
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8003342:	619a      	str	r2, [r3, #24]
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8003344:	8219      	strh	r1, [r3, #16]
 8003346:	4770      	bx	lr

08003348 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8003348:	f24e 0310 	movw	r3, #57360	; 0xe010
 800334c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003350:	6058      	str	r0, [r3, #4]
 8003352:	4770      	bx	lr

08003354 <SysTick_CounterCmd>:
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003354:	f24e 0310 	movw	r3, #57360	; 0xe010
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8003358:	2801      	cmp	r0, #1
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800335a:	f2ce 0300 	movt	r3, #57344	; 0xe000
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800335e:	d009      	beq.n	8003374 <SysTick_CounterCmd+0x20>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8003360:	3002      	adds	r0, #2
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8003362:	bf09      	itett	eq
 8003364:	681a      	ldreq	r2, [r3, #0]
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8003366:	2200      	movne	r2, #0
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8003368:	f022 0201 	biceq.w	r2, r2, #1
 800336c:	601a      	streq	r2, [r3, #0]
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 800336e:	bf18      	it	ne
 8003370:	609a      	strne	r2, [r3, #8]
 8003372:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	f042 0201 	orr.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop

08003380 <SysTick_ITConfig>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003380:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003384:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003388:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800338a:	b918      	cbnz	r0, 8003394 <SysTick_ITConfig+0x14>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800338c:	f022 0202 	bic.w	r2, r2, #2
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003394:	f042 0202 	orr.w	r2, r2, #2
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	4770      	bx	lr

0800339c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800339c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033a4:	6898      	ldr	r0, [r3, #8]
}
 80033a6:	4770      	bx	lr

080033a8 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80033a8:	08c3      	lsrs	r3, r0, #3
 80033aa:	2b02      	cmp	r3, #2
  {
    statusreg = SysTick->CTRL;
 80033ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033b4:	bf0c      	ite	eq
 80033b6:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 80033b8:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 80033ba:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80033be:	f000 0001 	and.w	r0, r0, #1
 80033c2:	4770      	bx	lr

080033c4 <NMI_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop

080033c8 <HardFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
 80033c8:	e7fe      	b.n	80033c8 <HardFault_Handler>
 80033ca:	bf00      	nop

080033cc <MemManage_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManage_Handler(void)
{
 80033cc:	e7fe      	b.n	80033cc <MemManage_Handler>
 80033ce:	bf00      	nop

080033d0 <BusFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFault_Handler(void)
{
 80033d0:	e7fe      	b.n	80033d0 <BusFault_Handler>
 80033d2:	bf00      	nop

080033d4 <UsageFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFault_Handler(void)
{
 80033d4:	e7fe      	b.n	80033d4 <UsageFault_Handler>
 80033d6:	bf00      	nop

080033d8 <SVC_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVC_Handler(void)
{
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop

080033dc <DebugMon_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMon_Handler(void)
{
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop

080033e0 <PendSV_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSV_Handler(void)
{
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop

080033e4 <SysTick_Handler>:
* Return         : None
*******************************************************************************/
void SysTick_Handler(void)
{
  /* Decrement the TimingDelay variable */
  if (TimingDelay != 0x00)
 80033e4:	f240 537c 	movw	r3, #1404	; 0x57c
 80033e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	b112      	cbz	r2, 80033f6 <SysTick_Handler+0x12>
  {
    TimingDelay--;
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	3a01      	subs	r2, #1
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	4770      	bx	lr

080033f8 <USB_HP_CAN1_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN1_TX_IRQHandler(void)
{
  CTR_HP();
 80033f8:	f004 bf44 	b.w	8008284 <CTR_HP>

080033fc <USB_LP_CAN1_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  USB_Istr();
 80033fc:	f006 bd5e 	b.w	8009ebc <USB_Istr>

08003400 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{ 
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <TIM2_IRQHandler>:
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 8003404:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003408:	8a13      	ldrh	r3, [r2, #16]
//=============================================================================
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
 800340a:	b570      	push	{r4, r5, r6, lr}
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 800340c:	07db      	lsls	r3, r3, #31
 800340e:	d531      	bpl.n	8003474 <TIM2_IRQHandler+0x70>
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003410:	8a13      	ldrh	r3, [r2, #16]
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
 8003412:	f240 25d8 	movw	r5, #728	; 0x2d8


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	041b      	lsls	r3, r3, #16
 800341c:	0c1b      	lsrs	r3, r3, #16
		currentTime++;
 800341e:	f240 24d0 	movw	r4, #720	; 0x2d0


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003422:	8213      	strh	r3, [r2, #16]
		currentTime++;
 8003424:	f2c2 0400 	movt	r4, #8192	; 0x2000

		if (blinkOATHLEDTimes > 0) {
 8003428:	f2c2 0500 	movt	r5, #8192	; 0x2000

void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;
 800342c:	e9d4 2300 	ldrd	r2, r3, [r4]

		if (blinkOATHLEDTimes > 0) {
 8003430:	7829      	ldrb	r1, [r5, #0]

void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;
 8003432:	3201      	adds	r2, #1
 8003434:	f143 0300 	adc.w	r3, r3, #0
 8003438:	e9c4 2300 	strd	r2, r3, [r4]

		if (blinkOATHLEDTimes > 0) {
 800343c:	b1d1      	cbz	r1, 8003474 <TIM2_IRQHandler+0x70>
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 800343e:	f240 26e0 	movw	r6, #736	; 0x2e0
 8003442:	f2c2 0600 	movt	r6, #8192	; 0x2000
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 8003446:	f011 0f01 	tst.w	r1, #1
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 800344a:	e9d6 0100 	ldrd	r0, r1, [r6]
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 800344e:	d112      	bne.n	8003476 <TIM2_IRQHandler+0x72>
					lastOATHBlinkTime = currentTime;
					blinkOATHLEDTimes--;
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
 8003450:	f510 70fa 	adds.w	r0, r0, #500	; 0x1f4
 8003454:	f141 0100 	adc.w	r1, r1, #0
 8003458:	428b      	cmp	r3, r1
 800345a:	bf08      	it	eq
 800345c:	4282      	cmpeq	r2, r0
 800345e:	d309      	bcc.n	8003474 <TIM2_IRQHandler+0x70>
						SwitchOATHLED(ENABLE);
 8003460:	2001      	movs	r0, #1
 8003462:	f7fc ff95 	bl	8000390 <SwitchOATHLED>
					lastOATHBlinkTime = currentTime;
 8003466:	e9d4 2300 	ldrd	r2, r3, [r4]
					blinkOATHLEDTimes--;
 800346a:	7829      	ldrb	r1, [r5, #0]
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
						SwitchOATHLED(ENABLE);
					lastOATHBlinkTime = currentTime;
 800346c:	e9c6 2300 	strd	r2, r3, [r6]
					blinkOATHLEDTimes--;
 8003470:	1e4b      	subs	r3, r1, #1
 8003472:	702b      	strb	r3, [r5, #0]
 8003474:	bd70      	pop	{r4, r5, r6, pc}
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003476:	f510 60fa 	adds.w	r0, r0, #2000	; 0x7d0
 800347a:	f141 0100 	adc.w	r1, r1, #0
 800347e:	428b      	cmp	r3, r1
 8003480:	bf08      	it	eq
 8003482:	4282      	cmpeq	r2, r0
					SwitchOATHLED(DISABLE);
 8003484:	bf28      	it	cs
 8003486:	2000      	movcs	r0, #0
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003488:	d2eb      	bcs.n	8003462 <TIM2_IRQHandler+0x5e>
 800348a:	bd70      	pop	{r4, r5, r6, pc}

0800348c <__get_PSP>:
 */
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp" : "=r" (result) );
 800348c:	f3ef 8009 	mrs	r0, PSP
  return(result);
}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop

08003494 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) );
 8003494:	f380 8809 	msr	PSP, r0
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop

0800349c <__get_MSP>:
 */
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800349c:	f3ef 8008 	mrs	r0, MSP
  return(result);
}
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop

080034a4 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) );
 80034a4:	f380 8808 	msr	MSP, r0
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop

080034ac <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 80034ac:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop

080034b4 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80034b4:	f380 8811 	msr	BASEPRI, r0
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop

080034bc <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80034bc:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop

080034c4 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80034c4:	f380 8810 	msr	PRIMASK, r0
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80034cc:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80034d4:	f380 8813 	msr	FAULTMASK, r0
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop

080034dc <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80034dc:	ba00      	rev	r0, r0
  return(result);
}
 80034de:	4770      	bx	lr

080034e0 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80034e0:	ba40      	rev16	r0, r0
  return(result);
}
 80034e2:	4770      	bx	lr

080034e4 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;

  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	bac0      	revsh	r0, r0
  return(result);
}
 80034e6:	4770      	bx	lr

080034e8 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop

080034f0 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;

   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80034f0:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80034f4:	b2c0      	uxtb	r0, r0
 80034f6:	4770      	bx	lr

080034f8 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;

   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80034f8:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80034fc:	b280      	uxth	r0, r0
 80034fe:	4770      	bx	lr

08003500 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 8003500:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003508:	e8c1 0f43 	strexb	r3, r0, [r1]
 800350c:	4618      	mov	r0, r3
   return(result);
}
 800350e:	4770      	bx	lr

08003510 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003510:	e8c1 0f53 	strexh	r3, r0, [r1]
 8003514:	4618      	mov	r0, r3
   return(result);
}
 8003516:	4770      	bx	lr

08003518 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8003518:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop

08003520 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003520:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop

08003528 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 8003528:	f380 8814 	msr	CONTROL, r0
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop

08003530 <SystemInit>:
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003534:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003538:	6819      	ldr	r1, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 800353a:	2200      	movs	r2, #0
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800353c:	f041 0101 	orr.w	r1, r1, #1
 8003540:	6019      	str	r1, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 8003542:	6859      	ldr	r1, [r3, #4]
 8003544:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 8003548:	400a      	ands	r2, r1
 800354a:	605a      	str	r2, [r3, #4]
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800354c:	6819      	ldr	r1, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800354e:	2200      	movs	r2, #0
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003550:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8003554:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003558:	6019      	str	r1, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800355a:	6819      	ldr	r1, [r3, #0]
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 800355c:	b082      	sub	sp, #8
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800355e:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003562:	6019      	str	r1, [r3, #0]
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003564:	6859      	ldr	r1, [r3, #4]
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003566:	4618      	mov	r0, r3
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003568:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 800356c:	6059      	str	r1, [r3, #4]
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800356e:	609a      	str	r2, [r3, #8]
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003570:	9200      	str	r2, [sp, #0]
 8003572:	9201      	str	r2, [sp, #4]
  
  /*!< SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /*!< Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	e003      	b.n	8003586 <SystemInit+0x56>
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 800357e:	9b00      	ldr	r3, [sp, #0]
 8003580:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003584:	d009      	beq.n	800359a <SystemInit+0x6a>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003586:	6803      	ldr	r3, [r0, #0]
 8003588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358c:	9301      	str	r3, [sp, #4]
    StartUpCounter++;  
 800358e:	9b00      	ldr	r3, [sp, #0]
 8003590:	3301      	adds	r3, #1
 8003592:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 8003594:	9b01      	ldr	r3, [sp, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f1      	beq.n	800357e <SystemInit+0x4e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800359a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800359e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80035a8:	bf18      	it	ne
 80035aa:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80035ac:	9301      	str	r3, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80035ae:	9b01      	ldr	r3, [sp, #4]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d000      	beq.n	80035b6 <SystemInit+0x86>
 80035b4:	e7fe      	b.n	80035b4 <SystemInit+0x84>
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80035b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80035be:	6811      	ldr	r1, [r2, #0]
    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80035c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80035c4:	f041 0110 	orr.w	r1, r1, #16
 80035c8:	6011      	str	r1, [r2, #0]

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80035ca:	6811      	ldr	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80035cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80035d0:	f021 0103 	bic.w	r1, r1, #3
 80035d4:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80035d6:	6810      	ldr	r0, [r2, #0]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80035d8:	4619      	mov	r1, r3
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80035da:	f040 0002 	orr.w	r0, r0, #2
 80035de:	6010      	str	r0, [r2, #0]
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	605a      	str	r2, [r3, #4]
      
    /*!< PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	605a      	str	r2, [r3, #4]
    
    /*!< PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035ee:	605a      	str	r2, [r3, #4]
    
    /*!< PLLCLK = 8MHz * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80035f6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL6);
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	f442 1288 	orr.w	r2, r2, #1114112	; 0x110000
 80035fe:	605a      	str	r2, [r3, #4]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003606:	601a      	str	r2, [r3, #0]

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003608:	680a      	ldr	r2, [r1, #0]
 800360a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800360e:	0192      	lsls	r2, r2, #6
 8003610:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003614:	d5f8      	bpl.n	8003608 <SystemInit+0xd8>
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003616:	685a      	ldr	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003618:	4619      	mov	r1, r3
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800361a:	f022 0203 	bic.w	r2, r2, #3
 800361e:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	f042 0202 	orr.w	r2, r2, #2
 8003626:	605a      	str	r2, [r3, #4]

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003628:	684b      	ldr	r3, [r1, #4]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b08      	cmp	r3, #8
 8003630:	d1fa      	bne.n	8003628 <SystemInit+0xf8>
    
  /*!< Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /*!< Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();

}
 8003632:	b002      	add	sp, #8
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 8003638:	e7fe      	b.n	8003638 <Default_Handler>
 800363a:	bf00      	nop

0800363c <__Init_Data>:
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800363c:	f240 0100 	movw	r1, #0
 8003640:	f240 23c4 	movw	r3, #708	; 0x2c4
 8003644:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800364c:	4299      	cmp	r1, r3
 * @param  None
 * @retval : None
*/

void __Init_Data(void)
{
 800364e:	b410      	push	{r4}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003650:	d20e      	bcs.n	8003670 <__Init_Data+0x34>
 8003652:	43cc      	mvns	r4, r1
 8003654:	441c      	add	r4, r3
 8003656:	f024 0403 	bic.w	r4, r4, #3
 800365a:	f64a 1078 	movw	r0, #43384	; 0xa978
 800365e:	3404      	adds	r4, #4
 8003660:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003664:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 8003666:	58c2      	ldr	r2, [r0, r3]
 8003668:	50ca      	str	r2, [r1, r3]
 800366a:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800366c:	42a3      	cmp	r3, r4
 800366e:	d1fa      	bne.n	8003666 <__Init_Data+0x2a>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003670:	f240 23c8 	movw	r3, #712	; 0x2c8
 8003674:	f640 6208 	movw	r2, #3592	; 0xe08
 8003678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800367c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003680:	4293      	cmp	r3, r2
 8003682:	d20a      	bcs.n	800369a <__Init_Data+0x5e>
 8003684:	43d9      	mvns	r1, r3
 8003686:	4411      	add	r1, r2
 8003688:	f021 0103 	bic.w	r1, r1, #3
 800368c:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 800368e:	2200      	movs	r2, #0
 8003690:	3b04      	subs	r3, #4
 8003692:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003696:	428b      	cmp	r3, r1
 8003698:	d1fb      	bne.n	8003692 <__Init_Data+0x56>
  {
    *(pulDest++) = 0;
  }
}
 800369a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <SystemInit_ExtMemCtl_Dummy>:
 * @param  None     
 * @retval : None       
*/

void SystemInit_ExtMemCtl_Dummy(void) 
{
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop

080036a4 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 80036a4:	4668      	mov	r0, sp
 80036a6:	f020 0107 	bic.w	r1, r0, #7
 80036aa:	468d      	mov	sp, r1
 80036ac:	b519      	push	{r0, r3, r4, lr}
/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
  required, then adjust the Register Addresses */
  SystemInit_ExtMemCtl();
 80036ae:	f7ff fff7 	bl	80036a0 <SystemInit_ExtMemCtl_Dummy>

  /* restore original stack pointer */
  asm(" LDR r0, =_estack");
 80036b2:	481b      	ldr	r0, [pc, #108]	; (8003720 <Reset_Handler+0x7c>)
  asm(" MSR msp, r0");
 80036b4:	f380 8808 	msr	MSP, r0
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80036b8:	f240 0100 	movw	r1, #0
 80036bc:	f240 23c4 	movw	r3, #708	; 0x2c4
 80036c0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80036c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036c8:	4299      	cmp	r1, r3
 80036ca:	d20e      	bcs.n	80036ea <Reset_Handler+0x46>
 80036cc:	43cc      	mvns	r4, r1
 80036ce:	441c      	add	r4, r3
 80036d0:	f024 0403 	bic.w	r4, r4, #3
 80036d4:	f64a 1078 	movw	r0, #43384	; 0xa978
 80036d8:	3404      	adds	r4, #4
 80036da:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036de:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 80036e0:	58c2      	ldr	r2, [r0, r3]
 80036e2:	50ca      	str	r2, [r1, r3]
 80036e4:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80036e6:	42a3      	cmp	r3, r4
 80036e8:	d1fa      	bne.n	80036e0 <Reset_Handler+0x3c>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80036ea:	f240 23c8 	movw	r3, #712	; 0x2c8
 80036ee:	f640 6208 	movw	r2, #3592	; 0xe08
 80036f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d20a      	bcs.n	8003714 <Reset_Handler+0x70>
 80036fe:	43d9      	mvns	r1, r3
 8003700:	4411      	add	r1, r2
 8003702:	f021 0103 	bic.w	r1, r1, #3
 8003706:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 8003708:	2200      	movs	r2, #0
 800370a:	3b04      	subs	r3, #4
 800370c:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003710:	428b      	cmp	r3, r1
 8003712:	d1fb      	bne.n	800370c <Reset_Handler+0x68>
  
  /* Initialize data and bss */
   __Init_Data(); 

  /* Call the application's entry point.*/
  main();
 8003714:	f006 fcdc 	bl	800a0d0 <main>
}
 8003718:	e8bd 4019 	ldmia.w	sp!, {r0, r3, r4, lr}
 800371c:	4685      	mov	sp, r0
 800371e:	4770      	bx	lr
 8003720:	20005000 	.word	0x20005000

08003724 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003724:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003728:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800372c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8003730:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003734:	60d8      	str	r0, [r3, #12]
 8003736:	4770      	bx	lr

08003738 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003738:	78c3      	ldrb	r3, [r0, #3]
  *   that contains the configuration information for the
  *   specified NVIC peripheral.
  * @retval : None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800373a:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800373c:	b973      	cbnz	r3, 800375c <NVIC_Init+0x24>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800373e:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003740:	2101      	movs	r1, #1
 8003742:	f003 021f 	and.w	r2, r3, #31
 8003746:	4091      	lsls	r1, r2
  }
}
 8003748:	bc30      	pop	{r4, r5}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800374a:	095a      	lsrs	r2, r3, #5
 800374c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003750:	3220      	adds	r2, #32
 8003752:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800375a:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800375c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003760:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003764:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003766:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003768:	43db      	mvns	r3, r3
 800376a:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800376e:	220f      	movs	r2, #15
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
 8003770:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;
 8003774:	fa22 f303 	lsr.w	r3, r2, r3

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003778:	408c      	lsls	r4, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800377a:	7885      	ldrb	r5, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800377c:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800377e:	ea03 0205 	and.w	r2, r3, r5
 8003782:	4322      	orrs	r2, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003784:	f101 4360 	add.w	r3, r1, #3758096384	; 0xe0000000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8003788:	0112      	lsls	r2, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8003790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003794:	7802      	ldrb	r2, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003796:	2101      	movs	r1, #1
 8003798:	f002 031f 	and.w	r3, r2, #31
 800379c:	4099      	lsls	r1, r3
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800379e:	bc30      	pop	{r4, r5}

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80037a0:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80037a4:	0952      	lsrs	r2, r2, #5

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80037a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80037aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80037ae:	4770      	bx	lr

080037b0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80037b0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80037b4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80037b8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80037bc:	4308      	orrs	r0, r1
 80037be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80037c2:	6098      	str	r0, [r3, #8]
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop

080037c8 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80037c8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80037cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80037d0:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80037d2:	b919      	cbnz	r1, 80037dc <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80037d4:	ea22 0000 	bic.w	r0, r2, r0
 80037d8:	6118      	str	r0, [r3, #16]
 80037da:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80037dc:	4310      	orrs	r0, r2
 80037de:	6118      	str	r0, [r3, #16]
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop

080037e4 <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80037e4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80037e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80037ec:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80037ee:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80037f0:	bf0c      	ite	eq
 80037f2:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80037f6:	f022 0204 	bicne.w	r2, r2, #4
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop

08003800 <ADC_DeInit>:
  *   reset values.
  * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval : None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003800:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  switch (*(uint32_t*)&ADCx)
 8003802:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8003806:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800380a:	4298      	cmp	r0, r3
 800380c:	d024      	beq.n	8003858 <ADC_DeInit+0x58>
 800380e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003812:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003816:	4298      	cmp	r0, r3
 8003818:	d012      	beq.n	8003840 <ADC_DeInit+0x40>
 800381a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800381e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003822:	4298      	cmp	r0, r3
 8003824:	d000      	beq.n	8003828 <ADC_DeInit+0x28>
 8003826:	bd08      	pop	{r3, pc}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003828:	f44f 7000 	mov.w	r0, #512	; 0x200
 800382c:	2101      	movs	r1, #1
 800382e:	f002 fa65 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003832:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003836:	f44f 7000 	mov.w	r0, #512	; 0x200
 800383a:	2100      	movs	r1, #0
 800383c:	f002 ba5e 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003840:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003844:	2101      	movs	r1, #1
 8003846:	f002 fa59 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 800384a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800384e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003852:	2100      	movs	r1, #0
 8003854:	f002 ba52 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003858:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800385c:	2101      	movs	r1, #1
 800385e:	f002 fa4d 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003862:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8003866:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800386a:	2100      	movs	r1, #0
 800386c:	f002 ba46 	b.w	8005cfc <RCC_APB2PeriphResetCmd>

08003870 <ADC_Init>:
  assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));   
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003870:	6843      	ldr	r3, [r0, #4]
  *   contains the configuration information for the specified
  *   ADC peripheral.
  * @retval : None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003872:	b430      	push	{r4, r5}
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003874:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003878:	680b      	ldr	r3, [r1, #0]
 800387a:	790a      	ldrb	r2, [r1, #4]
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 800387c:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003880:	4323      	orrs	r3, r4
 8003882:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003886:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003888:	6885      	ldr	r5, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800388a:	688c      	ldr	r4, [r1, #8]
 800388c:	68ca      	ldr	r2, [r1, #12]
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800388e:	f24f 73fd 	movw	r3, #63485	; 0xf7fd
 8003892:	f6cf 73f1 	movt	r3, #65521	; 0xfff1
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003896:	4322      	orrs	r2, r4
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8003898:	402b      	ands	r3, r5
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800389a:	794d      	ldrb	r5, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800389c:	4313      	orrs	r3, r2
 800389e:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80038a2:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80038a4:	7c0b      	ldrb	r3, [r1, #16]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80038a6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80038a8:	3b01      	subs	r3, #1
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80038aa:	b2db      	uxtb	r3, r3
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80038ac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80038b0:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80038b4:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80038b6:	bc30      	pop	{r4, r5}
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop

080038bc <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80038bc:	2300      	movs	r3, #0
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80038be:	2201      	movs	r2, #1
 80038c0:	7402      	strb	r2, [r0, #16]
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80038c2:	6003      	str	r3, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80038c4:	7103      	strb	r3, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80038c6:	7143      	strb	r3, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80038c8:	6083      	str	r3, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80038ca:	60c3      	str	r3, [r0, #12]
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop

080038d0 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80038d0:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80038d2:	b919      	cbnz	r1, 80038dc <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80038d4:	f023 0301 	bic.w	r3, r3, #1
 80038d8:	6083      	str	r3, [r0, #8]
 80038da:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	6083      	str	r3, [r0, #8]
 80038e2:	4770      	bx	lr

080038e4 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80038e4:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80038e6:	b919      	cbnz	r1, 80038f0 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80038e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038ec:	6083      	str	r3, [r0, #8]
 80038ee:	4770      	bx	lr
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80038f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f4:	6083      	str	r3, [r0, #8]
 80038f6:	4770      	bx	lr

080038f8 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80038f8:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80038fa:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 80038fc:	b91a      	cbnz	r2, 8003906 <ADC_ITConfig+0xe>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80038fe:	ea23 0101 	bic.w	r1, r3, r1
 8003902:	6041      	str	r1, [r0, #4]
 8003904:	4770      	bx	lr
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003906:	4319      	orrs	r1, r3
 8003908:	6041      	str	r1, [r0, #4]
 800390a:	4770      	bx	lr

0800390c <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800390c:	6883      	ldr	r3, [r0, #8]
 800390e:	f043 0308 	orr.w	r3, r3, #8
 8003912:	6083      	str	r3, [r0, #8]
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop

08003918 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8003918:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 800391a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800391e:	4770      	bx	lr

08003920 <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003920:	6883      	ldr	r3, [r0, #8]
 8003922:	f043 0304 	orr.w	r3, r3, #4
 8003926:	6083      	str	r3, [r0, #8]
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop

0800392c <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 800392c:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 800392e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8003932:	4770      	bx	lr

08003934 <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003934:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003936:	b919      	cbnz	r1, 8003940 <ADC_SoftwareStartConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003938:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 800393c:	6083      	str	r3, [r0, #8]
 800393e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003940:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003944:	6083      	str	r3, [r0, #8]
 8003946:	4770      	bx	lr

08003948 <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 8003948:	6880      	ldr	r0, [r0, #8]
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 800394a:	f3c0 5080 	ubfx	r0, r0, #22, #1
 800394e:	4770      	bx	lr

08003950 <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003950:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8003952:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003954:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003958:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800395c:	6043      	str	r3, [r0, #4]
 800395e:	4770      	bx	lr

08003960 <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003960:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003962:	b919      	cbnz	r1, 800396c <ADC_DiscModeCmd+0xc>
    ADCx->CR1 |= CR1_DISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003964:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003968:	6043      	str	r3, [r0, #4]
 800396a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 800396c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003970:	6043      	str	r3, [r0, #4]
 8003972:	4770      	bx	lr

08003974 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003974:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003976:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003978:	d91f      	bls.n	80039ba <ADC_RegularChannelConfig+0x46>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800397a:	f1a1 040a 	sub.w	r4, r1, #10
 800397e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003982:	2607      	movs	r6, #7
 8003984:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8003986:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800398a:	68c5      	ldr	r5, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800398c:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800398e:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003992:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003996:	60c3      	str	r3, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003998:	d91d      	bls.n	80039d6 <ADC_RegularChannelConfig+0x62>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800399a:	2a0c      	cmp	r2, #12
 800399c:	d929      	bls.n	80039f2 <ADC_RegularChannelConfig+0x7e>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800399e:	bc70      	pop	{r4, r5, r6}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80039a0:	3a0d      	subs	r2, #13
 80039a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80039a6:	231f      	movs	r3, #31
 80039a8:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80039aa:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80039ae:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80039b0:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80039b4:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80039b6:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 80039b8:	4770      	bx	lr
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80039ba:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80039be:	2607      	movs	r6, #7
 80039c0:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80039c2:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80039c6:	6905      	ldr	r5, [r0, #16]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80039c8:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80039ca:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80039ce:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80039d2:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80039d4:	d8e1      	bhi.n	800399a <ADC_RegularChannelConfig+0x26>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80039d6:	bc70      	pop	{r4, r5, r6}
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80039d8:	3a01      	subs	r2, #1
 80039da:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80039de:	231f      	movs	r3, #31
 80039e0:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80039e2:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80039e6:	6b41      	ldr	r1, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80039e8:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80039ec:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80039ee:	6342      	str	r2, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80039f0:	4770      	bx	lr
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80039f2:	3a07      	subs	r2, #7
 80039f4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80039f8:	231f      	movs	r3, #31
 80039fa:	4093      	lsls	r3, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80039fc:	bc70      	pop	{r4, r5, r6}
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80039fe:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003a02:	6b01      	ldr	r1, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003a04:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003a08:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003a0a:	6302      	str	r2, [r0, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop

08003a10 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003a10:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a12:	b919      	cbnz	r1, 8003a1c <ADC_ExternalTrigConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003a14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003a18:	6083      	str	r3, [r0, #8]
 8003a1a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003a1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a20:	6083      	str	r3, [r0, #8]
 8003a22:	4770      	bx	lr

08003a24 <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003a24:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8003a26:	b280      	uxth	r0, r0
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop

08003a2c <ADC_GetDualModeConversionValue>:
  * @retval : The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8003a2c:	f242 434c 	movw	r3, #9292	; 0x244c
 8003a30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003a34:	6818      	ldr	r0, [r3, #0]
}
 8003a36:	4770      	bx	lr

08003a38 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003a38:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a3a:	b919      	cbnz	r1, 8003a44 <ADC_AutoInjectedConvCmd+0xc>
    ADCx->CR1 |= CR1_JAUTO_Set;
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003a3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a40:	6043      	str	r3, [r0, #4]
 8003a42:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003a44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a48:	6043      	str	r3, [r0, #4]
 8003a4a:	4770      	bx	lr

08003a4c <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003a4c:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a4e:	b919      	cbnz	r1, 8003a58 <ADC_InjectedDiscModeCmd+0xc>
    ADCx->CR1 |= CR1_JDISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003a50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a54:	6043      	str	r3, [r0, #4]
 8003a56:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003a58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a5c:	6043      	str	r3, [r0, #4]
 8003a5e:	4770      	bx	lr

08003a60 <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003a60:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003a62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003a66:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003a68:	6081      	str	r1, [r0, #8]
 8003a6a:	4770      	bx	lr

08003a6c <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003a6c:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a6e:	b919      	cbnz	r1, 8003a78 <ADC_ExternalTrigInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003a70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003a74:	6083      	str	r3, [r0, #8]
 8003a76:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003a78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a7c:	6083      	str	r3, [r0, #8]
 8003a7e:	4770      	bx	lr

08003a80 <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003a80:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a82:	b919      	cbnz	r1, 8003a8c <ADC_SoftwareStartInjectedConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003a84:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003a88:	6083      	str	r3, [r0, #8]
 8003a8a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003a8c:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003a90:	6083      	str	r3, [r0, #8]
 8003a92:	4770      	bx	lr

08003a94 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8003a94:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003a96:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8003a9a:	4770      	bx	lr

08003a9c <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003a9c:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003a9e:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003aa0:	d81b      	bhi.n	8003ada <ADC_InjectedChannelConfig+0x3e>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003aa2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8003aa6:	2607      	movs	r6, #7
 8003aa8:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003aaa:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003aae:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003ab0:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003ab4:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003ab6:	6103      	str	r3, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003ab8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003aba:	3202      	adds	r2, #2
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8003abc:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003ac0:	1b12      	subs	r2, r2, r4
 8003ac2:	b2d2      	uxtb	r2, r2
 8003ac4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003ac8:	241f      	movs	r4, #31
 8003aca:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003acc:	4091      	lsls	r1, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003ace:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003ad2:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003ad4:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003ad6:	bc70      	pop	{r4, r5, r6}
 8003ad8:	4770      	bx	lr
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003ada:	f1a1 040a 	sub.w	r4, r1, #10
 8003ade:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003ae2:	2607      	movs	r6, #7
 8003ae4:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8003ae6:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003aea:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003aec:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003af0:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003af2:	60c3      	str	r3, [r0, #12]
 8003af4:	e7e0      	b.n	8003ab8 <ADC_InjectedChannelConfig+0x1c>
 8003af6:	bf00      	nop

08003af8 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003af8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8003afa:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003afc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003b00:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003b04:	6383      	str	r3, [r0, #56]	; 0x38
 8003b06:	4770      	bx	lr

08003b08 <ADC_SetInjectedOffset>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  /* Set the selected injected channel data offset */
  *((__IO uint32_t *)((*(uint32_t*)&ADCx) + ADC_InjectedChannel)) = (uint32_t)Offset;
 8003b08:	5042      	str	r2, [r0, r1]
 8003b0a:	4770      	bx	lr

08003b0c <ADC_GetInjectedConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*) (((*(uint32_t*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003b0c:	3128      	adds	r1, #40	; 0x28
 8003b0e:	5840      	ldr	r0, [r0, r1]
}
 8003b10:	b280      	uxth	r0, r0
 8003b12:	4770      	bx	lr

08003b14 <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003b14:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003b16:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003b1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003b1e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003b20:	6041      	str	r1, [r0, #4]
 8003b22:	4770      	bx	lr

08003b24 <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003b24:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003b26:	6282      	str	r2, [r0, #40]	; 0x28
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop

08003b2c <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003b2c:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003b2e:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003b32:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003b34:	6041      	str	r1, [r0, #4]
 8003b36:	4770      	bx	lr

08003b38 <ADC_TempSensorVrefintCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003b38:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003b3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b40:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b42:	b918      	cbnz	r0, 8003b4c <ADC_TempSensorVrefintCmd+0x14>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003b44:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003b48:	609a      	str	r2, [r3, #8]
 8003b4a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003b4c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b50:	609a      	str	r2, [r3, #8]
 8003b52:	4770      	bx	lr

08003b54 <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8003b54:	6803      	ldr	r3, [r0, #0]
 8003b56:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003b58:	bf0c      	ite	eq
 8003b5a:	2000      	moveq	r0, #0
 8003b5c:	2001      	movne	r0, #1
 8003b5e:	4770      	bx	lr

08003b60 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8003b60:	43c9      	mvns	r1, r1
 8003b62:	6001      	str	r1, [r0, #0]
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop

08003b68 <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003b68:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003b6a:	6800      	ldr	r0, [r0, #0]
 8003b6c:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8003b70:	d004      	beq.n	8003b7c <ADC_GetITStatus+0x14>
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003b72:	b2c9      	uxtb	r1, r1
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003b74:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8003b76:	bf0c      	ite	eq
 8003b78:	2000      	moveq	r0, #0
 8003b7a:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop

08003b80 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8003b80:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003b84:	6001      	str	r1, [r0, #0]
 8003b86:	4770      	bx	lr

08003b88 <BKP_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void BKP_DeInit(void)
{
 8003b88:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8003b8a:	2001      	movs	r0, #1
 8003b8c:	f002 f8d2 	bl	8005d34 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8003b90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8003b94:	2000      	movs	r0, #0
 8003b96:	f002 b8cd 	b.w	8005d34 <RCC_BackupResetCmd>
 8003b9a:	bf00      	nop

08003b9c <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8003b9c:	f248 6304 	movw	r3, #34308	; 0x8604
 8003ba0:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003ba4:	6018      	str	r0, [r3, #0]
 8003ba6:	4770      	bx	lr

08003ba8 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8003ba8:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8003bac:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003bb0:	6018      	str	r0, [r3, #0]
 8003bb2:	4770      	bx	lr

08003bb4 <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8003bb4:	f248 6388 	movw	r3, #34440	; 0x8688
 8003bb8:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003bbc:	6018      	str	r0, [r3, #0]
 8003bbe:	4770      	bx	lr

08003bc0 <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 8003bc0:	f44f 42d8 	mov.w	r2, #27648	; 0x6c00
 8003bc4:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003bc8:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 8003bca:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8003bce:	041b      	lsls	r3, r3, #16
 8003bd0:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8003bd2:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003bd4:	8590      	strh	r0, [r2, #44]	; 0x2c
 8003bd6:	4770      	bx	lr

08003bd8 <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8003bd8:	f44f 42d8 	mov.w	r2, #27648	; 0x6c00
 8003bdc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003be0:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 8003be2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003be6:	041b      	lsls	r3, r3, #16
 8003be8:	0c1b      	lsrs	r3, r3, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8003bea:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003bec:	8590      	strh	r0, [r2, #44]	; 0x2c
 8003bee:	4770      	bx	lr

08003bf0 <BKP_WriteBackupRegister>:
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  *(__IO uint16_t *) (BKP_BASE + BKP_DR) = Data;
 8003bf0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003bf4:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8003bf8:	8001      	strh	r1, [r0, #0]
 8003bfa:	4770      	bx	lr

08003bfc <BKP_ReadBackupRegister>:
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  return (*(__IO uint16_t *) (BKP_BASE + BKP_DR));
 8003bfc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003c00:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8003c04:	8800      	ldrh	r0, [r0, #0]
}
 8003c06:	b280      	uxth	r0, r0
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop

08003c0c <BKP_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8003c0c:	f248 63a0 	movw	r3, #34464	; 0x86a0
 8003c10:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003c14:	6818      	ldr	r0, [r3, #0]
}
 8003c16:	b2c0      	uxtb	r0, r0
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop

08003c1c <BKP_ClearFlag>:
  * @retval : None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8003c1c:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003c20:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c24:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003c26:	b292      	uxth	r2, r2
 8003c28:	f042 0201 	orr.w	r2, r2, #1
 8003c2c:	869a      	strh	r2, [r3, #52]	; 0x34
 8003c2e:	4770      	bx	lr

08003c30 <BKP_GetITStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8003c30:	f248 63a4 	movw	r3, #34468	; 0x86a4
 8003c34:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003c38:	6818      	ldr	r0, [r3, #0]
}
 8003c3a:	b2c0      	uxtb	r0, r0
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop

08003c40 <BKP_ClearITPendingBit>:
  * @retval : None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8003c40:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003c44:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c48:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003c4a:	b292      	uxth	r2, r2
 8003c4c:	f042 0202 	orr.w	r2, r2, #2
 8003c50:	869a      	strh	r2, [r3, #52]	; 0x34
 8003c52:	4770      	bx	lr

08003c54 <CAN_DeInit>:
  *   reset values.
  * @param CANx: where x can be 1 select the CAN peripheral.
  * @retval : None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8003c54:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  switch (*(uint32_t*)&CANx)
 8003c56:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003c5a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c5e:	4298      	cmp	r0, r3
 8003c60:	d000      	beq.n	8003c64 <CAN_DeInit+0x10>
 8003c62:	bd08      	pop	{r3, pc}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8003c64:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003c68:	2101      	movs	r1, #1
 8003c6a:	f002 f855 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
      break;        
    default:
      break;
  }
}
 8003c6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
      /* Release CAN1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8003c72:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003c76:	2100      	movs	r1, #0
 8003c78:	f002 b84e 	b.w	8005d18 <RCC_APB1PeriphResetCmd>

08003c7c <CAN_Init>:
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003c7c:	6803      	ldr	r3, [r0, #0]
  *   contains the configuration information for the CAN peripheral.
  * @retval : Constant indicates initialization succeed which will be 
  *   CANINITFAILED or CANINITOK.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8003c7e:	b430      	push	{r4, r5}
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003c80:	f023 0302 	bic.w	r3, r3, #2
 8003c84:	6003      	str	r3, [r0, #0]
  /* Request initialisation */
  CANx->MCR |= MCR_INRQ ;
 8003c86:	6802      	ldr	r2, [r0, #0]
 8003c88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c8c:	f042 0201 	orr.w	r2, r2, #1
 8003c90:	6002      	str	r2, [r0, #0]
 8003c92:	e001      	b.n	8003c98 <CAN_Init+0x1c>
  /* Wait the acknowledge */
  while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) != MSR_INAK))
 8003c94:	3b01      	subs	r3, #1
 8003c96:	d002      	beq.n	8003c9e <CAN_Init+0x22>
 8003c98:	6842      	ldr	r2, [r0, #4]
 8003c9a:	07d4      	lsls	r4, r2, #31
 8003c9c:	d5fa      	bpl.n	8003c94 <CAN_Init+0x18>
  {
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
 8003c9e:	6843      	ldr	r3, [r0, #4]
 8003ca0:	f013 0301 	ands.w	r3, r3, #1
  {
    InitStatus = CANINITFAILED;
 8003ca4:	bf08      	it	eq
 8003ca6:	4618      	moveq	r0, r3
  while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) != MSR_INAK))
  {
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
 8003ca8:	d055      	beq.n	8003d56 <CAN_Init+0xda>
    InitStatus = CANINITFAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8003caa:	780b      	ldrb	r3, [r1, #0]
 8003cac:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TTCM;
 8003cae:	6803      	ldr	r3, [r0, #0]
 8003cb0:	bf0c      	ite	eq
 8003cb2:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~MCR_TTCM;
 8003cb6:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8003cba:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8003cbc:	784b      	ldrb	r3, [r1, #1]
 8003cbe:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_ABOM;
 8003cc0:	6803      	ldr	r3, [r0, #0]
 8003cc2:	bf0c      	ite	eq
 8003cc4:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~MCR_ABOM;
 8003cc8:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8003ccc:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8003cce:	788b      	ldrb	r3, [r1, #2]
 8003cd0:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_AWUM;
 8003cd2:	6803      	ldr	r3, [r0, #0]
 8003cd4:	bf0c      	ite	eq
 8003cd6:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~MCR_AWUM;
 8003cda:	f023 0320 	bicne.w	r3, r3, #32
 8003cde:	6003      	str	r3, [r0, #0]
    }
    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8003ce0:	78cb      	ldrb	r3, [r1, #3]
 8003ce2:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_NART;
 8003ce4:	6803      	ldr	r3, [r0, #0]
 8003ce6:	bf0c      	ite	eq
 8003ce8:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~MCR_NART;
 8003cec:	f023 0310 	bicne.w	r3, r3, #16
 8003cf0:	6003      	str	r3, [r0, #0]
    }
    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8003cf2:	790b      	ldrb	r3, [r1, #4]
 8003cf4:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_RFLM;
 8003cf6:	6803      	ldr	r3, [r0, #0]
 8003cf8:	bf0c      	ite	eq
 8003cfa:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~MCR_RFLM;
 8003cfe:	f023 0308 	bicne.w	r3, r3, #8
 8003d02:	6003      	str	r3, [r0, #0]
    }
    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8003d04:	794b      	ldrb	r3, [r1, #5]
 8003d06:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TXFP;
 8003d08:	6803      	ldr	r3, [r0, #0]
 8003d0a:	bf0c      	ite	eq
 8003d0c:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~MCR_TXFP;
 8003d10:	f023 0304 	bicne.w	r3, r3, #4
 8003d14:	6003      	str	r3, [r0, #0]
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d16:	798b      	ldrb	r3, [r1, #6]
 8003d18:	79ca      	ldrb	r2, [r1, #7]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d1a:	7a0d      	ldrb	r5, [r1, #8]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d1c:	079b      	lsls	r3, r3, #30
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d1e:	7a4c      	ldrb	r4, [r1, #9]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d20:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8003d24:	894b      	ldrh	r3, [r1, #10]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d26:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d2a:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8003d2e:	3b01      	subs	r3, #1
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d30:	4313      	orrs	r3, r2
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d32:	61c3      	str	r3, [r0, #28]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
    /* Request leave initialisation */
    CANx->MCR &= ~MCR_INRQ;
 8003d34:	6802      	ldr	r2, [r0, #0]
 8003d36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d3a:	f022 0201 	bic.w	r2, r2, #1
 8003d3e:	6002      	str	r2, [r0, #0]
 8003d40:	e001      	b.n	8003d46 <CAN_Init+0xca>
   /* Wait the acknowledge */
   wait_ack = 0x00;
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
 8003d42:	3b01      	subs	r3, #1
 8003d44:	d002      	beq.n	8003d4c <CAN_Init+0xd0>
 8003d46:	6842      	ldr	r2, [r0, #4]
 8003d48:	07d2      	lsls	r2, r2, #31
 8003d4a:	d4fa      	bmi.n	8003d42 <CAN_Init+0xc6>
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 8003d4c:	6840      	ldr	r0, [r0, #4]
 8003d4e:	f000 0001 	and.w	r0, r0, #1
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8003d52:	f080 0001 	eor.w	r0, r0, #1
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003d56:	bc30      	pop	{r4, r5}
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop

08003d5c <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
 8003d5c:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber));
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
 8003d5e:	2101      	movs	r1, #1
 8003d60:	4099      	lsls	r1, r3
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003d62:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003d66:	f2c4 0300 	movt	r3, #16384	; 0x4000
  * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef
  *   structure that contains the configuration information.
  * @retval : None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8003d6a:	b470      	push	{r4, r5, r6}
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003d6c:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003d70:	43ca      	mvns	r2, r1
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003d72:	f044 0401 	orr.w	r4, r4, #1
 8003d76:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003d7a:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 8003d7e:	4014      	ands	r4, r2
 8003d80:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8003d84:	7884      	ldrb	r4, [r0, #2]
 8003d86:	b9cc      	cbnz	r4, 8003dbc <CAN_FilterInit+0x60>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003d88:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003d8c:	8946      	ldrh	r6, [r0, #10]
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003d8e:	4014      	ands	r4, r2
 8003d90:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003d94:	7804      	ldrb	r4, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003d96:	88c5      	ldrh	r5, [r0, #6]
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003d98:	3448      	adds	r4, #72	; 0x48
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003d9a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003d9e:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003da2:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003da4:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
 8003da6:	8884      	ldrh	r4, [r0, #4]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003da8:	f246 6340 	movw	r3, #26176	; 0x6640
 8003dac:	00f6      	lsls	r6, r6, #3
 8003dae:	f2c4 0300 	movt	r3, #16384	; 0x4000
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003db2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003db6:	4433      	add	r3, r6
 8003db8:	605c      	str	r4, [r3, #4]
 8003dba:	7884      	ldrb	r4, [r0, #2]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8003dbc:	2c01      	cmp	r4, #1
 8003dbe:	d047      	beq.n	8003e50 <CAN_FilterInit+0xf4>
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }
  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8003dc0:	7843      	ldrb	r3, [r0, #1]
 8003dc2:	bb63      	cbnz	r3, 8003e1e <CAN_FilterInit+0xc2>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8003dc4:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003dc8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003dcc:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8003dd0:	4014      	ands	r4, r2
 8003dd2:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
  }
  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 8003dd6:	8983      	ldrh	r3, [r0, #12]
 8003dd8:	bb6b      	cbnz	r3, 8003e36 <CAN_FilterInit+0xda>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8003dda:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003dde:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003de2:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 8003de6:	4022      	ands	r2, r4
 8003de8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8003dec:	7b83      	ldrb	r3, [r0, #14]
  {
    CAN1->FA1R |= filter_number_bit_pos;
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
}
 8003dee:	bc70      	pop	{r4, r5, r6}
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8003df0:	2b01      	cmp	r3, #1
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8003df2:	bf01      	itttt	eq
 8003df4:	f44f 43c8 	moveq.w	r3, #25600	; 0x6400
 8003df8:	f2c4 0300 	movteq	r3, #16384	; 0x4000
 8003dfc:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8003e00:	4311      	orreq	r1, r2
 8003e02:	bf08      	it	eq
 8003e04:	f8c3 121c 	streq.w	r1, [r3, #540]	; 0x21c
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8003e08:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003e0c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e10:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e14:	f022 0201 	bic.w	r2, r2, #1
 8003e18:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003e1c:	4770      	bx	lr
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8003e1e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003e22:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e26:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8003e2a:	430c      	orrs	r4, r1
 8003e2c:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
  }
  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 8003e30:	8983      	ldrh	r3, [r0, #12]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0d1      	beq.n	8003dda <CAN_FilterInit+0x7e>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
  }
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 8003e36:	2b01      	cmp	r3, #1
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8003e38:	bf01      	itttt	eq
 8003e3a:	f44f 43c8 	moveq.w	r3, #25600	; 0x6400
 8003e3e:	f2c4 0300 	movteq	r3, #16384	; 0x4000
 8003e42:	f8d3 2214 	ldreq.w	r2, [r3, #532]	; 0x214
 8003e46:	430a      	orreq	r2, r1
 8003e48:	bf08      	it	eq
 8003e4a:	f8c3 2214 	streq.w	r2, [r3, #532]	; 0x214
 8003e4e:	e7cd      	b.n	8003dec <CAN_FilterInit+0x90>
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003e50:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003e54:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e58:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8003e5c:	8886      	ldrh	r6, [r0, #4]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003e5e:	430c      	orrs	r4, r1
 8003e60:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e64:	7804      	ldrb	r4, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003e66:	88c5      	ldrh	r5, [r0, #6]
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e68:	3448      	adds	r4, #72	; 0x48
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8003e6a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e6e:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e72:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003e74:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8003e76:	8944      	ldrh	r4, [r0, #10]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e78:	f246 6340 	movw	r3, #26176	; 0x6640
 8003e7c:	00f6      	lsls	r6, r6, #3
 8003e7e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e82:	4433      	add	r3, r6
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003e84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e88:	605c      	str	r4, [r3, #4]
 8003e8a:	e799      	b.n	8003dc0 <CAN_FilterInit+0x64>

08003e8c <CAN_StructInit>:
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003e8c:	2300      	movs	r3, #0
  * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *   will be initialized.
  * @retval : None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 8003e8e:	b410      	push	{r4}
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003e90:	2102      	movs	r1, #2
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003e92:	2403      	movs	r4, #3
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003e94:	2201      	movs	r2, #1
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003e96:	7204      	strb	r4, [r0, #8]
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003e98:	7241      	strb	r1, [r0, #9]
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003e9a:	8142      	strh	r2, [r0, #10]
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003e9c:	7003      	strb	r3, [r0, #0]
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8003e9e:	7043      	strb	r3, [r0, #1]
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8003ea0:	7083      	strb	r3, [r0, #2]
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8003ea2:	70c3      	strb	r3, [r0, #3]
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8003ea4:	7103      	strb	r3, [r0, #4]
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8003ea6:	7143      	strb	r3, [r0, #5]
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8003ea8:	7183      	strb	r3, [r0, #6]
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8003eaa:	71c3      	strb	r3, [r0, #7]
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
}
 8003eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop

08003eb4 <CAN_ITConfig>:
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003eb4:	6943      	ldr	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
 8003eb6:	b91a      	cbnz	r2, 8003ec0 <CAN_ITConfig+0xc>
    CANx->IER |= CAN_IT;
  }
  else
  {
    /* Disable the selected CAN interrupt */
    CANx->IER &= ~CAN_IT;
 8003eb8:	ea23 0101 	bic.w	r1, r3, r1
 8003ebc:	6141      	str	r1, [r0, #20]
 8003ebe:	4770      	bx	lr
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003ec0:	4319      	orrs	r1, r3
 8003ec2:	6141      	str	r1, [r0, #20]
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop

08003ec8 <CAN_Transmit>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003ec8:	6883      	ldr	r3, [r0, #8]
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003eca:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003ecc:	015f      	lsls	r7, r3, #5
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003ece:	4602      	mov	r2, r0
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003ed0:	d405      	bmi.n	8003ede <CAN_Transmit+0x16>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
 8003ed2:	6883      	ldr	r3, [r0, #8]
 8003ed4:	011e      	lsls	r6, r3, #4
 8003ed6:	d555      	bpl.n	8003f84 <CAN_Transmit+0xbc>
 8003ed8:	2301      	movs	r3, #1
  {
    transmit_mailbox = 1;
 8003eda:	4618      	mov	r0, r3
 8003edc:	e001      	b.n	8003ee2 <CAN_Transmit+0x1a>
 8003ede:	2300      	movs	r3, #0
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
  {
    transmit_mailbox = 0;
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	011c      	lsls	r4, r3, #4
 8003ee4:	1913      	adds	r3, r2, r4
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8003ee6:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 8003eea:	f005 0501 	and.w	r5, r5, #1
 8003eee:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_ID_STD)
 8003ef2:	7a0d      	ldrb	r5, [r1, #8]
 8003ef4:	2d00      	cmp	r5, #0
 8003ef6:	d03b      	beq.n	8003f70 <CAN_Transmit+0xa8>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 8003ef8:	684f      	ldr	r7, [r1, #4]
 8003efa:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003efe:	ea45 05c7 	orr.w	r5, r5, r7, lsl #3
 8003f02:	7a4f      	ldrb	r7, [r1, #9]
 8003f04:	4335      	orrs	r5, r6
 8003f06:	433d      	orrs	r5, r7
 8003f08:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003f0c:	7a8d      	ldrb	r5, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f0e:	4422      	add	r2, r4
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003f10:	f005 040f 	and.w	r4, r5, #15
 8003f14:	728c      	strb	r4, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003f16:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f1a:	f502 74c4 	add.w	r4, r2, #392	; 0x188
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003f1e:	f025 050f 	bic.w	r5, r5, #15
 8003f22:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8003f26:	7a8e      	ldrb	r6, [r1, #10]
 8003f28:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
 8003f2c:	4335      	orrs	r5, r6
 8003f2e:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f32:	7b4d      	ldrb	r5, [r1, #13]
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f34:	7b8e      	ldrb	r6, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8003f36:	7acf      	ldrb	r7, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f38:	042d      	lsls	r5, r5, #16
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f3a:	ea45 6506 	orr.w	r5, r5, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003f3e:	7b0e      	ldrb	r6, [r1, #12]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f40:	433d      	orrs	r5, r7
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003f42:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f46:	f8c2 5188 	str.w	r5, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f4a:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003f4c:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8003f4e:	7bcd      	ldrb	r5, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f50:	0412      	lsls	r2, r2, #16
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003f52:	7c09      	ldrb	r1, [r1, #16]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003f54:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f58:	432a      	orrs	r2, r5
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003f5a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003f5e:	6062      	str	r2, [r4, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8003f60:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8003f6c:	bcf0      	pop	{r4, r5, r6, r7}
 8003f6e:	4770      	bx	lr
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_ID_STD)
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
 8003f70:	680d      	ldr	r5, [r1, #0]
 8003f72:	7a4f      	ldrb	r7, [r1, #9]
 8003f74:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003f78:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
 8003f7c:	4335      	orrs	r5, r6
 8003f7e:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
 8003f82:	e7c3      	b.n	8003f0c <CAN_Transmit+0x44>
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&TSR_TME2) == TSR_TME2)
 8003f84:	6883      	ldr	r3, [r0, #8]
 8003f86:	00dd      	lsls	r5, r3, #3
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_NO_MB;
 8003f88:	bf58      	it	pl
 8003f8a:	2004      	movpl	r0, #4
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&TSR_TME2) == TSR_TME2)
 8003f8c:	d5ee      	bpl.n	8003f6c <CAN_Transmit+0xa4>
 8003f8e:	2302      	movs	r3, #2
  {
    transmit_mailbox = 2;
 8003f90:	4618      	mov	r0, r3
 8003f92:	e7a6      	b.n	8003ee2 <CAN_Transmit+0x1a>

08003f94 <CAN_TransmitStatus>:
  /* RQCP, TXOK and TME bits */
  uint8_t state = 0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
 8003f94:	2901      	cmp	r1, #1
 8003f96:	d02e      	beq.n	8003ff6 <CAN_TransmitStatus+0x62>
 8003f98:	d31b      	bcc.n	8003fd2 <CAN_TransmitStatus+0x3e>
 8003f9a:	2902      	cmp	r1, #2
 8003f9c:	d006      	beq.n	8003fac <CAN_TransmitStatus+0x18>
 8003f9e:	f64a 1334 	movw	r3, #43316	; 0xa934
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
    default:
      state = CANTXFAILED;
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f6c0 0300 	movt	r3, #2048	; 0x800
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003fa8:	5c98      	ldrb	r0, [r3, r2]
 8003faa:	4770      	bx	lr
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003fac:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003fae:	6882      	ldr	r2, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003fb0:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8003fb4:	6883      	ldr	r3, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003fb6:	0b89      	lsrs	r1, r1, #14
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003fb8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003fbc:	ea41 4212 	orr.w	r2, r1, r2, lsr #16
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8003fc0:	f3c3 7300 	ubfx	r3, r3, #28, #1
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	f64a 1334 	movw	r3, #43316	; 0xa934
 8003fca:	f6c0 0300 	movt	r3, #2048	; 0x800
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003fce:	5c98      	ldrb	r0, [r3, r2]
 8003fd0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 8003fd2:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8003fd4:	6882      	ldr	r2, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8003fd6:	6883      	ldr	r3, [r0, #8]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 8003fd8:	f001 0101 	and.w	r1, r1, #1
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8003fdc:	f002 0202 	and.w	r2, r2, #2
 8003fe0:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8003fe4:	f3c3 6380 	ubfx	r3, r3, #26, #1
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	f64a 1334 	movw	r3, #43316	; 0xa934
 8003fee:	f6c0 0300 	movt	r3, #2048	; 0x800
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003ff2:	5c98      	ldrb	r0, [r3, r2]
 8003ff4:	4770      	bx	lr
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8003ff6:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 8003ff8:	6882      	ldr	r2, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8003ffa:	f401 7180 	and.w	r1, r1, #256	; 0x100
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 8003ffe:	6883      	ldr	r3, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8004000:	0989      	lsrs	r1, r1, #6
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 8004002:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004006:	ea41 2212 	orr.w	r2, r1, r2, lsr #8
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 800400a:	f3c3 63c0 	ubfx	r3, r3, #27, #1
 800400e:	431a      	orrs	r2, r3
 8004010:	f64a 1334 	movw	r3, #43316	; 0xa934
 8004014:	f6c0 0300 	movt	r3, #2048	; 0x800
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8004018:	5c98      	ldrb	r0, [r3, r2]
 800401a:	4770      	bx	lr

0800401c <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 800401c:	2901      	cmp	r1, #1
 800401e:	d00d      	beq.n	800403c <CAN_CancelTransmit+0x20>
 8004020:	d307      	bcc.n	8004032 <CAN_CancelTransmit+0x16>
 8004022:	2902      	cmp	r1, #2
 8004024:	d104      	bne.n	8004030 <CAN_CancelTransmit+0x14>
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
      break;
    case (1): CANx->TSR |= TSR_ABRQ1;
      break;
    case (2): CANx->TSR |= TSR_ABRQ2;
 8004026:	6883      	ldr	r3, [r0, #8]
 8004028:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800402c:	6083      	str	r3, [r0, #8]
 800402e:	4770      	bx	lr
 8004030:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
 8004032:	6883      	ldr	r3, [r0, #8]
 8004034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004038:	6083      	str	r3, [r0, #8]
      break;
 800403a:	4770      	bx	lr
    case (1): CANx->TSR |= TSR_ABRQ1;
 800403c:	6883      	ldr	r3, [r0, #8]
 800403e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004042:	6083      	str	r3, [r0, #8]
      break;
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop

08004048 <CAN_FIFORelease>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004048:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800404a:	b109      	cbz	r1, 8004050 <CAN_FIFORelease+0x8>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 800404c:	6103      	str	r3, [r0, #16]
 800404e:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004050:	60c3      	str	r3, [r0, #12]
 8004052:	4770      	bx	lr

08004054 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8004054:	b131      	cbz	r1, 8004064 <CAN_MessagePending+0x10>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
  }
  else if (FIFONumber == CAN_FIFO1)
 8004056:	2901      	cmp	r1, #1
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8004058:	bf0a      	itet	eq
 800405a:	6900      	ldreq	r0, [r0, #16]
  }
  else
  {
    message_pending = 0;
 800405c:	2000      	movne	r0, #0
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
  }
  else if (FIFONumber == CAN_FIFO1)
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 800405e:	f000 0003 	andeq.w	r0, r0, #3
  else
  {
    message_pending = 0;
  }
  return message_pending;
}
 8004062:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8004064:	68c0      	ldr	r0, [r0, #12]
 8004066:	f000 0003 	and.w	r0, r0, #3
 800406a:	4770      	bx	lr

0800406c <CAN_Receive>:
  * @param RxMessage: pointer to a structure receive message which 
  *   contains CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval : None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 800406c:	b470      	push	{r4, r5, r6}
 800406e:	010c      	lsls	r4, r1, #4
 8004070:	1903      	adds	r3, r0, r4
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8004072:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8004076:	f005 0504 	and.w	r5, r5, #4
 800407a:	b2ed      	uxtb	r5, r5
 800407c:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_ID_STD)
 800407e:	bbad      	cbnz	r5, 80040ec <CAN_Receive+0x80>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8004080:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8004084:	0d6d      	lsrs	r5, r5, #21
 8004086:	6015      	str	r5, [r2, #0]
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8004088:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 800408c:	4404      	add	r4, r0
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800408e:	f005 0502 	and.w	r5, r5, #2
 8004092:	7255      	strb	r5, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8004094:	f8d3 61b4 	ldr.w	r6, [r3, #436]	; 0x1b4
 8004098:	f006 060f 	and.w	r6, r6, #15
 800409c:	7296      	strb	r6, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800409e:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80040a2:	0a1b      	lsrs	r3, r3, #8
 80040a4:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80040a6:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040aa:	72d3      	strb	r3, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80040ac:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040b0:	0a1b      	lsrs	r3, r3, #8
 80040b2:	7313      	strb	r3, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80040b4:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040b8:	0c1b      	lsrs	r3, r3, #16
 80040ba:	7353      	strb	r3, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80040bc:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040c0:	0e1b      	lsrs	r3, r3, #24
 80040c2:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80040c4:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 80040c8:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80040ca:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 80040ce:	0a1b      	lsrs	r3, r3, #8
 80040d0:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80040d2:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 80040d6:	0c1b      	lsrs	r3, r3, #16
 80040d8:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 80040da:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 80040de:	0e1b      	lsrs	r3, r3, #24
 80040e0:	7493      	strb	r3, [r2, #18]
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 80040e2:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 80040e4:	b139      	cbz	r1, 80040f6 <CAN_Receive+0x8a>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 80040e6:	6103      	str	r3, [r0, #16]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 80040e8:	bc70      	pop	{r4, r5, r6}
 80040ea:	4770      	bx	lr
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 80040ec:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 80040f0:	08ed      	lsrs	r5, r5, #3
 80040f2:	6055      	str	r5, [r2, #4]
 80040f4:	e7c8      	b.n	8004088 <CAN_Receive+0x1c>
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 80040f6:	60c3      	str	r3, [r0, #12]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 80040f8:	bc70      	pop	{r4, r5, r6}
 80040fa:	4770      	bx	lr

080040fc <CAN_DBGFreeze>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 80040fc:	6803      	ldr	r3, [r0, #0]
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState Newstate)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
 80040fe:	b919      	cbnz	r1, 8004108 <CAN_DBGFreeze+0xc>
    CANx->MCR |= MCR_DBF;
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8004100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004104:	6003      	str	r3, [r0, #0]
 8004106:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8004108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800410c:	6003      	str	r3, [r0, #0]
 800410e:	4770      	bx	lr

08004110 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~MCR_INRQ)) | MCR_SLEEP);
 8004110:	6803      	ldr	r3, [r0, #0]
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	f043 0302 	orr.w	r3, r3, #2
 800411a:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 800411c:	6840      	ldr	r0, [r0, #4]
 800411e:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CANSLEEPOK;
  }
  /* At this step, sleep mode status */
   return (uint8_t)sleepstatus;
}
 8004122:	f1b0 0c02 	subs.w	ip, r0, #2
 8004126:	f1dc 0000 	rsbs	r0, ip, #0
 800412a:	eb50 000c 	adcs.w	r0, r0, ip
 800412e:	4770      	bx	lr

08004130 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~MCR_SLEEP;
 8004130:	6803      	ldr	r3, [r0, #0]
 8004132:	f023 0302 	bic.w	r3, r3, #2
 8004136:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8004138:	6843      	ldr	r3, [r0, #4]
 800413a:	0799      	lsls	r1, r3, #30
 800413c:	d507      	bpl.n	800414e <CAN_WakeUp+0x1e>
 800413e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004142:	e001      	b.n	8004148 <CAN_WakeUp+0x18>
 8004144:	3b01      	subs	r3, #1
 8004146:	d002      	beq.n	800414e <CAN_WakeUp+0x1e>
 8004148:	6842      	ldr	r2, [r0, #4]
 800414a:	0792      	lsls	r2, r2, #30
 800414c:	d4fa      	bmi.n	8004144 <CAN_WakeUp+0x14>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 800414e:	6840      	ldr	r0, [r0, #4]
 8004150:	f080 0002 	eor.w	r0, r0, #2
   /* Sleep mode exited */
    wakeupstatus = CANWAKEUPOK;
  }
  /* At this step, sleep mode status */
  return (uint8_t)wakeupstatus;
}
 8004154:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop

0800415c <CAN_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Check the status of the specified CAN flag */
  if ((CANx->ESR & CAN_FLAG) != (uint32_t)RESET)
 800415c:	6983      	ldr	r3, [r0, #24]
 800415e:	4219      	tst	r1, r3
    /* CAN_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8004160:	bf0c      	ite	eq
 8004162:	2000      	moveq	r0, #0
 8004164:	2001      	movne	r0, #1
 8004166:	4770      	bx	lr

08004168 <CAN_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Clear the selected CAN flags */
  CANx->ESR &= ~CAN_FLAG;
 8004168:	6983      	ldr	r3, [r0, #24]
 800416a:	ea23 0101 	bic.w	r1, r3, r1
 800416e:	6181      	str	r1, [r0, #24]
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop

08004174 <CAN_GetITStatus>:
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004174:	2920      	cmp	r1, #32
 8004176:	d037      	beq.n	80041e8 <CAN_GetITStatus+0x74>
 8004178:	d90e      	bls.n	8004198 <CAN_GetITStatus+0x24>
 800417a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800417e:	d01e      	beq.n	80041be <CAN_GetITStatus+0x4a>
 8004180:	d925      	bls.n	80041ce <CAN_GetITStatus+0x5a>
 8004182:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004186:	d01e      	beq.n	80041c6 <CAN_GetITStatus+0x52>
 8004188:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800418c:	d034      	beq.n	80041f8 <CAN_GetITStatus+0x84>
 800418e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004192:	d039      	beq.n	8004208 <CAN_GetITStatus+0x94>
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
      break;
    default :
      pendingbitstatus = RESET;
 8004194:	2000      	movs	r0, #0
      break;
  }
  /* Return the CAN_IT status */
  return  pendingbitstatus;
}
 8004196:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004198:	2906      	cmp	r1, #6
 800419a:	d039      	beq.n	8004210 <CAN_GetITStatus+0x9c>
 800419c:	d907      	bls.n	80041ae <CAN_GetITStatus+0x3a>
 800419e:	2907      	cmp	r1, #7
 80041a0:	d01e      	beq.n	80041e0 <CAN_GetITStatus+0x6c>
 80041a2:	2908      	cmp	r1, #8
 80041a4:	d1f6      	bne.n	8004194 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
 80041a6:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041a8:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80041ac:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041ae:	2904      	cmp	r1, #4
 80041b0:	d026      	beq.n	8004200 <CAN_GetITStatus+0x8c>
 80041b2:	2905      	cmp	r1, #5
 80041b4:	d1ee      	bne.n	8004194 <CAN_GetITStatus+0x20>
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
 80041b6:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041b8:	f000 0001 	and.w	r0, r0, #1
 80041bc:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
 80041be:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041c0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80041c4:	4770      	bx	lr
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
 80041c6:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041c8:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80041cc:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041ce:	2940      	cmp	r1, #64	; 0x40
 80041d0:	d00e      	beq.n	80041f0 <CAN_GetITStatus+0x7c>
 80041d2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80041d6:	d1dd      	bne.n	8004194 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
 80041d8:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041da:	f000 0001 	and.w	r0, r0, #1
 80041de:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
 80041e0:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041e2:	f3c0 4000 	ubfx	r0, r0, #16, #1
 80041e6:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
 80041e8:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041ea:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80041ee:	4770      	bx	lr
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
 80041f0:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041f2:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80041f6:	4770      	bx	lr
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
 80041f8:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041fa:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80041fe:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
 8004200:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004202:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8004206:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
 8004208:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800420a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800420e:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
 8004210:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004212:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8004216:	4770      	bx	lr

08004218 <CAN_ClearITPendingBit>:
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004218:	2920      	cmp	r1, #32
 800421a:	d035      	beq.n	8004288 <CAN_ClearITPendingBit+0x70>
 800421c:	d90d      	bls.n	800423a <CAN_ClearITPendingBit+0x22>
 800421e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004222:	d01b      	beq.n	800425c <CAN_ClearITPendingBit+0x44>
 8004224:	d922      	bls.n	800426c <CAN_ClearITPendingBit+0x54>
 8004226:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800422a:	d01c      	beq.n	8004266 <CAN_ClearITPendingBit+0x4e>
 800422c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004230:	d03c      	beq.n	80042ac <CAN_ClearITPendingBit+0x94>
 8004232:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004236:	d034      	beq.n	80042a2 <CAN_ClearITPendingBit+0x8a>
 8004238:	4770      	bx	lr
 800423a:	2906      	cmp	r1, #6
 800423c:	d02d      	beq.n	800429a <CAN_ClearITPendingBit+0x82>
 800423e:	d906      	bls.n	800424e <CAN_ClearITPendingBit+0x36>
 8004240:	2907      	cmp	r1, #7
 8004242:	d01d      	beq.n	8004280 <CAN_ClearITPendingBit+0x68>
 8004244:	2908      	cmp	r1, #8
 8004246:	d136      	bne.n	80042b6 <CAN_ClearITPendingBit+0x9e>
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
 8004248:	2310      	movs	r3, #16
 800424a:	60c3      	str	r3, [r0, #12]
      break;
 800424c:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800424e:	2904      	cmp	r1, #4
 8004250:	d020      	beq.n	8004294 <CAN_ClearITPendingBit+0x7c>
 8004252:	2905      	cmp	r1, #5
 8004254:	d12d      	bne.n	80042b2 <CAN_ClearITPendingBit+0x9a>
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
 8004256:	2301      	movs	r3, #1
 8004258:	6083      	str	r3, [r0, #8]
      break;
 800425a:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
 800425c:	6983      	ldr	r3, [r0, #24]
 800425e:	f023 0302 	bic.w	r3, r3, #2
 8004262:	6183      	str	r3, [r0, #24]
      break;
 8004264:	4770      	bx	lr
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
      break;
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
 8004266:	2308      	movs	r3, #8
 8004268:	6043      	str	r3, [r0, #4]
      break;
 800426a:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800426c:	2940      	cmp	r1, #64	; 0x40
 800426e:	d00e      	beq.n	800428e <CAN_ClearITPendingBit+0x76>
 8004270:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004274:	d11e      	bne.n	80042b4 <CAN_ClearITPendingBit+0x9c>
      break;
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
 8004276:	6983      	ldr	r3, [r0, #24]
 8004278:	f023 0301 	bic.w	r3, r3, #1
 800427c:	6183      	str	r3, [r0, #24]
      break;
 800427e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
 8004280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004284:	6083      	str	r3, [r0, #8]
      break;
 8004286:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
      break;
    case CAN_IT_FF1:
      CANx->RF1R = RF1R_FULL1; /* rc_w1*/
 8004288:	2308      	movs	r3, #8
 800428a:	6103      	str	r3, [r0, #16]
      break;
 800428c:	4770      	bx	lr
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
 800428e:	2310      	movs	r3, #16
 8004290:	6103      	str	r3, [r0, #16]
      break;
 8004292:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
 8004294:	2308      	movs	r3, #8
 8004296:	60c3      	str	r3, [r0, #12]
      break;
 8004298:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
 800429a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800429e:	6083      	str	r3, [r0, #8]
      break;
 80042a0:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
      break;
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
 80042a2:	6983      	ldr	r3, [r0, #24]
 80042a4:	f023 0304 	bic.w	r3, r3, #4
 80042a8:	6183      	str	r3, [r0, #24]
      break;
 80042aa:	4770      	bx	lr
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
      break;
    case CAN_IT_SLK:
      CANx->MSR = MSR_SLAKI;  /* rc_w1*/
 80042ac:	2310      	movs	r3, #16
 80042ae:	6043      	str	r3, [r0, #4]
      break;
 80042b0:	e7c2      	b.n	8004238 <CAN_ClearITPendingBit+0x20>
 80042b2:	4770      	bx	lr
 80042b4:	4770      	bx	lr
 80042b6:	4770      	bx	lr

080042b8 <CRC_ResetDR>:
  * @retval : None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CR_RESET_Set;
 80042b8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80042bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80042c0:	2201      	movs	r2, #1
 80042c2:	609a      	str	r2, [r3, #8]
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop

080042c8 <CRC_CalcCRC>:
  * @param Data: data word(32-bit) to compute its CRC
  * @retval : 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 80042c8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80042cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80042d0:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 80042d2:	6818      	ldr	r0, [r3, #0]
}
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop

080042d8 <CRC_CalcBlockCRC>:
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80042d8:	b151      	cbz	r1, 80042f0 <CRC_CalcBlockCRC+0x18>
  {
    CRC->DR = pBuffer[index];
 80042da:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80042de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80042e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80042e6:	f850 3b04 	ldr.w	r3, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80042ea:	4288      	cmp	r0, r1
  {
    CRC->DR = pBuffer[index];
 80042ec:	6013      	str	r3, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80042ee:	d1fa      	bne.n	80042e6 <CRC_CalcBlockCRC+0xe>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 80042f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80042f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	4770      	bx	lr

080042fc <CRC_GetCRC>:
  * @param  None
  * @retval : 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 80042fc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004300:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004304:	6818      	ldr	r0, [r3, #0]
}
 8004306:	4770      	bx	lr

08004308 <CRC_SetIDRegister>:
  * @param IDValue: 8-bit value to be stored in the ID register 					
  * @retval : None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 8004308:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800430c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004310:	7118      	strb	r0, [r3, #4]
 8004312:	4770      	bx	lr

08004314 <CRC_GetIDRegister>:
  * @param  None
  * @retval : 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 8004314:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004318:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800431c:	7918      	ldrb	r0, [r3, #4]
}
 800431e:	4770      	bx	lr

08004320 <DAC_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void DAC_DeInit(void)
{
 8004320:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8004322:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004326:	2101      	movs	r1, #1
 8004328:	f001 fcf6 	bl	8005d18 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
}
 800432c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8004330:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004334:	2100      	movs	r1, #0
 8004336:	f001 bcef 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
 800433a:	bf00      	nop

0800433c <DAC_Init>:
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800433c:	684a      	ldr	r2, [r1, #4]
 800433e:	680b      	ldr	r3, [r1, #0]
  *   contains the configuration information for the specified
  *   DAC channel.
  * @retval : None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8004340:	b430      	push	{r4, r5}
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8004342:	688c      	ldr	r4, [r1, #8]
 8004344:	4313      	orrs	r3, r2
 8004346:	68c9      	ldr	r1, [r1, #12]
 8004348:	4323      	orrs	r3, r4
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 800434a:	f640 75fe 	movw	r5, #4094	; 0xffe
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800434e:	4319      	orrs	r1, r3
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8004350:	4085      	lsls	r5, r0
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8004352:	fa01 f000 	lsl.w	r0, r1, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8004356:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 800435a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800435e:	681a      	ldr	r2, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8004360:	ea22 0105 	bic.w	r1, r2, r5
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8004364:	4308      	orrs	r0, r1
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8004366:	6018      	str	r0, [r3, #0]
}
 8004368:	bc30      	pop	{r4, r5}
 800436a:	4770      	bx	lr

0800436c <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 800436c:	2300      	movs	r3, #0
 800436e:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8004370:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8004372:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8004374:	60c3      	str	r3, [r0, #12]
 8004376:	4770      	bx	lr

08004378 <DAC_Cmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 8004378:	2301      	movs	r3, #1
 800437a:	fa03 f000 	lsl.w	r0, r3, r0
 800437e:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 8004382:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004386:	681a      	ldr	r2, [r3, #0]
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004388:	b919      	cbnz	r1, 8004392 <DAC_Cmd+0x1a>
    DAC->CR |= CR_EN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(CR_EN_Set << DAC_Channel);
 800438a:	ea22 0000 	bic.w	r0, r2, r0
 800438e:	6018      	str	r0, [r3, #0]
 8004390:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 8004392:	4310      	orrs	r0, r2
 8004394:	6018      	str	r0, [r3, #0]
 8004396:	4770      	bx	lr

08004398 <DAC_DMACmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 8004398:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800439c:	fa03 f000 	lsl.w	r0, r3, r0
 80043a0:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80043a4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80043a8:	681a      	ldr	r2, [r3, #0]
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043aa:	b919      	cbnz	r1, 80043b4 <DAC_DMACmd+0x1c>
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(CR_DMAEN_Set << DAC_Channel);
 80043ac:	ea22 0000 	bic.w	r0, r2, r0
 80043b0:	6018      	str	r0, [r3, #0]
 80043b2:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 80043b4:	4310      	orrs	r0, r2
 80043b6:	6018      	str	r0, [r3, #0]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop

080043bc <DAC_SoftwareTriggerCmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 80043bc:	2301      	movs	r3, #1
 80043be:	0900      	lsrs	r0, r0, #4
 80043c0:	fa03 f000 	lsl.w	r0, r3, r0
 80043c4:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80043c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80043cc:	685a      	ldr	r2, [r3, #4]
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043ce:	b919      	cbnz	r1, 80043d8 <DAC_SoftwareTriggerCmd+0x1c>
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~(SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4));
 80043d0:	ea22 0000 	bic.w	r0, r2, r0
 80043d4:	6058      	str	r0, [r3, #4]
 80043d6:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 80043d8:	4310      	orrs	r0, r2
 80043da:	6058      	str	r0, [r3, #4]
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop

080043e0 <DAC_DualSoftwareTriggerCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 80043e0:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80043e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80043e8:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043ea:	b918      	cbnz	r0, 80043f4 <DAC_DualSoftwareTriggerCmd+0x14>
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_Reset;
 80043ec:	f022 0203 	bic.w	r2, r2, #3
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 80043f4:	f042 0203 	orr.w	r2, r2, #3
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	4770      	bx	lr

080043fc <DAC_WaveGenerationCmd>:
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 80043fc:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 8004400:	4081      	lsls	r1, r0
 8004402:	f2c4 0300 	movt	r3, #16384	; 0x4000
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004406:	b922      	cbnz	r2, 8004412 <DAC_WaveGenerationCmd+0x16>
    DAC->CR |= DAC_Wave << DAC_Channel;
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	ea22 0101 	bic.w	r1, r2, r1
 800440e:	6019      	str	r1, [r3, #0]
 8004410:	4770      	bx	lr
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	4311      	orrs	r1, r2
 8004416:	6019      	str	r1, [r3, #0]
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop

0800441c <DAC_SetChannel1Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel1 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R1_Offset + DAC_Align)) = (uint32_t)Data;
 800441c:	f247 4308 	movw	r3, #29704	; 0x7408
 8004420:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004424:	50c1      	str	r1, [r0, r3]
 8004426:	4770      	bx	lr

08004428 <DAC_SetChannel2Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel2 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R2_Offset + DAC_Align)) = (uint32_t)Data;
 8004428:	f247 4314 	movw	r3, #29716	; 0x7414
 800442c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004430:	50c1      	str	r1, [r0, r3]
 8004432:	4770      	bx	lr

08004434 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8004434:	2808      	cmp	r0, #8
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8004436:	f247 4320 	movw	r3, #29728	; 0x7420
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 800443a:	bf0c      	ite	eq
 800443c:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8004440:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8004444:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004448:	50c1      	str	r1, [r0, r3]
 800444a:	4770      	bx	lr

0800444c <DAC_GetDataOutputValue>:
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*)(DAC_BASE + DOR_Offset + ((uint32_t)DAC_Channel >> 2)));
 800444c:	f247 432c 	movw	r3, #29740	; 0x742c
 8004450:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004454:	0880      	lsrs	r0, r0, #2
 8004456:	58c0      	ldr	r0, [r0, r3]
}
 8004458:	b280      	uxth	r0, r0
 800445a:	4770      	bx	lr

0800445c <DBGMCU_GetREVID>:
  * @param  None
  * @retval : Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 800445c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004460:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8004464:	6818      	ldr	r0, [r3, #0]
}
 8004466:	0c00      	lsrs	r0, r0, #16
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop

0800446c <DBGMCU_GetDEVID>:
  * @param  None
  * @retval : Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_Mask);
 800446c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004470:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8004474:	6818      	ldr	r0, [r3, #0]
}
 8004476:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800447a:	4770      	bx	lr

0800447c <DBGMCU_Config>:
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800447c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004480:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8004484:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004486:	b919      	cbnz	r1, 8004490 <DBGMCU_Config+0x14>
  {
    DBGMCU->CR |= DBGMCU_Periph;
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8004488:	ea22 0000 	bic.w	r0, r2, r0
 800448c:	6058      	str	r0, [r3, #4]
 800448e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8004490:	4310      	orrs	r0, r2
 8004492:	6058      	str	r0, [r3, #4]
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop

08004498 <DMA_DeInit>:
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8004498:	6801      	ldr	r1, [r0, #0]
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800449a:	226c      	movs	r2, #108	; 0x6c
 800449c:	f2c4 0202 	movt	r2, #16386	; 0x4002
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80044a0:	2300      	movs	r3, #0
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80044a2:	f021 0101 	bic.w	r1, r1, #1
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80044a6:	4290      	cmp	r0, r2
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80044a8:	6001      	str	r1, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80044aa:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 80044ac:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 80044ae:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 80044b0:	60c3      	str	r3, [r0, #12]
  switch (*(uint32_t*)&DMAy_Channelx)
 80044b2:	d073      	beq.n	800459c <DMA_DeInit+0x104>
 80044b4:	d91a      	bls.n	80044ec <DMA_DeInit+0x54>
 80044b6:	f240 431c 	movw	r3, #1052	; 0x41c
 80044ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044be:	4298      	cmp	r0, r3
 80044c0:	d03e      	beq.n	8004540 <DMA_DeInit+0xa8>
 80044c2:	d94f      	bls.n	8004564 <DMA_DeInit+0xcc>
 80044c4:	f240 4344 	movw	r3, #1092	; 0x444
 80044c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044cc:	4298      	cmp	r0, r3
 80044ce:	d040      	beq.n	8004552 <DMA_DeInit+0xba>
 80044d0:	f44f 638b 	mov.w	r3, #1112	; 0x458
 80044d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044d8:	4298      	cmp	r0, r3
 80044da:	f000 8088 	beq.w	80045ee <DMA_DeInit+0x156>
 80044de:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80044e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044e6:	4298      	cmp	r0, r3
 80044e8:	d078      	beq.n	80045dc <DMA_DeInit+0x144>
 80044ea:	4770      	bx	lr
 80044ec:	2330      	movs	r3, #48	; 0x30
 80044ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044f2:	4298      	cmp	r0, r3
 80044f4:	d06a      	beq.n	80045cc <DMA_DeInit+0x134>
 80044f6:	d911      	bls.n	800451c <DMA_DeInit+0x84>
 80044f8:	2344      	movs	r3, #68	; 0x44
 80044fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80044fe:	4298      	cmp	r0, r3
 8004500:	d044      	beq.n	800458c <DMA_DeInit+0xf4>
 8004502:	2358      	movs	r3, #88	; 0x58
 8004504:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004508:	4298      	cmp	r0, r3
 800450a:	d17b      	bne.n	8004604 <DMA_DeInit+0x16c>
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
      break;
    case DMA1_Channel5_BASE:
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 800450c:	2300      	movs	r3, #0
 800450e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8004518:	605a      	str	r2, [r3, #4]
      break;
 800451a:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800451c:	2308      	movs	r3, #8
 800451e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004522:	4298      	cmp	r0, r3
 8004524:	d04a      	beq.n	80045bc <DMA_DeInit+0x124>
 8004526:	231c      	movs	r3, #28
 8004528:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800452c:	4298      	cmp	r0, r3
 800452e:	d167      	bne.n	8004600 <DMA_DeInit+0x168>
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
      break;
    case DMA1_Channel2_BASE:
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8004530:	2300      	movs	r3, #0
 8004532:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800453c:	605a      	str	r2, [r3, #4]
      break;
 800453e:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
      break;
    case DMA2_Channel2_BASE:
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8004540:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004544:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800454e:	605a      	str	r2, [r3, #4]
      break;
 8004550:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
      break;
    case DMA2_Channel4_BASE:
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8004552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004556:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8004560:	605a      	str	r2, [r3, #4]
      break;
 8004562:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 8004564:	2380      	movs	r3, #128	; 0x80
 8004566:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800456a:	4298      	cmp	r0, r3
 800456c:	d01e      	beq.n	80045ac <DMA_DeInit+0x114>
 800456e:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8004572:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004576:	4298      	cmp	r0, r3
 8004578:	d143      	bne.n	8004602 <DMA_DeInit+0x16a>
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
      break;
    case DMA2_Channel1_BASE:
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800457a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800457e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	f042 020f 	orr.w	r2, r2, #15
 8004588:	605a      	str	r2, [r3, #4]
      break;
 800458a:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
      break;
    case DMA1_Channel4_BASE:
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 800458c:	2300      	movs	r3, #0
 800458e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8004598:	605a      	str	r2, [r3, #4]
      break;
 800459a:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
      break;
    case DMA1_Channel6_BASE:
      /* Reset interrupt pending bits for DMA1 Channel6 */
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 800459c:	2300      	movs	r3, #0
 800459e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80045a8:	605a      	str	r2, [r3, #4]
      break;
 80045aa:	4770      	bx	lr
    case DMA1_Channel7_BASE:
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80045ac:	2300      	movs	r3, #0
 80045ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 80045b8:	605a      	str	r2, [r3, #4]
      break;
 80045ba:	4770      	bx	lr
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
  {
    case DMA1_Channel1_BASE:
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 80045bc:	2300      	movs	r3, #0
 80045be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	f042 020f 	orr.w	r2, r2, #15
 80045c8:	605a      	str	r2, [r3, #4]
      break;
 80045ca:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
      break;
    case DMA1_Channel3_BASE:
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 80045cc:	2300      	movs	r3, #0
 80045ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80045d8:	605a      	str	r2, [r3, #4]
      break;
 80045da:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
      break;
    case DMA2_Channel3_BASE:
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80045dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80045ea:	605a      	str	r2, [r3, #4]
      break;
 80045ec:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
      break;
    case DMA2_Channel5_BASE:
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80045ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 80045fc:	605a      	str	r2, [r3, #4]
      break;
 80045fe:	e774      	b.n	80044ea <DMA_DeInit+0x52>
 8004600:	4770      	bx	lr
 8004602:	4770      	bx	lr
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop

08004608 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004608:	688a      	ldr	r2, [r1, #8]
  *   contains the configuration information for the specified
  *   DMA Channel.
  * @retval : None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 800460a:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800460c:	6a0c      	ldr	r4, [r1, #32]
 800460e:	690b      	ldr	r3, [r1, #16]
 8004610:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004612:	694a      	ldr	r2, [r1, #20]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004614:	431c      	orrs	r4, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004616:	698b      	ldr	r3, [r1, #24]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004618:	69ce      	ldr	r6, [r1, #28]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800461a:	4322      	orrs	r2, r4
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800461c:	6807      	ldr	r7, [r0, #0]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800461e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004620:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004622:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004624:	431e      	orrs	r6, r3
 8004626:	4335      	orrs	r5, r6
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8004628:	f427 4cff 	bic.w	ip, r7, #32640	; 0x7f80
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800462c:	68cb      	ldr	r3, [r1, #12]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800462e:	680f      	ldr	r7, [r1, #0]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8004630:	684a      	ldr	r2, [r1, #4]
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004632:	432c      	orrs	r4, r5
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8004634:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004638:	ea44 040c 	orr.w	r4, r4, ip
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800463c:	6004      	str	r4, [r0, #0]
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800463e:	6043      	str	r3, [r0, #4]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004640:	6087      	str	r7, [r0, #8]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8004642:	60c2      	str	r2, [r0, #12]
}
 8004644:	bcf0      	pop	{r4, r5, r6, r7}
 8004646:	4770      	bx	lr

08004648 <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8004648:	2300      	movs	r3, #0
 800464a:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 800464c:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 800464e:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8004650:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8004652:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8004654:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8004656:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8004658:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800465a:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 800465c:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 800465e:	6283      	str	r3, [r0, #40]	; 0x28
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop

08004664 <DMA_Cmd>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004664:	6803      	ldr	r3, [r0, #0]
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004666:	b919      	cbnz	r1, 8004670 <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8004668:	f023 0301 	bic.w	r3, r3, #1
 800466c:	6003      	str	r3, [r0, #0]
 800466e:	4770      	bx	lr
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004670:	f043 0301 	orr.w	r3, r3, #1
 8004674:	6003      	str	r3, [r0, #0]
 8004676:	4770      	bx	lr

08004678 <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8004678:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800467a:	b91a      	cbnz	r2, 8004684 <DMA_ITConfig+0xc>
    DMAy_Channelx->CCR |= DMA_IT;
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 800467c:	ea23 0101 	bic.w	r1, r3, r1
 8004680:	6001      	str	r1, [r0, #0]
 8004682:	4770      	bx	lr
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8004684:	4319      	orrs	r1, r3
 8004686:	6001      	str	r1, [r0, #0]
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop

0800468c <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 800468c:	6840      	ldr	r0, [r0, #4]
}
 800468e:	b280      	uxth	r0, r0
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop

08004694 <DMA_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8004694:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8004696:	bf4c      	ite	mi
 8004698:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 800469c:	2300      	movpl	r3, #0
 800469e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80046a2:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80046a4:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 80046a6:	bf0c      	ite	eq
 80046a8:	2000      	moveq	r0, #0
 80046aa:	2001      	movne	r0, #1
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop

080046b0 <DMA_ClearFlag>:
void DMA_ClearFlag(uint32_t DMA_FLAG)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80046b0:	00c2      	lsls	r2, r0, #3
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
 80046b2:	bf4c      	ite	mi
 80046b4:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
 80046b8:	2300      	movpl	r3, #0
 80046ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80046be:	6058      	str	r0, [r3, #4]
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop

080046c4 <DMA_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 80046c4:	00c1      	lsls	r1, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80046c6:	bf4c      	ite	mi
 80046c8:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80046cc:	2300      	movpl	r3, #0
 80046ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80046d2:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA interrupt */
  if ((tmpreg & DMA_IT) != (uint32_t)RESET)
 80046d4:	4203      	tst	r3, r0
    /* DMA_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
}
 80046d6:	bf0c      	ite	eq
 80046d8:	2000      	moveq	r0, #0
 80046da:	2001      	movne	r0, #1
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop

080046e0 <DMA_ClearITPendingBit>:
void DMA_ClearITPendingBit(uint32_t DMA_IT)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 80046e0:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
 80046e2:	bf4c      	ite	mi
 80046e4:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
 80046e8:	2300      	movpl	r3, #0
 80046ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80046ee:	6058      	str	r0, [r3, #4]
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop

080046f4 <EXTI_DeInit>:
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80046f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 80046f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80046fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004700:	2200      	movs	r2, #0
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 8004702:	f2c0 0107 	movt	r1, #7
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8004706:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8004708:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 800470a:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 800470c:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x0007FFFF;
 800470e:	6159      	str	r1, [r3, #20]
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop

08004714 <EXTI_Init>:
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004714:	7983      	ldrb	r3, [r0, #6]
  *   that contains the configuration information for the EXTI
  *   peripheral.
  * @retval : None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004716:	b430      	push	{r4, r5}
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004718:	b343      	cbz	r3, 800476c <EXTI_Init+0x58>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800471a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800471e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004722:	6801      	ldr	r1, [r0, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	43cc      	mvns	r4, r1
 8004728:	4022      	ands	r2, r4
 800472a:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800472c:	685d      	ldr	r5, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 800472e:	7902      	ldrb	r2, [r0, #4]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004730:	402c      	ands	r4, r5
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004732:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004736:	605c      	str	r4, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004738:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800473c:	6815      	ldr	r5, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800473e:	7944      	ldrb	r4, [r0, #5]
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004740:	4329      	orrs	r1, r5
 8004742:	6011      	str	r1, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004744:	6802      	ldr	r2, [r0, #0]
 8004746:	6898      	ldr	r0, [r3, #8]
 8004748:	43d1      	mvns	r1, r2
 800474a:	4008      	ands	r0, r1
 800474c:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800474e:	68d8      	ldr	r0, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004750:	2c10      	cmp	r4, #16
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004752:	ea01 0100 	and.w	r1, r1, r0
 8004756:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004758:	d014      	beq.n	8004784 <EXTI_Init+0x70>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 800475a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800475e:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	431a      	orrs	r2, r3
 8004766:	6022      	str	r2, [r4, #0]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004768:	bc30      	pop	{r4, r5}
 800476a:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 800476c:	7903      	ldrb	r3, [r0, #4]
 800476e:	6801      	ldr	r1, [r0, #0]
 8004770:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004774:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8004778:	681a      	ldr	r2, [r3, #0]
  }
}
 800477a:	bc30      	pop	{r4, r5}
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 800477c:	ea22 0201 	bic.w	r2, r2, r1
 8004780:	601a      	str	r2, [r3, #0]
  }
}
 8004782:	4770      	bx	lr
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004784:	6899      	ldr	r1, [r3, #8]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004786:	bc30      	pop	{r4, r5}
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004788:	4311      	orrs	r1, r2
 800478a:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800478c:	68d9      	ldr	r1, [r3, #12]
 800478e:	430a      	orrs	r2, r1
 8004790:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004792:	4770      	bx	lr

08004794 <EXTI_StructInit>:
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 8004794:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004796:	220c      	movs	r2, #12
 8004798:	7142      	strb	r2, [r0, #5]
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 800479a:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800479c:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800479e:	7183      	strb	r3, [r0, #6]
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop

080047a4 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 80047a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	4310      	orrs	r0, r2
 80047b0:	6118      	str	r0, [r3, #16]
 80047b2:	4770      	bx	lr

080047b4 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80047b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80047c0:	bf0c      	ite	eq
 80047c2:	2000      	moveq	r0, #0
 80047c4:	2001      	movne	r0, #1
 80047c6:	4770      	bx	lr

080047c8 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80047c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047d0:	6158      	str	r0, [r3, #20]
 80047d2:	4770      	bx	lr

080047d4 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80047d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047dc:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	4003      	ands	r3, r0
 80047e2:	d004      	beq.n	80047ee <EXTI_GetITStatus+0x1a>
 80047e4:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 80047e6:	bf0c      	ite	eq
 80047e8:	2000      	moveq	r0, #0
 80047ea:	2001      	movne	r0, #1
 80047ec:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 80047ee:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop

080047f4 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80047f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047fc:	6158      	str	r0, [r3, #20]
 80047fe:	4770      	bx	lr

08004800 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8004800:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004804:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004808:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 800480a:	f002 0238 	and.w	r2, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 800480e:	4310      	orrs	r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8004810:	6018      	str	r0, [r3, #0]
 8004812:	4770      	bx	lr

08004814 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004814:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004818:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	f022 0208 	bic.w	r2, r2, #8
 8004822:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	4310      	orrs	r0, r2
 8004828:	6018      	str	r0, [r3, #0]
 800482a:	4770      	bx	lr

0800482c <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 800482c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004830:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	f022 0210 	bic.w	r2, r2, #16
 800483a:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	4310      	orrs	r0, r2
 8004840:	6018      	str	r0, [r3, #0]
 8004842:	4770      	bx	lr

08004844 <FLASH_Unlock>:
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004844:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004848:	f240 1123 	movw	r1, #291	; 0x123
  FLASH->KEYR = FLASH_KEY2;
 800484c:	f648 12ab 	movw	r2, #35243	; 0x89ab
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004850:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004854:	f2c4 5167 	movt	r1, #17767	; 0x4567
  FLASH->KEYR = FLASH_KEY2;
 8004858:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 800485c:	6059      	str	r1, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800485e:	605a      	str	r2, [r3, #4]
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop

08004864 <FLASH_Lock>:
  * @retval : None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004864:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004868:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004872:	611a      	str	r2, [r3, #16]
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop

08004878 <FLASH_GetUserOptionByte>:
  *   and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800487c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004880:	69d8      	ldr	r0, [r3, #28]
}
 8004882:	0880      	lsrs	r0, r0, #2
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop

08004888 <FLASH_GetWriteProtectionOptionByte>:
  * @retval : The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800488c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004890:	6a18      	ldr	r0, [r3, #32]
}
 8004892:	4770      	bx	lr

08004894 <FLASH_GetReadOutProtectionStatus>:
  * @retval : FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004894:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004898:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800489c:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 800489e:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80048a2:	4770      	bx	lr

080048a4 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 80048a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048ac:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80048ae:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80048b2:	4770      	bx	lr

080048b4 <FLASH_ITConfig>:
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80048b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048bc:	691a      	ldr	r2, [r3, #16]
void FLASH_ITConfig(uint16_t FLASH_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
 80048be:	b919      	cbnz	r1, 80048c8 <FLASH_ITConfig+0x14>
    FLASH->CR |= FLASH_IT;
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 80048c0:	ea22 0000 	bic.w	r0, r2, r0
 80048c4:	6118      	str	r0, [r3, #16]
 80048c6:	4770      	bx	lr
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80048c8:	4310      	orrs	r0, r2
 80048ca:	6118      	str	r0, [r3, #16]
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop

080048d0 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80048d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80048d4:	2801      	cmp	r0, #1
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80048d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80048da:	d005      	beq.n	80048e8 <FLASH_GetFlagStatus+0x18>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80048e0:	bf0c      	ite	eq
 80048e2:	2000      	moveq	r0, #0
 80048e4:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80048e6:	4770      	bx	lr
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80048e8:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80048ea:	f000 0001 	and.w	r0, r0, #1
 80048ee:	4770      	bx	lr

080048f0 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80048f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048f8:	60d8      	str	r0, [r3, #12]
 80048fa:	4770      	bx	lr

080048fc <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80048fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004900:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	07d1      	lsls	r1, r2, #31
 8004908:	d40b      	bmi.n	8004922 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	0752      	lsls	r2, r2, #29
 800490e:	d501      	bpl.n	8004914 <FLASH_GetStatus+0x18>
    { 
      flashstatus = FLASH_ERROR_PG;
 8004910:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8004912:	4770      	bx	lr
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 800491a:	bf0c      	ite	eq
 800491c:	2004      	moveq	r0, #4
 800491e:	2003      	movne	r0, #3
 8004920:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8004922:	2001      	movs	r0, #1
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop

08004928 <FLASH_WaitForLastOperation>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004928:	b570      	push	{r4, r5, r6, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 800492e:	f7ff ffe5 	bl	80048fc <FLASH_GetStatus>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004932:	1e45      	subs	r5, r0, #1
 8004934:	426b      	negs	r3, r5
 8004936:	416b      	adcs	r3, r5
 8004938:	2c00      	cmp	r4, #0
 800493a:	bf08      	it	eq
 800493c:	2300      	moveq	r3, #0
 800493e:	b1c3      	cbz	r3, 8004972 <FLASH_WaitForLastOperation+0x4a>
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 8004940:	2600      	movs	r6, #0
  for(i = 0xFF; i != 0; i--)
 8004942:	25ff      	movs	r5, #255	; 0xff
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 8004944:	9601      	str	r6, [sp, #4]
  for(i = 0xFF; i != 0; i--)
 8004946:	9501      	str	r5, [sp, #4]
 8004948:	9b01      	ldr	r3, [sp, #4]
 800494a:	b12b      	cbz	r3, 8004958 <FLASH_WaitForLastOperation+0x30>
 800494c:	9b01      	ldr	r3, [sp, #4]
 800494e:	3b01      	subs	r3, #1
 8004950:	9301      	str	r3, [sp, #4]
 8004952:	9b01      	ldr	r3, [sp, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1f9      	bne.n	800494c <FLASH_WaitForLastOperation+0x24>
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8004958:	f7ff ffd0 	bl	80048fc <FLASH_GetStatus>
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800495c:	3c01      	subs	r4, #1
 800495e:	bf0c      	ite	eq
 8004960:	2300      	moveq	r3, #0
 8004962:	2301      	movne	r3, #1
 8004964:	2801      	cmp	r0, #1
 8004966:	bf14      	ite	ne
 8004968:	2300      	movne	r3, #0
 800496a:	f003 0301 	andeq.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1e8      	bne.n	8004944 <FLASH_WaitForLastOperation+0x1c>
  {
    status = FLASH_TIMEOUT;
  }
  /* Return the operation status */
  return status;
}
 8004972:	2c00      	cmp	r4, #0
 8004974:	bf08      	it	eq
 8004976:	2005      	moveq	r0, #5
 8004978:	b002      	add	sp, #8
 800497a:	bd70      	pop	{r4, r5, r6, pc}

0800497c <FLASH_ErasePage>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 800497c:	b538      	push	{r3, r4, r5, lr}
 800497e:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004980:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004984:	f7ff ffd0 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004988:	2804      	cmp	r0, #4
 800498a:	d000      	beq.n	800498e <FLASH_ErasePage+0x12>
      FLASH->CR &= CR_PER_Reset;
    }
  }
  /* Return the Erase Status */
  return status;
}
 800498c:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800498e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004992:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004996:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004998:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800499c:	f043 0302 	orr.w	r3, r3, #2
 80049a0:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80049a2:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80049a4:	6923      	ldr	r3, [r4, #16]
 80049a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049aa:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049ac:	f7ff ffbc 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80049b0:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80049b2:	bf1f      	itttt	ne
 80049b4:	6922      	ldrne	r2, [r4, #16]
 80049b6:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80049ba:	4013      	andne	r3, r2
 80049bc:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80049be:	bd38      	pop	{r3, r4, r5, pc}

080049c0 <FLASH_EraseAllPages>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 80049c0:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80049c2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80049c6:	f7ff ffaf 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80049ca:	2804      	cmp	r0, #4
 80049cc:	d000      	beq.n	80049d0 <FLASH_EraseAllPages+0x10>
      FLASH->CR &= CR_MER_Reset;
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80049ce:	bd10      	pop	{r4, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80049d0:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80049d4:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80049d8:	6923      	ldr	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049da:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80049de:	f043 0304 	orr.w	r3, r3, #4
 80049e2:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80049e4:	6923      	ldr	r3, [r4, #16]
 80049e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049ea:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049ec:	f7ff ff9c 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80049f0:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80049f2:	bf1f      	itttt	ne
 80049f4:	6922      	ldrne	r2, [r4, #16]
 80049f6:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 80049fa:	4013      	andne	r3, r2
 80049fc:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80049fe:	bd10      	pop	{r4, pc}

08004a00 <FLASH_EraseOptionBytes>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004a00:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004a02:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004a06:	f7ff ff8f 	bl	8004928 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004a0a:	2804      	cmp	r0, #4
 8004a0c:	d000      	beq.n	8004a10 <FLASH_EraseOptionBytes+0x10>
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004a0e:	bd10      	pop	{r4, pc}
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004a10:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004a14:	f240 1223 	movw	r2, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004a18:	f648 13ab 	movw	r3, #35243	; 0x89ab
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004a1c:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004a20:	f2c4 5267 	movt	r2, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004a24:	f6cc 53ef 	movt	r3, #52719	; 0xcdef
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004a28:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004a2a:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004a2c:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004a2e:	f640 70ff 	movw	r0, #4095	; 0xfff
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004a32:	f043 0320 	orr.w	r3, r3, #32
 8004a36:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004a38:	6923      	ldr	r3, [r4, #16]
 8004a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a3e:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004a40:	f7ff ff72 	bl	8004928 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8004a44:	2804      	cmp	r0, #4
 8004a46:	d007      	beq.n	8004a58 <FLASH_EraseOptionBytes+0x58>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004a48:	2801      	cmp	r0, #1
 8004a4a:	d0e0      	beq.n	8004a0e <FLASH_EraseOptionBytes+0xe>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004a4c:	6922      	ldr	r2, [r4, #16]
 8004a4e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004a52:	4013      	ands	r3, r2
 8004a54:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004a56:	bd10      	pop	{r4, pc}
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004a58:	6922      	ldr	r2, [r4, #16]
 8004a5a:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004a5e:	4013      	ands	r3, r2
 8004a60:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004a62:	6921      	ldr	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004a64:	f44f 4378 	mov.w	r3, #63488	; 0xf800
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004a68:	f041 0110 	orr.w	r1, r1, #16
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004a6c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8004a70:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004a72:	6121      	str	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a74:	200f      	movs	r0, #15
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004a76:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a78:	f7ff ff56 	bl	8004928 <FLASH_WaitForLastOperation>
 
      if(status != FLASH_BUSY)
 8004a7c:	2801      	cmp	r0, #1
 8004a7e:	d1e5      	bne.n	8004a4c <FLASH_EraseOptionBytes+0x4c>
 8004a80:	e7c5      	b.n	8004a0e <FLASH_EraseOptionBytes+0xe>
 8004a82:	bf00      	nop

08004a84 <FLASH_ProgramWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004a84:	b570      	push	{r4, r5, r6, lr}
 8004a86:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a88:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004a8a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a8c:	f7ff ff4c 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004a90:	2804      	cmp	r0, #4
 8004a92:	d000      	beq.n	8004a96 <FLASH_ProgramWord+0x12>
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004a94:	bd70      	pop	{r4, r5, r6, pc}
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004a96:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8004a9a:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8004a9e:	6932      	ldr	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004aa0:	b2ab      	uxth	r3, r5
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	6132      	str	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004aa8:	200f      	movs	r0, #15
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004aaa:	8023      	strh	r3, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004aac:	f7ff ff3c 	bl	8004928 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004ab0:	2804      	cmp	r0, #4
 8004ab2:	d007      	beq.n	8004ac4 <FLASH_ProgramWord+0x40>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004ab4:	2801      	cmp	r0, #1
 8004ab6:	d0ed      	beq.n	8004a94 <FLASH_ProgramWord+0x10>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004ab8:	6932      	ldr	r2, [r6, #16]
 8004aba:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004abe:	4013      	ands	r3, r2
 8004ac0:	6133      	str	r3, [r6, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004ac2:	bd70      	pop	{r4, r5, r6, pc}
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(__IO uint16_t*)(Address + 2) = Data >> 16;
 8004ac4:	0c2d      	lsrs	r5, r5, #16
 8004ac6:	8065      	strh	r5, [r4, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ac8:	200f      	movs	r0, #15
 8004aca:	f7ff ff2d 	bl	8004928 <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 8004ace:	2801      	cmp	r0, #1
 8004ad0:	d1f2      	bne.n	8004ab8 <FLASH_ProgramWord+0x34>
 8004ad2:	e7df      	b.n	8004a94 <FLASH_ProgramWord+0x10>

08004ad4 <FLASH_ProgramHalfWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004ad4:	b570      	push	{r4, r5, r6, lr}
 8004ad6:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ad8:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004ada:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004adc:	f7ff ff24 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004ae0:	2804      	cmp	r0, #4
 8004ae2:	d000      	beq.n	8004ae6 <FLASH_ProgramHalfWord+0x12>
      FLASH->CR &= CR_PG_Reset;
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004ae4:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004ae6:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8004aea:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8004aee:	6933      	ldr	r3, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004af0:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004af2:	f043 0301 	orr.w	r3, r3, #1
 8004af6:	6133      	str	r3, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
 8004af8:	8025      	strh	r5, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004afa:	f7ff ff15 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004afe:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004b00:	bf1f      	itttt	ne
 8004b02:	6932      	ldrne	r2, [r6, #16]
 8004b04:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004b08:	4013      	andne	r3, r2
 8004b0a:	6133      	strne	r3, [r6, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}
 8004b0e:	bf00      	nop

08004b10 <FLASH_ProgramOptionByteData>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004b10:	b570      	push	{r4, r5, r6, lr}
 8004b12:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b14:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004b16:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b18:	f7ff ff06 	bl	8004928 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004b1c:	2804      	cmp	r0, #4
 8004b1e:	d000      	beq.n	8004b22 <FLASH_ProgramOptionByteData+0x12>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004b20:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b22:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004b26:	f240 1223 	movw	r2, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b2a:	f648 13ab 	movw	r3, #35243	; 0x89ab
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b2e:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004b32:	f2c4 5267 	movt	r2, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b36:	f6cc 53ef 	movt	r3, #52719	; 0xcdef
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b3a:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b3c:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004b3e:	6923      	ldr	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b40:	200f      	movs	r0, #15
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004b42:	f043 0310 	orr.w	r3, r3, #16
 8004b46:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8004b48:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b4a:	f7ff feed 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004b4e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004b50:	bf1f      	itttt	ne
 8004b52:	6922      	ldrne	r2, [r4, #16]
 8004b54:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004b58:	4013      	andne	r3, r2
 8004b5a:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004b5c:	bd70      	pop	{r4, r5, r6, pc}
 8004b5e:	bf00      	nop

08004b60 <FLASH_EnableWriteProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004b60:	b510      	push	{r4, lr}
 8004b62:	4604      	mov	r4, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b64:	200f      	movs	r0, #15
 8004b66:	f7ff fedf 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004b6a:	2804      	cmp	r0, #4
 8004b6c:	d000      	beq.n	8004b70 <FLASH_EnableWriteProtection+0x10>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004b6e:	bd10      	pop	{r4, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b74:	f240 1123 	movw	r1, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b78:	f648 12ab 	movw	r2, #35243	; 0x89ab
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004b80:	f2c4 5167 	movt	r1, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b84:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b88:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b8a:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004b8c:	6919      	ldr	r1, [r3, #16]
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004b8e:	43e4      	mvns	r4, r4
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004b90:	b2e2      	uxtb	r2, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004b92:	f041 0110 	orr.w	r1, r1, #16
    if(WRP0_Data != 0xFF)
 8004b96:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004b98:	6119      	str	r1, [r3, #16]
 8004b9a:	bf08      	it	eq
 8004b9c:	2301      	moveq	r3, #1
    if(WRP0_Data != 0xFF)
 8004b9e:	d00a      	beq.n	8004bb6 <FLASH_EnableWriteProtection+0x56>
    {
      OB->WRP0 = WRP0_Data;
 8004ba0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004ba4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8004ba8:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004baa:	200f      	movs	r0, #15
 8004bac:	f7ff febc 	bl	8004928 <FLASH_WaitForLastOperation>
 8004bb0:	1f02      	subs	r2, r0, #4
 8004bb2:	4253      	negs	r3, r2
 8004bb4:	4153      	adcs	r3, r2
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004bb6:	f3c4 2207 	ubfx	r2, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004bba:	2aff      	cmp	r2, #255	; 0xff
 8004bbc:	bf0c      	ite	eq
 8004bbe:	2100      	moveq	r1, #0
 8004bc0:	f003 0101 	andne.w	r1, r3, #1
 8004bc4:	bb91      	cbnz	r1, 8004c2c <FLASH_EnableWriteProtection+0xcc>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8004bc6:	f3c4 4207 	ubfx	r2, r4, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004bca:	2aff      	cmp	r2, #255	; 0xff
 8004bcc:	bf0c      	ite	eq
 8004bce:	2100      	moveq	r1, #0
 8004bd0:	f003 0101 	andne.w	r1, r3, #1
 8004bd4:	b9d9      	cbnz	r1, 8004c0e <FLASH_EnableWriteProtection+0xae>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8004bd6:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004bd8:	2cff      	cmp	r4, #255	; 0xff
 8004bda:	bf0c      	ite	eq
 8004bdc:	2300      	moveq	r3, #0
 8004bde:	f003 0301 	andne.w	r3, r3, #1
 8004be2:	b95b      	cbnz	r3, 8004bfc <FLASH_EnableWriteProtection+0x9c>
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
          
    if(status != FLASH_BUSY)
 8004be4:	2801      	cmp	r0, #1
 8004be6:	d0c2      	beq.n	8004b6e <FLASH_EnableWriteProtection+0xe>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004bf0:	6919      	ldr	r1, [r3, #16]
 8004bf2:	f641 72ef 	movw	r2, #8175	; 0x1fef
 8004bf6:	400a      	ands	r2, r1
 8004bf8:	611a      	str	r2, [r3, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004bfa:	bd10      	pop	{r4, pc}
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004bfc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c00:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8004c04:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c06:	200f      	movs	r0, #15
 8004c08:	f7ff fe8e 	bl	8004928 <FLASH_WaitForLastOperation>
 8004c0c:	e7ea      	b.n	8004be4 <FLASH_EnableWriteProtection+0x84>
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004c0e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c12:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8004c16:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c18:	200f      	movs	r0, #15
 8004c1a:	f7ff fe85 	bl	8004928 <FLASH_WaitForLastOperation>
 8004c1e:	f1b0 0e04 	subs.w	lr, r0, #4
 8004c22:	f1de 0300 	rsbs	r3, lr, #0
 8004c26:	eb53 030e 	adcs.w	r3, r3, lr
 8004c2a:	e7d4      	b.n	8004bd6 <FLASH_EnableWriteProtection+0x76>
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004c2c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c30:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8004c34:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c36:	200f      	movs	r0, #15
 8004c38:	f7ff fe76 	bl	8004928 <FLASH_WaitForLastOperation>
 8004c3c:	f1b0 0c04 	subs.w	ip, r0, #4
 8004c40:	f1dc 0300 	rsbs	r3, ip, #0
 8004c44:	eb53 030c 	adcs.w	r3, r3, ip
 8004c48:	e7bd      	b.n	8004bc6 <FLASH_EnableWriteProtection+0x66>
 8004c4a:	bf00      	nop

08004c4c <FLASH_ReadOutProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004c4c:	b538      	push	{r3, r4, r5, lr}
 8004c4e:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004c50:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004c54:	f7ff fe68 	bl	8004928 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004c58:	2804      	cmp	r0, #4
 8004c5a:	d000      	beq.n	8004c5e <FLASH_ReadOutProtection+0x12>
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004c5c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004c5e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004c62:	f240 1223 	movw	r2, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004c66:	f648 13ab 	movw	r3, #35243	; 0x89ab
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004c6a:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004c6e:	f2c4 5267 	movt	r2, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004c72:	f6cc 53ef 	movt	r3, #52719	; 0xcdef
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004c76:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004c78:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 8004c7a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004c7c:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
 8004c80:	f043 0320 	orr.w	r3, r3, #32
 8004c84:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004c86:	6923      	ldr	r3, [r4, #16]
 8004c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c8c:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004c8e:	f7ff fe4b 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 8004c92:	2804      	cmp	r0, #4
 8004c94:	d007      	beq.n	8004ca6 <FLASH_ReadOutProtection+0x5a>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8004c96:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004c98:	bf1f      	itttt	ne
 8004c9a:	6922      	ldrne	r2, [r4, #16]
 8004c9c:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8004ca0:	4013      	andne	r3, r2
 8004ca2:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004ca4:	bd38      	pop	{r3, r4, r5, pc}
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004ca6:	6922      	ldr	r2, [r4, #16]
 8004ca8:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004cac:	4013      	ands	r3, r2
 8004cae:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004cb0:	6923      	ldr	r3, [r4, #16]
 8004cb2:	f043 0310 	orr.w	r3, r3, #16
 8004cb6:	6123      	str	r3, [r4, #16]
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004cb8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004cbc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
 8004cc0:	b98d      	cbnz	r5, 8004ce6 <FLASH_ReadOutProtection+0x9a>
      {
        OB->RDP = 0x00;
      }
      else
      {
        OB->RDP = RDP_Key;  
 8004cc2:	22a5      	movs	r2, #165	; 0xa5
 8004cc4:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8004cc6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004cca:	f7ff fe2d 	bl	8004928 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8004cce:	2801      	cmp	r0, #1
 8004cd0:	d0c4      	beq.n	8004c5c <FLASH_ReadOutProtection+0x10>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004cd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004cd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004cda:	6919      	ldr	r1, [r3, #16]
 8004cdc:	f641 72ef 	movw	r2, #8175	; 0x1fef
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	611a      	str	r2, [r3, #16]
 8004ce4:	bd38      	pop	{r3, r4, r5, pc}
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	801a      	strh	r2, [r3, #0]
 8004cea:	e7ec      	b.n	8004cc6 <FLASH_ReadOutProtection+0x7a>

08004cec <FLASH_UserOptionByteConfig>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004cee:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004cf2:	f240 1523 	movw	r5, #291	; 0x123
  FLASH->OPTKEYR = FLASH_KEY2;
 8004cf6:	f648 13ab 	movw	r3, #35243	; 0x89ab
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004cfa:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004cfe:	f2c4 5567 	movt	r5, #17767	; 0x4567
  FLASH->OPTKEYR = FLASH_KEY2;
 8004d02:	f6cc 53ef 	movt	r3, #52719	; 0xcdef
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004d06:	60a5      	str	r5, [r4, #8]
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004d08:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004d0a:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d0c:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004d0e:	460d      	mov	r5, r1
 8004d10:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d12:	f7ff fe09 	bl	8004928 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004d16:	2804      	cmp	r0, #4
 8004d18:	d000      	beq.n	8004d1c <FLASH_UserOptionByteConfig+0x30>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d1c:	6922      	ldr	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d1e:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
 8004d22:	433d      	orrs	r5, r7
 8004d24:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004d28:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d2c:	f042 0210 	orr.w	r2, r2, #16
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d30:	432e      	orrs	r6, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d32:	6122      	str	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d34:	200f      	movs	r0, #15
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d36:	805e      	strh	r6, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d38:	f7ff fdf6 	bl	8004928 <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004d3c:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004d3e:	bf1f      	itttt	ne
 8004d40:	6922      	ldrne	r2, [r4, #16]
 8004d42:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004d46:	4013      	andne	r3, r2
 8004d48:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d4c <FSMC_NORSRAMDeInit>:
  * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval : None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8004d4c:	b410      	push	{r4}
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8004d4e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
{
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8004d52:	b198      	cbz	r0, 8004d7c <FSMC_NORSRAMDeInit+0x30>
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8004d54:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004d58:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8004d5c:	f44f 7382 	mov.w	r3, #260	; 0x104
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8004d60:	1c44      	adds	r4, r0, #1
 8004d62:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8004d66:	f2ca 0300 	movt	r3, #40960	; 0xa000
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8004d6a:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8004d6e:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8004d72:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8004d76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d7a:	4770      	bx	lr
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8004d7c:	f243 02db 	movw	r2, #12507	; 0x30db
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	e7eb      	b.n	8004d5c <FSMC_NORSRAMDeInit+0x10>

08004d84 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004d84:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8004d86:	bf0c      	ite	eq
 8004d88:	2360      	moveq	r3, #96	; 0x60
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004d8a:	2380      	movne	r3, #128	; 0x80
 8004d8c:	f2ca 0300 	movt	r3, #40960	; 0xa000
    FSMC_Bank3->SR3 = 0x00000040;
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8004d90:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004d94:	2018      	movs	r0, #24
    FSMC_Bank3->SR3 = 0x00000040;
 8004d96:	2140      	movs	r1, #64	; 0x40
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004d98:	6018      	str	r0, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8004d9a:	6059      	str	r1, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8004d9c:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8004d9e:	60da      	str	r2, [r3, #12]
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop

08004da4 <FSMC_PCCARDDeInit>:
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004da4:	23a0      	movs	r3, #160	; 0xa0
 8004da6:	f2ca 0300 	movt	r3, #40960	; 0xa000
  FSMC_Bank4->SR4 = 0x00000000;	
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8004daa:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004dae:	2018      	movs	r0, #24
  FSMC_Bank4->SR4 = 0x00000000;	
 8004db0:	2100      	movs	r1, #0
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004db2:	6018      	str	r0, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8004db4:	6059      	str	r1, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8004db6:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8004db8:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8004dba:	611a      	str	r2, [r3, #16]
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop

08004dc0 <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004dc0:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8004dc2:	6842      	ldr	r2, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004dc4:	68c1      	ldr	r1, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC NOR/SRAM specified Banks.                       
  * @retval : None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8004dc6:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8004dc8:	ea43 0602 	orr.w	r6, r3, r2
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8004dcc:	6902      	ldr	r2, [r0, #16]
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004dce:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8004dd0:	6941      	ldr	r1, [r0, #20]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8004dd2:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8004dd4:	6982      	ldr	r2, [r0, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8004dd6:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004dd8:	69c1      	ldr	r1, [r0, #28]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8004dda:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8004ddc:	6a02      	ldr	r2, [r0, #32]
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004dde:	6a44      	ldr	r4, [r0, #36]	; 0x24
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004de0:	4331      	orrs	r1, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8004de2:	ea41 0602 	orr.w	r6, r1, r2
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004de6:	6a81      	ldr	r1, [r0, #40]	; 0x28
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004de8:	6802      	ldr	r2, [r0, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004dea:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004dec:	4334      	orrs	r4, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8004dee:	ea44 0601 	orr.w	r6, r4, r1
 8004df2:	0094      	lsls	r4, r2, #2
 8004df4:	f104 4420 	add.w	r4, r4, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004df8:	4335      	orrs	r5, r6
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004dfa:	6025      	str	r5, [r4, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8004dfc:	2b08      	cmp	r3, #8
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8004dfe:	bf08      	it	eq
 8004e00:	6823      	ldreq	r3, [r4, #0]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8004e02:	f102 0701 	add.w	r7, r2, #1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8004e06:	bf04      	itt	eq
 8004e08:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
 8004e0c:	6023      	streq	r3, [r4, #0]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004e0e:	6b03      	ldr	r3, [r0, #48]	; 0x30
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8004e10:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004e14:	681d      	ldr	r5, [r3, #0]
 8004e16:	699e      	ldr	r6, [r3, #24]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004e18:	685c      	ldr	r4, [r3, #4]
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004e1a:	ea46 0605 	orr.w	r6, r6, r5
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004e1e:	689d      	ldr	r5, [r3, #8]
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004e20:	ea46 1604 	orr.w	r6, r6, r4, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8004e24:	68dc      	ldr	r4, [r3, #12]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004e26:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004e2a:	691e      	ldr	r6, [r3, #16]
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8004e2c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8004e30:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004e32:	ea44 5406 	orr.w	r4, r4, r6, lsl #20
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8004e36:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8004e3a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8004e3e:	f843 4027 	str.w	r4, [r3, r7, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8004e42:	d009      	beq.n	8004e58 <FSMC_NORSRAMInit+0x98>
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 8004e44:	bcf0      	pop	{r4, r5, r6, r7}
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8004e46:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004e4a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8004e4e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004e52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 8004e56:	4770      	bx	lr
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004e58:	6b43      	ldr	r3, [r0, #52]	; 0x34
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004e5a:	f44f 7182 	mov.w	r1, #260	; 0x104
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004e5e:	699d      	ldr	r5, [r3, #24]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8004e60:	e893 0011 	ldmia.w	r3, {r0, r4}
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004e64:	4305      	orrs	r5, r0
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004e66:	6898      	ldr	r0, [r3, #8]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8004e68:	691e      	ldr	r6, [r3, #16]
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8004e6a:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004e6e:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8004e72:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8004e74:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8004e78:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004e7c:	f2ca 0100 	movt	r1, #40960	; 0xa000
 8004e80:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 8004e84:	bcf0      	pop	{r4, r5, r6, r7}
 8004e86:	4770      	bx	lr

08004e88 <FSMC_NANDInit>:
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004e88:	69c2      	ldr	r2, [r0, #28]
  *   structure that contains the configuration information for 
  *   the FSMC NAND specified Banks.                       
  * @retval : None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8004e8a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8004e8e:	6881      	ldr	r1, [r0, #8]
 8004e90:	6847      	ldr	r7, [r0, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004e92:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e94:	6896      	ldr	r6, [r2, #8]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8004e96:	ea47 0901 	orr.w	r9, r7, r1
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004e9a:	68c7      	ldr	r7, [r0, #12]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004e9c:	6851      	ldr	r1, [r2, #4]
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8004e9e:	6904      	ldr	r4, [r0, #16]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004ea0:	689d      	ldr	r5, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004ea2:	ea4f 4a06 	mov.w	sl, r6, lsl #16
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8004ea6:	f049 0908 	orr.w	r9, r9, #8
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004eaa:	6816      	ldr	r6, [r2, #0]
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004eac:	ea49 0907 	orr.w	r9, r9, r7
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004eb0:	ea4a 2a01 	orr.w	sl, sl, r1, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004eb4:	68d1      	ldr	r1, [r2, #12]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004eb6:	685a      	ldr	r2, [r3, #4]
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004eb8:	6947      	ldr	r7, [r0, #20]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004eba:	ea4f 4805 	mov.w	r8, r5, lsl #16
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8004ebe:	ea49 0904 	orr.w	r9, r9, r4
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004ec2:	681d      	ldr	r5, [r3, #0]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8004ec4:	6984      	ldr	r4, [r0, #24]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8004ec6:	6800      	ldr	r0, [r0, #0]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8004ec8:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004eca:	ea48 2802 	orr.w	r8, r8, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004ece:	ea48 0205 	orr.w	r2, r8, r5
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8004ed2:	2810      	cmp	r0, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004ed4:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004ed8:	ea49 2947 	orr.w	r9, r9, r7, lsl #9
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004edc:	ea4a 0a06 	orr.w	sl, sl, r6
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2360      	moveq	r3, #96	; 0x60
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8004ee4:	2380      	movne	r3, #128	; 0x80
 8004ee6:	f2ca 0300 	movt	r3, #40960	; 0xa000
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8004eea:	ea49 3444 	orr.w	r4, r9, r4, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004eee:	ea4a 6101 	orr.w	r1, sl, r1, lsl #24
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8004ef2:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8004ef4:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
  }
}
 8004ef6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
    FSMC_Bank3->PMEM3 = tmppmem;
    FSMC_Bank3->PATT3 = tmppatt;
 8004efa:	60da      	str	r2, [r3, #12]
  }
}
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop

08004f00 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004f00:	e890 000c 	ldmia.w	r0, {r2, r3}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8004f04:	f042 0110 	orr.w	r1, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8004f08:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004f0a:	ea41 2143 	orr.w	r1, r1, r3, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8004f0e:	23a0      	movs	r3, #160	; 0xa0
 8004f10:	f2ca 0300 	movt	r3, #40960	; 0xa000
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004f14:	ea41 3142 	orr.w	r1, r1, r2, lsl #13
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004f18:	68c2      	ldr	r2, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC PCCARD Bank.                       
  * @retval : None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004f1a:	b470      	push	{r4, r5, r6}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8004f1c:	6019      	str	r1, [r3, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f1e:	6894      	ldr	r4, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f20:	6851      	ldr	r1, [r2, #4]
 8004f22:	6815      	ldr	r5, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f24:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004f26:	68d2      	ldr	r2, [r2, #12]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004f28:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f2c:	4329      	orrs	r1, r5
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f2e:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004f32:	6902      	ldr	r2, [r0, #16]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004f34:	6099      	str	r1, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f36:	6894      	ldr	r4, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f38:	6851      	ldr	r1, [r2, #4]
 8004f3a:	6816      	ldr	r6, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f3c:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 8004f3e:	68d5      	ldr	r5, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004f40:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f44:	4331      	orrs	r1, r6
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004f46:	6942      	ldr	r2, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f48:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004f4c:	60d9      	str	r1, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f4e:	6890      	ldr	r0, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f50:	6851      	ldr	r1, [r2, #4]
 8004f52:	6814      	ldr	r4, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f54:	0400      	lsls	r0, r0, #16
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 8004f56:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004f58:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004f5c:	4321      	orrs	r1, r4
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004f5e:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004f62:	6119      	str	r1, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 8004f64:	bc70      	pop	{r4, r5, r6}
 8004f66:	4770      	bx	lr

08004f68 <FSMC_NORSRAMStructInit>:
  * @param FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8004f68:	b4f0      	push	{r4, r5, r6, r7}
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004f6a:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004f6c:	6b04      	ldr	r4, [r0, #48]	; 0x30
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8004f6e:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004f70:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004f72:	25ff      	movs	r5, #255	; 0xff
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8004f74:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8004f78:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8004f7c:	f04f 0c02 	mov.w	ip, #2
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8004f80:	6207      	str	r7, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8004f82:	6246      	str	r6, [r0, #36]	; 0x24
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8004f84:	f8c0 c004 	str.w	ip, [r0, #4]
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8004f88:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8004f8a:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004f8c:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8004f8e:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8004f90:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8004f92:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8004f94:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8004f96:	6283      	str	r3, [r0, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8004f98:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8004f9a:	61a3      	str	r3, [r4, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004f9c:	6022      	str	r2, [r4, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004f9e:	6062      	str	r2, [r4, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004fa0:	60e2      	str	r2, [r4, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004fa2:	6122      	str	r2, [r4, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8004fa4:	6162      	str	r2, [r4, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004fa6:	60a5      	str	r5, [r4, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004fa8:	608d      	str	r5, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004faa:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004fac:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004fae:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004fb0:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8004fb2:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8004fb4:	618b      	str	r3, [r1, #24]
}
 8004fb6:	bcf0      	pop	{r4, r5, r6, r7}
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop

08004fbc <FSMC_NANDStructInit>:
  * @param FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8004fbc:	b430      	push	{r4, r5}
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004fbe:	6a01      	ldr	r1, [r0, #32]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004fc0:	69c4      	ldr	r4, [r0, #28]
 8004fc2:	23fc      	movs	r3, #252	; 0xfc
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004fc4:	2200      	movs	r2, #0
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8004fc6:	2510      	movs	r5, #16
 8004fc8:	6005      	str	r5, [r0, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004fca:	6042      	str	r2, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004fcc:	6082      	str	r2, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8004fce:	60c2      	str	r2, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8004fd0:	6102      	str	r2, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004fd2:	6142      	str	r2, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8004fd4:	6182      	str	r2, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004fd6:	6023      	str	r3, [r4, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004fd8:	6063      	str	r3, [r4, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004fda:	60a3      	str	r3, [r4, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004fdc:	60e3      	str	r3, [r4, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004fde:	600b      	str	r3, [r1, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004fe0:	604b      	str	r3, [r1, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004fe2:	608b      	str	r3, [r1, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8004fe4:	60cb      	str	r3, [r1, #12]
}
 8004fe6:	bc30      	pop	{r4, r5}
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop

08004fec <FSMC_PCCARDStructInit>:
  * @param FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004fec:	b430      	push	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004fee:	6901      	ldr	r1, [r0, #16]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ff0:	68c4      	ldr	r4, [r0, #12]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ff2:	6942      	ldr	r2, [r0, #20]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ff4:	23fc      	movs	r3, #252	; 0xfc
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004ff6:	2500      	movs	r5, #0
 8004ff8:	6005      	str	r5, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004ffa:	6045      	str	r5, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8004ffc:	6085      	str	r5, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ffe:	6023      	str	r3, [r4, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8005000:	6063      	str	r3, [r4, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8005002:	60a3      	str	r3, [r4, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8005004:	60e3      	str	r3, [r4, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005006:	600b      	str	r3, [r1, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8005008:	604b      	str	r3, [r1, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800500a:	608b      	str	r3, [r1, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 800500c:	60cb      	str	r3, [r1, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
}
 800500e:	bc30      	pop	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005010:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8005012:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8005014:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8005016:	60d3      	str	r3, [r2, #12]
}
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop

0800501c <FSMC_NORSRAMCmd>:
  * @param NewState: new state of the FSMC_Bank.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 800501c:	0080      	lsls	r0, r0, #2
 800501e:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005022:	b939      	cbnz	r1, 8005034 <FSMC_NORSRAMCmd+0x18>
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8005024:	6802      	ldr	r2, [r0, #0]
 8005026:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800502a:	f2c0 030f 	movt	r3, #15
 800502e:	4013      	ands	r3, r2
 8005030:	6003      	str	r3, [r0, #0]
 8005032:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 8005034:	6803      	ldr	r3, [r0, #0]
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	6003      	str	r3, [r0, #0]
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop

08005040 <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005040:	b151      	cbz	r1, 8005058 <FSMC_NANDCmd+0x18>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8005042:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8005044:	bf0c      	ite	eq
 8005046:	2360      	moveq	r3, #96	; 0x60
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 8005048:	2380      	movne	r3, #128	; 0x80
 800504a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	f042 0204 	orr.w	r2, r2, #4
 8005054:	601a      	str	r2, [r3, #0]
 8005056:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8005058:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 800505a:	bf0c      	ite	eq
 800505c:	2260      	moveq	r2, #96	; 0x60
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 800505e:	2280      	movne	r2, #128	; 0x80
 8005060:	f2ca 0200 	movt	r2, #40960	; 0xa000
 8005064:	6811      	ldr	r1, [r2, #0]
 8005066:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800506a:	f2c0 030f 	movt	r3, #15
 800506e:	400b      	ands	r3, r1
 8005070:	6013      	str	r3, [r2, #0]
 8005072:	4770      	bx	lr

08005074 <FSMC_PCCARDCmd>:
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005074:	b950      	cbnz	r0, 800508c <FSMC_PCCARDCmd+0x18>
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8005076:	22a0      	movs	r2, #160	; 0xa0
 8005078:	f2ca 0200 	movt	r2, #40960	; 0xa000
 800507c:	6811      	ldr	r1, [r2, #0]
 800507e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8005082:	f2c0 030f 	movt	r3, #15
 8005086:	400b      	ands	r3, r1
 8005088:	6013      	str	r3, [r2, #0]
 800508a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 800508c:	23a0      	movs	r3, #160	; 0xa0
 800508e:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	f042 0204 	orr.w	r2, r2, #4
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	4770      	bx	lr

0800509c <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800509c:	b151      	cbz	r1, 80050b4 <FSMC_NANDECCCmd+0x18>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800509e:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 80050a0:	bf0c      	ite	eq
 80050a2:	2360      	moveq	r3, #96	; 0x60
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 80050a4:	2380      	movne	r3, #128	; 0x80
 80050a6:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80050b4:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 80050b6:	bf0c      	ite	eq
 80050b8:	2260      	moveq	r2, #96	; 0x60
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 80050ba:	2280      	movne	r2, #128	; 0x80
 80050bc:	f2ca 0200 	movt	r2, #40960	; 0xa000
 80050c0:	6811      	ldr	r1, [r2, #0]
 80050c2:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80050c6:	f2c0 030f 	movt	r3, #15
 80050ca:	400b      	ands	r3, r1
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	4770      	bx	lr

080050d0 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80050d0:	2810      	cmp	r0, #16
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80050d2:	bf0c      	ite	eq
 80050d4:	2360      	moveq	r3, #96	; 0x60
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80050d6:	2380      	movne	r3, #128	; 0x80
 80050d8:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80050dc:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 80050de:	4770      	bx	lr

080050e0 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80050e0:	b162      	cbz	r2, 80050fc <FSMC_ITConfig+0x1c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80050e2:	2810      	cmp	r0, #16
 80050e4:	d020      	beq.n	8005128 <FSMC_ITConfig+0x48>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80050e6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 80050ea:	bf0c      	ite	eq
 80050ec:	2380      	moveq	r3, #128	; 0x80
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 80050ee:	23a0      	movne	r3, #160	; 0xa0
 80050f0:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	4311      	orrs	r1, r2
 80050f8:	6059      	str	r1, [r3, #4]
 80050fa:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80050fc:	2810      	cmp	r0, #16
 80050fe:	d00b      	beq.n	8005118 <FSMC_ITConfig+0x38>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8005100:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8005104:	bf0c      	ite	eq
 8005106:	2380      	moveq	r3, #128	; 0x80
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8005108:	23a0      	movne	r3, #160	; 0xa0
 800510a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	ea22 0101 	bic.w	r1, r2, r1
 8005114:	6059      	str	r1, [r3, #4]
 8005116:	4770      	bx	lr
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8005118:	2360      	movs	r3, #96	; 0x60
 800511a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	ea22 0101 	bic.w	r1, r2, r1
 8005124:	6059      	str	r1, [r3, #4]
 8005126:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8005128:	2360      	movs	r3, #96	; 0x60
 800512a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4311      	orrs	r1, r2
 8005132:	6059      	str	r1, [r3, #4]
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop

08005138 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005138:	2810      	cmp	r0, #16
 800513a:	d00c      	beq.n	8005156 <FSMC_GetFlagStatus+0x1e>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800513c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8005140:	bf0c      	ite	eq
 8005142:	2380      	moveq	r3, #128	; 0x80
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8005144:	23a0      	movne	r3, #160	; 0xa0
 8005146:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800514a:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 800514c:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800514e:	bf0c      	ite	eq
 8005150:	2000      	moveq	r0, #0
 8005152:	2001      	movne	r0, #1
 8005154:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 8005156:	2360      	movs	r3, #96	; 0x60
 8005158:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	e7f5      	b.n	800514c <FSMC_GetFlagStatus+0x14>

08005160 <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005160:	2810      	cmp	r0, #16
 8005162:	d00b      	beq.n	800517c <FSMC_ClearFlag+0x1c>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8005164:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8005168:	bf0c      	ite	eq
 800516a:	2380      	moveq	r3, #128	; 0x80
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 800516c:	23a0      	movne	r3, #160	; 0xa0
 800516e:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	ea22 0101 	bic.w	r1, r2, r1
 8005178:	6059      	str	r1, [r3, #4]
 800517a:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 800517c:	2360      	movs	r3, #96	; 0x60
 800517e:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	ea22 0101 	bic.w	r1, r2, r1
 8005188:	6059      	str	r1, [r3, #4]
 800518a:	4770      	bx	lr

0800518c <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800518c:	2810      	cmp	r0, #16
 800518e:	d012      	beq.n	80051b6 <FSMC_GetITStatus+0x2a>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8005190:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8005194:	bf0c      	ite	eq
 8005196:	2380      	moveq	r3, #128	; 0x80
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8005198:	23a0      	movne	r3, #160	; 0xa0
 800519a:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800519e:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 80051a0:	ea13 02d1 	ands.w	r2, r3, r1, lsr #3
 80051a4:	bf0c      	ite	eq
 80051a6:	2000      	moveq	r0, #0
 80051a8:	2001      	movne	r0, #1
 80051aa:	420b      	tst	r3, r1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 80051ac:	bf0c      	ite	eq
 80051ae:	2000      	moveq	r0, #0
 80051b0:	f000 0001 	andne.w	r0, r0, #1
 80051b4:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 80051b6:	2360      	movs	r3, #96	; 0x60
 80051b8:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	e7ef      	b.n	80051a0 <FSMC_GetITStatus+0x14>

080051c0 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80051c0:	2810      	cmp	r0, #16
 80051c2:	d00b      	beq.n	80051dc <FSMC_ClearITPendingBit+0x1c>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80051c4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80051c8:	bf0c      	ite	eq
 80051ca:	2380      	moveq	r3, #128	; 0x80
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80051cc:	23a0      	movne	r3, #160	; 0xa0
 80051ce:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 80051d8:	6059      	str	r1, [r3, #4]
 80051da:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80051dc:	2360      	movs	r3, #96	; 0x60
 80051de:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 80051e8:	6059      	str	r1, [r3, #4]
 80051ea:	4770      	bx	lr

080051ec <GPIO_DeInit>:
  *   reset values.
  * @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval : None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80051ec:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(uint32_t*)&GPIOx)
 80051ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80051f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80051f6:	4298      	cmp	r0, r3
 80051f8:	d063      	beq.n	80052c2 <GPIO_DeInit+0xd6>
 80051fa:	d912      	bls.n	8005222 <GPIO_DeInit+0x36>
 80051fc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005200:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005204:	4298      	cmp	r0, r3
 8005206:	d03e      	beq.n	8005286 <GPIO_DeInit+0x9a>
 8005208:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800520c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005210:	4298      	cmp	r0, r3
 8005212:	d022      	beq.n	800525a <GPIO_DeInit+0x6e>
 8005214:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005218:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800521c:	4298      	cmp	r0, r3
 800521e:	d03c      	beq.n	800529a <GPIO_DeInit+0xae>
 8005220:	bd08      	pop	{r3, pc}
 8005222:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005226:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800522a:	4298      	cmp	r0, r3
 800522c:	d03f      	beq.n	80052ae <GPIO_DeInit+0xc2>
 800522e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005232:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005236:	4298      	cmp	r0, r3
 8005238:	d01b      	beq.n	8005272 <GPIO_DeInit+0x86>
 800523a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800523e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005242:	4298      	cmp	r0, r3
 8005244:	d1ec      	bne.n	8005220 <GPIO_DeInit+0x34>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8005246:	2004      	movs	r0, #4
 8005248:	2101      	movs	r1, #1
 800524a:	f000 fd57 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 800524e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  switch (*(uint32_t*)&GPIOx)
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8005252:	2004      	movs	r0, #4
 8005254:	2100      	movs	r1, #0
 8005256:	f000 bd51 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 800525a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800525e:	2101      	movs	r1, #1
 8005260:	f000 fd4c 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8005264:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8005268:	f44f 7080 	mov.w	r0, #256	; 0x100
 800526c:	2100      	movs	r1, #0
 800526e:	f000 bd45 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8005272:	2010      	movs	r0, #16
 8005274:	2101      	movs	r1, #1
 8005276:	f000 fd41 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 800527a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 800527e:	2010      	movs	r0, #16
 8005280:	2100      	movs	r1, #0
 8005282:	f000 bd3b 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8005286:	2080      	movs	r0, #128	; 0x80
 8005288:	2101      	movs	r1, #1
 800528a:	f000 fd37 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 800528e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8005292:	2080      	movs	r0, #128	; 0x80
 8005294:	2100      	movs	r1, #0
 8005296:	f000 bd31 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 800529a:	2040      	movs	r0, #64	; 0x40
 800529c:	2101      	movs	r1, #1
 800529e:	f000 fd2d 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80052a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80052a6:	2040      	movs	r0, #64	; 0x40
 80052a8:	2100      	movs	r1, #0
 80052aa:	f000 bd27 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80052ae:	2008      	movs	r0, #8
 80052b0:	2101      	movs	r1, #1
 80052b2:	f000 fd23 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80052b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80052ba:	2008      	movs	r0, #8
 80052bc:	2100      	movs	r1, #0
 80052be:	f000 bd1d 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80052c2:	2020      	movs	r0, #32
 80052c4:	2101      	movs	r1, #1
 80052c6:	f000 fd19 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80052ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80052ce:	2020      	movs	r0, #32
 80052d0:	2100      	movs	r1, #0
 80052d2:	f000 bd13 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
 80052d6:	bf00      	nop

080052d8 <GPIO_AFIODeInit>:
  *   values.
  * @param  None
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
 80052d8:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80052da:	2001      	movs	r0, #1
 80052dc:	4601      	mov	r1, r0
 80052de:	f000 fd0d 	bl	8005cfc <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 80052e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80052e6:	2001      	movs	r0, #1
 80052e8:	2100      	movs	r1, #0
 80052ea:	f000 bd07 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
 80052ee:	bf00      	nop

080052f0 <GPIO_Init>:
  *   contains the configuration information for the specified GPIO
  *   peripheral.
  * @retval : None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80052f0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80052f4:	78cd      	ldrb	r5, [r1, #3]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80052f6:	06eb      	lsls	r3, r5, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80052f8:	bf48      	it	mi
 80052fa:	788b      	ldrbmi	r3, [r1, #2]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80052fc:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80052fe:	f005 070f 	and.w	r7, r5, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8005302:	bf48      	it	mi
 8005304:	431f      	orrmi	r7, r3
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8005306:	f011 0fff 	tst.w	r1, #255	; 0xff
 800530a:	d025      	beq.n	8005358 <GPIO_Init+0x68>
  {
    tmpreg = GPIOx->CRL;
 800530c:	f8d0 c000 	ldr.w	ip, [r0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005310:	2300      	movs	r3, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 8005312:	2601      	movs	r6, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005314:	f04f 080f 	mov.w	r8, #15
 8005318:	e002      	b.n	8005320 <GPIO_Init+0x30>
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800531a:	3301      	adds	r3, #1
 800531c:	2b08      	cmp	r3, #8
 800531e:	d019      	beq.n	8005354 <GPIO_Init+0x64>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8005320:	fa06 f203 	lsl.w	r2, r6, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005324:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 8005328:	4294      	cmp	r4, r2
 800532a:	d1f6      	bne.n	800531a <GPIO_Init+0x2a>
      {
        pos = pinpos << 2;
 800532c:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800532e:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005332:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005336:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800533a:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800533c:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8005340:	bf08      	it	eq
 8005342:	6144      	streq	r4, [r0, #20]
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005344:	d0e9      	beq.n	800531a <GPIO_Init+0x2a>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005346:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005348:	f103 0301 	add.w	r3, r3, #1
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800534c:	bf08      	it	eq
 800534e:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005350:	2b08      	cmp	r3, #8
 8005352:	d1e5      	bne.n	8005320 <GPIO_Init+0x30>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8005354:	f8c0 c000 	str.w	ip, [r0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8005358:	29ff      	cmp	r1, #255	; 0xff
 800535a:	d927      	bls.n	80053ac <GPIO_Init+0xbc>
  {
    tmpreg = GPIOx->CRH;
 800535c:	f8d0 c004 	ldr.w	ip, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005360:	2300      	movs	r3, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8005362:	2601      	movs	r6, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005364:	f04f 080f 	mov.w	r8, #15
 8005368:	e002      	b.n	8005370 <GPIO_Init+0x80>
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800536a:	3301      	adds	r3, #1
 800536c:	2b08      	cmp	r3, #8
 800536e:	d01b      	beq.n	80053a8 <GPIO_Init+0xb8>
 8005370:	f103 0208 	add.w	r2, r3, #8
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8005374:	fa06 f202 	lsl.w	r2, r6, r2
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8005378:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 800537c:	4294      	cmp	r4, r2
 800537e:	d1f4      	bne.n	800536a <GPIO_Init+0x7a>
      {
        pos = pinpos << 2;
 8005380:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005382:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005386:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 800538a:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800538e:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005390:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005394:	bf08      	it	eq
 8005396:	6144      	streq	r4, [r0, #20]
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005398:	d0e7      	beq.n	800536a <GPIO_Init+0x7a>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800539a:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800539c:	f103 0301 	add.w	r3, r3, #1
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80053a0:	bf08      	it	eq
 80053a2:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d1e3      	bne.n	8005370 <GPIO_Init+0x80>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80053a8:	f8c0 c004 	str.w	ip, [r0, #4]
  }
}
 80053ac:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop

080053b4 <GPIO_StructInit>:
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80053b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80053b8:	2202      	movs	r2, #2
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80053ba:	2304      	movs	r3, #4
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80053bc:	8001      	strh	r1, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80053be:	7082      	strb	r2, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80053c0:	70c3      	strb	r3, [r0, #3]
 80053c2:	4770      	bx	lr

080053c4 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80053c4:	6883      	ldr	r3, [r0, #8]
 80053c6:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80053c8:	bf0c      	ite	eq
 80053ca:	2000      	moveq	r0, #0
 80053cc:	2001      	movne	r0, #1
 80053ce:	4770      	bx	lr

080053d0 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 80053d0:	6880      	ldr	r0, [r0, #8]
}
 80053d2:	b280      	uxth	r0, r0
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop

080053d8 <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80053d8:	68c3      	ldr	r3, [r0, #12]
 80053da:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80053dc:	bf0c      	ite	eq
 80053de:	2000      	moveq	r0, #0
 80053e0:	2001      	movne	r0, #1
 80053e2:	4770      	bx	lr

080053e4 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 80053e4:	68c0      	ldr	r0, [r0, #12]
}
 80053e6:	b280      	uxth	r0, r0
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop

080053ec <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80053ec:	6101      	str	r1, [r0, #16]
 80053ee:	4770      	bx	lr

080053f0 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80053f0:	6141      	str	r1, [r0, #20]
 80053f2:	4770      	bx	lr

080053f4 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80053f4:	b90a      	cbnz	r2, 80053fa <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 80053f6:	6141      	str	r1, [r0, #20]
 80053f8:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 80053fa:	6101      	str	r1, [r0, #16]
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop

08005400 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8005400:	60c1      	str	r1, [r0, #12]
 8005402:	4770      	bx	lr

08005404 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8005404:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8005408:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800540a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800540c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800540e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8005410:	6983      	ldr	r3, [r0, #24]
 8005412:	4770      	bx	lr

08005414 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8005414:	2300      	movs	r3, #0
 8005416:	f2c4 0301 	movt	r3, #16385	; 0x4001
  * @param GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval : None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 800541a:	b410      	push	{r4}
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 800541c:	681c      	ldr	r4, [r3, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 800541e:	f64f 7280 	movw	r2, #65408	; 0xff80
 8005422:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 8005424:	4311      	orrs	r1, r2
  tmpreg |= GPIO_PinSource;
 8005426:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  AFIO->EVCR = tmpreg;
 800542a:	6018      	str	r0, [r3, #0]
}
 800542c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop

08005434 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 8005434:	231c      	movs	r3, #28
 8005436:	f2c4 2320 	movt	r3, #16928	; 0x4220
 800543a:	6018      	str	r0, [r3, #0]
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop

08005440 <GPIO_PinRemapConfig>:
  * @param NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8005440:	b430      	push	{r4, r5}
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005442:	2300      	movs	r3, #0
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005444:	f400 1440 	and.w	r4, r0, #3145728	; 0x300000
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005448:	f2c4 0301 	movt	r3, #16385	; 0x4001
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800544c:	f5b4 1f40 	cmp.w	r4, #3145728	; 0x300000
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005450:	685a      	ldr	r2, [r3, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8005452:	b285      	uxth	r5, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005454:	d01a      	beq.n	800548c <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8005456:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005458:	bf55      	itete	pl
 800545a:	0d43      	lsrpl	r3, r0, #21
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800545c:	f3c0 4303 	ubfxmi	r3, r0, #16, #4
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005460:	011b      	lslpl	r3, r3, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8005462:	2403      	movmi	r4, #3
 8005464:	bf4c      	ite	mi
 8005466:	fa04 f303 	lslmi.w	r3, r4, r3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800546a:	fa05 f303 	lslpl.w	r3, r5, r3
 800546e:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005472:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
  }
  if (NewState != DISABLE)
 8005476:	b119      	cbz	r1, 8005480 <GPIO_PinRemapConfig+0x40>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005478:	0d40      	lsrs	r0, r0, #21
 800547a:	0100      	lsls	r0, r0, #4
 800547c:	4085      	lsls	r5, r0
 800547e:	432a      	orrs	r2, r5
  }
  AFIO->MAPR = tmpreg;
 8005480:	2300      	movs	r3, #0
 8005482:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005486:	605a      	str	r2, [r3, #4]
}
 8005488:	bc30      	pop	{r4, r5}
 800548a:	4770      	bx	lr
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800548c:	685c      	ldr	r4, [r3, #4]
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800548e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005492:	f024 6470 	bic.w	r4, r4, #251658240	; 0xf000000
 8005496:	605c      	str	r4, [r3, #4]
 8005498:	e7ed      	b.n	8005476 <GPIO_PinRemapConfig+0x36>
 800549a:	bf00      	nop

0800549c <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800549c:	f001 0303 	and.w	r3, r1, #3
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	220f      	movs	r2, #15
 80054a4:	409a      	lsls	r2, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80054a6:	fa00 f303 	lsl.w	r3, r0, r3
 80054aa:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 80054ae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80054b2:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80054b6:	6888      	ldr	r0, [r1, #8]
 80054b8:	ea20 0202 	bic.w	r2, r0, r2
 80054bc:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80054be:	688a      	ldr	r2, [r1, #8]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	608b      	str	r3, [r1, #8]
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop

080054c8 <I2C_DeInit>:
  *   reset values.
  * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval : None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80054c8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
 80054ca:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80054ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80054d2:	4298      	cmp	r0, r3
 80054d4:	d012      	beq.n	80054fc <I2C_DeInit+0x34>
 80054d6:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 80054da:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80054de:	4298      	cmp	r0, r3
 80054e0:	d10b      	bne.n	80054fa <I2C_DeInit+0x32>
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80054e2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80054e6:	2101      	movs	r1, #1
 80054e8:	f000 fc16 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 80054ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
      /* Release I2C2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80054f0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80054f4:	2100      	movs	r1, #0
 80054f6:	f000 bc0f 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
 80054fa:	bd08      	pop	{r3, pc}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80054fc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005500:	2101      	movs	r1, #1
 8005502:	f000 fc09 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 8005506:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 800550a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800550e:	2100      	movs	r1, #0
 8005510:	f000 bc02 	b.w	8005d18 <RCC_APB1PeriphResetCmd>

08005514 <I2C_Init>:
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8005514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005516:	b087      	sub	sp, #28
 8005518:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800551a:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800551c:	a801      	add	r0, sp, #4
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800551e:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8005520:	f000 fb66 	bl	8005bf0 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005524:	f64d 6383 	movw	r3, #56963	; 0xde83
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8005528:	9903      	ldr	r1, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800552a:	f2c4 331b 	movt	r3, #17179	; 0x431b
 800552e:	fba3 2301 	umull	r2, r3, r3, r1
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005532:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005536:	0c9f      	lsrs	r7, r3, #18
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005538:	0436      	lsls	r6, r6, #16
 800553a:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800553c:	fa1f fc87 	uxth.w	ip, r7
  tmpreg |= freqrange;
 8005540:	ea4c 0606 	orr.w	r6, ip, r6
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8005544:	80a6      	strh	r6, [r4, #4]
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005546:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005548:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 800554a:	f023 0301 	bic.w	r3, r3, #1
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800554e:	f248 60a0 	movw	r0, #34464	; 0x86a0
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005552:	041b      	lsls	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005554:	f2c0 0001 	movt	r0, #1
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005558:	0c1b      	lsrs	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800555a:	4282      	cmp	r2, r0
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 800555c:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800555e:	d824      	bhi.n	80055aa <I2C_Init+0x96>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8005560:	0053      	lsls	r3, r2, #1
 8005562:	fbb1 f3f3 	udiv	r3, r1, r3
 8005566:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8005568:	f10c 0c01 	add.w	ip, ip, #1
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    {
      /* Set minimum allowed value */
      result = 0x04;  
 800556c:	2b03      	cmp	r3, #3
 800556e:	bf98      	it	ls
 8005570:	2304      	movls	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8005572:	f8a4 c020 	strh.w	ip, [r4, #32]
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8005576:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8005578:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800557a:	88ee      	ldrh	r6, [r5, #6]
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 800557c:	b29b      	uxth	r3, r3
 800557e:	f043 0301 	orr.w	r3, r3, #1
 8005582:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8005584:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005586:	8828      	ldrh	r0, [r5, #0]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005588:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800558c:	f023 0302 	bic.w	r3, r3, #2
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005590:	88a9      	ldrh	r1, [r5, #4]
 8005592:	892a      	ldrh	r2, [r5, #8]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005594:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005596:	4330      	orrs	r0, r6
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005598:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800559a:	4303      	orrs	r3, r0
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800559c:	430a      	orrs	r2, r1
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800559e:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80055a0:	b292      	uxth	r2, r2
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80055a2:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80055a4:	8122      	strh	r2, [r4, #8]
}
 80055a6:	b007      	add	sp, #28
 80055a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    I2Cx->TRISE = freqrange + 1; 
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80055aa:	8868      	ldrh	r0, [r5, #2]
 80055ac:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80055b0:	4298      	cmp	r0, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80055b2:	bf1d      	ittte	ne
 80055b4:	eb02 0282 	addne.w	r2, r2, r2, lsl #2
 80055b8:	eb02 0282 	addne.w	r2, r2, r2, lsl #2
 80055bc:	fbb1 f3f2 	udivne	r3, r1, r2
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80055c0:	eb02 0242 	addeq.w	r2, r2, r2, lsl #1
 80055c4:	bf0b      	itete	eq
 80055c6:	fbb1 f3f2 	udiveq	r3, r1, r2
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80055ca:	b29b      	uxthne	r3, r3
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80055cc:	b29b      	uxtheq	r3, r3
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80055ce:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
    }
    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 80055d2:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80055d6:	b90a      	cbnz	r2, 80055dc <I2C_Init+0xc8>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80055d8:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 80055dc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055e0:	fb02 f707 	mul.w	r7, r2, r7
 80055e4:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 80055e8:	f2c1 0262 	movt	r2, #4194	; 0x1062
 80055ec:	fb82 1207 	smull	r1, r2, r2, r7
 80055f0:	0992      	lsrs	r2, r2, #6
 80055f2:	3201      	adds	r2, #1
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 80055f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 80055f8:	8422      	strh	r2, [r4, #32]
 80055fa:	e7bc      	b.n	8005576 <I2C_Init+0x62>

080055fc <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80055fc:	2300      	movs	r3, #0
  * @param I2C_InitStruct: pointer to an I2C_InitTypeDef structure
  *   which will be initialized.
  * @retval : None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 80055fe:	b410      	push	{r4}
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8005600:	f44f 4180 	mov.w	r1, #16384	; 0x4000
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8005604:	f64b 74ff 	movw	r4, #49151	; 0xbfff
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005608:	f241 3288 	movw	r2, #5000	; 0x1388
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800560c:	8044      	strh	r4, [r0, #2]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800560e:	8101      	strh	r1, [r0, #8]
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005610:	60c2      	str	r2, [r0, #12]
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8005612:	8003      	strh	r3, [r0, #0]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8005614:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8005616:	80c3      	strh	r3, [r0, #6]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
}
 8005618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop

08005620 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005620:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005622:	b929      	cbnz	r1, 8005630 <I2C_Cmd+0x10>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	041b      	lsls	r3, r3, #16
 800562a:	0c1b      	lsrs	r3, r3, #16
 800562c:	8003      	strh	r3, [r0, #0]
 800562e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005630:	b29b      	uxth	r3, r3
 8005632:	f043 0301 	orr.w	r3, r3, #1
 8005636:	8003      	strh	r3, [r0, #0]
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop

0800563c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800563c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800563e:	b929      	cbnz	r1, 800564c <I2C_DMACmd+0x10>
    I2Cx->CR2 |= CR2_DMAEN_Set;
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8005640:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005644:	041b      	lsls	r3, r3, #16
 8005646:	0c1b      	lsrs	r3, r3, #16
 8005648:	8083      	strh	r3, [r0, #4]
 800564a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800564c:	b29b      	uxth	r3, r3
 800564e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005652:	8083      	strh	r3, [r0, #4]
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop

08005658 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005658:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800565a:	b929      	cbnz	r1, 8005668 <I2C_DMALastTransferCmd+0x10>
    I2Cx->CR2 |= CR2_LAST_Set;
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 800565c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005660:	041b      	lsls	r3, r3, #16
 8005662:	0c1b      	lsrs	r3, r3, #16
 8005664:	8083      	strh	r3, [r0, #4]
 8005666:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005668:	b29b      	uxth	r3, r3
 800566a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800566e:	8083      	strh	r3, [r0, #4]
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop

08005674 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005674:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005676:	b929      	cbnz	r1, 8005684 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8005678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800567c:	041b      	lsls	r3, r3, #16
 800567e:	0c1b      	lsrs	r3, r3, #16
 8005680:	8003      	strh	r3, [r0, #0]
 8005682:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005684:	b29b      	uxth	r3, r3
 8005686:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800568a:	8003      	strh	r3, [r0, #0]
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop

08005690 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005690:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005692:	b929      	cbnz	r1, 80056a0 <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8005694:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005698:	041b      	lsls	r3, r3, #16
 800569a:	0c1b      	lsrs	r3, r3, #16
 800569c:	8003      	strh	r3, [r0, #0]
 800569e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056a6:	8003      	strh	r3, [r0, #0]
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop

080056ac <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80056ac:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056ae:	b929      	cbnz	r1, 80056bc <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 80056b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056b4:	041b      	lsls	r3, r3, #16
 80056b6:	0c1b      	lsrs	r3, r3, #16
 80056b8:	8003      	strh	r3, [r0, #0]
 80056ba:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80056bc:	b29b      	uxth	r3, r3
 80056be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80056c2:	8003      	strh	r3, [r0, #0]
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop

080056c8 <I2C_OwnAddress2Config>:
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80056c8:	8983      	ldrh	r3, [r0, #12]
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 80056ca:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 80056ce:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80056d2:	041b      	lsls	r3, r3, #16
 80056d4:	0c1b      	lsrs	r3, r3, #16
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 80056d6:	430b      	orrs	r3, r1
  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80056d8:	8183      	strh	r3, [r0, #12]
 80056da:	4770      	bx	lr

080056dc <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 80056dc:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056de:	b929      	cbnz	r1, 80056ec <I2C_DualAddressCmd+0x10>
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 80056e0:	f023 0301 	bic.w	r3, r3, #1
 80056e4:	041b      	lsls	r3, r3, #16
 80056e6:	0c1b      	lsrs	r3, r3, #16
 80056e8:	8183      	strh	r3, [r0, #12]
 80056ea:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	f043 0301 	orr.w	r3, r3, #1
 80056f2:	8183      	strh	r3, [r0, #12]
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop

080056f8 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 80056f8:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056fa:	b929      	cbnz	r1, 8005708 <I2C_GeneralCallCmd+0x10>
    I2Cx->CR1 |= CR1_ENGC_Set;
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 80056fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005700:	041b      	lsls	r3, r3, #16
 8005702:	0c1b      	lsrs	r3, r3, #16
 8005704:	8003      	strh	r3, [r0, #0]
 8005706:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005708:	b29b      	uxth	r3, r3
 800570a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800570e:	8003      	strh	r3, [r0, #0]
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop

08005714 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005714:	8883      	ldrh	r3, [r0, #4]
 8005716:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8005718:	b91a      	cbnz	r2, 8005722 <I2C_ITConfig+0xe>
    I2Cx->CR2 |= I2C_IT;
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800571a:	ea23 0101 	bic.w	r1, r3, r1
 800571e:	8081      	strh	r1, [r0, #4]
 8005720:	4770      	bx	lr
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005722:	4319      	orrs	r1, r3
 8005724:	8081      	strh	r1, [r0, #4]
 8005726:	4770      	bx	lr

08005728 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8005728:	8201      	strh	r1, [r0, #16]
 800572a:	4770      	bx	lr

0800572c <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800572c:	8a00      	ldrh	r0, [r0, #16]
}
 800572e:	b2c0      	uxtb	r0, r0
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop

08005734 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8005734:	b91a      	cbnz	r2, 800573e <I2C_Send7bitAddress+0xa>
    Address |= OAR1_ADD0_Set;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8005736:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800573a:	8201      	strh	r1, [r0, #16]
 800573c:	4770      	bx	lr
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 800573e:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005742:	8201      	strh	r1, [r0, #16]
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop

08005748 <I2C_ReadRegister>:
  * @arg I2C_Register_CCR:   CCR register.
  * @arg I2C_Register_TRISE: TRISE register.
  * @retval : The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8005748:	b082      	sub	sp, #8
 800574a:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));
  /* Return the selected register value */
  return (*(__IO uint16_t *)(*((__IO uint32_t *)&I2Cx) + I2C_Register));
 800574c:	9b01      	ldr	r3, [sp, #4]
 800574e:	5ac8      	ldrh	r0, [r1, r3]
}
 8005750:	b280      	uxth	r0, r0
 8005752:	b002      	add	sp, #8
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop

08005758 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005758:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800575a:	b919      	cbnz	r1, 8005764 <I2C_SoftwareResetCmd+0xc>
    I2Cx->CR1 |= CR1_SWRST_Set;
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 800575c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005760:	8003      	strh	r3, [r0, #0]
 8005762:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005764:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005768:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800576c:	b29b      	uxth	r3, r3
 800576e:	8003      	strh	r3, [r0, #0]
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop

08005774 <I2C_SMBusAlertConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005774:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8005776:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 800577a:	bf15      	itete	ne
 800577c:	f423 5300 	bicne.w	r3, r3, #8192	; 0x2000
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005780:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8005782:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005784:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8005788:	bf18      	it	ne
 800578a:	0c1b      	lsrne	r3, r3, #16
 800578c:	8003      	strh	r3, [r0, #0]
 800578e:	4770      	bx	lr

08005790 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8005790:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005792:	b929      	cbnz	r1, 80057a0 <I2C_TransmitPEC+0x10>
    I2Cx->CR1 |= CR1_PEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 8005794:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005798:	041b      	lsls	r3, r3, #16
 800579a:	0c1b      	lsrs	r3, r3, #16
 800579c:	8003      	strh	r3, [r0, #0]
 800579e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057a6:	8003      	strh	r3, [r0, #0]
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop

080057ac <I2C_PECPositionConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80057ac:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80057ae:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80057b2:	bf15      	itete	ne
 80057b4:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80057b8:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80057ba:	041b      	lslne	r3, r3, #16
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80057bc:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80057c0:	bf18      	it	ne
 80057c2:	0c1b      	lsrne	r3, r3, #16
 80057c4:	8003      	strh	r3, [r0, #0]
 80057c6:	4770      	bx	lr

080057c8 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 80057c8:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80057ca:	b929      	cbnz	r1, 80057d8 <I2C_CalculatePEC+0x10>
    I2Cx->CR1 |= CR1_ENPEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 80057cc:	f023 0320 	bic.w	r3, r3, #32
 80057d0:	041b      	lsls	r3, r3, #16
 80057d2:	0c1b      	lsrs	r3, r3, #16
 80057d4:	8003      	strh	r3, [r0, #0]
 80057d6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 80057d8:	b29b      	uxth	r3, r3
 80057da:	f043 0320 	orr.w	r3, r3, #32
 80057de:	8003      	strh	r3, [r0, #0]
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop

080057e4 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80057e4:	8b00      	ldrh	r0, [r0, #24]
}
 80057e6:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80057ea:	4770      	bx	lr

080057ec <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 80057ec:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80057ee:	b929      	cbnz	r1, 80057fc <I2C_ARPCmd+0x10>
    I2Cx->CR1 |= CR1_ENARP_Set;
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 80057f0:	f023 0310 	bic.w	r3, r3, #16
 80057f4:	041b      	lsls	r3, r3, #16
 80057f6:	0c1b      	lsrs	r3, r3, #16
 80057f8:	8003      	strh	r3, [r0, #0]
 80057fa:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	f043 0310 	orr.w	r3, r3, #16
 8005802:	8003      	strh	r3, [r0, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop

08005808 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005808:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 800580a:	b129      	cbz	r1, 8005818 <I2C_StretchClockCmd+0x10>
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 800580c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005810:	041b      	lsls	r3, r3, #16
 8005812:	0c1b      	lsrs	r3, r3, #16
 8005814:	8003      	strh	r3, [r0, #0]
 8005816:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005818:	b29b      	uxth	r3, r3
 800581a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800581e:	8003      	strh	r3, [r0, #0]
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop

08005824 <I2C_FastModeDutyCycleConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005824:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8005826:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800582a:	bf1b      	ittet	ne
 800582c:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
 8005830:	041b      	lslne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8005832:	b29b      	uxtheq	r3, r3
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005834:	0c1b      	lsrne	r3, r3, #16
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8005836:	bf08      	it	eq
 8005838:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 800583c:	8383      	strh	r3, [r0, #28]
 800583e:	4770      	bx	lr

08005840 <I2C_GetLastEvent>:
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005840:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 8005842:	8b03      	ldrh	r3, [r0, #24]
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005844:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005846:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  /* Return status */
  return lastevent;
}
 800584a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800584e:	4770      	bx	lr

08005850 <I2C_CheckEvent>:
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005850:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 8005852:	8b03      	ldrh	r3, [r0, #24]
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005854:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005856:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800585a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 800585e:	1a43      	subs	r3, r0, r1
 8005860:	4258      	negs	r0, r3
 8005862:	4158      	adcs	r0, r3
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop

08005868 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)ENDAD
  * @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8005868:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800586a:	2300      	movs	r3, #0
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 800586c:	0f0a      	lsrs	r2, r1, #28
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
 8005872:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005874:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 8005876:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 8005878:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 800587c:	b153      	cbz	r3, 8005894 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	3314      	adds	r3, #20
 8005882:	9301      	str	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8005884:	9b01      	ldr	r3, [sp, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 800588a:	bf0c      	ite	eq
 800588c:	2000      	moveq	r0, #0
 800588e:	2001      	movne	r0, #1
 8005890:	b002      	add	sp, #8
 8005892:	4770      	bx	lr
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005894:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8005896:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005898:	3318      	adds	r3, #24
 800589a:	9301      	str	r3, [sp, #4]
 800589c:	e7f2      	b.n	8005884 <I2C_GetFlagStatus+0x1c>
 800589e:	bf00      	nop

080058a0 <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80058a0:	43c9      	mvns	r1, r1
 80058a2:	b289      	uxth	r1, r1
 80058a4:	8281      	strh	r1, [r0, #20]
 80058a6:	4770      	bx	lr

080058a8 <I2C_GetITStatus>:
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80058a8:	8883      	ldrh	r3, [r0, #4]
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80058aa:	8a80      	ldrh	r0, [r0, #20]
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80058ac:	b29b      	uxth	r3, r3
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80058ae:	b280      	uxth	r0, r0
 80058b0:	4008      	ands	r0, r1
 80058b2:	d006      	beq.n	80058c2 <I2C_GetITStatus+0x1a>
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80058b4:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80058b8:	ea13 4111 	ands.w	r1, r3, r1, lsr #16
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80058bc:	bf0c      	ite	eq
 80058be:	2000      	moveq	r0, #0
 80058c0:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80058c2:	4770      	bx	lr

080058c4 <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80058c4:	43c9      	mvns	r1, r1
 80058c6:	b289      	uxth	r1, r1
 80058c8:	8281      	strh	r1, [r0, #20]
 80058ca:	4770      	bx	lr

080058cc <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 80058cc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80058d4:	6018      	str	r0, [r3, #0]
 80058d6:	4770      	bx	lr

080058d8 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 80058d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80058e0:	6058      	str	r0, [r3, #4]
 80058e2:	4770      	bx	lr

080058e4 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 80058e4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80058ec:	6098      	str	r0, [r3, #8]
 80058ee:	4770      	bx	lr

080058f0 <IWDG_ReloadCounter>:
  * @param  None
  * @retval : None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 80058f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80058f8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	4770      	bx	lr

08005900 <IWDG_Enable>:
  * @param  None
  * @retval : None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 8005900:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005904:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005908:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800590c:	601a      	str	r2, [r3, #0]
 800590e:	4770      	bx	lr

08005910 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8005910:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005914:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800591c:	bf0c      	ite	eq
 800591e:	2000      	moveq	r0, #0
 8005920:	2001      	movne	r0, #1
 8005922:	4770      	bx	lr

08005924 <PWR_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void PWR_DeInit(void)
{
 8005924:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8005926:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800592a:	2101      	movs	r1, #1
 800592c:	f000 f9f4 	bl	8005d18 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8005930:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8005934:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005938:	2100      	movs	r1, #0
 800593a:	f000 b9ed 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
 800593e:	bf00      	nop

08005940 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8005940:	2320      	movs	r3, #32
 8005942:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005946:	6018      	str	r0, [r3, #0]
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 800594c:	2310      	movs	r3, #16
 800594e:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005952:	6018      	str	r0, [r3, #0]
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop

08005958 <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 8005958:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800595c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005960:	681a      	ldr	r2, [r3, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8005962:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8005966:	4310      	orrs	r0, r2
  /* Store the new value */
  PWR->CR = tmpreg;
 8005968:	6018      	str	r0, [r3, #0]
 800596a:	4770      	bx	lr

0800596c <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 800596c:	23a0      	movs	r3, #160	; 0xa0
 800596e:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005972:	6018      	str	r0, [r3, #0]
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop

08005978 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005978:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800597c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval : None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8005980:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005982:	6814      	ldr	r4, [r2, #0]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005984:	f64e 5310 	movw	r3, #60688	; 0xed10
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8005988:	f024 0403 	bic.w	r4, r4, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 800598c:	4320      	orrs	r0, r4
  /* Store the new value */
  PWR->CR = tmpreg;
 800598e:	6010      	str	r0, [r2, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005990:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005994:	681a      	ldr	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8005996:	2901      	cmp	r1, #1
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005998:	f042 0204 	orr.w	r2, r2, #4
 800599c:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800599e:	d003      	beq.n	80059a8 <PWR_EnterSTOPMode+0x30>

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
static __INLINE void __WFE(void)                      { __ASM volatile ("wfe");   }
 80059a0:	bf20      	wfe
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 80059a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059a6:	4770      	bx	lr
static __INLINE void __disable_irq(void)              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
 80059a8:	bf30      	wfi
 80059aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <PWR_EnterSTANDBYMode>:
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80059b0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80059b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80059b8:	6819      	ldr	r1, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80059ba:	f64e 5210 	movw	r2, #60688	; 0xed10
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80059be:	f041 0104 	orr.w	r1, r1, #4
 80059c2:	6019      	str	r1, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80059c4:	6819      	ldr	r1, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80059c6:	f2ce 0200 	movt	r2, #57344	; 0xe000
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80059ca:	f041 0102 	orr.w	r1, r1, #2
 80059ce:	6019      	str	r1, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80059d0:	6813      	ldr	r3, [r2, #0]
 80059d2:	f043 0304 	orr.w	r3, r3, #4
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	bf30      	wfi
 80059da:	4770      	bx	lr

080059dc <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 80059dc:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80059e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80059e8:	bf0c      	ite	eq
 80059ea:	2000      	moveq	r0, #0
 80059ec:	2001      	movne	r0, #1
 80059ee:	4770      	bx	lr

080059f0 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80059f0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80059f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 80059fe:	6018      	str	r0, [r3, #0]
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop

08005a04 <RCC_DeInit>:
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005a0c:	6819      	ldr	r1, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005a0e:	2200      	movs	r2, #0
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005a10:	f041 0101 	orr.w	r1, r1, #1
 8005a14:	6019      	str	r1, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005a16:	6859      	ldr	r1, [r3, #4]
 8005a18:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 8005a1c:	400a      	ands	r2, r1
 8005a1e:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005a20:	6819      	ldr	r1, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005a22:	2200      	movs	r2, #0
  RCC->CR |= (uint32_t)0x00000001;
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005a24:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8005a28:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005a2c:	6019      	str	r1, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005a2e:	6819      	ldr	r1, [r3, #0]
 8005a30:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005a34:	6019      	str	r1, [r3, #0]
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005a36:	6859      	ldr	r1, [r3, #4]
 8005a38:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 8005a3c:	6059      	str	r1, [r3, #4]
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005a3e:	609a      	str	r2, [r3, #8]
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop

08005a44 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005a4c:	681a      	ldr	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8005a4e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005a52:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005a56:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a5e:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8005a60:	d008      	beq.n	8005a74 <RCC_HSEConfig+0x30>
 8005a62:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8005a66:	d104      	bne.n	8005a72 <RCC_HSEConfig+0x2e>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	4770      	bx	lr
 8005a72:	4770      	bx	lr
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005a7a:	601a      	str	r2, [r3, #0]
      break;
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop

08005a80 <RCC_WaitForHSEStartUp>:
  * @retval : An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8005a80:	b082      	sub	sp, #8
  __IO uint32_t StartUpCounter = 0;
 8005a82:	2300      	movs	r3, #0
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005a84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 8005a88:	9301      	str	r3, [sp, #4]
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005a8e:	e006      	b.n	8005a9e <RCC_WaitForHSEStartUp+0x1e>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8005a90:	9b01      	ldr	r3, [sp, #4]
 8005a92:	3301      	adds	r3, #1
 8005a94:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8005a96:	9b01      	ldr	r3, [sp, #4]
 8005a98:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005a9c:	d005      	beq.n	8005aaa <RCC_WaitForHSEStartUp+0x2a>
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005a9e:	6813      	ldr	r3, [r2, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005aa0:	039b      	lsls	r3, r3, #14
 8005aa2:	d5f5      	bpl.n	8005a90 <RCC_WaitForHSEStartUp+0x10>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8005aa4:	9b01      	ldr	r3, [sp, #4]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	9301      	str	r3, [sp, #4]
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ab2:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }  
  return (status);
 8005ab4:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 8005ab8:	b002      	add	sp, #8
 8005aba:	4770      	bx	lr

08005abc <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 8005abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ac0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ac4:	681a      	ldr	r2, [r3, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8005ac6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8005aca:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 8005ace:	6018      	str	r0, [r3, #0]
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop

08005ad4 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005ada:	6018      	str	r0, [r3, #0]
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop

08005ae0 <RCC_PLLConfig>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  tmpreg = RCC->CFGR;
 8005ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ae4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ae8:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8005aea:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8005aee:	4311      	orrs	r1, r2
 8005af0:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005af2:	6058      	str	r0, [r3, #4]
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop

08005af8 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8005af8:	2360      	movs	r3, #96	; 0x60
 8005afa:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005afe:	6018      	str	r0, [r3, #0]
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop

08005b04 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8005b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b0c:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8005b0e:	f022 0203 	bic.w	r2, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8005b12:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005b14:	6058      	str	r0, [r3, #4]
 8005b16:	4770      	bx	lr

08005b18 <RCC_GetSYSCLKSource>:
  * - 0x04: HSE used as system clock
  * - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8005b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b20:	6858      	ldr	r0, [r3, #4]
}
 8005b22:	f000 000c 	and.w	r0, r0, #12
 8005b26:	4770      	bx	lr

08005b28 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8005b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b30:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8005b32:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005b36:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005b38:	6058      	str	r0, [r3, #4]
 8005b3a:	4770      	bx	lr

08005b3c <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b40:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b44:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005b46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8005b4a:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005b4c:	6058      	str	r0, [r3, #4]
 8005b4e:	4770      	bx	lr

08005b50 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b58:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8005b5a:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005b5e:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005b62:	6058      	str	r0, [r3, #4]
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop

08005b68 <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005b68:	f241 0309 	movw	r3, #4105	; 0x1009
 8005b6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b70:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b72:	b919      	cbnz	r1, 8005b7c <RCC_ITConfig+0x14>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8005b74:	ea22 0000 	bic.w	r0, r2, r0
 8005b78:	7018      	strb	r0, [r3, #0]
 8005b7a:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005b7c:	4310      	orrs	r0, r2
 8005b7e:	7018      	strb	r0, [r3, #0]
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop

08005b84 <RCC_USBCLKConfig>:
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8005b84:	23d8      	movs	r3, #216	; 0xd8
 8005b86:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005b8a:	6018      	str	r0, [r3, #0]
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop

08005b90 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8005b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b94:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005b98:	685a      	ldr	r2, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8005b9a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8005b9e:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005ba0:	6058      	str	r0, [r3, #4]
 8005ba2:	4770      	bx	lr

08005ba4 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005ba4:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8005ba8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005bac:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005bae:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005bb0:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005bb2:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005bb4:	d005      	beq.n	8005bc2 <RCC_LSEConfig+0x1e>
 8005bb6:	2804      	cmp	r0, #4
 8005bb8:	d102      	bne.n	8005bc0 <RCC_LSEConfig+0x1c>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8005bba:	2205      	movs	r2, #5
 8005bbc:	701a      	strb	r2, [r3, #0]
 8005bbe:	4770      	bx	lr
 8005bc0:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8005bc2:	7018      	strb	r0, [r3, #0]
      break;
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop

08005bc8 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8005bc8:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8005bcc:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005bd0:	6018      	str	r0, [r3, #0]
 8005bd2:	4770      	bx	lr

08005bd4 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8005bd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005bdc:	6a1a      	ldr	r2, [r3, #32]
 8005bde:	4310      	orrs	r0, r2
 8005be0:	6218      	str	r0, [r3, #32]
 8005be2:	4770      	bx	lr

08005be4 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8005be4:	f240 433c 	movw	r3, #1084	; 0x43c
 8005be8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005bec:	6018      	str	r0, [r3, #0]
 8005bee:	4770      	bx	lr

08005bf0 <RCC_GetClocksFreq>:
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005bf8:	685a      	ldr	r2, [r3, #4]
  * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which
  *   will hold the clocks frequencies.
  * @retval : None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005bfa:	b410      	push	{r4}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005bfc:	f002 020c 	and.w	r2, r2, #12
  switch (tmp)
 8005c00:	2a04      	cmp	r2, #4
 8005c02:	d02c      	beq.n	8005c5e <RCC_GetClocksFreq+0x6e>
 8005c04:	2a08      	cmp	r2, #8
 8005c06:	d030      	beq.n	8005c6a <RCC_GetClocksFreq+0x7a>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8005c08:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8005c0c:	f2c0 017a 	movt	r1, #122	; 0x7a
 8005c10:	6001      	str	r1, [r0, #0]
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005c12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c16:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005c1a:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8005c1c:	f240 13d0 	movw	r3, #464	; 0x1d0
 8005c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8005c24:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8005c28:	5d1c      	ldrb	r4, [r3, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005c2a:	40e1      	lsrs	r1, r4
 8005c2c:	6041      	str	r1, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8005c2e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8005c30:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8005c34:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005c36:	fa21 f404 	lsr.w	r4, r1, r4
 8005c3a:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8005c3c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8005c3e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8005c42:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005c44:	40e1      	lsrs	r1, r4
 8005c46:	60c1      	str	r1, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8005c48:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
}
 8005c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
 8005c4e:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8005c52:	4413      	add	r3, r2
 8005c54:	7c1b      	ldrb	r3, [r3, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8005c56:	fbb1 f1f3 	udiv	r1, r1, r3
 8005c5a:	6101      	str	r1, [r0, #16]
}
 8005c5c:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8005c5e:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
 8005c62:	f2c0 01b7 	movt	r1, #183	; 0xb7
 8005c66:	6001      	str	r1, [r0, #0]
      break;
 8005c68:	e7d3      	b.n	8005c12 <RCC_GetClocksFreq+0x22>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8005c6a:	6859      	ldr	r1, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8005c6c:	685a      	ldr	r2, [r3, #4]
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8005c6e:	f3c1 4183 	ubfx	r1, r1, #18, #4
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005c72:	03d4      	lsls	r4, r2, #15
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8005c74:	f101 0102 	add.w	r1, r1, #2
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005c78:	d50e      	bpl.n	8005c98 <RCC_GetClocksFreq+0xa8>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	039a      	lsls	r2, r3, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8005c7e:	bf4b      	itete	mi
 8005c80:	f648 5380 	movwmi	r3, #36224	; 0x8d80
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8005c84:	f44f 53d8 	movpl.w	r3, #6912	; 0x1b00
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8005c88:	f2c0 035b 	movtmi	r3, #91	; 0x5b
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8005c8c:	f2c0 03b7 	movtpl	r3, #183	; 0xb7
 8005c90:	fb03 f101 	mul.w	r1, r3, r1
 8005c94:	6001      	str	r1, [r0, #0]
 8005c96:	e7bc      	b.n	8005c12 <RCC_GetClocksFreq+0x22>
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8005c98:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005c9c:	f2c0 033d 	movt	r3, #61	; 0x3d
 8005ca0:	fb03 f101 	mul.w	r1, r3, r1
 8005ca4:	6001      	str	r1, [r0, #0]
 8005ca6:	e7b4      	b.n	8005c12 <RCC_GetClocksFreq+0x22>

08005ca8 <RCC_AHBPeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005ca8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005cb0:	695a      	ldr	r2, [r3, #20]
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cb2:	b919      	cbnz	r1, 8005cbc <RCC_AHBPeriphClockCmd+0x14>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8005cb4:	ea22 0000 	bic.w	r0, r2, r0
 8005cb8:	6158      	str	r0, [r3, #20]
 8005cba:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005cbc:	4310      	orrs	r0, r2
 8005cbe:	6158      	str	r0, [r3, #20]
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop

08005cc4 <RCC_APB2PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ccc:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cce:	b919      	cbnz	r1, 8005cd8 <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005cd0:	ea22 0000 	bic.w	r0, r2, r0
 8005cd4:	6198      	str	r0, [r3, #24]
 8005cd6:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005cd8:	4310      	orrs	r0, r2
 8005cda:	6198      	str	r0, [r3, #24]
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop

08005ce0 <RCC_APB1PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005ce0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ce4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ce8:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cea:	b919      	cbnz	r1, 8005cf4 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005cec:	ea22 0000 	bic.w	r0, r2, r0
 8005cf0:	61d8      	str	r0, [r3, #28]
 8005cf2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005cf4:	4310      	orrs	r0, r2
 8005cf6:	61d8      	str	r0, [r3, #28]
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop

08005cfc <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005cfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d04:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005d06:	b919      	cbnz	r1, 8005d10 <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8005d08:	ea22 0000 	bic.w	r0, r2, r0
 8005d0c:	60d8      	str	r0, [r3, #12]
 8005d0e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005d10:	4310      	orrs	r0, r2
 8005d12:	60d8      	str	r0, [r3, #12]
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop

08005d18 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005d18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d20:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005d22:	b919      	cbnz	r1, 8005d2c <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005d24:	ea22 0000 	bic.w	r0, r2, r0
 8005d28:	6118      	str	r0, [r3, #16]
 8005d2a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005d2c:	4310      	orrs	r0, r2
 8005d2e:	6118      	str	r0, [r3, #16]
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop

08005d34 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8005d34:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8005d38:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005d3c:	6018      	str	r0, [r3, #0]
 8005d3e:	4770      	bx	lr

08005d40 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8005d40:	234c      	movs	r3, #76	; 0x4c
 8005d42:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8005d46:	6018      	str	r0, [r3, #0]
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop

08005d4c <RCC_MCOConfig>:
void RCC_MCOConfig(uint8_t RCC_MCO)
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));
  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8005d4c:	f241 0307 	movw	r3, #4103	; 0x1007
 8005d50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d54:	7018      	strb	r0, [r3, #0]
 8005d56:	4770      	bx	lr

08005d58 <RCC_GetFlagStatus>:
  uint32_t statusreg = 0;
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005d58:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d00e      	beq.n	8005d7c <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005d5e:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8005d60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d68:	bf0c      	ite	eq
 8005d6a:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8005d6c:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005d6e:	f000 001f 	and.w	r0, r0, #31
 8005d72:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005d76:	f000 0001 	and.w	r0, r0, #1
 8005d7a:	4770      	bx	lr
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d84:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005d86:	f000 001f 	and.w	r0, r0, #31
 8005d8a:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005d8e:	f000 0001 	and.w	r0, r0, #1
 8005d92:	4770      	bx	lr

08005d94 <RCC_ClearFlag>:
  * @retval : None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8005d94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d9e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005da2:	625a      	str	r2, [r3, #36]	; 0x24
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop

08005da8 <RCC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8005da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8005db4:	bf0c      	ite	eq
 8005db6:	2000      	moveq	r0, #0
 8005db8:	2001      	movne	r0, #1
 8005dba:	4770      	bx	lr

08005dbc <RCC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8005dbc:	f241 030a 	movw	r3, #4106	; 0x100a
 8005dc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005dc4:	7018      	strb	r0, [r3, #0]
 8005dc6:	4770      	bx	lr

08005dc8 <RTC_ITConfig>:
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 8005dc8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005dcc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005dd0:	881a      	ldrh	r2, [r3, #0]
 8005dd2:	b292      	uxth	r2, r2
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005dd4:	b919      	cbnz	r1, 8005dde <RTC_ITConfig+0x16>
  {
    RTC->CRH |= RTC_IT;
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 8005dd6:	ea22 0000 	bic.w	r0, r2, r0
 8005dda:	8018      	strh	r0, [r3, #0]
 8005ddc:	4770      	bx	lr
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 8005dde:	4310      	orrs	r0, r2
 8005de0:	8018      	strh	r0, [r3, #0]
 8005de2:	4770      	bx	lr

08005de4 <RTC_EnterConfigMode>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005de4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005de8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005dec:	889a      	ldrh	r2, [r3, #4]
 8005dee:	b292      	uxth	r2, r2
 8005df0:	f042 0210 	orr.w	r2, r2, #16
 8005df4:	809a      	strh	r2, [r3, #4]
 8005df6:	4770      	bx	lr

08005df8 <RTC_ExitConfigMode>:
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005df8:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8005dfc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8005e00:	8893      	ldrh	r3, [r2, #4]
 8005e02:	f023 0310 	bic.w	r3, r3, #16
 8005e06:	041b      	lsls	r3, r3, #16
 8005e08:	0c1b      	lsrs	r3, r3, #16
 8005e0a:	8093      	strh	r3, [r2, #4]
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop

08005e10 <RTC_GetCounter>:
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005e10:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005e14:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005e18:	8b9a      	ldrh	r2, [r3, #28]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 8005e1a:	8b18      	ldrh	r0, [r3, #24]
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005e1c:	b293      	uxth	r3, r2
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
}
 8005e1e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005e22:	4770      	bx	lr

08005e24 <RTC_SetCounter>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e24:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005e28:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005e2c:	889a      	ldrh	r2, [r3, #4]
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005e2e:	0c01      	lsrs	r1, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e30:	b292      	uxth	r2, r2
 8005e32:	f042 0210 	orr.w	r2, r2, #16
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8005e36:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e38:	809a      	strh	r2, [r3, #4]
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005e3a:	8319      	strh	r1, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8005e3c:	8398      	strh	r0, [r3, #28]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005e3e:	889a      	ldrh	r2, [r3, #4]
 8005e40:	f022 0210 	bic.w	r2, r2, #16
 8005e44:	0412      	lsls	r2, r2, #16
 8005e46:	0c12      	lsrs	r2, r2, #16
 8005e48:	809a      	strh	r2, [r3, #4]
 8005e4a:	4770      	bx	lr

08005e4c <RTC_SetPrescaler>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e4c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005e50:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005e54:	889a      	ldrh	r2, [r3, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 8005e56:	f3c0 4103 	ubfx	r1, r0, #16, #4
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e5a:	b292      	uxth	r2, r2
 8005e5c:	f042 0210 	orr.w	r2, r2, #16
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005e60:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e62:	809a      	strh	r2, [r3, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 8005e64:	8119      	strh	r1, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005e66:	8198      	strh	r0, [r3, #12]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005e68:	889a      	ldrh	r2, [r3, #4]
 8005e6a:	f022 0210 	bic.w	r2, r2, #16
 8005e6e:	0412      	lsls	r2, r2, #16
 8005e70:	0c12      	lsrs	r2, r2, #16
 8005e72:	809a      	strh	r2, [r3, #4]
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop

08005e78 <RTC_SetAlarm>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e78:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005e7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005e80:	889a      	ldrh	r2, [r3, #4]
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005e82:	0c01      	lsrs	r1, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e84:	b292      	uxth	r2, r2
 8005e86:	f042 0210 	orr.w	r2, r2, #16
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 8005e8a:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005e8c:	809a      	strh	r2, [r3, #4]
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005e8e:	8419      	strh	r1, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 8005e90:	8498      	strh	r0, [r3, #36]	; 0x24
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005e92:	889a      	ldrh	r2, [r3, #4]
 8005e94:	f022 0210 	bic.w	r2, r2, #16
 8005e98:	0412      	lsls	r2, r2, #16
 8005e9a:	0c12      	lsrs	r2, r2, #16
 8005e9c:	809a      	strh	r2, [r3, #4]
 8005e9e:	4770      	bx	lr

08005ea0 <RTC_GetDivider>:
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8005ea0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005ea4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005ea8:	8a18      	ldrh	r0, [r3, #16]
  tmp |= RTC->DIVL;
 8005eaa:	8a9b      	ldrh	r3, [r3, #20]
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8005eac:	f000 000f 	and.w	r0, r0, #15
  tmp |= RTC->DIVL;
 8005eb0:	b29b      	uxth	r3, r3
  return tmp;
}
 8005eb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005eb6:	4770      	bx	lr

08005eb8 <RTC_WaitForLastTask>:
  * @retval : None
  */
void RTC_WaitForLastTask(void)
{
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 8005eb8:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8005ebc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8005ec0:	8893      	ldrh	r3, [r2, #4]
 8005ec2:	069b      	lsls	r3, r3, #26
 8005ec4:	d5fc      	bpl.n	8005ec0 <RTC_WaitForLastTask+0x8>
  {
  }
}
 8005ec6:	4770      	bx	lr

08005ec8 <RTC_WaitForSynchro>:
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8005ec8:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8005ecc:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8005ed0:	888b      	ldrh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8005ed2:	460a      	mov	r2, r1
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8005ed4:	f023 0308 	bic.w	r3, r3, #8
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	0c1b      	lsrs	r3, r3, #16
 8005edc:	808b      	strh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8005ede:	8893      	ldrh	r3, [r2, #4]
 8005ee0:	0719      	lsls	r1, r3, #28
 8005ee2:	d5fc      	bpl.n	8005ede <RTC_WaitForSynchro+0x16>
  {
  }
}
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop

08005ee8 <RTC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 8005ee8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005eec:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005ef0:	889b      	ldrh	r3, [r3, #4]
 8005ef2:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005ef4:	bf0c      	ite	eq
 8005ef6:	2000      	moveq	r0, #0
 8005ef8:	2001      	movne	r0, #1
 8005efa:	4770      	bx	lr

08005efc <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the coressponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 8005efc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005f00:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005f04:	889a      	ldrh	r2, [r3, #4]
 8005f06:	b292      	uxth	r2, r2
 8005f08:	ea22 0000 	bic.w	r0, r2, r0
 8005f0c:	8098      	strh	r0, [r3, #4]
 8005f0e:	4770      	bx	lr

08005f10 <RTC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005f10:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005f14:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005f18:	889a      	ldrh	r2, [r3, #4]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005f1a:	881b      	ldrh	r3, [r3, #0]
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005f1c:	b292      	uxth	r2, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005f1e:	4003      	ands	r3, r0
 8005f20:	d006      	beq.n	8005f30 <RTC_GetITStatus+0x20>
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005f22:	4002      	ands	r2, r0
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005f24:	f012 0fff 	tst.w	r2, #255	; 0xff
 8005f28:	bf0c      	ite	eq
 8005f2a:	2000      	moveq	r0, #0
 8005f2c:	2001      	movne	r0, #1
 8005f2e:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8005f30:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8005f32:	4770      	bx	lr

08005f34 <RTC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the coressponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 8005f34:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005f38:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005f3c:	889a      	ldrh	r2, [r3, #4]
 8005f3e:	b292      	uxth	r2, r2
 8005f40:	ea22 0000 	bic.w	r0, r2, r0
 8005f44:	8098      	strh	r0, [r3, #4]
 8005f46:	4770      	bx	lr

08005f48 <SDIO_DeInit>:
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005f48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 8005f4c:	f240 71ff 	movw	r1, #2047	; 0x7ff
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005f50:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005f54:	2200      	movs	r2, #0
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 8005f56:	f2c0 01c0 	movt	r1, #192	; 0xc0
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005f5a:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR  = 0x00000000;
 8005f5c:	605a      	str	r2, [r3, #4]
  SDIO->ARG    = 0x00000000;
 8005f5e:	609a      	str	r2, [r3, #8]
  SDIO->CMD    = 0x00000000;
 8005f60:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 8005f62:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN   = 0x00000000;
 8005f64:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL  = 0x00000000;
 8005f66:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR    = 0x00C007FF;
 8005f68:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK   = 0x00000000;
 8005f6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop

08005f70 <SDIO_Init>:
  *   that contains the configuration information for the SDIO 
  *   peripheral.
  * @retval : None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8005f70:	b430      	push	{r4, r5}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f72:	68c1      	ldr	r1, [r0, #12]
 8005f74:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005f76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f7a:	6902      	ldr	r2, [r0, #16]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005f7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f80:	430c      	orrs	r4, r1
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005f82:	685d      	ldr	r5, [r3, #4]
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005f84:	6841      	ldr	r1, [r0, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f86:	4314      	orrs	r4, r2
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005f88:	6942      	ldr	r2, [r0, #20]
 8005f8a:	4321      	orrs	r1, r4
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8005f8c:	f425 45fd 	bic.w	r5, r5, #32384	; 0x7e80
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f90:	7800      	ldrb	r0, [r0, #0]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8005f92:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005f96:	430a      	orrs	r2, r1
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8005f98:	432a      	orrs	r2, r5
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005f9a:	4302      	orrs	r2, r0
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8005f9c:	605a      	str	r2, [r3, #4]
}
 8005f9e:	bc30      	pop	{r4, r5}
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop

08005fa4 <SDIO_StructInit>:
  * @retval : None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	7003      	strb	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005fa8:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005faa:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005fac:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 8005fae:	6103      	str	r3, [r0, #16]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8005fb0:	6143      	str	r3, [r0, #20]
 8005fb2:	4770      	bx	lr

08005fb4 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8005fb4:	23a0      	movs	r3, #160	; 0xa0
 8005fb6:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8005fba:	6018      	str	r0, [r3, #0]
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop

08005fc0 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 8005fc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fc4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	f022 0203 	bic.w	r2, r2, #3
 8005fce:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	4310      	orrs	r0, r2
 8005fd4:	6018      	str	r0, [r3, #0]
 8005fd6:	4770      	bx	lr

08005fd8 <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8005fd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fdc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005fe0:	6818      	ldr	r0, [r3, #0]
}
 8005fe2:	f000 0003 	and.w	r0, r0, #3
 8005fe6:	4770      	bx	lr

08005fe8 <SDIO_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8005fe8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ff0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005ff2:	b919      	cbnz	r1, 8005ffc <SDIO_ITConfig+0x14>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8005ff4:	ea22 0000 	bic.w	r0, r2, r0
 8005ff8:	63d8      	str	r0, [r3, #60]	; 0x3c
 8005ffa:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8005ffc:	4310      	orrs	r0, r2
 8005ffe:	63d8      	str	r0, [r3, #60]	; 0x3c
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop

08006004 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8006004:	f240 538c 	movw	r3, #1420	; 0x58c
 8006008:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800600c:	6018      	str	r0, [r3, #0]
 800600e:	4770      	bx	lr

08006010 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8006010:	6802      	ldr	r2, [r0, #0]
 8006012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006016:	f2c4 0301 	movt	r3, #16385	; 0x4001
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 800601a:	b470      	push	{r4, r5, r6}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800601c:	609a      	str	r2, [r3, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 800601e:	6881      	ldr	r1, [r0, #8]
 8006020:	6842      	ldr	r2, [r0, #4]
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006022:	68c6      	ldr	r6, [r0, #12]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8006024:	68dd      	ldr	r5, [r3, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006026:	6904      	ldr	r4, [r0, #16]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006028:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 800602a:	4332      	orrs	r2, r6
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800602c:	f425 60ff 	bic.w	r0, r5, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006030:	4322      	orrs	r2, r4
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8006032:	f020 0007 	bic.w	r0, r0, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006036:	4302      	orrs	r2, r0
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8006038:	60da      	str	r2, [r3, #12]
}
 800603a:	bc70      	pop	{r4, r5, r6}
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop

08006040 <SDIO_CmdStructInit>:
  * @retval : None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8006040:	2300      	movs	r3, #0
 8006042:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8006044:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8006046:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8006048:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 800604a:	6103      	str	r3, [r0, #16]
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop

08006050 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval : Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8006050:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006054:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006058:	6918      	ldr	r0, [r3, #16]
}
 800605a:	b2c0      	uxtb	r0, r0
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop

08006060 <SDIO_GetResponse>:
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));
  
  return (*(__IO uint32_t *)(SDIO_RESP_ADDR + SDIO_RESP)); 
 8006060:	f248 0314 	movw	r3, #32788	; 0x8014
 8006064:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006068:	58c0      	ldr	r0, [r0, r3]
}
 800606a:	4770      	bx	lr

0800606c <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 800606c:	6802      	ldr	r2, [r0, #0]
 800606e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006072:	f2c4 0301 	movt	r3, #16385	; 0x4001
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8006076:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8006078:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 800607a:	6842      	ldr	r2, [r0, #4]
 800607c:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 800607e:	68c1      	ldr	r1, [r0, #12]
 8006080:	6882      	ldr	r2, [r0, #8]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8006082:	6905      	ldr	r5, [r0, #16]
 8006084:	6944      	ldr	r4, [r0, #20]
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8006086:	430a      	orrs	r2, r1
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8006088:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 800608a:	432a      	orrs	r2, r5
 800608c:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 800608e:	f020 00f7 	bic.w	r0, r0, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8006092:	4302      	orrs	r2, r0
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8006094:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006096:	bc30      	pop	{r4, r5}
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop

0800609c <SDIO_DataStructInit>:
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 800609c:	2300      	movs	r3, #0
 800609e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060a2:	e880 000c 	stmia.w	r0, {r2, r3}
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 80060a6:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 80060a8:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 80060aa:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 80060ac:	6143      	str	r3, [r0, #20]
 80060ae:	4770      	bx	lr

080060b0 <SDIO_GetDataCounter>:
  * @param  None
  * @retval : Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 80060b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 80060ba:	4770      	bx	lr

080060bc <SDIO_ReadData>:
  * @param  None
  * @retval : Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 80060bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060c4:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop

080060cc <SDIO_WriteData>:
  * @param Data: 32-bit data word to write.
  * @retval : None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 80060cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060d4:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop

080060dc <SDIO_GetFIFOCount>:
  * @param  None
  * @retval : Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 80060dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060e4:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 80060e6:	4770      	bx	lr

080060e8 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 80060e8:	f44f 63b4 	mov.w	r3, #1440	; 0x5a0
 80060ec:	f2c4 2330 	movt	r3, #16944	; 0x4230
 80060f0:	6018      	str	r0, [r3, #0]
 80060f2:	4770      	bx	lr

080060f4 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 80060f4:	f240 53a4 	movw	r3, #1444	; 0x5a4
 80060f8:	f2c4 2330 	movt	r3, #16944	; 0x4230
 80060fc:	6018      	str	r0, [r3, #0]
 80060fe:	4770      	bx	lr

08006100 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8006100:	f44f 63b5 	mov.w	r3, #1448	; 0x5a8
 8006104:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006108:	6018      	str	r0, [r3, #0]
 800610a:	4770      	bx	lr

0800610c <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 800610c:	f240 53ac 	movw	r3, #1452	; 0x5ac
 8006110:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006114:	6018      	str	r0, [r3, #0]
 8006116:	4770      	bx	lr

08006118 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8006118:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
 800611c:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006120:	6018      	str	r0, [r3, #0]
 8006122:	4770      	bx	lr

08006124 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8006124:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8006128:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800612c:	6018      	str	r0, [r3, #0]
 800612e:	4770      	bx	lr

08006130 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8006130:	f000 0001 	and.w	r0, r0, #1
 8006134:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 8006138:	f080 0001 	eor.w	r0, r0, #1
 800613c:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006140:	6018      	str	r0, [r3, #0]
 8006142:	4770      	bx	lr

08006144 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8006144:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8006148:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800614c:	6018      	str	r0, [r3, #0]
 800614e:	4770      	bx	lr

08006150 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8006150:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006154:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615a:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800615c:	bf0c      	ite	eq
 800615e:	2000      	moveq	r0, #0
 8006160:	2001      	movne	r0, #1
 8006162:	4770      	bx	lr

08006164 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8006164:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006168:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800616c:	6398      	str	r0, [r3, #56]	; 0x38
 800616e:	4770      	bx	lr

08006170 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8006170:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006174:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800617a:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800617c:	bf0c      	ite	eq
 800617e:	2000      	moveq	r0, #0
 8006180:	2001      	movne	r0, #1
 8006182:	4770      	bx	lr

08006184 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8006184:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006188:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800618c:	6398      	str	r0, [r3, #56]	; 0x38
 800618e:	4770      	bx	lr

08006190 <SPI_I2S_DeInit>:
  *   reset values (Affects also the I2Ss).
  * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval : None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8006190:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(uint32_t*)&SPIx)
 8006192:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006196:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800619a:	4298      	cmp	r0, r3
 800619c:	d024      	beq.n	80061e8 <SPI_I2S_DeInit+0x58>
 800619e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80061a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80061a6:	4298      	cmp	r0, r3
 80061a8:	d012      	beq.n	80061d0 <SPI_I2S_DeInit+0x40>
 80061aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80061ae:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80061b2:	4298      	cmp	r0, r3
 80061b4:	d000      	beq.n	80061b8 <SPI_I2S_DeInit+0x28>
 80061b6:	bd08      	pop	{r3, pc}
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80061b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80061bc:	2101      	movs	r1, #1
 80061be:	f7ff fdab 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 80061c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80061c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80061ca:	2100      	movs	r1, #0
 80061cc:	f7ff bda4 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
  
  switch (*(uint32_t*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80061d0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80061d4:	2101      	movs	r1, #1
 80061d6:	f7ff fd91 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 80061da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80061de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80061e2:	2100      	movs	r1, #0
 80061e4:	f7ff bd8a 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80061e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80061ec:	2101      	movs	r1, #1
 80061ee:	f7ff fd93 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 80061f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80061f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80061fa:	2100      	movs	r1, #0
 80061fc:	f7ff bd8c 	b.w	8005d18 <RCC_APB1PeriphResetCmd>

08006200 <SPI_Init>:
  *   contains the configuration information for the specified
  *   SPI peripheral.
  * @retval : None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8006200:	b4f0      	push	{r4, r5, r6, r7}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006202:	880b      	ldrh	r3, [r1, #0]
 8006204:	884c      	ldrh	r4, [r1, #2]
 8006206:	888a      	ldrh	r2, [r1, #4]
 8006208:	431c      	orrs	r4, r3
 800620a:	88cb      	ldrh	r3, [r1, #6]
 800620c:	4314      	orrs	r4, r2
 800620e:	890a      	ldrh	r2, [r1, #8]
 8006210:	431c      	orrs	r4, r3
 8006212:	894b      	ldrh	r3, [r1, #10]
 8006214:	898f      	ldrh	r7, [r1, #12]
 8006216:	4322      	orrs	r2, r4
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006218:	8805      	ldrh	r5, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800621a:	89ce      	ldrh	r6, [r1, #14]
 800621c:	431a      	orrs	r2, r3
 800621e:	433a      	orrs	r2, r7
 8006220:	4332      	orrs	r2, r6
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006222:	f405 5341 	and.w	r3, r5, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006226:	4313      	orrs	r3, r2
 8006228:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800622a:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800622c:	8b83      	ldrh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800622e:	8a0a      	ldrh	r2, [r1, #16]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006234:	041b      	lsls	r3, r3, #16
 8006236:	0c1b      	lsrs	r3, r3, #16
 8006238:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
}
 800623a:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800623c:	8202      	strh	r2, [r0, #16]
}
 800623e:	4770      	bx	lr

08006240 <I2S_Init>:
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8006240:	8b83      	ldrh	r3, [r0, #28]
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8006242:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8006244:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006248:	f023 030f 	bic.w	r3, r3, #15
 800624c:	041b      	lsls	r3, r3, #16
  SPIx->I2SPR = 0x0002;
 800624e:	2202      	movs	r2, #2
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8006250:	0c1b      	lsrs	r3, r3, #16
 8006252:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8006254:	8402      	strh	r2, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8006256:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8006258:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800625a:	4293      	cmp	r3, r2
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800625c:	b087      	sub	sp, #28
 800625e:	4605      	mov	r5, r0
 8006260:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8006262:	b2b6      	uxth	r6, r6
 8006264:	bf08      	it	eq
 8006266:	88ca      	ldrheq	r2, [r1, #6]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8006268:	d028      	beq.n	80062bc <I2S_Init+0x7c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 800626a:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 800626c:	a801      	add	r0, sp, #4
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 800626e:	2b00      	cmp	r3, #0
 8006270:	bf14      	ite	ne
 8006272:	2702      	movne	r7, #2
 8006274:	2701      	moveq	r7, #1
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8006276:	f7ff fcbb 	bl	8005bf0 <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 800627a:	88e2      	ldrh	r2, [r4, #6]
 800627c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006280:	d02c      	beq.n	80062dc <I2S_Init+0x9c>
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8006282:	8923      	ldrh	r3, [r4, #8]
 8006284:	017f      	lsls	r7, r7, #5
 8006286:	fb03 f707 	mul.w	r7, r3, r7
 800628a:	9b01      	ldr	r3, [sp, #4]
 800628c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	fbb3 f3f7 	udiv	r3, r3, r7
 8006296:	3305      	adds	r3, #5
 8006298:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 800629a:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 800629e:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 80062a2:	fba1 0303 	umull	r0, r3, r1, r3
 80062a6:	08db      	lsrs	r3, r3, #3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80062a8:	0859      	lsrs	r1, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80062aa:	1e88      	subs	r0, r1, #2
 80062ac:	b280      	uxth	r0, r0
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80062ae:	f003 0301 	and.w	r3, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80062b2:	28fd      	cmp	r0, #253	; 0xfd
 80062b4:	bf94      	ite	ls
 80062b6:	ea41 2303 	orrls.w	r3, r1, r3, lsl #8
 80062ba:	2302      	movhi	r3, #2
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 80062bc:	8821      	ldrh	r1, [r4, #0]
 80062be:	8860      	ldrh	r0, [r4, #2]
 80062c0:	4331      	orrs	r1, r6
 80062c2:	88a7      	ldrh	r7, [r4, #4]
 80062c4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80062c8:	4301      	orrs	r1, r0
 80062ca:	8960      	ldrh	r0, [r4, #10]
 80062cc:	4339      	orrs	r1, r7
 80062ce:	4301      	orrs	r1, r0
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 80062d0:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 80062d2:	b289      	uxth	r1, r1
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 80062d4:	842b      	strh	r3, [r5, #32]
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 80062d6:	83a9      	strh	r1, [r5, #28]
}
 80062d8:	b007      	add	sp, #28
 80062da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80062dc:	9b01      	ldr	r3, [sp, #4]
 80062de:	8921      	ldrh	r1, [r4, #8]
 80062e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	0209      	lsls	r1, r1, #8
 80062e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80062ec:	3305      	adds	r3, #5
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	e7d3      	b.n	800629a <I2S_Init+0x5a>
 80062f2:	bf00      	nop

080062f4 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80062f4:	2300      	movs	r3, #0
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80062f6:	2207      	movs	r2, #7
 80062f8:	8202      	strh	r2, [r0, #16]
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80062fa:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80062fc:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80062fe:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8006300:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8006302:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8006304:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8006306:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8006308:	81c3      	strh	r3, [r0, #14]
 800630a:	4770      	bx	lr

0800630c <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 800630c:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 800630e:	2202      	movs	r2, #2
 8006310:	8102      	strh	r2, [r0, #8]
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006312:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8006314:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8006316:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8006318:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 800631a:	8143      	strh	r3, [r0, #10]
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop

08006320 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006320:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006322:	b929      	cbnz	r1, 8006330 <SPI_Cmd+0x10>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8006324:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006328:	041b      	lsls	r3, r3, #16
 800632a:	0c1b      	lsrs	r3, r3, #16
 800632c:	8003      	strh	r3, [r0, #0]
 800632e:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006330:	b29b      	uxth	r3, r3
 8006332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006336:	8003      	strh	r3, [r0, #0]
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop

0800633c <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 800633c:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800633e:	b929      	cbnz	r1, 800634c <I2S_Cmd+0x10>
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8006340:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006344:	041b      	lsls	r3, r3, #16
 8006346:	0c1b      	lsrs	r3, r3, #16
 8006348:	8383      	strh	r3, [r0, #28]
 800634a:	4770      	bx	lr
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 800634c:	b29b      	uxth	r3, r3
 800634e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006352:	8383      	strh	r3, [r0, #28]
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop

08006358 <SPI_I2S_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 8006358:	2301      	movs	r3, #1
 800635a:	0909      	lsrs	r1, r1, #4
 800635c:	fa03 f101 	lsl.w	r1, r3, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006360:	8883      	ldrh	r3, [r0, #4]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 8006362:	b289      	uxth	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006364:	b29b      	uxth	r3, r3
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
 8006366:	b91a      	cbnz	r2, 8006370 <SPI_I2S_ITConfig+0x18>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8006368:	ea23 0101 	bic.w	r1, r3, r1
 800636c:	8081      	strh	r1, [r0, #4]
 800636e:	4770      	bx	lr
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006370:	4319      	orrs	r1, r3
 8006372:	8081      	strh	r1, [r0, #4]
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop

08006378 <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006378:	8883      	ldrh	r3, [r0, #4]
 800637a:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 800637c:	b91a      	cbnz	r2, 8006386 <SPI_I2S_DMACmd+0xe>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 800637e:	ea23 0101 	bic.w	r1, r3, r1
 8006382:	8081      	strh	r1, [r0, #4]
 8006384:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006386:	4319      	orrs	r1, r3
 8006388:	8081      	strh	r1, [r0, #4]
 800638a:	4770      	bx	lr

0800638c <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800638c:	8181      	strh	r1, [r0, #12]
 800638e:	4770      	bx	lr

08006390 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8006390:	8980      	ldrh	r0, [r0, #12]
}
 8006392:	b280      	uxth	r0, r0
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop

08006398 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8006398:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 800639c:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 800639e:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80063a0:	bf0b      	itete	eq
 80063a2:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80063a6:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80063a8:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80063aa:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80063ae:	bf08      	it	eq
 80063b0:	0c1b      	lsreq	r3, r3, #16
 80063b2:	8003      	strh	r3, [r0, #0]
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop

080063b8 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80063b8:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80063ba:	b929      	cbnz	r1, 80063c8 <SPI_SSOutputCmd+0x10>
    SPIx->CR2 |= CR2_SSOE_Set;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 80063bc:	f023 0304 	bic.w	r3, r3, #4
 80063c0:	041b      	lsls	r3, r3, #16
 80063c2:	0c1b      	lsrs	r3, r3, #16
 80063c4:	8083      	strh	r3, [r0, #4]
 80063c6:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	f043 0304 	orr.w	r3, r3, #4
 80063ce:	8083      	strh	r3, [r0, #4]
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop

080063d4 <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 80063d4:	8803      	ldrh	r3, [r0, #0]
 80063d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063da:	041b      	lsls	r3, r3, #16
 80063dc:	0c1b      	lsrs	r3, r3, #16
 80063de:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 80063e0:	8803      	ldrh	r3, [r0, #0]
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	4319      	orrs	r1, r3
 80063e6:	8001      	strh	r1, [r0, #0]
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 80063ec:	8803      	ldrh	r3, [r0, #0]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063f4:	8003      	strh	r3, [r0, #0]
 80063f6:	4770      	bx	lr

080063f8 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 80063f8:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80063fa:	b929      	cbnz	r1, 8006408 <SPI_CalculateCRC+0x10>
    SPIx->CR1 |= CR1_CRCEN_Set;
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 80063fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006400:	041b      	lsls	r3, r3, #16
 8006402:	0c1b      	lsrs	r3, r3, #16
 8006404:	8003      	strh	r3, [r0, #0]
 8006406:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006408:	b29b      	uxth	r3, r3
 800640a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800640e:	8003      	strh	r3, [r0, #0]
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop

08006414 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8006414:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8006416:	bf14      	ite	ne
 8006418:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 800641a:	8a80      	ldrheq	r0, [r0, #20]
 800641c:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 800641e:	4770      	bx	lr

08006420 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8006420:	8a00      	ldrh	r0, [r0, #16]
}
 8006422:	b280      	uxth	r0, r0
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop

08006428 <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006428:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 800642a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800642e:	bf15      	itete	ne
 8006430:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006434:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006436:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006438:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800643c:	bf18      	it	ne
 800643e:	0c1b      	lsrne	r3, r3, #16
 8006440:	8003      	strh	r3, [r0, #0]
 8006442:	4770      	bx	lr

08006444 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8006444:	8903      	ldrh	r3, [r0, #8]
 8006446:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8006448:	bf0c      	ite	eq
 800644a:	2000      	moveq	r0, #0
 800644c:	2001      	movne	r0, #1
 800644e:	4770      	bx	lr

08006450 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8006450:	43c9      	mvns	r1, r1
 8006452:	b289      	uxth	r1, r1
 8006454:	8101      	strh	r1, [r0, #8]
 8006456:	4770      	bx	lr

08006458 <SPI_I2S_GetITStatus>:
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8006458:	f001 030f 	and.w	r3, r1, #15
 800645c:	2201      	movs	r2, #1
 800645e:	fa02 f303 	lsl.w	r3, r2, r3
  * @arg SPI_IT_CRCERR: CRC Error interrupt.
  * @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval : The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8006462:	b410      	push	{r4}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006464:	8884      	ldrh	r4, [r0, #4]
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8006466:	8900      	ldrh	r0, [r0, #8]
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006468:	b2a4      	uxth	r4, r4
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800646a:	b280      	uxth	r0, r0
 800646c:	4018      	ands	r0, r3
 800646e:	d005      	beq.n	800647c <SPI_I2S_GetITStatus+0x24>
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
 8006470:	0909      	lsrs	r1, r1, #4
 8006472:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8006474:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8006476:	bf0c      	ite	eq
 8006478:	2000      	moveq	r0, #0
 800647a:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 800647c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop

08006484 <SPI_I2S_ClearITPendingBit>:
  uint16_t itpos = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
  /* Get the SPI IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8006484:	f001 010f 	and.w	r1, r1, #15
 8006488:	2301      	movs	r3, #1
 800648a:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 800648c:	43db      	mvns	r3, r3
 800648e:	b29b      	uxth	r3, r3
 8006490:	8103      	strh	r3, [r0, #8]
 8006492:	4770      	bx	lr

08006494 <TIM_DeInit>:
  *   reset values.
  * @param TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval : None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8006494:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8006496:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800649a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800649e:	4298      	cmp	r0, r3
 80064a0:	d073      	beq.n	800658a <TIM_DeInit+0xf6>
 80064a2:	d91e      	bls.n	80064e2 <TIM_DeInit+0x4e>
 80064a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80064a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064ac:	4298      	cmp	r0, r3
 80064ae:	d062      	beq.n	8006576 <TIM_DeInit+0xe2>
 80064b0:	d93d      	bls.n	800652e <TIM_DeInit+0x9a>
 80064b2:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80064b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80064ba:	4298      	cmp	r0, r3
 80064bc:	d02b      	beq.n	8006516 <TIM_DeInit+0x82>
 80064be:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 80064c2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80064c6:	4298      	cmp	r0, r3
 80064c8:	d169      	bne.n	800659e <TIM_DeInit+0x10a>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80064ca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80064ce:	2101      	movs	r1, #1
 80064d0:	f7ff fc14 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80064d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80064d8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80064dc:	2100      	movs	r1, #0
 80064de:	f7ff bc0d 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 80064e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064e6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064ea:	4298      	cmp	r0, r3
 80064ec:	d02f      	beq.n	800654e <TIM_DeInit+0xba>
 80064ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80064f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064f6:	4298      	cmp	r0, r3
 80064f8:	d003      	beq.n	8006502 <TIM_DeInit+0x6e>
 80064fa:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80064fe:	d030      	beq.n	8006562 <TIM_DeInit+0xce>
 8006500:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006502:	2004      	movs	r0, #4
 8006504:	2101      	movs	r1, #1
 8006506:	f7ff fc07 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800650a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800650e:	2004      	movs	r0, #4
 8006510:	2100      	movs	r1, #0
 8006512:	f7ff bc01 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006516:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800651a:	2101      	movs	r1, #1
 800651c:	f7ff fbee 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006520:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006524:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006528:	2100      	movs	r1, #0
 800652a:	f7ff bbe7 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 800652e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006532:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006536:	4298      	cmp	r0, r3
 8006538:	d132      	bne.n	80065a0 <TIM_DeInit+0x10c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800653a:	2010      	movs	r0, #16
 800653c:	2101      	movs	r1, #1
 800653e:	f7ff fbeb 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006542:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006546:	2010      	movs	r0, #16
 8006548:	2100      	movs	r1, #0
 800654a:	f7ff bbe5 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800654e:	2002      	movs	r0, #2
 8006550:	2101      	movs	r1, #1
 8006552:	f7ff fbe1 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006556:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800655a:	2002      	movs	r0, #2
 800655c:	2100      	movs	r1, #0
 800655e:	f7ff bbdb 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006562:	2001      	movs	r0, #1
 8006564:	4601      	mov	r1, r0
 8006566:	f7ff fbd7 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800656a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800656e:	2001      	movs	r0, #1
 8006570:	2100      	movs	r1, #0
 8006572:	f7ff bbd1 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8006576:	2020      	movs	r0, #32
 8006578:	2101      	movs	r1, #1
 800657a:	f7ff fbcd 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800657e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006582:	2020      	movs	r0, #32
 8006584:	2100      	movs	r1, #0
 8006586:	f7ff bbc7 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 800658a:	2008      	movs	r0, #8
 800658c:	2101      	movs	r1, #1
 800658e:	f7ff fbc3 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006592:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8006596:	2008      	movs	r0, #8
 8006598:	2100      	movs	r1, #0
 800659a:	f7ff bbbd 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
 800659e:	bd08      	pop	{r3, pc}
 80065a0:	bd08      	pop	{r3, pc}
 80065a2:	bf00      	nop

080065a4 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80065a4:	8803      	ldrh	r3, [r0, #0]
  *   structure that contains the configuration information for
  *   the specified TIM peripheral.
  * @retval : None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80065a6:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80065a8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80065ac:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80065ae:	8806      	ldrh	r6, [r0, #0]
 80065b0:	88ca      	ldrh	r2, [r1, #6]
 80065b2:	884b      	ldrh	r3, [r1, #2]
 80065b4:	b2b6      	uxth	r6, r6
 80065b6:	4316      	orrs	r6, r2
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80065b8:	888d      	ldrh	r5, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80065ba:	880c      	ldrh	r4, [r1, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80065bc:	431e      	orrs	r6, r3
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 80065be:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 80065c2:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80065c6:	f2c4 0301 	movt	r3, #16385	; 0x4001
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80065ca:	b2b6      	uxth	r6, r6
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 80065cc:	f2c4 0201 	movt	r2, #16385	; 0x4001
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80065d0:	8006      	strh	r6, [r0, #0]
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 80065d2:	4298      	cmp	r0, r3
 80065d4:	bf18      	it	ne
 80065d6:	4290      	cmpne	r0, r2
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80065d8:	8585      	strh	r5, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80065da:	8504      	strh	r4, [r0, #40]	; 0x28
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80065dc:	bf08      	it	eq
 80065de:	7a0b      	ldrbeq	r3, [r1, #8]
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
}
 80065e0:	bc70      	pop	{r4, r5, r6}
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80065e2:	bf08      	it	eq
 80065e4:	8603      	strheq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80065e6:	2301      	movs	r3, #1
 80065e8:	8283      	strh	r3, [r0, #20]
}
 80065ea:	4770      	bx	lr

080065ec <TIM_OC1Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80065ec:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80065ee:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80065f2:	f023 0301 	bic.w	r3, r3, #1
 80065f6:	041b      	lsls	r3, r3, #16
 80065f8:	0c1b      	lsrs	r3, r3, #16
 80065fa:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065fc:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80065fe:	890d      	ldrh	r5, [r1, #8]
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006600:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006602:	f8b1 8002 	ldrh.w	r8, [r1, #2]
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006606:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006608:	ea48 0805 	orr.w	r8, r8, r5
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800660c:	f022 0202 	bic.w	r2, r2, #2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006614:	f44f 5650 	mov.w	r6, #13312	; 0x3400
 8006618:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800661c:	f8b1 c000 	ldrh.w	ip, [r1]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006620:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006622:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006624:	88cf      	ldrh	r7, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006626:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800662a:	f2c4 0501 	movt	r5, #16385	; 0x4001
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800662e:	0c12      	lsrs	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006630:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006632:	fa1f f888 	uxth.w	r8, r8
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006636:	42a8      	cmp	r0, r5
 8006638:	bf18      	it	ne
 800663a:	42b0      	cmpne	r0, r6
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800663c:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800663e:	ea48 0202 	orr.w	r2, r8, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006642:	ea43 030c 	orr.w	r3, r3, ip
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006646:	8687      	strh	r7, [r0, #52]	; 0x34
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006648:	d115      	bne.n	8006676 <TIM_OC1Init+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800664a:	894f      	ldrh	r7, [r1, #10]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800664c:	f8b1 800e 	ldrh.w	r8, [r1, #14]
 8006650:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8006654:	f64f 75f7 	movw	r5, #65527	; 0xfff7
 8006658:	4015      	ands	r5, r2
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800665a:	432f      	orrs	r7, r5
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800665c:	888e      	ldrh	r6, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800665e:	f64f 72fb 	movw	r2, #65531	; 0xfffb
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006662:	ea48 050c 	orr.w	r5, r8, ip
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006666:	f647 41ff 	movw	r1, #31999	; 0x7cff
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800666a:	403a      	ands	r2, r7
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800666c:	b2ad      	uxth	r5, r5
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800666e:	4021      	ands	r1, r4
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006670:	4332      	orrs	r2, r6
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8006672:	ea45 0401 	orr.w	r4, r5, r1
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006676:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006678:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800667a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667e:	8402      	strh	r2, [r0, #32]
}
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop

08006684 <TIM_OC2Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006684:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006686:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800668a:	f023 0310 	bic.w	r3, r3, #16
 800668e:	041b      	lsls	r3, r3, #16
 8006690:	0c1b      	lsrs	r3, r3, #16
 8006692:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8006694:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006696:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006698:	f022 0220 	bic.w	r2, r2, #32
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800669c:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800669e:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80066a0:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80066a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80066a6:	0c12      	lsrs	r2, r2, #16
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80066a8:	f8b1 8000 	ldrh.w	r8, [r1]
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80066ac:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80066b0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80066b4:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80066b6:	f44f 5650 	mov.w	r6, #13312	; 0x3400
 80066ba:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80066be:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80066c0:	88cf      	ldrh	r7, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80066c2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80066c6:	f2c4 0501 	movt	r5, #16385	; 0x4001
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80066ca:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80066ce:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80066d2:	42a8      	cmp	r0, r5
 80066d4:	bf18      	it	ne
 80066d6:	42b0      	cmpne	r0, r6
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d8:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80066da:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80066dc:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80066de:	8707      	strh	r7, [r0, #56]	; 0x38
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80066e0:	d117      	bne.n	8006712 <TIM_OC2Init+0x8e>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80066e2:	894f      	ldrh	r7, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80066e4:	f64f 767f 	movw	r6, #65407	; 0xff7f
 80066e8:	4016      	ands	r6, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80066ea:	f247 35ff 	movw	r5, #29695	; 0x73ff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80066ee:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80066f2:	ea46 1607 	orr.w	r6, r6, r7, lsl #4
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80066f6:	4025      	ands	r5, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80066f8:	f64f 72bf 	movw	r2, #65471	; 0xffbf
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80066fc:	888f      	ldrh	r7, [r1, #4]
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80066fe:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8006700:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006702:	ea45 058c 	orr.w	r5, r5, ip, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006706:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800670a:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800670e:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006710:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006712:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006714:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006716:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671a:	8402      	strh	r2, [r0, #32]
}
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop

08006720 <TIM_OC3Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006720:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006722:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006726:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800672a:	041b      	lsls	r3, r3, #16
 800672c:	0c1b      	lsrs	r3, r3, #16
 800672e:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006730:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006732:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006734:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006738:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800673a:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800673c:	8b83      	ldrh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800673e:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006740:	f8b1 8002 	ldrh.w	r8, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006744:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800674c:	f44f 5650 	mov.w	r6, #13312	; 0x3400
 8006750:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006754:	f8b1 c000 	ldrh.w	ip, [r1]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006758:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800675a:	88cf      	ldrh	r7, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800675c:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8006760:	f2c4 0501 	movt	r5, #16385	; 0x4001
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006764:	0c1b      	lsrs	r3, r3, #16
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006766:	ea42 2208 	orr.w	r2, r2, r8, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800676a:	42a8      	cmp	r0, r5
 800676c:	bf18      	it	ne
 800676e:	42b0      	cmpne	r0, r6
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006770:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006772:	b292      	uxth	r2, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006774:	ea43 030c 	orr.w	r3, r3, ip
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006778:	8787      	strh	r7, [r0, #60]	; 0x3c
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800677a:	d117      	bne.n	80067ac <TIM_OC3Init+0x8c>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800677c:	894f      	ldrh	r7, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800677e:	f24f 76ff 	movw	r6, #63487	; 0xf7ff
 8006782:	4016      	ands	r6, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006784:	f644 75ff 	movw	r5, #20479	; 0x4fff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006788:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800678c:	ea46 2607 	orr.w	r6, r6, r7, lsl #8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006790:	4025      	ands	r5, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8006792:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006796:	888f      	ldrh	r7, [r1, #4]
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006798:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 800679a:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800679c:	ea45 150c 	orr.w	r5, r5, ip, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80067a0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80067a4:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80067a8:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80067aa:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ac:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067ae:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80067b0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b4:	8402      	strh	r2, [r0, #32]
}
 80067b6:	4770      	bx	lr

080067b8 <TIM_OC4Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80067b8:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80067ba:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80067be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067c2:	041b      	lsls	r3, r3, #16
 80067c4:	0c1b      	lsrs	r3, r3, #16
 80067c6:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c8:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80067ca:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80067cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067d0:	0412      	lsls	r2, r2, #16
 80067d2:	0c12      	lsrs	r2, r2, #16
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d4:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80067d6:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067da:	8b83      	ldrh	r3, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80067dc:	f44f 5650 	mov.w	r6, #13312	; 0x3400
 80067e0:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
 80067e4:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80067e8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80067ec:	42a8      	cmp	r0, r5
 80067ee:	bf18      	it	ne
 80067f0:	42b0      	cmpne	r0, r6
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80067f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80067f6:	f8b1 8000 	ldrh.w	r8, [r1]
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80067fa:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80067fe:	88cf      	ldrh	r7, [r1, #6]
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006800:	b2a4      	uxth	r4, r4
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006802:	bf08      	it	eq
 8006804:	8989      	ldrheq	r1, [r1, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006806:	ea4f 4303 	mov.w	r3, r3, lsl #16
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800680a:	bf08      	it	eq
 800680c:	f3c4 040d 	ubfxeq	r4, r4, #0, #14
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006810:	ea4f 4313 	mov.w	r3, r3, lsr #16
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006814:	bf08      	it	eq
 8006816:	ea44 1481 	orreq.w	r4, r4, r1, lsl #6
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800681a:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800681e:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006822:	bf08      	it	eq
 8006824:	b2a4      	uxtheq	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006826:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006828:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800682a:	f8a0 7040 	strh.w	r7, [r0, #64]	; 0x40
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800682e:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8006830:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006832:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006836:	8402      	strh	r2, [r0, #32]
}
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop

0800683c <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800683c:	880b      	ldrh	r3, [r1, #0]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800683e:	b4f0      	push	{r4, r5, r6, r7}
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006840:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006842:	884e      	ldrh	r6, [r1, #2]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8006844:	2b00      	cmp	r3, #0
 8006846:	d02f      	beq.n	80068a8 <TIM_ICInit+0x6c>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8006848:	2b04      	cmp	r3, #4
 800684a:	d054      	beq.n	80068f6 <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800684c:	2b08      	cmp	r3, #8
 800684e:	d07f      	beq.n	8006950 <TIM_ICInit+0x114>
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006850:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8006854:	0424      	lsls	r4, r4, #16
 8006856:	0c24      	lsrs	r4, r4, #16
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006858:	888f      	ldrh	r7, [r1, #4]
 800685a:	890d      	ldrh	r5, [r1, #8]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800685c:	8404      	strh	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800685e:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 8006860:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006862:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006866:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800686a:	0512      	lsls	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 800686c:	041b      	lsls	r3, r3, #16
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800686e:	0d12      	lsrs	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006870:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006872:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8006876:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 800687a:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800687e:	b29b      	uxth	r3, r3
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006880:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8006882:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006886:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8006888:	8403      	strh	r3, [r0, #32]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800688a:	8b83      	ldrh	r3, [r0, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800688c:	88ca      	ldrh	r2, [r1, #6]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800688e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006892:	041b      	lsls	r3, r3, #16
 8006894:	0c1b      	lsrs	r3, r3, #16
 8006896:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006898:	8b83      	ldrh	r3, [r0, #28]
 800689a:	b29b      	uxth	r3, r3
 800689c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	8383      	strh	r3, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80068a4:	bcf0      	pop	{r4, r5, r6, r7}
 80068a6:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80068a8:	f024 0401 	bic.w	r4, r4, #1
 80068ac:	0424      	lsls	r4, r4, #16
 80068ae:	0c24      	lsrs	r4, r4, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80068b0:	888d      	ldrh	r5, [r1, #4]
 80068b2:	890f      	ldrh	r7, [r1, #8]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80068b4:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068b6:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80068b8:	8c03      	ldrh	r3, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80068ba:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 80068be:	0412      	lsls	r2, r2, #16
 80068c0:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80068c2:	f023 0302 	bic.w	r3, r3, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80068c6:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80068ca:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80068cc:	f046 0401 	orr.w	r4, r6, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80068d0:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80068d2:	0c1b      	lsrs	r3, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80068d4:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80068d6:	4323      	orrs	r3, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068d8:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80068da:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80068dc:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80068de:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80068e0:	f023 030c 	bic.w	r3, r3, #12
 80068e4:	041b      	lsls	r3, r3, #16
 80068e6:	0c1b      	lsrs	r3, r3, #16
 80068e8:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80068ea:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80068ec:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	4313      	orrs	r3, r2
 80068f2:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80068f4:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80068f6:	f024 0410 	bic.w	r4, r4, #16
 80068fa:	0424      	lsls	r4, r4, #16
 80068fc:	0c24      	lsrs	r4, r4, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80068fe:	888d      	ldrh	r5, [r1, #4]
 8006900:	890f      	ldrh	r7, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006902:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006904:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006906:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006908:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800690c:	0512      	lsls	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800690e:	f023 0320 	bic.w	r3, r3, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006912:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006914:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006916:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800691a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |=  tmp | CCER_CC2E_Set;
 800691c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006920:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006922:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006926:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006928:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800692a:	f043 0310 	orr.w	r3, r3, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800692e:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006930:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006932:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006934:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006936:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800693a:	041b      	lsls	r3, r3, #16
 800693c:	0c1b      	lsrs	r3, r3, #16
 800693e:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006940:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006942:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006944:	b29b      	uxth	r3, r3
 8006946:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800694a:	b29b      	uxth	r3, r3
 800694c:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800694e:	4770      	bx	lr
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006950:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8006954:	0424      	lsls	r4, r4, #16
 8006956:	0c24      	lsrs	r4, r4, #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8006958:	888d      	ldrh	r5, [r1, #4]
 800695a:	890f      	ldrh	r7, [r1, #8]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800695c:	8404      	strh	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800695e:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 8006960:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006962:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006966:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800696a:	0412      	lsls	r2, r2, #16
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 800696c:	041b      	lsls	r3, r3, #16
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800696e:	0c12      	lsrs	r2, r2, #16
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006970:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006972:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8006976:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800697a:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800697c:	b29b      	uxth	r3, r3
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800697e:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8006980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006984:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8006986:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8006988:	8b83      	ldrh	r3, [r0, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800698a:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800698c:	f023 030c 	bic.w	r3, r3, #12
 8006990:	041b      	lsls	r3, r3, #16
 8006992:	0c1b      	lsrs	r3, r3, #16
 8006994:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8006996:	8b83      	ldrh	r3, [r0, #28]
 8006998:	b29b      	uxth	r3, r3
 800699a:	4313      	orrs	r3, r2
 800699c:	8383      	strh	r3, [r0, #28]
 800699e:	e781      	b.n	80068a4 <TIM_ICInit+0x68>

080069a0 <TIM_PWMIConfig>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80069a0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80069a4:	884b      	ldrh	r3, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80069a6:	888f      	ldrh	r7, [r1, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80069a8:	880a      	ldrh	r2, [r1, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	bf0c      	ite	eq
 80069ae:	f04f 0c02 	moveq.w	ip, #2
 80069b2:	f04f 0c00 	movne.w	ip, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80069b6:	2f01      	cmp	r7, #1
 80069b8:	bf14      	ite	ne
 80069ba:	f04f 0801 	movne.w	r8, #1
 80069be:	f04f 0802 	moveq.w	r8, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	d055      	beq.n	8006a72 <TIM_PWMIConfig+0xd2>
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80069c6:	8c06      	ldrh	r6, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80069c8:	f8b1 9008 	ldrh.w	r9, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80069cc:	f026 0610 	bic.w	r6, r6, #16
 80069d0:	0436      	lsls	r6, r6, #16
 80069d2:	0c36      	lsrs	r6, r6, #16
 80069d4:	8406      	strh	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069d6:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80069d8:	8c04      	ldrh	r4, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80069da:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 80069de:	052d      	lsls	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80069e0:	f024 0420 	bic.w	r4, r4, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80069e4:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80069e6:	0424      	lsls	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80069e8:	ea45 3509 	orr.w	r5, r5, r9, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80069ec:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80069ee:	b2ad      	uxth	r5, r5
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80069f0:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80069f4:	ea45 2707 	orr.w	r7, r5, r7, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80069f8:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80069fa:	b2bf      	uxth	r7, r7
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80069fc:	f043 0310 	orr.w	r3, r3, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a00:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a02:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006a04:	8b03      	ldrh	r3, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006a06:	88cc      	ldrh	r4, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006a08:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8006a0c:	0409      	lsls	r1, r1, #16
 8006a0e:	0c09      	lsrs	r1, r1, #16
 8006a10:	8301      	strh	r1, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006a12:	8b03      	ldrh	r3, [r0, #24]
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	8303      	strh	r3, [r0, #24]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006a1e:	8c01      	ldrh	r1, [r0, #32]
 8006a20:	f021 0101 	bic.w	r1, r1, #1
 8006a24:	0409      	lsls	r1, r1, #16
 8006a26:	0c09      	lsrs	r1, r1, #16
 8006a28:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a2a:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a2c:	8c03      	ldrh	r3, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006a2e:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8006a32:	0412      	lsls	r2, r2, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a34:	f023 0302 	bic.w	r3, r3, #2
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006a38:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a3a:	041b      	lsls	r3, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a3c:	ea42 1209 	orr.w	r2, r2, r9, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a40:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a42:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a46:	b292      	uxth	r2, r2
 8006a48:	ea42 0808 	orr.w	r8, r2, r8
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a4c:	ea43 0c0c 	orr.w	ip, r3, ip
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a50:	f8a0 8018 	strh.w	r8, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a54:	f8a0 c020 	strh.w	ip, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006a58:	8b03      	ldrh	r3, [r0, #24]
 8006a5a:	f023 030c 	bic.w	r3, r3, #12
 8006a5e:	041b      	lsls	r3, r3, #16
 8006a60:	0c1b      	lsrs	r3, r3, #16
 8006a62:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006a64:	8b03      	ldrh	r3, [r0, #24]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	431c      	orrs	r4, r3
 8006a6a:	8304      	strh	r4, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006a6c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8006a70:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006a72:	8c02      	ldrh	r2, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8006a74:	890e      	ldrh	r6, [r1, #8]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006a76:	f022 0201 	bic.w	r2, r2, #1
 8006a7a:	0412      	lsls	r2, r2, #16
 8006a7c:	0c12      	lsrs	r2, r2, #16
 8006a7e:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a80:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a82:	8c05      	ldrh	r5, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006a84:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8006a88:	0424      	lsls	r4, r4, #16
 8006a8a:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a8c:	f025 0502 	bic.w	r5, r5, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a90:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a94:	042d      	lsls	r5, r5, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a96:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a9a:	b2a4      	uxth	r4, r4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a9c:	0c2d      	lsrs	r5, r5, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a9e:	431d      	orrs	r5, r3
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006aa0:	4327      	orrs	r7, r4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aa2:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 8006aa4:	8405      	strh	r5, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006aa6:	8b03      	ldrh	r3, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006aa8:	88c9      	ldrh	r1, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006aaa:	f023 030c 	bic.w	r3, r3, #12
 8006aae:	041b      	lsls	r3, r3, #16
 8006ab0:	0c1b      	lsrs	r3, r3, #16
 8006ab2:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006ab4:	8b03      	ldrh	r3, [r0, #24]
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	8303      	strh	r3, [r0, #24]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006abc:	8c03      	ldrh	r3, [r0, #32]
 8006abe:	f023 0310 	bic.w	r3, r3, #16
 8006ac2:	041b      	lsls	r3, r3, #16
 8006ac4:	0c1b      	lsrs	r3, r3, #16
 8006ac6:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ac8:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006aca:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006acc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006ad0:	0512      	lsls	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006ad2:	f023 0320 	bic.w	r3, r3, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006ad6:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006ad8:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006ada:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006ade:	0c1b      	lsrs	r3, r3, #16
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006ae0:	f043 0310 	orr.w	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006ae4:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006ae6:	ea42 2808 	orr.w	r8, r2, r8, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006aea:	ea43 1c0c 	orr.w	ip, r3, ip, lsl #4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006aee:	f8a0 8018 	strh.w	r8, [r0, #24]
  TIMx->CCER = tmpccer;
 8006af2:	f8a0 c020 	strh.w	ip, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006af6:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006af8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006afc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006b00:	041b      	lsls	r3, r3, #16
 8006b02:	0c1b      	lsrs	r3, r3, #16
 8006b04:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006b06:	8b03      	ldrh	r3, [r0, #24]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006b0e:	b289      	uxth	r1, r1
 8006b10:	8301      	strh	r1, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006b12:	4770      	bx	lr

08006b14 <TIM_BDTRConfig>:
  *   structure that contains the BDTR Register configuration
  *   information for the TIM peripheral.
  * @retval : None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8006b14:	b410      	push	{r4}
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8006b16:	880b      	ldrh	r3, [r1, #0]
 8006b18:	884c      	ldrh	r4, [r1, #2]
 8006b1a:	888a      	ldrh	r2, [r1, #4]
 8006b1c:	4323      	orrs	r3, r4
 8006b1e:	88cc      	ldrh	r4, [r1, #6]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	890a      	ldrh	r2, [r1, #8]
 8006b24:	4323      	orrs	r3, r4
 8006b26:	894c      	ldrh	r4, [r1, #10]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	898a      	ldrh	r2, [r1, #12]
 8006b2c:	4323      	orrs	r3, r4
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8006b36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006b3c:	2300      	movs	r3, #0
  * @retval : None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8006b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b42:	8082      	strh	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006b44:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8006b46:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8006b48:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8006b4a:	7203      	strb	r3, [r0, #8]
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop

08006b50 <TIM_OCStructInit>:
  * @retval : None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8006b50:	2300      	movs	r3, #0
 8006b52:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8006b54:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8006b56:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8006b58:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8006b5a:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8006b5c:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8006b5e:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8006b60:	81c3      	strh	r3, [r0, #14]
 8006b62:	4770      	bx	lr

08006b64 <TIM_ICStructInit>:
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006b64:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8006b66:	2201      	movs	r2, #1
 8006b68:	8082      	strh	r2, [r0, #4]
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006b6a:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8006b6c:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8006b6e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8006b70:	8103      	strh	r3, [r0, #8]
 8006b72:	4770      	bx	lr

08006b74 <TIM_BDTRStructInit>:
  * @retval : None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8006b74:	2300      	movs	r3, #0
 8006b76:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8006b78:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8006b7a:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8006b7c:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8006b7e:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8006b80:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8006b82:	8183      	strh	r3, [r0, #12]
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop

08006b88 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006b88:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006b8a:	b929      	cbnz	r1, 8006b98 <TIM_Cmd+0x10>
    TIMx->CR1 |= CR1_CEN_Set;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8006b8c:	f023 0301 	bic.w	r3, r3, #1
 8006b90:	059b      	lsls	r3, r3, #22
 8006b92:	0d9b      	lsrs	r3, r3, #22
 8006b94:	8003      	strh	r3, [r0, #0]
 8006b96:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	f043 0301 	orr.w	r3, r3, #1
 8006b9e:	8003      	strh	r3, [r0, #0]
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop

08006ba4 <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006ba4:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006ba8:	b921      	cbnz	r1, 8006bb4 <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= BDTR_MOE_Set;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8006baa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006bae:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8006bb2:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006bb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8006bc2:	4770      	bx	lr

08006bc4 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8006bc4:	8983      	ldrh	r3, [r0, #12]
 8006bc6:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006bc8:	b91a      	cbnz	r2, 8006bd2 <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8006bca:	ea23 0101 	bic.w	r1, r3, r1
 8006bce:	8181      	strh	r1, [r0, #12]
 8006bd0:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8006bd2:	4319      	orrs	r1, r3
 8006bd4:	8181      	strh	r1, [r0, #12]
 8006bd6:	4770      	bx	lr

08006bd8 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8006bd8:	8281      	strh	r1, [r0, #20]
 8006bda:	4770      	bx	lr

08006bdc <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8006be2:	4770      	bx	lr

08006be4 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8006be4:	8983      	ldrh	r3, [r0, #12]
 8006be6:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006be8:	b91a      	cbnz	r2, 8006bf2 <TIM_DMACmd+0xe>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8006bea:	ea23 0101 	bic.w	r1, r3, r1
 8006bee:	8181      	strh	r1, [r0, #12]
 8006bf0:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8006bf2:	4319      	orrs	r1, r3
 8006bf4:	8181      	strh	r1, [r0, #12]
 8006bf6:	4770      	bx	lr

08006bf8 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8006bf8:	8903      	ldrh	r3, [r0, #8]
 8006bfa:	f023 0307 	bic.w	r3, r3, #7
 8006bfe:	041b      	lsls	r3, r3, #16
 8006c00:	0c1b      	lsrs	r3, r3, #16
 8006c02:	8103      	strh	r3, [r0, #8]
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop

08006c08 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c08:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c0e:	041b      	lsls	r3, r3, #16
 8006c10:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006c12:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c14:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006c16:	8903      	ldrh	r3, [r0, #8]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	f043 0307 	orr.w	r3, r3, #7
 8006c1e:	8103      	strh	r3, [r0, #8]
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop

08006c24 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006c24:	2960      	cmp	r1, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval : None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8006c26:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006c28:	d027      	beq.n	8006c7a <TIM_TIxExternalClockConfig+0x56>
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006c2a:	8c06      	ldrh	r6, [r0, #32]
 8006c2c:	f026 0601 	bic.w	r6, r6, #1
 8006c30:	0436      	lsls	r6, r6, #16
 8006c32:	0c36      	lsrs	r6, r6, #16
 8006c34:	8406      	strh	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c36:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8006c38:	8c04      	ldrh	r4, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006c3a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 8006c3e:	042d      	lsls	r5, r5, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006c40:	f024 0402 	bic.w	r4, r4, #2
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006c44:	0c2d      	lsrs	r5, r5, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006c46:	0424      	lsls	r4, r4, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006c48:	f045 0501 	orr.w	r5, r5, #1
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006c4c:	0c24      	lsrs	r4, r4, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006c4e:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006c52:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006c56:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006c58:	4322      	orrs	r2, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c5a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006c5c:	8402      	strh	r2, [r0, #32]
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c5e:	8903      	ldrh	r3, [r0, #8]
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
}
 8006c60:	bc70      	pop	{r4, r5, r6}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c66:	041b      	lsls	r3, r3, #16
 8006c68:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006c6a:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c6c:	8103      	strh	r3, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006c6e:	8903      	ldrh	r3, [r0, #8]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	f043 0307 	orr.w	r3, r3, #7
 8006c76:	8103      	strh	r3, [r0, #8]
}
 8006c78:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006c7a:	8c04      	ldrh	r4, [r0, #32]
 8006c7c:	f024 0410 	bic.w	r4, r4, #16
 8006c80:	0424      	lsls	r4, r4, #16
 8006c82:	0c24      	lsrs	r4, r4, #16
 8006c84:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c86:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8006c88:	8c04      	ldrh	r4, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006c8a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006c8e:	f024 0420 	bic.w	r4, r4, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006c92:	052d      	lsls	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006c94:	0424      	lsls	r4, r4, #16
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006c96:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006c98:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006c9a:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006c9e:	f044 0410 	orr.w	r4, r4, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006ca2:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006ca6:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006caa:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006cac:	b292      	uxth	r2, r2
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cae:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006cb0:	8402      	strh	r2, [r0, #32]
 8006cb2:	e7d4      	b.n	8006c5e <TIM_TIxExternalClockConfig+0x3a>

08006cb4 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8006cb4:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006cb6:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006cb8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006cbc:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006cbe:	431c      	orrs	r4, r3
 8006cc0:	b2a4      	uxth	r4, r4
 8006cc2:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cc4:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc6:	8903      	ldrh	r3, [r0, #8]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
}
 8006cc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8006ccc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006cd0:	041b      	lsls	r3, r3, #16
 8006cd2:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8006cd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cd8:	8103      	strh	r3, [r0, #8]
}
 8006cda:	4770      	bx	lr

08006cdc <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8006cdc:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006cde:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006ce0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006ce4:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006ce6:	431c      	orrs	r4, r3
 8006ce8:	b2a4      	uxth	r4, r4
 8006cea:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cec:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006cee:	8903      	ldrh	r3, [r0, #8]
}
 8006cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006cfa:	8103      	strh	r3, [r0, #8]
}
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop

08006d00 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval : None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8006d00:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006d02:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006d04:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006d08:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006d0a:	431c      	orrs	r4, r3
 8006d0c:	b2a4      	uxth	r4, r4
 8006d0e:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d10:	8101      	strh	r1, [r0, #8]
}
 8006d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8006d18:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8006d1a:	8282      	strh	r2, [r0, #20]
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop

08006d20 <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8006d20:	8803      	ldrh	r3, [r0, #0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8006d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d26:	059b      	lsls	r3, r3, #22
 8006d28:	0d9b      	lsrs	r3, r3, #22
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8006d2a:	4319      	orrs	r1, r3
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8006d2c:	8001      	strh	r1, [r0, #0]
 8006d2e:	4770      	bx	lr

08006d30 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d30:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d36:	041b      	lsls	r3, r3, #16
 8006d38:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006d3a:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d3c:	8101      	strh	r1, [r0, #8]
 8006d3e:	4770      	bx	lr

08006d40 <TIM_EncoderInterfaceConfig>:
  * @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval : None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8006d40:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d42:	8905      	ldrh	r5, [r0, #8]
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006d44:	8b04      	ldrh	r4, [r0, #24]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d46:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006d48:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8006d4c:	f026 0622 	bic.w	r6, r6, #34	; 0x22
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006d50:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8006d54:	0436      	lsls	r6, r6, #16
 8006d56:	0c36      	lsrs	r6, r6, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006d58:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006d5c:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006d5e:	4332      	orrs	r2, r6
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006d60:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006d62:	0c24      	lsrs	r4, r4, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006d64:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006d66:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006d6a:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8006d6e:	4329      	orrs	r1, r5
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006d70:	f044 0401 	orr.w	r4, r4, #1
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006d74:	b29e      	uxth	r6, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d76:	8101      	strh	r1, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006d78:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d7a:	8406      	strh	r6, [r0, #32]
}
 8006d7c:	bc70      	pop	{r4, r5, r6}
 8006d7e:	4770      	bx	lr

08006d80 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8006d80:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8006d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d86:	041b      	lsls	r3, r3, #16
 8006d88:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8006d8a:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006d8c:	8301      	strh	r1, [r0, #24]
 8006d8e:	4770      	bx	lr

08006d90 <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8006d90:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8006d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d96:	041b      	lsls	r3, r3, #16
 8006d98:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8006d9a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006d9e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006da0:	8303      	strh	r3, [r0, #24]
 8006da2:	4770      	bx	lr

08006da4 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8006da4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8006da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006daa:	041b      	lsls	r3, r3, #16
 8006dac:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8006dae:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006db0:	8381      	strh	r1, [r0, #28]
 8006db2:	4770      	bx	lr

08006db4 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8006db4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8006db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dba:	041b      	lsls	r3, r3, #16
 8006dbc:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8006dbe:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006dc2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006dc4:	8383      	strh	r3, [r0, #28]
 8006dc6:	4770      	bx	lr

08006dc8 <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006dc8:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006dca:	b929      	cbnz	r1, 8006dd8 <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= CR1_ARPE_Set;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8006dcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dd0:	059b      	lsls	r3, r3, #22
 8006dd2:	0d9b      	lsrs	r3, r3, #22
 8006dd4:	8003      	strh	r3, [r0, #0]
 8006dd6:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dde:	8003      	strh	r3, [r0, #0]
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop

08006de4 <TIM_SelectCOM>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006de4:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006de6:	b929      	cbnz	r1, 8006df4 <TIM_SelectCOM+0x10>
    TIMx->CR2 |= CR2_CCUS_Set;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8006de8:	f023 0304 	bic.w	r3, r3, #4
 8006dec:	041b      	lsls	r3, r3, #16
 8006dee:	0c1b      	lsrs	r3, r3, #16
 8006df0:	8083      	strh	r3, [r0, #4]
 8006df2:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f043 0304 	orr.w	r3, r3, #4
 8006dfa:	8083      	strh	r3, [r0, #4]
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop

08006e00 <TIM_SelectCCDMA>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006e00:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e02:	b929      	cbnz	r1, 8006e10 <TIM_SelectCCDMA+0x10>
    TIMx->CR2 |= CR2_CCDS_Set;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8006e04:	f023 0308 	bic.w	r3, r3, #8
 8006e08:	041b      	lsls	r3, r3, #16
 8006e0a:	0c1b      	lsrs	r3, r3, #16
 8006e0c:	8083      	strh	r3, [r0, #4]
 8006e0e:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	f043 0308 	orr.w	r3, r3, #8
 8006e16:	8083      	strh	r3, [r0, #4]
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop

08006e1c <TIM_CCPreloadControl>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006e1c:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e1e:	b929      	cbnz	r1, 8006e2c <TIM_CCPreloadControl+0x10>
    TIMx->CR2 |= CR2_CCPC_Set;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8006e20:	f023 0301 	bic.w	r3, r3, #1
 8006e24:	041b      	lsls	r3, r3, #16
 8006e26:	0c1b      	lsrs	r3, r3, #16
 8006e28:	8083      	strh	r3, [r0, #4]
 8006e2a:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	f043 0301 	orr.w	r3, r3, #1
 8006e32:	8083      	strh	r3, [r0, #4]
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop

08006e38 <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8006e38:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8006e3a:	f023 0308 	bic.w	r3, r3, #8
 8006e3e:	041b      	lsls	r3, r3, #16
 8006e40:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8006e42:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006e44:	8301      	strh	r1, [r0, #24]
 8006e46:	4770      	bx	lr

08006e48 <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8006e48:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8006e4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e4e:	041b      	lsls	r3, r3, #16
 8006e50:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8006e52:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006e56:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006e58:	8303      	strh	r3, [r0, #24]
 8006e5a:	4770      	bx	lr

08006e5c <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8006e5c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8006e5e:	f023 0308 	bic.w	r3, r3, #8
 8006e62:	041b      	lsls	r3, r3, #16
 8006e64:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8006e66:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006e68:	8381      	strh	r1, [r0, #28]
 8006e6a:	4770      	bx	lr

08006e6c <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8006e6c:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8006e6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e72:	041b      	lsls	r3, r3, #16
 8006e74:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8006e76:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006e7a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006e7c:	8383      	strh	r3, [r0, #28]
 8006e7e:	4770      	bx	lr

08006e80 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006e80:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8006e82:	f023 0304 	bic.w	r3, r3, #4
 8006e86:	041b      	lsls	r3, r3, #16
 8006e88:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8006e8a:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006e8c:	8301      	strh	r1, [r0, #24]
 8006e8e:	4770      	bx	lr

08006e90 <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006e90:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8006e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e96:	041b      	lsls	r3, r3, #16
 8006e98:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8006e9a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006e9e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006ea0:	8303      	strh	r3, [r0, #24]
 8006ea2:	4770      	bx	lr

08006ea4 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006ea4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8006ea6:	f023 0304 	bic.w	r3, r3, #4
 8006eaa:	041b      	lsls	r3, r3, #16
 8006eac:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8006eae:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006eb0:	8381      	strh	r1, [r0, #28]
 8006eb2:	4770      	bx	lr

08006eb4 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006eb4:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8006eb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eba:	041b      	lsls	r3, r3, #16
 8006ebc:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8006ebe:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ec2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006ec4:	8383      	strh	r3, [r0, #28]
 8006ec6:	4770      	bx	lr

08006ec8 <TIM_ClearOC1Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8006ec8:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8006eca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ece:	041b      	lsls	r3, r3, #16
 8006ed0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8006ed2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006ed4:	8301      	strh	r1, [r0, #24]
 8006ed6:	4770      	bx	lr

08006ed8 <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8006ed8:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8006eda:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8006ede:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ee2:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006ee4:	8303      	strh	r3, [r0, #24]
 8006ee6:	4770      	bx	lr

08006ee8 <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8006ee8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8006eea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006eee:	041b      	lsls	r3, r3, #16
 8006ef0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8006ef2:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006ef4:	8381      	strh	r1, [r0, #28]
 8006ef6:	4770      	bx	lr

08006ef8 <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8006ef8:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8006efa:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8006efe:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f02:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006f04:	8383      	strh	r3, [r0, #28]
 8006f06:	4770      	bx	lr

08006f08 <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006f08:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006f0a:	f023 0302 	bic.w	r3, r3, #2
 8006f0e:	041b      	lsls	r3, r3, #16
 8006f10:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8006f12:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f14:	8401      	strh	r1, [r0, #32]
 8006f16:	4770      	bx	lr

08006f18 <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8006f18:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8006f1a:	f023 0308 	bic.w	r3, r3, #8
 8006f1e:	041b      	lsls	r3, r3, #16
 8006f20:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8006f22:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f24:	8401      	strh	r1, [r0, #32]
 8006f26:	4770      	bx	lr

08006f28 <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006f28:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006f2a:	f023 0320 	bic.w	r3, r3, #32
 8006f2e:	041b      	lsls	r3, r3, #16
 8006f30:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8006f32:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8006f36:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f38:	8403      	strh	r3, [r0, #32]
 8006f3a:	4770      	bx	lr

08006f3c <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8006f3c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8006f3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f42:	041b      	lsls	r3, r3, #16
 8006f44:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8006f46:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8006f4a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f4c:	8403      	strh	r3, [r0, #32]
 8006f4e:	4770      	bx	lr

08006f50 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006f50:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006f52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f56:	041b      	lsls	r3, r3, #16
 8006f58:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8006f5a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f5e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f60:	8403      	strh	r3, [r0, #32]
 8006f62:	4770      	bx	lr

08006f64 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8006f64:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8006f66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f6a:	041b      	lsls	r3, r3, #16
 8006f6c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8006f6e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f72:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f74:	8403      	strh	r3, [r0, #32]
 8006f76:	4770      	bx	lr

08006f78 <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006f78:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006f7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f7e:	041b      	lsls	r3, r3, #16
 8006f80:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8006f82:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8006f86:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006f88:	8403      	strh	r3, [r0, #32]
 8006f8a:	4770      	bx	lr

08006f8c <TIM_CCxCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	408b      	lsls	r3, r1
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8006f90:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006f92:	8c01      	ldrh	r1, [r0, #32]
 8006f94:	b289      	uxth	r1, r1
 8006f96:	ea21 0303 	bic.w	r3, r1, r3
 8006f9a:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8006f9c:	8c01      	ldrh	r1, [r0, #32]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	b292      	uxth	r2, r2
 8006fa2:	8402      	strh	r2, [r0, #32]
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop

08006fa8 <TIM_CCxNCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 8006fa8:	2304      	movs	r3, #4
 8006faa:	408b      	lsls	r3, r1
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8006fac:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 8006fae:	8c01      	ldrh	r1, [r0, #32]
 8006fb0:	b289      	uxth	r1, r1
 8006fb2:	ea21 0303 	bic.w	r3, r1, r3
 8006fb6:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8006fb8:	8c01      	ldrh	r1, [r0, #32]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	b292      	uxth	r2, r2
 8006fbe:	8402      	strh	r2, [r0, #32]
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop

08006fc4 <TIM_SelectOCxM>:
  * @arg TIM_ForcedAction_Active
  * @arg TIM_ForcedAction_InActive
  * @retval : None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8006fc4:	b430      	push	{r4, r5}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006fc6:	2401      	movs	r4, #1
 8006fc8:	408c      	lsls	r4, r1
 8006fca:	8c05      	ldrh	r5, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006fcc:	f64f 73f7 	movw	r3, #65527	; 0xfff7
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006fd0:	b2ad      	uxth	r5, r5
 8006fd2:	ea25 0404 	bic.w	r4, r5, r4
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006fd6:	400b      	ands	r3, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006fd8:	8404      	strh	r4, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006fda:	b17b      	cbz	r3, 8006ffc <TIM_SelectOCxM+0x38>
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8006fdc:	3904      	subs	r1, #4
 8006fde:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8006fe2:	3018      	adds	r0, #24
 8006fe4:	5844      	ldr	r4, [r0, r1]
 8006fe6:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8006fea:	4023      	ands	r3, r4
 8006fec:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
 8006fee:	5843      	ldr	r3, [r0, r1]
 8006ff0:	0212      	lsls	r2, r2, #8
 8006ff2:	b292      	uxth	r2, r2
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	5042      	str	r2, [r0, r1]
  }
}
 8006ff8:	bc30      	pop	{r4, r5}
 8006ffa:	4770      	bx	lr
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8006ffc:	3018      	adds	r0, #24
 8006ffe:	0849      	lsrs	r1, r1, #1
 8007000:	5844      	ldr	r4, [r0, r1]
 8007002:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8007006:	4023      	ands	r3, r4
 8007008:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 800700a:	5843      	ldr	r3, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 800700c:	bc30      	pop	{r4, r5}
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 800700e:	431a      	orrs	r2, r3
 8007010:	5042      	str	r2, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 8007012:	4770      	bx	lr

08007014 <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8007014:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007016:	b929      	cbnz	r1, 8007024 <TIM_UpdateDisableConfig+0x10>
    TIMx->CR1 |= CR1_UDIS_Set;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8007018:	f023 0302 	bic.w	r3, r3, #2
 800701c:	059b      	lsls	r3, r3, #22
 800701e:	0d9b      	lsrs	r3, r3, #22
 8007020:	8003      	strh	r3, [r0, #0]
 8007022:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8007024:	b29b      	uxth	r3, r3
 8007026:	f043 0302 	orr.w	r3, r3, #2
 800702a:	8003      	strh	r3, [r0, #0]
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop

08007030 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8007030:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8007032:	b929      	cbnz	r1, 8007040 <TIM_UpdateRequestConfig+0x10>
    TIMx->CR1 |= CR1_URS_Set;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8007034:	f023 0304 	bic.w	r3, r3, #4
 8007038:	059b      	lsls	r3, r3, #22
 800703a:	0d9b      	lsrs	r3, r3, #22
 800703c:	8003      	strh	r3, [r0, #0]
 800703e:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8007040:	b29b      	uxth	r3, r3
 8007042:	f043 0304 	orr.w	r3, r3, #4
 8007046:	8003      	strh	r3, [r0, #0]
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop

0800704c <TIM_SelectHallSensor>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800704c:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800704e:	b929      	cbnz	r1, 800705c <TIM_SelectHallSensor+0x10>
    TIMx->CR2 |= CR2_TI1S_Set;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8007050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007054:	041b      	lsls	r3, r3, #16
 8007056:	0c1b      	lsrs	r3, r3, #16
 8007058:	8083      	strh	r3, [r0, #4]
 800705a:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800705c:	b29b      	uxth	r3, r3
 800705e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007062:	8083      	strh	r3, [r0, #4]
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop

08007068 <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8007068:	8803      	ldrh	r3, [r0, #0]
 800706a:	f023 0308 	bic.w	r3, r3, #8
 800706e:	059b      	lsls	r3, r3, #22
 8007070:	0d9b      	lsrs	r3, r3, #22
 8007072:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8007074:	8803      	ldrh	r3, [r0, #0]
 8007076:	b29b      	uxth	r3, r3
 8007078:	4319      	orrs	r1, r3
 800707a:	8001      	strh	r1, [r0, #0]
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop

08007080 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8007080:	8883      	ldrh	r3, [r0, #4]
 8007082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007086:	041b      	lsls	r3, r3, #16
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800708c:	8883      	ldrh	r3, [r0, #4]
 800708e:	b29b      	uxth	r3, r3
 8007090:	4319      	orrs	r1, r3
 8007092:	8081      	strh	r1, [r0, #4]
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop

08007098 <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8007098:	8903      	ldrh	r3, [r0, #8]
 800709a:	f023 0307 	bic.w	r3, r3, #7
 800709e:	041b      	lsls	r3, r3, #16
 80070a0:	0c1b      	lsrs	r3, r3, #16
 80070a2:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80070a4:	8903      	ldrh	r3, [r0, #8]
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	4319      	orrs	r1, r3
 80070aa:	8101      	strh	r1, [r0, #8]
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop

080070b0 <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80070b0:	8903      	ldrh	r3, [r0, #8]
 80070b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070b6:	041b      	lsls	r3, r3, #16
 80070b8:	0c1b      	lsrs	r3, r3, #16
 80070ba:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80070bc:	8903      	ldrh	r3, [r0, #8]
 80070be:	b29b      	uxth	r3, r3
 80070c0:	4319      	orrs	r1, r3
 80070c2:	8101      	strh	r1, [r0, #8]
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop

080070c8 <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80070c8:	8481      	strh	r1, [r0, #36]	; 0x24
 80070ca:	4770      	bx	lr

080070cc <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80070cc:	8581      	strh	r1, [r0, #44]	; 0x2c
 80070ce:	4770      	bx	lr

080070d0 <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80070d0:	8681      	strh	r1, [r0, #52]	; 0x34
 80070d2:	4770      	bx	lr

080070d4 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80070d4:	8701      	strh	r1, [r0, #56]	; 0x38
 80070d6:	4770      	bx	lr

080070d8 <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80070d8:	8781      	strh	r1, [r0, #60]	; 0x3c
 80070da:	4770      	bx	lr

080070dc <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80070dc:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop

080070e4 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80070e4:	8b03      	ldrh	r3, [r0, #24]
 80070e6:	f023 030c 	bic.w	r3, r3, #12
 80070ea:	041b      	lsls	r3, r3, #16
 80070ec:	0c1b      	lsrs	r3, r3, #16
 80070ee:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80070f0:	8b03      	ldrh	r3, [r0, #24]
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	4319      	orrs	r1, r3
 80070f6:	8301      	strh	r1, [r0, #24]
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop

080070fc <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80070fc:	8b03      	ldrh	r3, [r0, #24]
 80070fe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007102:	041b      	lsls	r3, r3, #16
 8007104:	0c1b      	lsrs	r3, r3, #16
 8007106:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8007108:	8b03      	ldrh	r3, [r0, #24]
 800710a:	b29b      	uxth	r3, r3
 800710c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007110:	b28b      	uxth	r3, r1
 8007112:	8303      	strh	r3, [r0, #24]
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop

08007118 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8007118:	8b83      	ldrh	r3, [r0, #28]
 800711a:	f023 030c 	bic.w	r3, r3, #12
 800711e:	041b      	lsls	r3, r3, #16
 8007120:	0c1b      	lsrs	r3, r3, #16
 8007122:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8007124:	8b83      	ldrh	r3, [r0, #28]
 8007126:	b29b      	uxth	r3, r3
 8007128:	4319      	orrs	r1, r3
 800712a:	8381      	strh	r1, [r0, #28]
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop

08007130 <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8007130:	8b83      	ldrh	r3, [r0, #28]
 8007132:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007136:	041b      	lsls	r3, r3, #16
 8007138:	0c1b      	lsrs	r3, r3, #16
 800713a:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800713c:	8b83      	ldrh	r3, [r0, #28]
 800713e:	b29b      	uxth	r3, r3
 8007140:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007144:	b28b      	uxth	r3, r1
 8007146:	8383      	strh	r3, [r0, #28]
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop

0800714c <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 800714c:	8803      	ldrh	r3, [r0, #0]
 800714e:	b2db      	uxtb	r3, r3
 8007150:	8003      	strh	r3, [r0, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8007152:	8803      	ldrh	r3, [r0, #0]
 8007154:	b29b      	uxth	r3, r3
 8007156:	4319      	orrs	r1, r3
 8007158:	8001      	strh	r1, [r0, #0]
 800715a:	4770      	bx	lr

0800715c <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 800715c:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 800715e:	b280      	uxth	r0, r0
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop

08007164 <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8007164:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8007166:	b280      	uxth	r0, r0
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop

0800716c <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 800716c:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 800716e:	b280      	uxth	r0, r0
 8007170:	4770      	bx	lr
 8007172:	bf00      	nop

08007174 <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8007174:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8007178:	b280      	uxth	r0, r0
 800717a:	4770      	bx	lr

0800717c <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 800717c:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 800717e:	b280      	uxth	r0, r0
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop

08007184 <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8007184:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8007186:	b280      	uxth	r0, r0
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop

0800718c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 800718c:	8a03      	ldrh	r3, [r0, #16]
 800718e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8007190:	bf0c      	ite	eq
 8007192:	2000      	moveq	r0, #0
 8007194:	2001      	movne	r0, #1
 8007196:	4770      	bx	lr

08007198 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8007198:	43c9      	mvns	r1, r1
 800719a:	b289      	uxth	r1, r1
 800719c:	8201      	strh	r1, [r0, #16]
 800719e:	4770      	bx	lr

080071a0 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80071a0:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80071a2:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80071a4:	4211      	tst	r1, r2
 80071a6:	bf0c      	ite	eq
 80071a8:	2000      	moveq	r0, #0
 80071aa:	2001      	movne	r0, #1
 80071ac:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80071ae:	bf0c      	ite	eq
 80071b0:	2000      	moveq	r0, #0
 80071b2:	f000 0001 	andne.w	r0, r0, #1
 80071b6:	4770      	bx	lr

080071b8 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80071b8:	43c9      	mvns	r1, r1
 80071ba:	b289      	uxth	r1, r1
 80071bc:	8201      	strh	r1, [r0, #16]
 80071be:	4770      	bx	lr

080071c0 <USART_DeInit>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval : None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 80071c0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 80071c2:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 80071c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80071ca:	4298      	cmp	r0, r3
 80071cc:	d04a      	beq.n	8007264 <USART_DeInit+0xa4>
 80071ce:	d817      	bhi.n	8007200 <USART_DeInit+0x40>
 80071d0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80071d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80071d8:	4298      	cmp	r0, r3
 80071da:	d037      	beq.n	800724c <USART_DeInit+0x8c>
 80071dc:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80071e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80071e4:	4298      	cmp	r0, r3
 80071e6:	d124      	bne.n	8007232 <USART_DeInit+0x72>
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80071e8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80071ec:	2101      	movs	r1, #1
 80071ee:	f7fe fd93 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 80071f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80071f6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80071fa:	2100      	movs	r1, #0
 80071fc:	f7fe bd8c 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8007200:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8007204:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007208:	4298      	cmp	r0, r3
 800720a:	d013      	beq.n	8007234 <USART_DeInit+0x74>
 800720c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8007210:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007214:	4298      	cmp	r0, r3
 8007216:	d10b      	bne.n	8007230 <USART_DeInit+0x70>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8007218:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800721c:	2101      	movs	r1, #1
 800721e:	f7fe fd6d 	bl	8005cfc <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007222:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8007226:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800722a:	2100      	movs	r1, #0
 800722c:	f7fe bd66 	b.w	8005cfc <RCC_APB2PeriphResetCmd>
 8007230:	bd08      	pop	{r3, pc}
 8007232:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8007234:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007238:	2101      	movs	r1, #1
 800723a:	f7fe fd6d 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 800723e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8007242:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007246:	2100      	movs	r1, #0
 8007248:	f7fe bd66 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800724c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007250:	2101      	movs	r1, #1
 8007252:	f7fe fd61 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800725a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800725e:	2100      	movs	r1, #0
 8007260:	f7fe bd5a 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8007264:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007268:	2101      	movs	r1, #1
 800726a:	f7fe fd55 	bl	8005d18 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 800726e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8007272:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007276:	2100      	movs	r1, #0
 8007278:	f7fe bd4e 	b.w	8005d18 <RCC_APB1PeriphResetCmd>

0800727c <USART_Init>:
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800727c:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800727e:	88ca      	ldrh	r2, [r1, #6]

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8007280:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007284:	041b      	lsls	r3, r3, #16
 8007286:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8007288:	4313      	orrs	r3, r2
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800728a:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800728c:	8203      	strh	r3, [r0, #16]
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800728e:	8983      	ldrh	r3, [r0, #12]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007290:	4604      	mov	r4, r0
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007292:	888a      	ldrh	r2, [r1, #4]
 8007294:	8908      	ldrh	r0, [r1, #8]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8007296:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800729a:	460d      	mov	r5, r1
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800729c:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80072a0:	8949      	ldrh	r1, [r1, #10]
 80072a2:	4302      	orrs	r2, r0
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80072a4:	041b      	lsls	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80072a6:	430a      	orrs	r2, r1
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80072a8:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80072aa:	4313      	orrs	r3, r2
 80072ac:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80072ae:	81a3      	strh	r3, [r4, #12]
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80072b0:	8aa3      	ldrh	r3, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80072b2:	89aa      	ldrh	r2, [r5, #12]
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80072b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b8:	041b      	lsls	r3, r3, #16
 80072ba:	0c1b      	lsrs	r3, r3, #16
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80072bc:	b087      	sub	sp, #28
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80072be:	4313      	orrs	r3, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80072c0:	82a3      	strh	r3, [r4, #20]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80072c2:	a801      	add	r0, sp, #4
 80072c4:	f7fe fc94 	bl	8005bf0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80072c8:	9904      	ldr	r1, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80072ca:	9b03      	ldr	r3, [sp, #12]
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80072cc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80072d0:	f2c4 0201 	movt	r2, #16385	; 0x4001
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80072d4:	6828      	ldr	r0, [r5, #0]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80072d6:	4294      	cmp	r4, r2
 80072d8:	bf08      	it	eq
 80072da:	460b      	moveq	r3, r1
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80072dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80072e0:	0081      	lsls	r1, r0, #2
 80072e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80072e6:	f248 521f 	movw	r2, #34079	; 0x851f
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80072ea:	fbb3 f3f1 	udiv	r3, r3, r1
  tmpreg = (integerdivider / 0x64) << 0x04;
 80072ee:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
 80072f2:	fba2 0103 	umull	r0, r1, r2, r3
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80072f6:	2064      	movs	r0, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80072f8:	0949      	lsrs	r1, r1, #5
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80072fa:	fb01 3310 	mls	r3, r1, r0, r3
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
 80072fe:	011b      	lsls	r3, r3, #4
 8007300:	3332      	adds	r3, #50	; 0x32
 8007302:	fba2 0203 	umull	r0, r2, r2, r3
 8007306:	f3c2 1243 	ubfx	r2, r2, #5, #4
 800730a:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800730e:	b289      	uxth	r1, r1
 8007310:	8121      	strh	r1, [r4, #8]
}
 8007312:	b007      	add	sp, #28
 8007314:	bd30      	pop	{r4, r5, pc}
 8007316:	bf00      	nop

08007318 <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8007318:	2300      	movs	r3, #0
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800731a:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800731e:	220c      	movs	r2, #12
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8007320:	6001      	str	r1, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007322:	8142      	strh	r2, [r0, #10]
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8007324:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8007326:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8007328:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800732a:	8183      	strh	r3, [r0, #12]
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop

08007330 <USART_ClockInit>:
  *   USART peripheral.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval : None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8007330:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007332:	880a      	ldrh	r2, [r1, #0]
 8007334:	884d      	ldrh	r5, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007336:	8a03      	ldrh	r3, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007338:	888c      	ldrh	r4, [r1, #4]
 800733a:	432a      	orrs	r2, r5
 800733c:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800733e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007342:	4322      	orrs	r2, r4
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8007344:	041b      	lsls	r3, r3, #16
 8007346:	0c1b      	lsrs	r3, r3, #16
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007348:	430a      	orrs	r2, r1
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800734a:	4313      	orrs	r3, r2
 800734c:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800734e:	8203      	strh	r3, [r0, #16]
}
 8007350:	bc30      	pop	{r4, r5}
 8007352:	4770      	bx	lr

08007354 <USART_ClockStructInit>:
  * @retval : None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8007354:	2300      	movs	r3, #0
 8007356:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8007358:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800735a:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800735c:	80c3      	strh	r3, [r0, #6]
 800735e:	4770      	bx	lr

08007360 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007360:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007362:	b929      	cbnz	r1, 8007370 <USART_Cmd+0x10>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8007364:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007368:	041b      	lsls	r3, r3, #16
 800736a:	0c1b      	lsrs	r3, r3, #16
 800736c:	8183      	strh	r3, [r0, #12]
 800736e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007370:	b29b      	uxth	r3, r3
 8007372:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007376:	8183      	strh	r3, [r0, #12]
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop

0800737c <USART_ITConfig>:
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 800737c:	f001 031f 	and.w	r3, r1, #31
  * @param NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8007380:	b410      	push	{r4}
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007382:	f3c1 1142 	ubfx	r1, r1, #5, #3
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8007386:	2401      	movs	r4, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8007388:	42a1      	cmp	r1, r4
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 800738a:	fa04 f303 	lsl.w	r3, r4, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 800738e:	bf08      	it	eq
 8007390:	300c      	addeq	r0, #12
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8007392:	d003      	beq.n	800739c <USART_ITConfig+0x20>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8007394:	2902      	cmp	r1, #2
  {
    usartxbase += 0x10;
 8007396:	bf0c      	ite	eq
 8007398:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800739a:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800739c:	6804      	ldr	r4, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 800739e:	b92a      	cbnz	r2, 80073ac <USART_ITConfig+0x30>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80073a0:	ea24 0303 	bic.w	r3, r4, r3
 80073a4:	6003      	str	r3, [r0, #0]
  }
}
 80073a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073aa:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80073ac:	4323      	orrs	r3, r4
 80073ae:	6003      	str	r3, [r0, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80073b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop

080073b8 <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80073b8:	8a83      	ldrh	r3, [r0, #20]
 80073ba:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80073bc:	b91a      	cbnz	r2, 80073c6 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80073be:	ea23 0101 	bic.w	r1, r3, r1
 80073c2:	8281      	strh	r1, [r0, #20]
 80073c4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80073c6:	4319      	orrs	r1, r3
 80073c8:	8281      	strh	r1, [r0, #20]
 80073ca:	4770      	bx	lr

080073cc <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80073cc:	8a03      	ldrh	r3, [r0, #16]
 80073ce:	f023 030f 	bic.w	r3, r3, #15
 80073d2:	041b      	lsls	r3, r3, #16
 80073d4:	0c1b      	lsrs	r3, r3, #16
 80073d6:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80073d8:	8a03      	ldrh	r3, [r0, #16]
 80073da:	b29b      	uxth	r3, r3
 80073dc:	4319      	orrs	r1, r3
 80073de:	8201      	strh	r1, [r0, #16]
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop

080073e4 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80073e4:	8983      	ldrh	r3, [r0, #12]
 80073e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073ea:	041b      	lsls	r3, r3, #16
 80073ec:	0c1b      	lsrs	r3, r3, #16
 80073ee:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80073f0:	8983      	ldrh	r3, [r0, #12]
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	4319      	orrs	r1, r3
 80073f6:	8181      	strh	r1, [r0, #12]
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop

080073fc <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80073fc:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80073fe:	b929      	cbnz	r1, 800740c <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= CR1_RWU_Set;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8007400:	f023 0302 	bic.w	r3, r3, #2
 8007404:	041b      	lsls	r3, r3, #16
 8007406:	0c1b      	lsrs	r3, r3, #16
 8007408:	8183      	strh	r3, [r0, #12]
 800740a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800740c:	b29b      	uxth	r3, r3
 800740e:	f043 0302 	orr.w	r3, r3, #2
 8007412:	8183      	strh	r3, [r0, #12]
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop

08007418 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8007418:	8a03      	ldrh	r3, [r0, #16]
 800741a:	f023 0320 	bic.w	r3, r3, #32
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	0c1b      	lsrs	r3, r3, #16
 8007422:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8007424:	8a03      	ldrh	r3, [r0, #16]
 8007426:	b29b      	uxth	r3, r3
 8007428:	4319      	orrs	r1, r3
 800742a:	8201      	strh	r1, [r0, #16]
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop

08007430 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007430:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007432:	b929      	cbnz	r1, 8007440 <USART_LINCmd+0x10>
    USARTx->CR2 |= CR2_LINEN_Set;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8007434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007438:	041b      	lsls	r3, r3, #16
 800743a:	0c1b      	lsrs	r3, r3, #16
 800743c:	8203      	strh	r3, [r0, #16]
 800743e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007440:	b29b      	uxth	r3, r3
 8007442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007446:	8203      	strh	r3, [r0, #16]
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop

0800744c <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800744c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8007450:	8081      	strh	r1, [r0, #4]
 8007452:	4770      	bx	lr

08007454 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8007454:	8880      	ldrh	r0, [r0, #4]
}
 8007456:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800745a:	4770      	bx	lr

0800745c <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 800745c:	8983      	ldrh	r3, [r0, #12]
 800745e:	b29b      	uxth	r3, r3
 8007460:	f043 0301 	orr.w	r3, r3, #1
 8007464:	8183      	strh	r3, [r0, #12]
 8007466:	4770      	bx	lr

08007468 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8007468:	8b03      	ldrh	r3, [r0, #24]
 800746a:	b2db      	uxtb	r3, r3
 800746c:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800746e:	8b03      	ldrh	r3, [r0, #24]
 8007470:	b29b      	uxth	r3, r3
 8007472:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007476:	8301      	strh	r1, [r0, #24]
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop

0800747c <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 800747c:	8b03      	ldrh	r3, [r0, #24]
 800747e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007482:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8007484:	8b03      	ldrh	r3, [r0, #24]
 8007486:	b29b      	uxth	r3, r3
 8007488:	4319      	orrs	r1, r3
 800748a:	8301      	strh	r1, [r0, #24]
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop

08007490 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8007490:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007492:	b929      	cbnz	r1, 80074a0 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= CR3_SCEN_Set;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8007494:	f023 0320 	bic.w	r3, r3, #32
 8007498:	041b      	lsls	r3, r3, #16
 800749a:	0c1b      	lsrs	r3, r3, #16
 800749c:	8283      	strh	r3, [r0, #20]
 800749e:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	f043 0320 	orr.w	r3, r3, #32
 80074a6:	8283      	strh	r3, [r0, #20]
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop

080074ac <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80074ac:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80074ae:	b929      	cbnz	r1, 80074bc <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= CR3_NACK_Set;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80074b0:	f023 0310 	bic.w	r3, r3, #16
 80074b4:	041b      	lsls	r3, r3, #16
 80074b6:	0c1b      	lsrs	r3, r3, #16
 80074b8:	8283      	strh	r3, [r0, #20]
 80074ba:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80074bc:	b29b      	uxth	r3, r3
 80074be:	f043 0310 	orr.w	r3, r3, #16
 80074c2:	8283      	strh	r3, [r0, #20]
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop

080074c8 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80074c8:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80074ca:	b929      	cbnz	r1, 80074d8 <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= CR3_HDSEL_Set;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80074cc:	f023 0308 	bic.w	r3, r3, #8
 80074d0:	041b      	lsls	r3, r3, #16
 80074d2:	0c1b      	lsrs	r3, r3, #16
 80074d4:	8283      	strh	r3, [r0, #20]
 80074d6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80074d8:	b29b      	uxth	r3, r3
 80074da:	f043 0308 	orr.w	r3, r3, #8
 80074de:	8283      	strh	r3, [r0, #20]
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop

080074e4 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80074e4:	8a83      	ldrh	r3, [r0, #20]
 80074e6:	f023 0304 	bic.w	r3, r3, #4
 80074ea:	041b      	lsls	r3, r3, #16
 80074ec:	0c1b      	lsrs	r3, r3, #16
 80074ee:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80074f0:	8a83      	ldrh	r3, [r0, #20]
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	4319      	orrs	r1, r3
 80074f6:	8281      	strh	r1, [r0, #20]
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop

080074fc <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80074fc:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80074fe:	b929      	cbnz	r1, 800750c <USART_IrDACmd+0x10>
    USARTx->CR3 |= CR3_IREN_Set;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8007500:	f023 0302 	bic.w	r3, r3, #2
 8007504:	041b      	lsls	r3, r3, #16
 8007506:	0c1b      	lsrs	r3, r3, #16
 8007508:	8283      	strh	r3, [r0, #20]
 800750a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800750c:	b29b      	uxth	r3, r3
 800750e:	f043 0302 	orr.w	r3, r3, #2
 8007512:	8283      	strh	r3, [r0, #20]
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop

08007518 <USART_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8007518:	8803      	ldrh	r3, [r0, #0]
 800751a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800751c:	bf0c      	ite	eq
 800751e:	2000      	moveq	r0, #0
 8007520:	2001      	movne	r0, #1
 8007522:	4770      	bx	lr

08007524 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8007524:	43c9      	mvns	r1, r1
 8007526:	b289      	uxth	r1, r1
 8007528:	8001      	strh	r1, [r0, #0]
 800752a:	4770      	bx	lr

0800752c <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800752c:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @arg USART_IT_FE:   Framing Error interrupt
  * @arg USART_IT_PE:   Parity Error interrupt
  * @retval : The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8007530:	b410      	push	{r4}
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8007532:	f001 021f 	and.w	r2, r1, #31
 8007536:	2401      	movs	r4, #1
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007538:	2b01      	cmp	r3, #1
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 800753a:	fa04 f402 	lsl.w	r4, r4, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800753e:	d017      	beq.n	8007570 <USART_GetITStatus+0x44>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007540:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8007542:	bf0c      	ite	eq
 8007544:	8a02      	ldrheq	r2, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8007546:	8a82      	ldrhne	r2, [r0, #20]
 8007548:	b292      	uxth	r2, r2
 800754a:	4022      	ands	r2, r4
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 800754c:	2301      	movs	r3, #1
 800754e:	0a09      	lsrs	r1, r1, #8
 8007550:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
 8007554:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8007556:	f85d 4b04 	ldr.w	r4, [sp], #4
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800755a:	b29b      	uxth	r3, r3
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800755c:	4219      	tst	r1, r3
 800755e:	bf0c      	ite	eq
 8007560:	2000      	moveq	r0, #0
 8007562:	2001      	movne	r0, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8007564:	2a00      	cmp	r2, #0
 8007566:	bf0c      	ite	eq
 8007568:	2000      	moveq	r0, #0
 800756a:	f000 0001 	andne.w	r0, r0, #1
 800756e:	4770      	bx	lr
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8007570:	8982      	ldrh	r2, [r0, #12]
 8007572:	b292      	uxth	r2, r2
 8007574:	4022      	ands	r2, r4
 8007576:	e7e9      	b.n	800754c <USART_GetITStatus+0x20>

08007578 <USART_ClearITPendingBit>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;
  itmask = (uint16_t)((uint16_t)0x01 << bitpos);
 8007578:	0a09      	lsrs	r1, r1, #8
 800757a:	2301      	movs	r3, #1
 800757c:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 800757e:	43db      	mvns	r3, r3
 8007580:	b29b      	uxth	r3, r3
 8007582:	8003      	strh	r3, [r0, #0]
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop

08007588 <WWDG_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void WWDG_DeInit(void)
{
 8007588:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 800758a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800758e:	2101      	movs	r1, #1
 8007590:	f7fe fbc2 	bl	8005d18 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
}
 8007594:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8007598:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800759c:	2100      	movs	r1, #0
 800759e:	f7fe bbbb 	b.w	8005d18 <RCC_APB1PeriphResetCmd>
 80075a2:	bf00      	nop

080075a4 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 80075a4:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80075a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 80075b2:	4310      	orrs	r0, r2
  /* Store the new value */
  WWDG->CFR = tmpreg;
 80075b4:	6058      	str	r0, [r3, #4]
 80075b6:	4770      	bx	lr

080075b8 <WWDG_SetWindowValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 80075b8:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80075bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80075c0:	685a      	ldr	r2, [r3, #4]
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 80075c2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 80075c6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 80075ca:	4302      	orrs	r2, r0
  /* Store the new value */
  WWDG->CFR = tmpreg;
 80075cc:	605a      	str	r2, [r3, #4]
 80075ce:	4770      	bx	lr

080075d0 <WWDG_EnableIT>:
  * @param  None
  * @retval : None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 80075d0:	f248 03a4 	movw	r3, #32932	; 0x80a4
 80075d4:	f2c4 2305 	movt	r3, #16901	; 0x4205
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop

080075e0 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 80075e0:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80075e4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80075e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80075ec:	6018      	str	r0, [r3, #0]
 80075ee:	4770      	bx	lr

080075f0 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 80075f0:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80075f4:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80075f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80075fc:	6018      	str	r0, [r3, #0]
 80075fe:	4770      	bx	lr

08007600 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 8007600:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007604:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007608:	6898      	ldr	r0, [r3, #8]
}
 800760a:	b2c0      	uxtb	r0, r0
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop

08007610 <WWDG_ClearFlag>:
  * @param  None
  * @retval : None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8007610:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007614:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007618:	2200      	movs	r2, #0
 800761a:	609a      	str	r2, [r3, #8]
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop

08007620 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8007620:	b508      	push	{r3, lr}
  if (Length == 0)
 8007622:	b168      	cbz	r0, 8007640 <Standard_GetConfiguration+0x20>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8007624:	f640 1374 	movw	r3, #2420	; 0x974
 8007628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 8007632:	f640 1378 	movw	r3, #2424	; 0x978
 8007636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800763a:	6818      	ldr	r0, [r3, #0]
 800763c:	300a      	adds	r0, #10
}
 800763e:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8007640:	f640 1378 	movw	r3, #2424	; 0x978
 8007644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2201      	movs	r2, #1
 800764c:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 800764e:	bd08      	pop	{r3, pc}

08007650 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8007650:	b508      	push	{r3, lr}
  if (Length == 0)
 8007652:	b168      	cbz	r0, 8007670 <Standard_GetInterface+0x20>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8007654:	f640 1374 	movw	r3, #2420	; 0x974
 8007658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8007662:	f640 1378 	movw	r3, #2424	; 0x978
 8007666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800766a:	6818      	ldr	r0, [r3, #0]
 800766c:	300c      	adds	r0, #12
}
 800766e:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8007670:	f640 1378 	movw	r3, #2424	; 0x978
 8007674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2201      	movs	r2, #1
 800767c:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 800767e:	bd08      	pop	{r3, pc}

08007680 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8007680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8007684:	f640 1578 	movw	r5, #2424	; 0x978
 8007688:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800768c:	682c      	ldr	r4, [r5, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 800768e:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8007690:	7a20      	ldrb	r0, [r4, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	bf08      	it	eq
 8007696:	2804      	cmpeq	r0, #4
 8007698:	bf14      	ite	ne
 800769a:	f04f 0800 	movne.w	r8, #0
 800769e:	f04f 0801 	moveq.w	r8, #1
 80076a2:	d111      	bne.n	80076c8 <DataStageIn+0x48>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 80076a4:	f240 5280 	movw	r2, #1408	; 0x580
 80076a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80076ac:	7813      	ldrb	r3, [r2, #0]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d03d      	beq.n	800772e <DataStageIn+0xae>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 80076b2:	f640 1280 	movw	r2, #2432	; 0x980
 80076b6:	4623      	mov	r3, r4
 80076b8:	2707      	movs	r7, #7
 80076ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80076be:	2110      	movs	r1, #16
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 80076c0:	721f      	strb	r7, [r3, #8]
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 80076c2:	8011      	strh	r1, [r2, #0]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 80076c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 80076c8:	8aa7      	ldrh	r7, [r4, #20]
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 80076ca:	69a2      	ldr	r2, [r4, #24]
 80076cc:	429f      	cmp	r7, r3
 80076ce:	bf34      	ite	cc
 80076d0:	463e      	movcc	r6, r7
 80076d2:	461e      	movcs	r6, r3
 80076d4:	4630      	mov	r0, r6
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 80076d6:	42bb      	cmp	r3, r7
 80076d8:	bf8c      	ite	hi
 80076da:	2702      	movhi	r7, #2
 80076dc:	2704      	movls	r7, #4
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 80076de:	4790      	blx	r2
 80076e0:	4681      	mov	r9, r0

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 80076e2:	4640      	mov	r0, r8
 80076e4:	f001 f818 	bl	8008718 <GetEPTxAddr>
 80076e8:	4632      	mov	r2, r6
 80076ea:	4601      	mov	r1, r0
 80076ec:	4648      	mov	r0, r9
 80076ee:	f000 fe0f 	bl	8008310 <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 80076f2:	4631      	mov	r1, r6
 80076f4:	4640      	mov	r0, r8
 80076f6:	f001 f82f 	bl	8008758 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 80076fa:	8a60      	ldrh	r0, [r4, #18]

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 80076fc:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	ebc6 0c0c 	rsb	ip, r6, ip
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007706:	f640 1180 	movw	r1, #2432	; 0x980
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 800770a:	4406      	add	r6, r0
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 800770c:	f640 127e 	movw	r2, #2430	; 0x97e

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007710:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007714:	2530      	movs	r5, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007716:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800771a:	f44f 5040 	mov.w	r0, #12288	; 0x3000

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 800771e:	f8a4 c010 	strh.w	ip, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8007722:	8266      	strh	r6, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007724:	721f      	strb	r7, [r3, #8]

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007726:	800d      	strh	r5, [r1, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007728:	8010      	strh	r0, [r2, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 800772a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 800772e:	f645 4350 	movw	r3, #23632	; 0x5c50
 8007732:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007736:	6819      	ldr	r1, [r3, #0]
 8007738:	f243 0302 	movw	r3, #12290	; 0x3002
 800773c:	b289      	uxth	r1, r1
 800773e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007742:	440b      	add	r3, r1
 8007744:	005e      	lsls	r6, r3, #1
 8007746:	2000      	movs	r0, #0
 8007748:	f640 1180 	movw	r1, #2432	; 0x980
 800774c:	4623      	mov	r3, r4
 800774e:	2704      	movs	r7, #4
 8007750:	6030      	str	r0, [r6, #0]
 8007752:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007756:	2530      	movs	r5, #48	; 0x30
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007758:	721f      	strb	r7, [r3, #8]
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 800775a:	7010      	strb	r0, [r2, #0]
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 800775c:	800d      	strh	r5, [r1, #0]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 800775e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007762:	bf00      	nop

08007764 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 8007764:	b508      	push	{r3, lr}
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8007766:	f640 1378 	movw	r3, #2424	; 0x978
 800776a:	f2c2 0300 	movt	r3, #8192	; 0x2000
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
 800776e:	b3a0      	cbz	r0, 80077da <Standard_GetStatus+0x76>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 8007770:	f640 1060 	movw	r0, #2400	; 0x960
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007774:	681a      	ldr	r2, [r3, #0]
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 8007776:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800777a:	2100      	movs	r1, #0
 800777c:	8001      	strh	r1, [r0, #0]
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800777e:	7813      	ldrb	r3, [r2, #0]
 8007780:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8007784:	d014      	beq.n	80077b0 <Standard_GetStatus+0x4c>
      SetBit(StatusInfo0, 0);
    }
*/  
	}
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007786:	2b01      	cmp	r3, #1
 8007788:	d01f      	beq.n	80077ca <Standard_GetStatus+0x66>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800778a:	2b02      	cmp	r3, #2
 800778c:	d11c      	bne.n	80077c8 <Standard_GetStatus+0x64>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 800778e:	7953      	ldrb	r3, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8007790:	f003 020f 	and.w	r2, r3, #15
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007794:	0092      	lsls	r2, r2, #2
 8007796:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800779a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 800779e:	f013 0f80 	tst.w	r3, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 80077a2:	6813      	ldr	r3, [r2, #0]
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 80077a4:	d112      	bne.n	80077cc <Standard_GetStatus+0x68>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 80077a6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80077aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077ae:	d011      	beq.n	80077d4 <Standard_GetStatus+0x70>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 80077b0:	f640 1374 	movw	r3, #2420	; 0x974
 80077b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	4798      	blx	r3
 80077be:	f640 1060 	movw	r0, #2400	; 0x960
 80077c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80077c6:	bd08      	pop	{r3, pc}
    }

  }
  else
  {
    return NULL;
 80077c8:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 80077ca:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 80077cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80077d0:	2b10      	cmp	r3, #16
 80077d2:	d1ed      	bne.n	80077b0 <Standard_GetStatus+0x4c>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 80077d4:	2301      	movs	r3, #1
 80077d6:	7003      	strb	r3, [r0, #0]
 80077d8:	e7ea      	b.n	80077b0 <Standard_GetStatus+0x4c>
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2202      	movs	r2, #2
 80077de:	821a      	strh	r2, [r3, #16]
    return 0;
 80077e0:	bd08      	pop	{r3, pc}
 80077e2:	bf00      	nop

080077e4 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 80077e4:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 80077e6:	f640 1278 	movw	r2, #2424	; 0x978
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 80077ea:	f240 133c 	movw	r3, #316	; 0x13c
 80077ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80077f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 80077f6:	6819      	ldr	r1, [r3, #0]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80077f8:	6812      	ldr	r2, [r2, #0]
 80077fa:	7849      	ldrb	r1, [r1, #1]
 80077fc:	78d3      	ldrb	r3, [r2, #3]
 80077fe:	4299      	cmp	r1, r3
 8007800:	d201      	bcs.n	8007806 <Standard_SetConfiguration+0x22>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8007802:	2002      	movs	r0, #2
  }
}
 8007804:	bd10      	pop	{r4, pc}
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007806:	7891      	ldrb	r1, [r2, #2]
 8007808:	2900      	cmp	r1, #0
 800780a:	d1fa      	bne.n	8007802 <Standard_SetConfiguration+0x1e>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 800780c:	8894      	ldrh	r4, [r2, #4]
 800780e:	2c00      	cmp	r4, #0
 8007810:	d1f7      	bne.n	8007802 <Standard_SetConfiguration+0x1e>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
    pUser_Standard_Requests->User_SetConfiguration();
 8007812:	f640 1174 	movw	r1, #2420	; 0x974
 8007816:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800781a:	6809      	ldr	r1, [r1, #0]

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 800781c:	7293      	strb	r3, [r2, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 800781e:	684b      	ldr	r3, [r1, #4]
 8007820:	4798      	blx	r3
    return USB_SUCCESS;
 8007822:	4620      	mov	r0, r4
 8007824:	bd10      	pop	{r4, pc}
 8007826:	bf00      	nop

08007828 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8007828:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 800782a:	f640 1478 	movw	r4, #2424	; 0x978
 800782e:	f640 1368 	movw	r3, #2408	; 0x968
 8007832:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800783a:	6822      	ldr	r2, [r4, #0]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	7950      	ldrb	r0, [r2, #5]
 8007840:	78d1      	ldrb	r1, [r2, #3]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	7a9a      	ldrb	r2, [r3, #10]
 800784a:	b90a      	cbnz	r2, 8007850 <Standard_SetInterface+0x28>
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 800784c:	2002      	movs	r0, #2
}
 800784e:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8007850:	2800      	cmp	r0, #0
 8007852:	d1fb      	bne.n	800784c <Standard_SetInterface+0x24>
 8007854:	791a      	ldrb	r2, [r3, #4]
 8007856:	2a00      	cmp	r2, #0
 8007858:	d1f8      	bne.n	800784c <Standard_SetInterface+0x24>
        || (pInformation->USBwValue1 != 0))
 800785a:	789d      	ldrb	r5, [r3, #2]
 800785c:	2d00      	cmp	r5, #0
 800785e:	d1f5      	bne.n	800784c <Standard_SetInterface+0x24>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8007860:	f640 1374 	movw	r3, #2420	; 0x974
 8007864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 800786e:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8007870:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007872:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8007874:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007876:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8007878:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 800787a:	bd38      	pop	{r3, r4, r5, pc}

0800787c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 800787c:	b538      	push	{r3, r4, r5, lr}
  uint32_t     Type_Rec = Type_Recipient;
 800787e:	f640 1378 	movw	r3, #2424	; 0x978
 8007882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800788a:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 800788e:	d003      	beq.n	8007898 <Standard_ClearFeature+0x1c>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007890:	2802      	cmp	r0, #2
 8007892:	d006      	beq.n	80078a2 <Standard_ClearFeature+0x26>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 8007894:	2002      	movs	r0, #2
}
 8007896:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8007898:	7a5a      	ldrb	r2, [r3, #9]
 800789a:	f022 0220 	bic.w	r2, r2, #32
 800789e:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 80078a0:	bd38      	pop	{r3, r4, r5, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 80078a2:	885a      	ldrh	r2, [r3, #2]
 80078a4:	2a00      	cmp	r2, #0
 80078a6:	d1f6      	bne.n	8007896 <Standard_ClearFeature+0x1a>
        || (pInformation->USBwIndex1 != 0))
 80078a8:	791a      	ldrb	r2, [r3, #4]
 80078aa:	2a00      	cmp	r2, #0
 80078ac:	d1f3      	bne.n	8007896 <Standard_ClearFeature+0x1a>
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 80078ae:	7959      	ldrb	r1, [r3, #5]
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 80078b0:	f240 123c 	movw	r2, #316	; 0x13c
 80078b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 80078b8:	f021 0080 	bic.w	r0, r1, #128	; 0x80
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 80078bc:	6814      	ldr	r4, [r2, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80078be:	0082      	lsls	r2, r0, #2
 80078c0:	f102 4580 	add.w	r5, r2, #1073741824	; 0x40000000
 80078c4:	f505 45b8 	add.w	r5, r5, #23552	; 0x5c00
 80078c8:	682d      	ldr	r5, [r5, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80078ca:	7824      	ldrb	r4, [r4, #0]
    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 80078cc:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80078d0:	bf14      	ite	ne
 80078d2:	f005 0530 	andne.w	r5, r5, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 80078d6:	f405 5540 	andeq.w	r5, r5, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80078da:	42a0      	cmp	r0, r4
 80078dc:	d2da      	bcs.n	8007894 <Standard_ClearFeature+0x18>
 80078de:	2d00      	cmp	r5, #0
 80078e0:	d0d8      	beq.n	8007894 <Standard_ClearFeature+0x18>
        || (pInformation->Current_Configuration == 0))
 80078e2:	7a9b      	ldrb	r3, [r3, #10]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0d5      	beq.n	8007894 <Standard_ClearFeature+0x18>
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80078e8:	060b      	lsls	r3, r1, #24
 80078ea:	d511      	bpl.n	8007910 <Standard_ClearFeature+0x94>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80078ec:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 80078f0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80078fa:	2b10      	cmp	r3, #16
 80078fc:	d024      	beq.n	8007948 <Standard_ClearFeature+0xcc>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 80078fe:	f640 1374 	movw	r3, #2420	; 0x974
 8007902:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	695b      	ldr	r3, [r3, #20]
 800790a:	4798      	blx	r3
    return USB_SUCCESS;
 800790c:	2000      	movs	r0, #0
 800790e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8007910:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007914:	f502 44b8 	add.w	r4, r2, #23552	; 0x5c00
 8007918:	6823      	ldr	r3, [r4, #0]
 800791a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800791e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007922:	d1ec      	bne.n	80078fe <Standard_ClearFeature+0x82>
      {
        if (Related_Endpoint == ENDP0)
 8007924:	b9c8      	cbnz	r0, 800795a <Standard_ClearFeature+0xde>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
 8007926:	f240 1318 	movw	r3, #280	; 0x118
 800792a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8007934:	f000 ff36 	bl	80087a4 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8007938:	6822      	ldr	r2, [r4, #0]
 800793a:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800793e:	4013      	ands	r3, r2
 8007940:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	e7da      	b.n	80078fe <Standard_ClearFeature+0x82>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 8007948:	b2c4      	uxtb	r4, r0
 800794a:	4620      	mov	r0, r4
 800794c:	f000 fe96 	bl	800867c <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8007950:	4620      	mov	r0, r4
 8007952:	2130      	movs	r1, #48	; 0x30
 8007954:	f000 fd74 	bl	8008440 <SetEPTxStatus>
 8007958:	e7d1      	b.n	80078fe <Standard_ClearFeature+0x82>
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 800795a:	f000 fe7d 	bl	8008658 <ClearDTOG_RX>
 800795e:	e7eb      	b.n	8007938 <Standard_ClearFeature+0xbc>

08007960 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8007960:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t   Status;

  wIndex0 = pInformation->USBwIndex0;
 8007962:	f640 1378 	movw	r3, #2424	; 0x978
 8007966:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	7942      	ldrb	r2, [r0, #5]
  rEP = wIndex0 & ~0x80;
 800796e:	f022 0180 	bic.w	r1, r2, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007972:	008c      	lsls	r4, r1, #2
 8007974:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8007978:	0615      	lsls	r5, r2, #24
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 800797a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 800797e:	bf56      	itet	pl
 8007980:	681b      	ldrpl	r3, [r3, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007982:	681d      	ldrmi	r5, [r3, #0]
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8007984:	f403 5540 	andpl.w	r5, r3, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 8007988:	f240 133c 	movw	r3, #316	; 0x13c
 800798c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007990:	681b      	ldr	r3, [r3, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8007992:	bf48      	it	mi
 8007994:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	4299      	cmp	r1, r3
 800799c:	d301      	bcc.n	80079a2 <Standard_SetEndPointFeature+0x42>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 800799e:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 80079a0:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 80079a2:	8843      	ldrh	r3, [r0, #2]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1fa      	bne.n	800799e <Standard_SetEndPointFeature+0x3e>
 80079a8:	2d00      	cmp	r5, #0
 80079aa:	d0f8      	beq.n	800799e <Standard_SetEndPointFeature+0x3e>
      || pInformation->Current_Configuration == 0)
 80079ac:	7a83      	ldrb	r3, [r0, #10]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d0f5      	beq.n	800799e <Standard_SetEndPointFeature+0x3e>
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 80079b2:	f012 0f80 	tst.w	r2, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80079b6:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 80079ba:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80079be:	6811      	ldr	r1, [r2, #0]
 80079c0:	bf15      	itete	ne
 80079c2:	f648 73bf 	movwne	r3, #36799	; 0x8fbf
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80079c6:	f64b 738f 	movweq	r3, #49039	; 0xbf8f
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80079ca:	400b      	andne	r3, r1
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80079cc:	400b      	andeq	r3, r1
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80079ce:	bf14      	ite	ne
 80079d0:	f083 0310 	eorne.w	r3, r3, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80079d4:	f483 5380 	eoreq.w	r3, r3, #4096	; 0x1000
 80079d8:	6013      	str	r3, [r2, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 80079da:	f640 1374 	movw	r3, #2420	; 0x974
 80079de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	4798      	blx	r3
  return USB_SUCCESS;
 80079e8:	2000      	movs	r0, #0
 80079ea:	bd38      	pop	{r3, r4, r5, pc}

080079ec <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80079ec:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80079ee:	f640 1378 	movw	r3, #2424	; 0x978
 80079f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079f6:	681a      	ldr	r2, [r3, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80079f8:	f640 1374 	movw	r3, #2420	; 0x974
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80079fc:	7a51      	ldrb	r1, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80079fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007a02:	f041 0120 	orr.w	r1, r1, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007a06:	681b      	ldr	r3, [r3, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007a08:	7251      	strb	r1, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	4798      	blx	r3
  return USB_SUCCESS;
}
 8007a0e:	2000      	movs	r0, #0
 8007a10:	bd08      	pop	{r3, pc}
 8007a12:	bf00      	nop

08007a14 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8007a14:	f640 1378 	movw	r3, #2424	; 0x978
 8007a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	8a5a      	ldrh	r2, [r3, #18]
  if (Length == 0)
 8007a20:	b110      	cbz	r0, 8007a28 <Standard_GetDescriptorData+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 8007a22:	6808      	ldr	r0, [r1, #0]
 8007a24:	4410      	add	r0, r2
}
 8007a26:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8007a28:	8889      	ldrh	r1, [r1, #4]
 8007a2a:	1a8a      	subs	r2, r1, r2
 8007a2c:	821a      	strh	r2, [r3, #16]
    return 0;
 8007a2e:	4770      	bx	lr

08007a30 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8007a30:	b510      	push	{r4, lr}
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8007a32:	f240 1318 	movw	r3, #280	; 0x118
 8007a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8007a42:	f000 feaf 	bl	80087a4 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8007a46:	f640 1378 	movw	r3, #2424	; 0x978
 8007a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	7a18      	ldrb	r0, [r3, #8]
 8007a52:	2808      	cmp	r0, #8
 8007a54:	d10c      	bne.n	8007a70 <Post0_Process+0x40>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8007a56:	f640 127e 	movw	r2, #2430	; 0x97e
    vSetEPTxStatus(EP_TX_STALL);
 8007a5a:	f640 1380 	movw	r3, #2432	; 0x980
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8007a5e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007a62:	f44f 5480 	mov.w	r4, #4096	; 0x1000
    vSetEPTxStatus(EP_TX_STALL);
 8007a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a6a:	2110      	movs	r1, #16
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8007a6c:	8014      	strh	r4, [r2, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8007a6e:	8019      	strh	r1, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8007a70:	f1b0 0c09 	subs.w	ip, r0, #9
 8007a74:	f1dc 0000 	rsbs	r0, ip, #0
 8007a78:	eb50 000c 	adcs.w	r0, r0, ip
 8007a7c:	bd10      	pop	{r4, pc}
 8007a7e:	bf00      	nop

08007a80 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8007a80:	b570      	push	{r4, r5, r6, lr}
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007a82:	f645 4350 	movw	r3, #23632	; 0x5c50
 8007a86:	f2c4 0300 	movt	r3, #16384	; 0x4000

  if (pInformation->ControlState != PAUSE)
 8007a8a:	f640 1478 	movw	r4, #2424	; 0x978
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007a8e:	681b      	ldr	r3, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8007a90:	f2c2 0400 	movt	r4, #8192	; 0x2000
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007a94:	f243 0204 	movw	r2, #12292	; 0x3004

  if (pInformation->ControlState != PAUSE)
 8007a98:	6825      	ldr	r5, [r4, #0]
 8007a9a:	b29b      	uxth	r3, r3
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007a9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007aa0:	441a      	add	r2, r3

  if (pInformation->ControlState != PAUSE)
 8007aa2:	7a2b      	ldrb	r3, [r5, #8]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007aa4:	0052      	lsls	r2, r2, #1

  if (pInformation->ControlState != PAUSE)
 8007aa6:	2b09      	cmp	r3, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8007aa8:	b082      	sub	sp, #8
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007aaa:	6816      	ldr	r6, [r2, #0]

  if (pInformation->ControlState != PAUSE)
 8007aac:	d065      	beq.n	8007b7a <Setup0_Process+0xfa>
 8007aae:	b2b6      	uxth	r6, r6
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007ab0:	0076      	lsls	r6, r6, #1
 8007ab2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8007ab6:	f506 46c0 	add.w	r6, r6, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8007aba:	7833      	ldrb	r3, [r6, #0]
 8007abc:	702b      	strb	r3, [r5, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8007abe:	7873      	ldrb	r3, [r6, #1]
 8007ac0:	706b      	strb	r3, [r5, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8007ac2:	88b0      	ldrh	r0, [r6, #4]
 8007ac4:	f001 f86a 	bl	8008b9c <ByteSwap>
 8007ac8:	8068      	strh	r0, [r5, #2]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8007aca:	8930      	ldrh	r0, [r6, #8]
 8007acc:	6825      	ldr	r5, [r4, #0]
 8007ace:	f001 f865 	bl	8008b9c <ByteSwap>
 8007ad2:	80a8      	strh	r0, [r5, #4]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8007ad4:	89b2      	ldrh	r2, [r6, #12]
 8007ad6:	6823      	ldr	r3, [r4, #0]
 8007ad8:	4611      	mov	r1, r2
 8007ada:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8007adc:	2201      	movs	r2, #1
 8007ade:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8007ae0:	2900      	cmp	r1, #0
 8007ae2:	d050      	beq.n	8007b86 <Setup0_Process+0x106>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 8007ae4:	7858      	ldrb	r0, [r3, #1]


  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
 8007ae6:	2806      	cmp	r0, #6
 8007ae8:	f000 809b 	beq.w	8007c22 <Setup0_Process+0x1a2>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8007aec:	b970      	cbnz	r0, 8007b0c <Setup0_Process+0x8c>
 8007aee:	8859      	ldrh	r1, [r3, #2]
 8007af0:	b9b9      	cbnz	r1, 8007b22 <Setup0_Process+0xa2>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8007af2:	685a      	ldr	r2, [r3, #4]
 8007af4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007af8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8007afc:	f000 813f 	beq.w	8007d7e <Setup0_Process+0x2fe>
 8007b00:	f640 1568 	movw	r5, #2408	; 0x968
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007b04:	4608      	mov	r0, r1
 8007b06:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8007b0a:	e00e      	b.n	8007b2a <Setup0_Process+0xaa>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8007b0c:	2808      	cmp	r0, #8
 8007b0e:	f000 809e 	beq.w	8007c4e <Setup0_Process+0x1ce>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8007b12:	280a      	cmp	r0, #10
 8007b14:	d105      	bne.n	8007b22 <Setup0_Process+0xa2>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007b16:	781a      	ldrb	r2, [r3, #0]
 8007b18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b1c:	2a01      	cmp	r2, #1
 8007b1e:	f000 80d8 	beq.w	8007cd2 <Setup0_Process+0x252>
 8007b22:	f640 1568 	movw	r5, #2408	; 0x968
 8007b26:	f2c2 0500 	movt	r5, #8192	; 0x2000
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8007b2a:	682b      	ldr	r3, [r5, #0]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007b30:	2803      	cmp	r0, #3
    {
      pInformation->ControlState = PAUSE;
 8007b32:	6823      	ldr	r3, [r4, #0]
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
 8007b34:	f000 809e 	beq.w	8007c74 <Setup0_Process+0x1f4>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8007b38:	8a1a      	ldrh	r2, [r3, #16]
 8007b3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007b3e:	428a      	cmp	r2, r1
 8007b40:	f000 8098 	beq.w	8007c74 <Setup0_Process+0x1f4>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8007b44:	2802      	cmp	r0, #2
 8007b46:	d012      	beq.n	8007b6e <Setup0_Process+0xee>
 8007b48:	b18a      	cbz	r2, 8007b6e <Setup0_Process+0xee>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8007b4a:	f993 1000 	ldrsb.w	r1, [r3]
 8007b4e:	2900      	cmp	r1, #0
 8007b50:	f2c0 8093 	blt.w	8007c7a <Setup0_Process+0x1fa>
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007b54:	2103      	movs	r1, #3
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8007b56:	f640 127e 	movw	r2, #2430	; 0x97e
 8007b5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007b5e:	f44f 5040 	mov.w	r0, #12288	; 0x3000
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007b62:	7219      	strb	r1, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8007b64:	8010      	strh	r0, [r2, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007b66:	f7ff ff63 	bl	8007a30 <Post0_Process>
}
 8007b6a:	b002      	add	sp, #8
 8007b6c:	bd70      	pop	{r4, r5, r6, pc}
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8007b6e:	2208      	movs	r2, #8
 8007b70:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007b72:	f7ff ff5d 	bl	8007a30 <Post0_Process>
}
 8007b76:	b002      	add	sp, #8
 8007b78:	bd70      	pop	{r4, r5, r6, pc}
 8007b7a:	88e9      	ldrh	r1, [r5, #6]
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
 8007b7c:	462b      	mov	r3, r5
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8007b7e:	2201      	movs	r2, #1
 8007b80:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8007b82:	2900      	cmp	r1, #0
 8007b84:	d1ae      	bne.n	8007ae4 <Setup0_Process+0x64>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007b86:	781a      	ldrb	r2, [r3, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 8007b88:	785d      	ldrb	r5, [r3, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007b8a:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8007b8e:	d018      	beq.n	8007bc2 <Setup0_Process+0x142>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007b90:	2a01      	cmp	r2, #1
 8007b92:	f000 808e 	beq.w	8007cb2 <Setup0_Process+0x232>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007b96:	2a02      	cmp	r2, #2
 8007b98:	f000 80d0 	beq.w	8007d3c <Setup0_Process+0x2bc>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8007b9c:	f640 1368 	movw	r3, #2408	; 0x968
 8007ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007bac:	2803      	cmp	r0, #3
 8007bae:	f000 80f9 	beq.w	8007da4 <Setup0_Process+0x324>
 8007bb2:	6823      	ldr	r3, [r4, #0]
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8007bb4:	b1f0      	cbz	r0, 8007bf4 <Setup0_Process+0x174>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 8007bb6:	2208      	movs	r2, #8
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007bb8:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007bba:	f7ff ff39 	bl	8007a30 <Post0_Process>
}
 8007bbe:	b002      	add	sp, #8
 8007bc0:	bd70      	pop	{r4, r5, r6, pc}

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8007bc2:	2d09      	cmp	r5, #9
 8007bc4:	f000 80e8 	beq.w	8007d98 <Setup0_Process+0x318>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8007bc8:	2d05      	cmp	r5, #5
 8007bca:	f000 80a5 	beq.w	8007d18 <Setup0_Process+0x298>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8007bce:	2d03      	cmp	r5, #3
 8007bd0:	f000 80bd 	beq.w	8007d4e <Setup0_Process+0x2ce>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8007bd4:	2d01      	cmp	r5, #1
 8007bd6:	d1e1      	bne.n	8007b9c <Setup0_Process+0x11c>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8007bd8:	78da      	ldrb	r2, [r3, #3]
 8007bda:	2a01      	cmp	r2, #1
 8007bdc:	d1de      	bne.n	8007b9c <Setup0_Process+0x11c>
          && pInformation->USBwIndex == 0
 8007bde:	889a      	ldrh	r2, [r3, #4]
 8007be0:	2a00      	cmp	r2, #0
 8007be2:	d1db      	bne.n	8007b9c <Setup0_Process+0x11c>
          && ValBit(pInformation->Current_Feature, 5))
 8007be4:	7a5b      	ldrb	r3, [r3, #9]
 8007be6:	069b      	lsls	r3, r3, #26
 8007be8:	d5d8      	bpl.n	8007b9c <Setup0_Process+0x11c>
      {
        Result = Standard_ClearFeature();
 8007bea:	f7ff fe47 	bl	800787c <Standard_ClearFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d1d4      	bne.n	8007b9c <Setup0_Process+0x11c>
 8007bf2:	6823      	ldr	r3, [r4, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8007bf4:	f645 4250 	movw	r2, #23632	; 0x5c50
 8007bf8:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007bfc:	6811      	ldr	r1, [r2, #0]
 8007bfe:	f243 0202 	movw	r2, #12290	; 0x3002
 8007c02:	b289      	uxth	r1, r1
 8007c04:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007c08:	440a      	add	r2, r1
 8007c0a:	0052      	lsls	r2, r2, #1
 8007c0c:	f640 1180 	movw	r1, #2432	; 0x980
 8007c10:	2400      	movs	r4, #0
 8007c12:	6014      	str	r4, [r2, #0]
 8007c14:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007c18:	2030      	movs	r0, #48	; 0x30
 8007c1a:	2206      	movs	r2, #6
 8007c1c:	8008      	strh	r0, [r1, #0]
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007c1e:	721a      	strb	r2, [r3, #8]
 8007c20:	e7cb      	b.n	8007bba <Setup0_Process+0x13a>
  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007c22:	781a      	ldrb	r2, [r3, #0]
 8007c24:	0656      	lsls	r6, r2, #25
 8007c26:	f47f af7c 	bne.w	8007b22 <Setup0_Process+0xa2>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 8007c2a:	789a      	ldrb	r2, [r3, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007c2c:	f640 1568 	movw	r5, #2408	; 0x968
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 8007c30:	2a01      	cmp	r2, #1
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007c32:	f2c2 0500 	movt	r5, #8192	; 0x2000
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 8007c36:	f000 80b2 	beq.w	8007d9e <Setup0_Process+0x31e>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8007c3a:	2a02      	cmp	r2, #2
 8007c3c:	d069      	beq.n	8007d12 <Setup0_Process+0x292>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8007c3e:	2a03      	cmp	r2, #3
 8007c40:	f47f af73 	bne.w	8007b2a <Setup0_Process+0xaa>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8007c44:	682a      	ldr	r2, [r5, #0]
 8007c46:	6a52      	ldr	r2, [r2, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8007c48:	b94a      	cbnz	r2, 8007c5e <Setup0_Process+0x1de>
 8007c4a:	2006      	movs	r0, #6
 8007c4c:	e76d      	b.n	8007b2a <Setup0_Process+0xaa>
  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007c4e:	781a      	ldrb	r2, [r3, #0]
 8007c50:	0652      	lsls	r2, r2, #25
 8007c52:	f47f af66 	bne.w	8007b22 <Setup0_Process+0xa2>
    {
      CopyRoutine = Standard_GetConfiguration;
 8007c56:	f247 6221 	movw	r2, #30241	; 0x7621
 8007c5a:	f6c0 0200 	movt	r2, #2048	; 0x800

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8007c5e:	2000      	movs	r0, #0
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8007c60:	619a      	str	r2, [r3, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8007c62:	8258      	strh	r0, [r3, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8007c64:	4790      	blx	r2
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8007c66:	6823      	ldr	r3, [r4, #0]
 8007c68:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007c6c:	8a1a      	ldrh	r2, [r3, #16]
 8007c6e:	428a      	cmp	r2, r1
 8007c70:	f47f af6a 	bne.w	8007b48 <Setup0_Process+0xc8>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007c74:	2209      	movs	r2, #9
 8007c76:	721a      	strb	r2, [r3, #8]
 8007c78:	e79f      	b.n	8007bba <Setup0_Process+0x13a>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 8007c7a:	88d9      	ldrh	r1, [r3, #6]
 8007c7c:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8007c7e:	9801      	ldr	r0, [sp, #4]
 8007c80:	4282      	cmp	r2, r0
 8007c82:	d81c      	bhi.n	8007cbe <Setup0_Process+0x23e>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8007c84:	428a      	cmp	r2, r1
 8007c86:	f080 80bc 	bcs.w	8007e02 <Setup0_Process+0x382>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8007c8a:	f640 1168 	movw	r1, #2408	; 0x968
 8007c8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007c92:	6809      	ldr	r1, [r1, #0]
 8007c94:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8007c98:	428a      	cmp	r2, r1
 8007c9a:	f080 80ba 	bcs.w	8007e12 <Setup0_Process+0x392>
      {
        Data_Mul_MaxPacketSize = FALSE;
 8007c9e:	f240 5280 	movw	r2, #1408	; 0x580
 8007ca2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = TRUE;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8007caa:	8299      	strh	r1, [r3, #20]
    DataStageIn();
 8007cac:	f7ff fce8 	bl	8007680 <DataStageIn>
 8007cb0:	e75f      	b.n	8007b72 <Setup0_Process+0xf2>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8007cb2:	2d0b      	cmp	r5, #11
 8007cb4:	f47f af72 	bne.w	8007b9c <Setup0_Process+0x11c>
    {
      Result = Standard_SetInterface();
 8007cb8:	f7ff fdb6 	bl	8007828 <Standard_SetInterface>
 8007cbc:	e797      	b.n	8007bee <Setup0_Process+0x16e>
 8007cbe:	f640 1268 	movw	r2, #2408	; 0x968
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8007cc2:	9901      	ldr	r1, [sp, #4]
 8007cc4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007cc8:	6812      	ldr	r2, [r2, #0]
 8007cca:	8219      	strh	r1, [r3, #16]
 8007ccc:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007cd0:	e7eb      	b.n	8007caa <Setup0_Process+0x22a>
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8007cd2:	7a9a      	ldrb	r2, [r3, #10]
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	f43f af24 	beq.w	8007b22 <Setup0_Process+0xa2>
 8007cda:	8859      	ldrh	r1, [r3, #2]
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	f47f af20 	bne.w	8007b22 <Setup0_Process+0xa2>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8007ce2:	685a      	ldr	r2, [r3, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8007ce4:	f640 1568 	movw	r5, #2408	; 0x968
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8007ce8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007cec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8007cf0:	f2c2 0500 	movt	r5, #8192	; 0x2000
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8007cf4:	f47f af19 	bne.w	8007b2a <Setup0_Process+0xaa>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8007cf8:	682a      	ldr	r2, [r5, #0]
 8007cfa:	7958      	ldrb	r0, [r3, #5]
 8007cfc:	6993      	ldr	r3, [r2, #24]
 8007cfe:	4798      	blx	r3
 8007d00:	2800      	cmp	r0, #0
 8007d02:	f040 80a1 	bne.w	8007e48 <Setup0_Process+0x3c8>
    {
      CopyRoutine = Standard_GetInterface;
 8007d06:	f247 6251 	movw	r2, #30289	; 0x7651
 8007d0a:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	e7a5      	b.n	8007c5e <Setup0_Process+0x1de>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8007d12:	682a      	ldr	r2, [r5, #0]
 8007d14:	6a12      	ldr	r2, [r2, #32]
 8007d16:	e797      	b.n	8007c48 <Setup0_Process+0x1c8>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8007d18:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8007d1c:	2a00      	cmp	r2, #0
 8007d1e:	f6ff af4a 	blt.w	8007bb6 <Setup0_Process+0x136>
 8007d22:	789a      	ldrb	r2, [r3, #2]
 8007d24:	2a00      	cmp	r2, #0
 8007d26:	f47f af46 	bne.w	8007bb6 <Setup0_Process+0x136>
          || (pInformation->USBwIndex != 0)
 8007d2a:	889a      	ldrh	r2, [r3, #4]
 8007d2c:	2a00      	cmp	r2, #0
 8007d2e:	f47f af42 	bne.w	8007bb6 <Setup0_Process+0x136>
          || (pInformation->Current_Configuration != 0))
 8007d32:	7a9a      	ldrb	r2, [r3, #10]
 8007d34:	2a00      	cmp	r2, #0
 8007d36:	f43f af5d 	beq.w	8007bf4 <Setup0_Process+0x174>
 8007d3a:	e73c      	b.n	8007bb6 <Setup0_Process+0x136>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8007d3c:	2d01      	cmp	r5, #1
 8007d3e:	f43f af54 	beq.w	8007bea <Setup0_Process+0x16a>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8007d42:	2d03      	cmp	r5, #3
 8007d44:	f47f af2a 	bne.w	8007b9c <Setup0_Process+0x11c>
    {
      Result = Standard_SetEndPointFeature();
 8007d48:	f7ff fe0a 	bl	8007960 <Standard_SetEndPointFeature>
 8007d4c:	e74f      	b.n	8007bee <Setup0_Process+0x16e>
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8007d4e:	78da      	ldrb	r2, [r3, #3]
 8007d50:	2a01      	cmp	r2, #1
 8007d52:	f47f af23 	bne.w	8007b9c <Setup0_Process+0x11c>
          && (pInformation->USBwIndex == 0)
 8007d56:	889a      	ldrh	r2, [r3, #4]
 8007d58:	2a00      	cmp	r2, #0
 8007d5a:	f47f af1f 	bne.w	8007b9c <Setup0_Process+0x11c>
          && (ValBit(pInformation->Current_Feature, 5)))
 8007d5e:	7a5a      	ldrb	r2, [r3, #9]
 8007d60:	0691      	lsls	r1, r2, #26
 8007d62:	f57f af1b 	bpl.w	8007b9c <Setup0_Process+0x11c>
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007d66:	f640 1174 	movw	r1, #2420	; 0x974
 8007d6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007d6e:	f042 0220 	orr.w	r2, r2, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007d72:	6809      	ldr	r1, [r1, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007d74:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007d76:	69cb      	ldr	r3, [r1, #28]
 8007d78:	4798      	blx	r3
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	e73a      	b.n	8007bf4 <Setup0_Process+0x174>
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007d7e:	7818      	ldrb	r0, [r3, #0]
 8007d80:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8007d84:	d112      	bne.n	8007dac <Setup0_Process+0x32c>
        && (pInformation->USBwIndex == 0))
 8007d86:	889a      	ldrh	r2, [r3, #4]
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	f47f aeca 	bne.w	8007b22 <Setup0_Process+0xa2>
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 8007d8e:	f247 7265 	movw	r2, #30565	; 0x7765
 8007d92:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007d96:	e762      	b.n	8007c5e <Setup0_Process+0x1de>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 8007d98:	f7ff fd24 	bl	80077e4 <Standard_SetConfiguration>
 8007d9c:	e727      	b.n	8007bee <Setup0_Process+0x16e>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007d9e:	682a      	ldr	r2, [r5, #0]
 8007da0:	69d2      	ldr	r2, [r2, #28]
 8007da2:	e751      	b.n	8007c48 <Setup0_Process+0x1c8>
 8007da4:	6823      	ldr	r3, [r4, #0]


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 8007da6:	2209      	movs	r2, #9
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007da8:	721a      	strb	r2, [r3, #8]
 8007daa:	e706      	b.n	8007bba <Setup0_Process+0x13a>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007dac:	2801      	cmp	r0, #1
 8007dae:	d03e      	beq.n	8007e2e <Setup0_Process+0x3ae>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007db0:	2802      	cmp	r0, #2
 8007db2:	f47f aea5 	bne.w	8007b00 <Setup0_Process+0x80>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8007db6:	7959      	ldrb	r1, [r3, #5]
 8007db8:	f001 000f 	and.w	r0, r1, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007dbc:	0082      	lsls	r2, r0, #2
 8007dbe:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8007dc2:	060d      	lsls	r5, r1, #24
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007dc4:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007dc8:	bf56      	itet	pl
 8007dca:	6812      	ldrpl	r2, [r2, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007dcc:	6815      	ldrmi	r5, [r2, #0]
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007dce:	f402 5540 	andpl.w	r5, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007dd2:	f240 123c 	movw	r2, #316	; 0x13c
 8007dd6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007dda:	6812      	ldr	r2, [r2, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007ddc:	bf48      	it	mi
 8007dde:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007de2:	7812      	ldrb	r2, [r2, #0]
 8007de4:	4290      	cmp	r0, r2
 8007de6:	d232      	bcs.n	8007e4e <Setup0_Process+0x3ce>
 8007de8:	f011 0f70 	tst.w	r1, #112	; 0x70
 8007dec:	bf14      	ite	ne
 8007dee:	2000      	movne	r0, #0
 8007df0:	2001      	moveq	r0, #1
          && (Status != 0))
 8007df2:	2d00      	cmp	r5, #0
 8007df4:	bf0c      	ite	eq
 8007df6:	2000      	moveq	r0, #0
 8007df8:	f000 0001 	andne.w	r0, r0, #1
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d1c6      	bne.n	8007d8e <Setup0_Process+0x30e>
 8007e00:	e68f      	b.n	8007b22 <Setup0_Process+0xa2>
 8007e02:	f640 1268 	movw	r2, #2408	; 0x968
 8007e06:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007e0a:	6812      	ldr	r2, [r2, #0]
 8007e0c:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007e10:	e74b      	b.n	8007caa <Setup0_Process+0x22a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = FALSE;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8007e12:	fb92 f0f1 	sdiv	r0, r2, r1
 8007e16:	fb01 2210 	mls	r2, r1, r0, r2
 8007e1a:	2a00      	cmp	r2, #0
 8007e1c:	f47f af45 	bne.w	8007caa <Setup0_Process+0x22a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8007e20:	f240 5280 	movw	r2, #1408	; 0x580
 8007e24:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007e28:	2001      	movs	r0, #1
 8007e2a:	7010      	strb	r0, [r2, #0]
 8007e2c:	e73d      	b.n	8007caa <Setup0_Process+0x22a>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8007e2e:	f640 1568 	movw	r5, #2408	; 0x968
 8007e32:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8007e36:	682a      	ldr	r2, [r5, #0]
 8007e38:	7958      	ldrb	r0, [r3, #5]
 8007e3a:	6993      	ldr	r3, [r2, #24]
 8007e3c:	4798      	blx	r3
 8007e3e:	b918      	cbnz	r0, 8007e48 <Setup0_Process+0x3c8>
          && (pInformation->Current_Configuration != 0))
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	7a9a      	ldrb	r2, [r3, #10]
 8007e44:	2a00      	cmp	r2, #0
 8007e46:	d1a2      	bne.n	8007d8e <Setup0_Process+0x30e>
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	7858      	ldrb	r0, [r3, #1]
 8007e4c:	e66d      	b.n	8007b2a <Setup0_Process+0xaa>
 8007e4e:	f640 1568 	movw	r5, #2408	; 0x968
 8007e52:	f2c2 0500 	movt	r5, #8192	; 0x2000
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007e56:	2000      	movs	r0, #0
 8007e58:	e667      	b.n	8007b2a <Setup0_Process+0xaa>
 8007e5a:	bf00      	nop

08007e5c <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 8007e5e:	f640 1478 	movw	r4, #2424	; 0x978
 8007e62:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007e66:	6825      	ldr	r5, [r4, #0]
 8007e68:	7a2b      	ldrb	r3, [r5, #8]

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8007e6a:	2b03      	cmp	r3, #3
 8007e6c:	bf18      	it	ne
 8007e6e:	2b05      	cmpne	r3, #5
 8007e70:	d008      	beq.n	8007e84 <Out0_Process+0x28>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8007e72:	2b07      	cmp	r3, #7
 8007e74:	bf18      	it	ne
 8007e76:	2308      	movne	r3, #8
 8007e78:	d053      	beq.n	8007f22 <Out0_Process+0xc6>
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007e7a:	722b      	strb	r3, [r5, #8]

  return Post0_Process();
}
 8007e7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007e80:	f7ff bdd6 	b.w	8007a30 <Post0_Process>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8007e84:	69ab      	ldr	r3, [r5, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8007e86:	8a2a      	ldrh	r2, [r5, #16]

  if (pEPinfo->CopyData && save_rLength)
 8007e88:	b1f3      	cbz	r3, 8007ec8 <Out0_Process+0x6c>
 8007e8a:	b93a      	cbnz	r2, 8007e9c <Out0_Process+0x40>
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007e8c:	8aab      	ldrh	r3, [r5, #20]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d055      	beq.n	8007f3e <Out0_Process+0xe2>
 8007e92:	f640 1280 	movw	r2, #2432	; 0x980
 8007e96:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007e9a:	e02d      	b.n	8007ef8 <Out0_Process+0x9c>
  if (pEPinfo->CopyData && save_rLength)
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8007e9c:	8aae      	ldrh	r6, [r5, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8007e9e:	4296      	cmp	r6, r2
 8007ea0:	bf28      	it	cs
 8007ea2:	4616      	movcs	r6, r2
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 8007ea8:	8a2a      	ldrh	r2, [r5, #16]
    pEPinfo->Usb_rOffset += Length;
 8007eaa:	8a6b      	ldrh	r3, [r5, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8007eac:	1b92      	subs	r2, r2, r6
    pEPinfo->Usb_rOffset += Length;
 8007eae:	4433      	add	r3, r6
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8007eb0:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8007eb2:	822a      	strh	r2, [r5, #16]
    pEPinfo->Usb_rOffset += Length;
 8007eb4:	826b      	strh	r3, [r5, #18]

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	f000 fc3e 	bl	8008738 <GetEPRxAddr>
 8007ebc:	4632      	mov	r2, r6
 8007ebe:	4601      	mov	r1, r0
 8007ec0:	4638      	mov	r0, r7
 8007ec2:	f000 fa43 	bl	800834c <PMAToUserBufferCopy>
 8007ec6:	8a2a      	ldrh	r2, [r5, #16]
  }

  if (pEPinfo->Usb_rLength != 0)
 8007ec8:	2a00      	cmp	r2, #0
 8007eca:	d0df      	beq.n	8007e8c <Out0_Process+0x30>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
 8007ecc:	2000      	movs	r0, #0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007ece:	f640 137e 	movw	r3, #2430	; 0x97e
 8007ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007ed6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8007eda:	4601      	mov	r1, r0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007edc:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8007ede:	f000 fc3b 	bl	8008758 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007ee2:	8a2b      	ldrh	r3, [r5, #16]
 8007ee4:	8aa9      	ldrh	r1, [r5, #20]

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007ee6:	f640 1280 	movw	r2, #2432	; 0x980
 8007eea:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007eee:	2030      	movs	r0, #48	; 0x30
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007ef0:	4299      	cmp	r1, r3

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007ef2:	8010      	strh	r0, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007ef4:	d923      	bls.n	8007f3e <Out0_Process+0xe2>
  {
    pInformation->ControlState = OUT_DATA;
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8007ef6:	bb33      	cbnz	r3, 8007f46 <Out0_Process+0xea>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8007ef8:	6825      	ldr	r5, [r4, #0]
 8007efa:	2106      	movs	r1, #6
      USB_StatusIn();
 8007efc:	f645 4350 	movw	r3, #23632	; 0x5c50
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8007f00:	7229      	strb	r1, [r5, #8]
      USB_StatusIn();
 8007f02:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007f06:	6819      	ldr	r1, [r3, #0]
 8007f08:	f243 0302 	movw	r3, #12290	; 0x3002
 8007f0c:	b289      	uxth	r1, r1
 8007f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f12:	440b      	add	r3, r1
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	2100      	movs	r1, #0
 8007f18:	6019      	str	r1, [r3, #0]
 8007f1a:	2130      	movs	r1, #48	; 0x30
 8007f1c:	7a2b      	ldrb	r3, [r5, #8]
 8007f1e:	8011      	strh	r1, [r2, #0]
 8007f20:	e7ab      	b.n	8007e7a <Out0_Process+0x1e>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8007f22:	f640 1368 	movw	r3, #2408	; 0x968
 8007f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	4798      	blx	r3
 8007f30:	6825      	ldr	r5, [r4, #0]
 8007f32:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007f34:	722b      	strb	r3, [r5, #8]

  return Post0_Process();
}
 8007f36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007f3a:	f7ff bd79 	b.w	8007a30 <Post0_Process>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
  {
    pInformation->ControlState = OUT_DATA;
 8007f3e:	6825      	ldr	r5, [r4, #0]
 8007f40:	2303      	movs	r3, #3
 8007f42:	722b      	strb	r3, [r5, #8]
 8007f44:	e799      	b.n	8007e7a <Out0_Process+0x1e>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8007f46:	6825      	ldr	r5, [r4, #0]
 8007f48:	2305      	movs	r3, #5
 8007f4a:	722b      	strb	r3, [r5, #8]
 8007f4c:	e795      	b.n	8007e7a <Out0_Process+0x1e>
 8007f4e:	bf00      	nop

08007f50 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 8007f50:	b430      	push	{r4, r5}
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;
 8007f52:	f240 133c 	movw	r3, #316	; 0x13c
 8007f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f5a:	681b      	ldr	r3, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007f5c:	f44f 41b8 	mov.w	r1, #23552	; 0x5c00
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;
 8007f60:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007f62:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8007f66:	2300      	movs	r3, #0
 8007f68:	b14d      	cbz	r5, 8007f7e <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8007f6a:	680c      	ldr	r4, [r1, #0]
 8007f6c:	f648 728f 	movw	r2, #36751	; 0x8f8f
 8007f70:	4022      	ands	r2, r4
 8007f72:	431a      	orrs	r2, r3
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007f74:	3301      	adds	r3, #1
 8007f76:	429d      	cmp	r5, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8007f78:	f841 2b04 	str.w	r2, [r1], #4
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007f7c:	d8f5      	bhi.n	8007f6a <SetDeviceAddress+0x1a>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8007f7e:	f645 434c 	movw	r3, #23628	; 0x5c4c
 8007f82:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8007f86:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007f8a:	6018      	str	r0, [r3, #0]
}
 8007f8c:	bc30      	pop	{r4, r5}
 8007f8e:	4770      	bx	lr

08007f90 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 8007f90:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 8007f92:	f640 1478 	movw	r4, #2424	; 0x978
 8007f96:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007f9a:	6822      	ldr	r2, [r4, #0]
 8007f9c:	7a13      	ldrb	r3, [r2, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	bf18      	it	ne
 8007fa2:	2b04      	cmpne	r3, #4
 8007fa4:	d019      	beq.n	8007fda <In0_Process+0x4a>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 8007fa6:	2b06      	cmp	r3, #6
 8007fa8:	bf18      	it	ne
 8007faa:	2308      	movne	r3, #8
 8007fac:	d004      	beq.n	8007fb8 <In0_Process+0x28>
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007fae:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007fb4:	f7ff bd3c 	b.w	8007a30 <Post0_Process>
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007fb8:	7853      	ldrb	r3, [r2, #1]
 8007fba:	2b05      	cmp	r3, #5
 8007fbc:	d016      	beq.n	8007fec <In0_Process+0x5c>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 8007fbe:	f640 1368 	movw	r3, #2408	; 0x968
 8007fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	4798      	blx	r3
 8007fcc:	6822      	ldr	r2, [r4, #0]
 8007fce:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007fd0:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007fd6:	f7ff bd2b 	b.w	8007a30 <Post0_Process>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 8007fda:	f7ff fb51 	bl	8007680 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8007fde:	6822      	ldr	r2, [r4, #0]
 8007fe0:	7a13      	ldrb	r3, [r2, #8]
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007fe2:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007fe8:	f7ff bd22 	b.w	8007a30 <Post0_Process>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8007fec:	7813      	ldrb	r3, [r2, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007fee:	0658      	lsls	r0, r3, #25
 8007ff0:	d1e5      	bne.n	8007fbe <In0_Process+0x2e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8007ff2:	78d0      	ldrb	r0, [r2, #3]
 8007ff4:	f7ff ffac 	bl	8007f50 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8007ff8:	f640 1374 	movw	r3, #2420	; 0x974
 8007ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	4798      	blx	r3
 8008006:	e7da      	b.n	8007fbe <In0_Process+0x2e>

08008008 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop

0800800c <USB_SetDeviceConfiguration>:
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 800800c:	f240 0220 	movw	r2, #32
 8008010:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008014:	f240 1324 	movw	r3, #292	; 0x124
* Input          : device configuration.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
 8008018:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 800801c:	f2c2 0300 	movt	r3, #8192	; 0x2000
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
 8008020:	f102 0b08 	add.w	fp, r2, #8
 8008024:	f8c3 b004 	str.w	fp, [r3, #4]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 8008028:	f102 0b10 	add.w	fp, r2, #16
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 800802c:	601a      	str	r2, [r3, #0]
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 800802e:	f8c3 b008 	str.w	fp, [r3, #8]
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 8008032:	f102 0b18 	add.w	fp, r2, #24
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8008036:	3220      	adds	r2, #32
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 8008038:	f8c3 b00c 	str.w	fp, [r3, #12]
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 800803c:	f240 0a04 	movw	sl, #4


																  Device_Info               = &CCID_Device_Info;
 8008040:	f640 1870 	movw	r8, #2416	; 0x970
 8008044:	f640 0968 	movw	r9, #2152	; 0x868
																  Device_Property           = &CCID_Device_Property;
 8008048:	f240 1718 	movw	r7, #280	; 0x118
 800804c:	f240 0c7c 	movw	ip, #124	; 0x7c
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8008050:	f240 1538 	movw	r5, #312	; 0x138
 8008054:	f240 0658 	movw	r6, #88	; 0x58
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008058:	f240 111c 	movw	r1, #284	; 0x11c
 800805c:	f240 0450 	movw	r4, #80	; 0x50
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8008060:	f240 1b20 	movw	fp, #288	; 0x120
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8008064:	611a      	str	r2, [r3, #16]

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8008066:	f240 0348 	movw	r3, #72	; 0x48
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 800806a:	f2c2 0a00 	movt	sl, #8192	; 0x2000


																  Device_Info               = &CCID_Device_Info;
 800806e:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8008072:	f2c2 0900 	movt	r9, #8192	; 0x2000
																  Device_Property           = &CCID_Device_Property;
 8008076:	f2c2 0700 	movt	r7, #8192	; 0x2000
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 800807a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800807e:	f2c2 0600 	movt	r6, #8192	; 0x2000
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008082:	f2c2 0400 	movt	r4, #8192	; 0x2000
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8008086:	f2c2 0b00 	movt	fp, #8192	; 0x2000
{
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
 800808a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
 800808e:	f2c2 0100 	movt	r1, #8192	; 0x2000
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8008092:	f2c2 0300 	movt	r3, #8192	; 0x2000
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 8008096:	f8ca 0000 	str.w	r0, [sl]


																  Device_Info               = &CCID_Device_Info;
 800809a:	f8c8 9000 	str.w	r9, [r8]
																  Device_Property           = &CCID_Device_Property;
 800809e:	f8c7 c000 	str.w	ip, [r7]
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 80080a2:	602e      	str	r6, [r5, #0]
																	Device_Descriptor         = &CCID_Device_Descriptor;
 80080a4:	600c      	str	r4, [r1, #0]
																	Config_Descriptor         = &CCID_Config_Descriptor;
 80080a6:	f8cb 3000 	str.w	r3, [fp]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];


}
 80080aa:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80080ae:	4770      	bx	lr

080080b0 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80080b0:	f640 1170 	movw	r1, #2416	; 0x970
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80080b4:	b570      	push	{r4, r5, r6, lr}
  pInformation               = Device_Info;
 80080b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080ba:	f240 1218 	movw	r2, #280	; 0x118
  pUser_Standard_Requests    = User_Standard_Requests;
 80080be:	f240 1338 	movw	r3, #312	; 0x138
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80080c2:	680c      	ldr	r4, [r1, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
  pUser_Standard_Requests    = User_Standard_Requests;
 80080c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080cc:	6810      	ldr	r0, [r2, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 80080ce:	681d      	ldr	r5, [r3, #0]
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 80080d0:	2602      	movs	r6, #2
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80080d2:	f640 1178 	movw	r1, #2424	; 0x978
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080d6:	f640 1268 	movw	r2, #2408	; 0x968
  pUser_Standard_Requests    = User_Standard_Requests;
 80080da:	f640 1374 	movw	r3, #2420	; 0x974
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 80080de:	7226      	strb	r6, [r4, #8]
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80080e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
  pUser_Standard_Requests    = User_Standard_Requests;
 80080e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80080ec:	600c      	str	r4, [r1, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;

  /* Initialize devices one by one */
  pProperty->Init();
 80080ee:	6801      	ldr	r1, [r0, #0]
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80080f0:	6010      	str	r0, [r2, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 80080f2:	601d      	str	r5, [r3, #0]

  /* Initialize devices one by one */
  pProperty->Init();
 80080f4:	4788      	blx	r1
 80080f6:	bd70      	pop	{r4, r5, r6, pc}

080080f8 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 80080f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80080fc:	f240 20a8 	movw	r0, #680	; 0x2a8
 8008100:	f640 6a06 	movw	sl, #3590	; 0xe06
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008104:	f240 218c 	movw	r1, #652	; 0x28c
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8008108:	b083      	sub	sp, #12
 800810a:	f2c2 0a00 	movt	sl, #8192	; 0x2000
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800810e:	f645 4744 	movw	r7, #23620	; 0x5c44
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008112:	f640 196c 	movw	r9, #2412	; 0x96c
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008116:	f640 1b7e 	movw	fp, #2430	; 0x97e
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800811a:	f2c2 0000 	movt	r0, #8192	; 0x2000
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800811e:	f2c2 0100 	movt	r1, #8192	; 0x2000
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008122:	46d0      	mov	r8, sl
 8008124:	f2c4 0700 	movt	r7, #16384	; 0x4000
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008128:	f2c2 0900 	movt	r9, #8192	; 0x2000
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800812c:	9000      	str	r0, [sp, #0]
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800812e:	9101      	str	r1, [sp, #4]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008130:	f2c2 0b00 	movt	fp, #8192	; 0x2000
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008134:	683b      	ldr	r3, [r7, #0]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008136:	f44f 44b8 	mov.w	r4, #23552	; 0x5c00
      SaveTState = _GetEPTxStatus(ENDP0);
 800813a:	f640 1580 	movw	r5, #2432	; 0x980
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800813e:	f640 167e 	movw	r6, #2430	; 0x97e
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008142:	b298      	uxth	r0, r3
 8008144:	f413 4f00 	tst.w	r3, #32768	; 0x8000
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008148:	f2c4 0400 	movt	r4, #16384	; 0x4000
      SaveTState = _GetEPTxStatus(ENDP0);
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 800814c:	f64b 718f 	movw	r1, #49039	; 0xbf8f
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
      SaveTState = _GetEPTxStatus(ENDP0);
 8008150:	f2c2 0500 	movt	r5, #8192	; 0x2000
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8008154:	f648 72bf 	movw	r2, #36799	; 0x8fbf
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008158:	f8aa 0000 	strh.w	r0, [sl]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800815c:	f2c2 0600 	movt	r6, #8192	; 0x2000
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008160:	f000 8084 	beq.w	800826c <CTR_LP+0x174>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8008164:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008168:	603b      	str	r3, [r7, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 800816a:	f8b8 3000 	ldrh.w	r3, [r8]
 800816e:	f003 030f 	and.w	r3, r3, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8008172:	0098      	lsls	r0, r3, #2
 8008174:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008178:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 800817c:	f889 3000 	strb.w	r3, [r9]
    if (EPindex == 0)
 8008180:	bb3b      	cbnz	r3, 80081d2 <CTR_LP+0xda>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008182:	6820      	ldr	r0, [r4, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 8008184:	6823      	ldr	r3, [r4, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8008186:	f8d4 c000 	ldr.w	ip, [r4]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800818a:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
      SaveTState = _GetEPTxStatus(ENDP0);
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 800818e:	ea0c 0101 	and.w	r1, ip, r1
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
      SaveTState = _GetEPTxStatus(ENDP0);
 8008192:	f003 0330 	and.w	r3, r3, #48	; 0x30
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8008196:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800819a:	f8ab 0000 	strh.w	r0, [fp]
      SaveTState = _GetEPTxStatus(ENDP0);
 800819e:	802b      	strh	r3, [r5, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 80081a0:	6021      	str	r1, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	401a      	ands	r2, r3
 80081a6:	f082 0220 	eor.w	r2, r2, #32
 80081aa:	6022      	str	r2, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 80081ac:	f8b8 3000 	ldrh.w	r3, [r8]
 80081b0:	06d8      	lsls	r0, r3, #27
 80081b2:	d530      	bpl.n	8008216 <CTR_LP+0x11e>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80081b4:	6823      	ldr	r3, [r4, #0]
        if ((wEPVal & EP_CTR_TX) != 0)
 80081b6:	0619      	lsls	r1, r3, #24
 80081b8:	d42d      	bmi.n	8008216 <CTR_LP+0x11e>
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
 80081ba:	051a      	lsls	r2, r3, #20
 80081bc:	d459      	bmi.n	8008272 <CTR_LP+0x17a>
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80081be:	041b      	lsls	r3, r3, #16
 80081c0:	d5b8      	bpl.n	8008134 <CTR_LP+0x3c>
        {
          _ClearEP_CTR_RX(ENDP0);
 80081c2:	6822      	ldr	r2, [r4, #0]
 80081c4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80081c8:	4013      	ands	r3, r2
 80081ca:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80081cc:	f7ff fe46 	bl	8007e5c <Out0_Process>
 80081d0:	e028      	b.n	8008224 <CTR_LP+0x12c>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80081d2:	6804      	ldr	r4, [r0, #0]
      if ((wEPVal & EP_CTR_RX) != 0)
 80081d4:	0422      	lsls	r2, r4, #16
 80081d6:	d413      	bmi.n	8008200 <CTR_LP+0x108>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 80081d8:	0623      	lsls	r3, r4, #24
 80081da:	d5ab      	bpl.n	8008134 <CTR_LP+0x3c>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80081dc:	f899 1000 	ldrb.w	r1, [r9]
 80081e0:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80081e4:	008a      	lsls	r2, r1, #2
 80081e6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80081ea:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80081ee:	6810      	ldr	r0, [r2, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80081f0:	3901      	subs	r1, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80081f2:	4003      	ands	r3, r0

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80081f4:	9800      	ldr	r0, [sp, #0]
 80081f6:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80081fa:	6013      	str	r3, [r2, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80081fc:	4788      	blx	r1
 80081fe:	e799      	b.n	8008134 <CTR_LP+0x3c>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8008200:	6801      	ldr	r1, [r0, #0]
 8008202:	f640 728f 	movw	r2, #3983	; 0xf8f
 8008206:	400a      	ands	r2, r1

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008208:	9901      	ldr	r1, [sp, #4]
 800820a:	3b01      	subs	r3, #1
 800820c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8008210:	6002      	str	r2, [r0, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008212:	4798      	blx	r3
 8008214:	e7e0      	b.n	80081d8 <CTR_LP+0xe0>
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
        if ((wEPVal & EP_CTR_TX) != 0)
        {
          _ClearEP_CTR_TX(ENDP0);
 8008216:	6822      	ldr	r2, [r4, #0]
 8008218:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800821c:	4013      	ands	r3, r2
 800821e:	6023      	str	r3, [r4, #0]
          In0_Process();
 8008220:	f7ff feb6 	bl	8007f90 <In0_Process>
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 8008224:	6821      	ldr	r1, [r4, #0]
 8008226:	8832      	ldrh	r2, [r6, #0]
 8008228:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800822c:	400b      	ands	r3, r1
 800822e:	04d6      	lsls	r6, r2, #19
 8008230:	bf48      	it	mi
 8008232:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8008236:	0494      	lsls	r4, r2, #18
 8008238:	f44f 42b8 	mov.w	r2, #23552	; 0x5c00
 800823c:	bf48      	it	mi
 800823e:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8008242:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008246:	6013      	str	r3, [r2, #0]
          _SetEPTxStatus(ENDP0, SaveTState);
 8008248:	8829      	ldrh	r1, [r5, #0]
 800824a:	6812      	ldr	r2, [r2, #0]
 800824c:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8008250:	4013      	ands	r3, r2
 8008252:	06c8      	lsls	r0, r1, #27
 8008254:	bf48      	it	mi
 8008256:	f083 0310 	eormi.w	r3, r3, #16
 800825a:	f44f 42b8 	mov.w	r2, #23552	; 0x5c00
 800825e:	0689      	lsls	r1, r1, #26
 8008260:	bf48      	it	mi
 8008262:	f083 0320 	eormi.w	r3, r3, #32
 8008266:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800826a:	6013      	str	r3, [r2, #0]
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800826c:	b003      	add	sp, #12
 800826e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8008272:	6822      	ldr	r2, [r4, #0]
 8008274:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008278:	4013      	ands	r3, r2
 800827a:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 800827c:	f7ff fc00 	bl	8007a80 <Setup0_Process>
 8008280:	e7d0      	b.n	8008224 <CTR_LP+0x12c>
 8008282:	bf00      	nop

08008284 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 8008284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	f640 6706 	movw	r7, #3590	; 0xe06
 800828c:	f2c2 0700 	movt	r7, #8192	; 0x2000
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008290:	f645 4444 	movw	r4, #23620	; 0x5c44
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008294:	f640 186c 	movw	r8, #2412	; 0x96c
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8008298:	f240 26a8 	movw	r6, #680	; 0x2a8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 800829c:	f240 258c 	movw	r5, #652	; 0x28c
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80082a0:	46ba      	mov	sl, r7
 80082a2:	f2c4 0400 	movt	r4, #16384	; 0x4000
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80082a6:	f2c2 0800 	movt	r8, #8192	; 0x2000
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 80082aa:	f2c2 0600 	movt	r6, #8192	; 0x2000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 80082ae:	f2c2 0500 	movt	r5, #8192	; 0x2000
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 80082b2:	f647 79ff 	movw	r9, #32767	; 0x7fff
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80082b6:	6823      	ldr	r3, [r4, #0]
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	041b      	lsls	r3, r3, #16
 80082bc:	803a      	strh	r2, [r7, #0]
 80082be:	d525      	bpl.n	800830c <CTR_HP+0x88>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 80082c0:	f8c4 9000 	str.w	r9, [r4]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80082c4:	f8ba 3000 	ldrh.w	r3, [sl]
 80082c8:	f003 030f 	and.w	r3, r3, #15
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 80082cc:	009a      	lsls	r2, r3, #2
 80082ce:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80082d2:	f888 3000 	strb.w	r3, [r8]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 80082d6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80082da:	6811      	ldr	r1, [r2, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
 80082dc:	0408      	lsls	r0, r1, #16
 80082de:	d40b      	bmi.n	80082f8 <CTR_HP+0x74>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 80082e0:	0609      	lsls	r1, r1, #24
 80082e2:	d5e8      	bpl.n	80082b6 <CTR_HP+0x32>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 80082e4:	6810      	ldr	r0, [r2, #0]
 80082e6:	f648 710f 	movw	r1, #36623	; 0x8f0f
 80082ea:	4001      	ands	r1, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 80082ec:	3b01      	subs	r3, #1
 80082ee:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 80082f2:	6011      	str	r1, [r2, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 80082f4:	4798      	blx	r3
 80082f6:	e7de      	b.n	80082b6 <CTR_HP+0x32>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 80082f8:	6810      	ldr	r0, [r2, #0]
 80082fa:	f640 718f 	movw	r1, #3983	; 0xf8f
 80082fe:	4001      	ands	r1, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8008300:	3b01      	subs	r3, #1
 8008302:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8008306:	6011      	str	r1, [r2, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8008308:	4798      	blx	r3
 800830a:	e7d4      	b.n	80082b6 <CTR_HP+0x32>
 800830c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008310 <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8008310:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8008314:	3201      	adds	r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8008316:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 800831a:	1053      	asrs	r3, r2, #1
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800831c:	b410      	push	{r4}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 800831e:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8008322:	d00f      	beq.n	8008344 <UserToPMABufferCopy+0x34>
 8008324:	1d0a      	adds	r2, r1, #4
 8008326:	3002      	adds	r0, #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008328:	f810 4c01 	ldrb.w	r4, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 800832c:	f810 1c02 	ldrb.w	r1, [r0, #-2]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008330:	3b01      	subs	r3, #1
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008332:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    *pdwVal++ = temp2;
 8008336:	f822 1c04 	strh.w	r1, [r2, #-4]
 800833a:	f100 0002 	add.w	r0, r0, #2
 800833e:	f102 0204 	add.w	r2, r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008342:	d1f1      	bne.n	8008328 <UserToPMABufferCopy+0x18>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8008344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop

0800834c <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 800834c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8008350:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8008352:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8008356:	1053      	asrs	r3, r2, #1
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8008358:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 800835c:	d005      	beq.n	800836a <PMAToUserBufferCopy+0x1e>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800835e:	f851 2b04 	ldr.w	r2, [r1], #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008362:	3b01      	subs	r3, #1
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008364:	f820 2b02 	strh.w	r2, [r0], #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008368:	d1f9      	bne.n	800835e <PMAToUserBufferCopy+0x12>
 800836a:	4770      	bx	lr

0800836c <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
  _SetCNTR(wRegValue);
 800836c:	f645 4340 	movw	r3, #23616	; 0x5c40
 8008370:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008374:	6018      	str	r0, [r3, #0]
 8008376:	4770      	bx	lr

08008378 <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
  return(_GetCNTR());
 8008378:	f645 4340 	movw	r3, #23616	; 0x5c40
 800837c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008380:	6818      	ldr	r0, [r3, #0]
}
 8008382:	b280      	uxth	r0, r0
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop

08008388 <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
  _SetISTR(wRegValue);
 8008388:	f645 4344 	movw	r3, #23620	; 0x5c44
 800838c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008390:	6018      	str	r0, [r3, #0]
 8008392:	4770      	bx	lr

08008394 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
  return(_GetISTR());
 8008394:	f645 4344 	movw	r3, #23620	; 0x5c44
 8008398:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800839c:	6818      	ldr	r0, [r3, #0]
}
 800839e:	b280      	uxth	r0, r0
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop

080083a4 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
  return(_GetFNR());
 80083a4:	f645 4348 	movw	r3, #23624	; 0x5c48
 80083a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083ac:	6818      	ldr	r0, [r3, #0]
}
 80083ae:	b280      	uxth	r0, r0
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop

080083b4 <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
  _SetDADDR(wRegValue);
 80083b4:	f645 434c 	movw	r3, #23628	; 0x5c4c
 80083b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083bc:	6018      	str	r0, [r3, #0]
 80083be:	4770      	bx	lr

080083c0 <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
  return(_GetDADDR());
 80083c0:	f645 434c 	movw	r3, #23628	; 0x5c4c
 80083c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083c8:	6818      	ldr	r0, [r3, #0]
}
 80083ca:	b280      	uxth	r0, r0
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop

080083d0 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 80083d0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80083d4:	f645 4250 	movw	r2, #23632	; 0x5c50
 80083d8:	4003      	ands	r3, r0
 80083da:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop

080083e4 <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
  return(_GetBTABLE());
 80083e4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80083e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083ec:	6818      	ldr	r0, [r3, #0]
}
 80083ee:	b280      	uxth	r0, r0
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop

080083f4 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 80083f4:	0080      	lsls	r0, r0, #2
 80083f6:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80083fa:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80083fe:	6019      	str	r1, [r3, #0]
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop

08008404 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008404:	0080      	lsls	r0, r0, #2
 8008406:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 800840a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 800840e:	6818      	ldr	r0, [r3, #0]
}
 8008410:	b280      	uxth	r0, r0
 8008412:	4770      	bx	lr

08008414 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 8008414:	0080      	lsls	r0, r0, #2
 8008416:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800841a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800841e:	6810      	ldr	r0, [r2, #0]
 8008420:	f648 138f 	movw	r3, #35215	; 0x898f
 8008424:	4003      	ands	r3, r0
 8008426:	4319      	orrs	r1, r3
 8008428:	6011      	str	r1, [r2, #0]
 800842a:	4770      	bx	lr

0800842c <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
  return(_GetEPType(bEpNum));
 800842c:	0080      	lsls	r0, r0, #2
 800842e:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8008432:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8008436:	6818      	ldr	r0, [r3, #0]
}
 8008438:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop

08008440 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8008440:	0080      	lsls	r0, r0, #2
 8008442:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008446:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800844a:	6810      	ldr	r0, [r2, #0]
 800844c:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8008450:	4003      	ands	r3, r0
 8008452:	06c8      	lsls	r0, r1, #27
 8008454:	bf48      	it	mi
 8008456:	f083 0310 	eormi.w	r3, r3, #16
 800845a:	0689      	lsls	r1, r1, #26
 800845c:	bf48      	it	mi
 800845e:	f083 0320 	eormi.w	r3, r3, #32
 8008462:	6013      	str	r3, [r2, #0]
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop

08008468 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8008468:	0080      	lsls	r0, r0, #2
 800846a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800846e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008472:	6810      	ldr	r0, [r2, #0]
 8008474:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8008478:	4003      	ands	r3, r0
 800847a:	04c8      	lsls	r0, r1, #19
 800847c:	bf48      	it	mi
 800847e:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8008482:	0489      	lsls	r1, r1, #18
 8008484:	bf48      	it	mi
 8008486:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 800848a:	6013      	str	r3, [r2, #0]
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop

08008490 <SetDouBleBuffEPStall>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008490:	0080      	lsls	r0, r0, #2
 8008492:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8008496:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 800849a:	2901      	cmp	r1, #1
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 800849c:	681a      	ldr	r2, [r3, #0]
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 800849e:	d006      	beq.n	80084ae <SetDouBleBuffEPStall+0x1e>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
  }
  else if (bDir == EP_DBUF_IN)
 80084a0:	2902      	cmp	r1, #2
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 80084a2:	bf02      	ittt	eq
 80084a4:	f64f 71ef 	movweq	r1, #65519	; 0xffef
 80084a8:	4011      	andeq	r1, r2
 80084aa:	6019      	streq	r1, [r3, #0]
 80084ac:	4770      	bx	lr
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 80084ae:	f64e 71ff 	movw	r1, #61439	; 0xefff
 80084b2:	4011      	ands	r1, r2
 80084b4:	6019      	str	r1, [r3, #0]
 80084b6:	4770      	bx	lr

080084b8 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 80084b8:	0080      	lsls	r0, r0, #2
 80084ba:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80084be:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80084c2:	6818      	ldr	r0, [r3, #0]
}
 80084c4:	f000 0030 	and.w	r0, r0, #48	; 0x30
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop

080084cc <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 80084cc:	0080      	lsls	r0, r0, #2
 80084ce:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80084d2:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80084d6:	6818      	ldr	r0, [r3, #0]
}
 80084d8:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop

080084e0 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 80084e0:	0080      	lsls	r0, r0, #2
 80084e2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80084e6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80084ea:	6811      	ldr	r1, [r2, #0]
 80084ec:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 80084f0:	400b      	ands	r3, r1
 80084f2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80084f6:	6013      	str	r3, [r2, #0]
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop

080084fc <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80084fc:	0080      	lsls	r0, r0, #2
 80084fe:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008502:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008506:	6811      	ldr	r1, [r2, #0]
 8008508:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800850c:	400b      	ands	r3, r1
 800850e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008512:	6013      	str	r3, [r2, #0]
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop

08008518 <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008518:	0080      	lsls	r0, r0, #2
 800851a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800851e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008522:	6811      	ldr	r1, [r2, #0]
 8008524:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008528:	400b      	ands	r3, r1
 800852a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800852e:	6013      	str	r3, [r2, #0]
 8008530:	4770      	bx	lr
 8008532:	bf00      	nop

08008534 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8008534:	0080      	lsls	r0, r0, #2
 8008536:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800853a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800853e:	6811      	ldr	r1, [r2, #0]
 8008540:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008544:	400b      	ands	r3, r1
 8008546:	6013      	str	r3, [r2, #0]
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop

0800854c <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800854c:	0080      	lsls	r0, r0, #2
 800854e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008552:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008556:	6811      	ldr	r1, [r2, #0]
 8008558:	f648 638f 	movw	r3, #36495	; 0x8e8f
 800855c:	400b      	ands	r3, r1
 800855e:	6013      	str	r3, [r2, #0]
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop

08008564 <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008564:	0080      	lsls	r0, r0, #2
 8008566:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800856a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800856e:	6811      	ldr	r1, [r2, #0]
 8008570:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008574:	400b      	ands	r3, r1
 8008576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800857a:	6013      	str	r3, [r2, #0]
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop

08008580 <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008580:	0080      	lsls	r0, r0, #2
 8008582:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008586:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800858a:	6811      	ldr	r1, [r2, #0]
 800858c:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008590:	400b      	ands	r3, r1
 8008592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop

0800859c <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800859c:	0080      	lsls	r0, r0, #2
 800859e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80085a2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80085a6:	6811      	ldr	r1, [r2, #0]
 80085a8:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80085ac:	400b      	ands	r3, r1
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop

080085b4 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 80085b4:	0080      	lsls	r0, r0, #2
 80085b6:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80085ba:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80085be:	6818      	ldr	r0, [r3, #0]
 80085c0:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 80085c4:	f1b0 0c10 	subs.w	ip, r0, #16
 80085c8:	f1dc 0000 	rsbs	r0, ip, #0
 80085cc:	eb50 000c 	adcs.w	r0, r0, ip
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop

080085d4 <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 80085d4:	0080      	lsls	r0, r0, #2
 80085d6:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80085da:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 80085e4:	f5b0 5380 	subs.w	r3, r0, #4096	; 0x1000
 80085e8:	4258      	negs	r0, r3
 80085ea:	4158      	adcs	r0, r3
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop

080085f0 <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 80085f0:	0080      	lsls	r0, r0, #2
 80085f2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80085f6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80085fa:	6811      	ldr	r1, [r2, #0]
 80085fc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008600:	400b      	ands	r3, r1
 8008602:	6013      	str	r3, [r2, #0]
 8008604:	4770      	bx	lr
 8008606:	bf00      	nop

08008608 <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 8008608:	0080      	lsls	r0, r0, #2
 800860a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800860e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008612:	6811      	ldr	r1, [r2, #0]
 8008614:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8008618:	400b      	ands	r3, r1
 800861a:	6013      	str	r3, [r2, #0]
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop

08008620 <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 8008620:	0080      	lsls	r0, r0, #2
 8008622:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008626:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800862a:	6811      	ldr	r1, [r2, #0]
 800862c:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008630:	400b      	ands	r3, r1
 8008632:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008636:	6013      	str	r3, [r2, #0]
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop

0800863c <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 800863c:	0080      	lsls	r0, r0, #2
 800863e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8008642:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8008646:	6811      	ldr	r1, [r2, #0]
 8008648:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800864c:	400b      	ands	r3, r1
 800864e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop

08008658 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8008658:	0080      	lsls	r0, r0, #2
 800865a:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 800865e:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	0452      	lsls	r2, r2, #17
 8008666:	bf41      	itttt	mi
 8008668:	6819      	ldrmi	r1, [r3, #0]
 800866a:	f648 728f 	movwmi	r2, #36751	; 0x8f8f
 800866e:	400a      	andmi	r2, r1
 8008670:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8008674:	bf48      	it	mi
 8008676:	601a      	strmi	r2, [r3, #0]
 8008678:	4770      	bx	lr
 800867a:	bf00      	nop

0800867c <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800867c:	0080      	lsls	r0, r0, #2
 800867e:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8008682:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	0651      	lsls	r1, r2, #25
 800868a:	bf41      	itttt	mi
 800868c:	6819      	ldrmi	r1, [r3, #0]
 800868e:	f648 728f 	movwmi	r2, #36751	; 0x8f8f
 8008692:	400a      	andmi	r2, r1
 8008694:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 8008698:	bf48      	it	mi
 800869a:	601a      	strmi	r2, [r3, #0]
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop

080086a0 <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 80086a0:	0080      	lsls	r0, r0, #2
 80086a2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80086a6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80086aa:	6810      	ldr	r0, [r2, #0]
 80086ac:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80086b0:	4003      	ands	r3, r0
 80086b2:	4319      	orrs	r1, r3
 80086b4:	6011      	str	r1, [r2, #0]
 80086b6:	4770      	bx	lr

080086b8 <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
  return(_GetEPAddress(bEpNum));
 80086b8:	0080      	lsls	r0, r0, #2
 80086ba:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80086be:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80086c2:	6818      	ldr	r0, [r3, #0]
}
 80086c4:	f000 000f 	and.w	r0, r0, #15
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop

080086cc <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80086cc:	f645 4350 	movw	r3, #23632	; 0x5c50
 80086d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80086da:	b292      	uxth	r2, r2
 80086dc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80086e0:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 80086e4:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80086e8:	0052      	lsls	r2, r2, #1
 80086ea:	400b      	ands	r3, r1
 80086ec:	6013      	str	r3, [r2, #0]
 80086ee:	4770      	bx	lr

080086f0 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80086f0:	f645 4350 	movw	r3, #23632	; 0x5c50
 80086f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	f243 0304 	movw	r3, #12292	; 0x3004
 80086fe:	b292      	uxth	r2, r2
 8008700:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008708:	4403      	add	r3, r0
 800870a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	400a      	ands	r2, r1
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8008718:	f645 4350 	movw	r3, #23632	; 0x5c50
 800871c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	b29b      	uxth	r3, r3
 8008724:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8008728:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 800872c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8008730:	005b      	lsls	r3, r3, #1
}
 8008732:	8818      	ldrh	r0, [r3, #0]
 8008734:	4770      	bx	lr
 8008736:	bf00      	nop

08008738 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8008738:	f645 4350 	movw	r3, #23632	; 0x5c50
 800873c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	f243 0304 	movw	r3, #12292	; 0x3004
 8008746:	b292      	uxth	r2, r2
 8008748:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800874c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008750:	4403      	add	r3, r0
 8008752:	005b      	lsls	r3, r3, #1
}
 8008754:	8818      	ldrh	r0, [r3, #0]
 8008756:	4770      	bx	lr

08008758 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8008758:	f645 4350 	movw	r3, #23632	; 0x5c50
 800875c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	f243 0302 	movw	r3, #12290	; 0x3002
 8008766:	b292      	uxth	r2, r2
 8008768:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800876c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008770:	4403      	add	r3, r0
 8008772:	005b      	lsls	r3, r3, #1
 8008774:	6019      	str	r1, [r3, #0]
 8008776:	4770      	bx	lr

08008778 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 8008778:	293e      	cmp	r1, #62	; 0x3e
 800877a:	d90a      	bls.n	8008792 <SetEPCountRxReg+0x1a>
 800877c:	094b      	lsrs	r3, r1, #5
 800877e:	06c9      	lsls	r1, r1, #27
 8008780:	bf04      	itt	eq
 8008782:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8008786:	b29b      	uxtheq	r3, r3
 8008788:	029b      	lsls	r3, r3, #10
 800878a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800878e:	6003      	str	r3, [r0, #0]
 8008790:	4770      	bx	lr
 8008792:	084b      	lsrs	r3, r1, #1
 8008794:	07ca      	lsls	r2, r1, #31
 8008796:	bf44      	itt	mi
 8008798:	3301      	addmi	r3, #1
 800879a:	b29b      	uxthmi	r3, r3
 800879c:	029b      	lsls	r3, r3, #10
 800879e:	6003      	str	r3, [r0, #0]
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop

080087a4 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80087a4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80087a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	f243 0306 	movw	r3, #12294	; 0x3006
 80087b2:	b292      	uxth	r2, r2
 80087b4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80087b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087bc:	4403      	add	r3, r0
 80087be:	293e      	cmp	r1, #62	; 0x3e
 80087c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80087c4:	d90a      	bls.n	80087dc <SetEPRxCount+0x38>
 80087c6:	094a      	lsrs	r2, r1, #5
 80087c8:	06c9      	lsls	r1, r1, #27
 80087ca:	bf04      	itt	eq
 80087cc:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 80087d0:	b292      	uxtheq	r2, r2
 80087d2:	0292      	lsls	r2, r2, #10
 80087d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087d8:	601a      	str	r2, [r3, #0]
 80087da:	4770      	bx	lr
 80087dc:	084a      	lsrs	r2, r1, #1
 80087de:	07c8      	lsls	r0, r1, #31
 80087e0:	bf44      	itt	mi
 80087e2:	3201      	addmi	r2, #1
 80087e4:	b292      	uxthmi	r2, r2
 80087e6:	0292      	lsls	r2, r2, #10
 80087e8:	601a      	str	r2, [r3, #0]
 80087ea:	4770      	bx	lr

080087ec <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 80087ec:	f645 4350 	movw	r3, #23632	; 0x5c50
 80087f0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	f243 0302 	movw	r3, #12290	; 0x3002
 80087fa:	b292      	uxth	r2, r2
 80087fc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008804:	4403      	add	r3, r0
 8008806:	005b      	lsls	r3, r3, #1
 8008808:	6818      	ldr	r0, [r3, #0]
}
 800880a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800880e:	4770      	bx	lr

08008810 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8008810:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008814:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	f243 0306 	movw	r3, #12294	; 0x3006
 800881e:	b292      	uxth	r2, r2
 8008820:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008828:	4403      	add	r3, r0
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	6818      	ldr	r0, [r3, #0]
}
 800882e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008832:	4770      	bx	lr

08008834 <SetEPDblBuffAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008834:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008838:	f2c4 0300 	movt	r3, #16384	; 0x4000
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 800883c:	b470      	push	{r4, r5, r6}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 800883e:	681c      	ldr	r4, [r3, #0]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	00c0      	lsls	r0, r0, #3
 8008844:	b2a5      	uxth	r5, r4
 8008846:	b29e      	uxth	r6, r3
 8008848:	4405      	add	r5, r0
 800884a:	f243 0304 	movw	r3, #12292	; 0x3004
 800884e:	4430      	add	r0, r6
 8008850:	f64f 74fe 	movw	r4, #65534	; 0xfffe
 8008854:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
 8008858:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800885c:	4403      	add	r3, r0
 800885e:	f505 5540 	add.w	r5, r5, #12288	; 0x3000
 8008862:	4620      	mov	r0, r4
 8008864:	006d      	lsls	r5, r5, #1
 8008866:	400c      	ands	r4, r1
 8008868:	005b      	lsls	r3, r3, #1
 800886a:	4010      	ands	r0, r2
 800886c:	602c      	str	r4, [r5, #0]
 800886e:	6018      	str	r0, [r3, #0]
}
 8008870:	bc70      	pop	{r4, r5, r6}
 8008872:	4770      	bx	lr

08008874 <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 8008874:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008878:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8008882:	b292      	uxth	r2, r2
 8008884:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008888:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 800888c:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8008890:	0052      	lsls	r2, r2, #1
 8008892:	400b      	ands	r3, r1
 8008894:	6013      	str	r3, [r2, #0]
 8008896:	4770      	bx	lr

08008898 <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 8008898:	f645 4350 	movw	r3, #23632	; 0x5c50
 800889c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	f243 0304 	movw	r3, #12292	; 0x3004
 80088a6:	b292      	uxth	r2, r2
 80088a8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80088ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088b0:	4403      	add	r3, r0
 80088b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80088b6:	005b      	lsls	r3, r3, #1
 80088b8:	400a      	ands	r2, r1
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	4770      	bx	lr
 80088be:	bf00      	nop

080088c0 <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 80088c0:	f645 4350 	movw	r3, #23632	; 0x5c50
 80088c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80088d0:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 80088d4:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80088d8:	005b      	lsls	r3, r3, #1
}
 80088da:	8818      	ldrh	r0, [r3, #0]
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop

080088e0 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 80088e0:	f645 4350 	movw	r3, #23632	; 0x5c50
 80088e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	f243 0304 	movw	r3, #12292	; 0x3004
 80088ee:	b292      	uxth	r2, r2
 80088f0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80088f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088f8:	4403      	add	r3, r0
 80088fa:	005b      	lsls	r3, r3, #1
}
 80088fc:	8818      	ldrh	r0, [r3, #0]
 80088fe:	4770      	bx	lr

08008900 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008900:	2901      	cmp	r1, #1
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 8008902:	b430      	push	{r4, r5}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008904:	d003      	beq.n	800890e <SetEPDblBuffCount+0xe>
 8008906:	2902      	cmp	r1, #2
 8008908:	d02a      	beq.n	8008960 <SetEPDblBuffCount+0x60>
}
 800890a:	bc30      	pop	{r4, r5}
 800890c:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800890e:	f645 4150 	movw	r1, #23632	; 0x5c50
 8008912:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8008916:	680c      	ldr	r4, [r1, #0]
 8008918:	00c0      	lsls	r0, r0, #3
 800891a:	b2a4      	uxth	r4, r4
 800891c:	f243 0302 	movw	r3, #12290	; 0x3002
 8008920:	4404      	add	r4, r0
 8008922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008926:	4423      	add	r3, r4
 8008928:	2a3e      	cmp	r2, #62	; 0x3e
 800892a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800892e:	d932      	bls.n	8008996 <SetEPDblBuffCount+0x96>
 8008930:	06d5      	lsls	r5, r2, #27
 8008932:	ea4f 1452 	mov.w	r4, r2, lsr #5
 8008936:	d148      	bne.n	80089ca <SetEPDblBuffCount+0xca>
 8008938:	680d      	ldr	r5, [r1, #0]
 800893a:	3c01      	subs	r4, #1
 800893c:	b2ad      	uxth	r5, r5
 800893e:	b2a4      	uxth	r4, r4
 8008940:	f243 0106 	movw	r1, #12294	; 0x3006
 8008944:	4428      	add	r0, r5
 8008946:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800894a:	02a2      	lsls	r2, r4, #10
 800894c:	4401      	add	r1, r0
 800894e:	0049      	lsls	r1, r1, #1
 8008950:	f442 4000 	orr.w	r0, r2, #32768	; 0x8000
 8008954:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008958:	6018      	str	r0, [r3, #0]
}
 800895a:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800895c:	600a      	str	r2, [r1, #0]
}
 800895e:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008960:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008964:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008968:	681c      	ldr	r4, [r3, #0]
 800896a:	681d      	ldr	r5, [r3, #0]
 800896c:	00c0      	lsls	r0, r0, #3
 800896e:	b2ad      	uxth	r5, r5
 8008970:	b2a4      	uxth	r4, r4
 8008972:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 8008976:	f243 0306 	movw	r3, #12294	; 0x3006
 800897a:	4404      	add	r4, r0
 800897c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008980:	4428      	add	r0, r5
 8008982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008986:	4421      	add	r1, r4
 8008988:	4403      	add	r3, r0
 800898a:	0049      	lsls	r1, r1, #1
 800898c:	005b      	lsls	r3, r3, #1
 800898e:	600a      	str	r2, [r1, #0]
}
 8008990:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008992:	601a      	str	r2, [r3, #0]
}
 8008994:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008996:	0854      	lsrs	r4, r2, #1
 8008998:	f012 0f01 	tst.w	r2, #1
 800899c:	680a      	ldr	r2, [r1, #0]
 800899e:	f243 0106 	movw	r1, #12294	; 0x3006
 80089a2:	b292      	uxth	r2, r2
 80089a4:	4410      	add	r0, r2
 80089a6:	d009      	beq.n	80089bc <SetEPDblBuffCount+0xbc>
 80089a8:	1c62      	adds	r2, r4, #1
 80089aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80089ae:	0292      	lsls	r2, r2, #10
 80089b0:	4401      	add	r1, r0
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	0049      	lsls	r1, r1, #1
 80089b6:	600a      	str	r2, [r1, #0]
}
 80089b8:	bc30      	pop	{r4, r5}
 80089ba:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80089bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80089c0:	02a2      	lsls	r2, r4, #10
 80089c2:	4401      	add	r1, r0
 80089c4:	601a      	str	r2, [r3, #0]
 80089c6:	0049      	lsls	r1, r1, #1
 80089c8:	e7f5      	b.n	80089b6 <SetEPDblBuffCount+0xb6>
 80089ca:	680a      	ldr	r2, [r1, #0]
 80089cc:	f243 0106 	movw	r1, #12294	; 0x3006
 80089d0:	b292      	uxth	r2, r2
 80089d2:	4410      	add	r0, r2
 80089d4:	e7b7      	b.n	8008946 <SetEPDblBuffCount+0x46>
 80089d6:	bf00      	nop

080089d8 <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 80089d8:	2901      	cmp	r1, #1
 80089da:	d012      	beq.n	8008a02 <SetEPDblBuf0Count+0x2a>
 80089dc:	2902      	cmp	r1, #2
 80089de:	d000      	beq.n	80089e2 <SetEPDblBuf0Count+0xa>
 80089e0:	4770      	bx	lr
 80089e2:	f645 4350 	movw	r3, #23632	; 0x5c50
 80089e6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80089ea:	6819      	ldr	r1, [r3, #0]
 80089ec:	f243 0302 	movw	r3, #12290	; 0x3002
 80089f0:	b289      	uxth	r1, r1
 80089f2:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80089f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089fa:	4403      	add	r3, r0
 80089fc:	005b      	lsls	r3, r3, #1
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	4770      	bx	lr
 8008a02:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008a06:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008a0a:	6819      	ldr	r1, [r3, #0]
 8008a0c:	f243 0302 	movw	r3, #12290	; 0x3002
 8008a10:	b289      	uxth	r1, r1
 8008a12:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a1a:	4403      	add	r3, r0
 8008a1c:	2a3e      	cmp	r2, #62	; 0x3e
 8008a1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a22:	d90a      	bls.n	8008a3a <SetEPDblBuf0Count+0x62>
 8008a24:	0951      	lsrs	r1, r2, #5
 8008a26:	06d0      	lsls	r0, r2, #27
 8008a28:	bf04      	itt	eq
 8008a2a:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 8008a2e:	b289      	uxtheq	r1, r1
 8008a30:	0289      	lsls	r1, r1, #10
 8008a32:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8008a36:	6019      	str	r1, [r3, #0]
 8008a38:	4770      	bx	lr
 8008a3a:	0851      	lsrs	r1, r2, #1
 8008a3c:	07d2      	lsls	r2, r2, #31
 8008a3e:	bf44      	itt	mi
 8008a40:	3101      	addmi	r1, #1
 8008a42:	b289      	uxthmi	r1, r1
 8008a44:	0289      	lsls	r1, r1, #10
 8008a46:	6019      	str	r1, [r3, #0]
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop

08008a4c <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 8008a4c:	2901      	cmp	r1, #1
 8008a4e:	d012      	beq.n	8008a76 <SetEPDblBuf1Count+0x2a>
 8008a50:	2902      	cmp	r1, #2
 8008a52:	d000      	beq.n	8008a56 <SetEPDblBuf1Count+0xa>
 8008a54:	4770      	bx	lr
 8008a56:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008a5a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008a5e:	6819      	ldr	r1, [r3, #0]
 8008a60:	f243 0306 	movw	r3, #12294	; 0x3006
 8008a64:	b289      	uxth	r1, r1
 8008a66:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a6e:	4403      	add	r3, r0
 8008a70:	005b      	lsls	r3, r3, #1
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	4770      	bx	lr
 8008a76:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008a7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008a7e:	6819      	ldr	r1, [r3, #0]
 8008a80:	f243 0306 	movw	r3, #12294	; 0x3006
 8008a84:	b289      	uxth	r1, r1
 8008a86:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a8e:	4403      	add	r3, r0
 8008a90:	2a3e      	cmp	r2, #62	; 0x3e
 8008a92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a96:	d90a      	bls.n	8008aae <SetEPDblBuf1Count+0x62>
 8008a98:	0951      	lsrs	r1, r2, #5
 8008a9a:	06d0      	lsls	r0, r2, #27
 8008a9c:	bf04      	itt	eq
 8008a9e:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 8008aa2:	b289      	uxtheq	r1, r1
 8008aa4:	0289      	lsls	r1, r1, #10
 8008aa6:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8008aaa:	6019      	str	r1, [r3, #0]
 8008aac:	4770      	bx	lr
 8008aae:	0851      	lsrs	r1, r2, #1
 8008ab0:	07d2      	lsls	r2, r2, #31
 8008ab2:	bf44      	itt	mi
 8008ab4:	3101      	addmi	r1, #1
 8008ab6:	b289      	uxthmi	r1, r1
 8008ab8:	0289      	lsls	r1, r1, #10
 8008aba:	6019      	str	r1, [r3, #0]
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop

08008ac0 <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 8008ac0:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008ac4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	f243 0302 	movw	r3, #12290	; 0x3002
 8008ace:	b292      	uxth	r2, r2
 8008ad0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ad8:	4403      	add	r3, r0
 8008ada:	005b      	lsls	r3, r3, #1
 8008adc:	6818      	ldr	r0, [r3, #0]
}
 8008ade:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008ae2:	4770      	bx	lr

08008ae4 <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 8008ae4:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008ae8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	f243 0306 	movw	r3, #12294	; 0x3006
 8008af2:	b292      	uxth	r2, r2
 8008af4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008afc:	4403      	add	r3, r0
 8008afe:	005b      	lsls	r3, r3, #1
 8008b00:	6818      	ldr	r0, [r3, #0]
}
 8008b02:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008b06:	4770      	bx	lr

08008b08 <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 8008b08:	f645 4250 	movw	r2, #23632	; 0x5c50
 8008b0c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008b10:	6813      	ldr	r3, [r2, #0]
 8008b12:	00c0      	lsls	r0, r0, #3
 8008b14:	b299      	uxth	r1, r3
 8008b16:	f243 0306 	movw	r3, #12294	; 0x3006
 8008b1a:	4401      	add	r1, r0
 8008b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b20:	440b      	add	r3, r1
 8008b22:	005b      	lsls	r3, r3, #1
 8008b24:	881b      	ldrh	r3, [r3, #0]
 8008b26:	f413 4f7c 	tst.w	r3, #64512	; 0xfc00
 8008b2a:	d110      	bne.n	8008b4e <GetEPDblBufDir+0x46>
    return(EP_DBUF_OUT);
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 8008b2c:	6812      	ldr	r2, [r2, #0]
 8008b2e:	f243 0302 	movw	r3, #12290	; 0x3002
 8008b32:	b292      	uxth	r2, r2
 8008b34:	4410      	add	r0, r2
 8008b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b3a:	4403      	add	r3, r0
 8008b3c:	005b      	lsls	r3, r3, #1
 8008b3e:	8818      	ldrh	r0, [r3, #0]
 8008b40:	f3c0 0009 	ubfx	r0, r0, #0, #10
    return(EP_DBUF_IN);
 8008b44:	2800      	cmp	r0, #0
 8008b46:	bf14      	ite	ne
 8008b48:	2002      	movne	r0, #2
 8008b4a:	2000      	moveq	r0, #0
 8008b4c:	4770      	bx	lr
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
    return(EP_DBUF_OUT);
 8008b4e:	2001      	movs	r0, #1
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop

08008b54 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 8008b54:	2901      	cmp	r1, #1
 8008b56:	d00f      	beq.n	8008b78 <FreeUserBuffer+0x24>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
  }
  else if (bDir == EP_DBUF_IN)
 8008b58:	2902      	cmp	r1, #2
 8008b5a:	d000      	beq.n	8008b5e <FreeUserBuffer+0xa>
 8008b5c:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 8008b5e:	0080      	lsls	r0, r0, #2
 8008b60:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008b64:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008b68:	6802      	ldr	r2, [r0, #0]
 8008b6a:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008b6e:	4013      	ands	r3, r2
 8008b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b74:	6003      	str	r3, [r0, #0]
 8008b76:	4770      	bx	lr
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 8008b78:	0080      	lsls	r0, r0, #2
 8008b7a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008b7e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008b82:	6802      	ldr	r2, [r0, #0]
 8008b84:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008b88:	4013      	ands	r3, r2
 8008b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b8e:	6003      	str	r3, [r0, #0]
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop

08008b94 <ToWord>:
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
}
 8008b94:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop

08008b9c <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 8008b9c:	b2c3      	uxtb	r3, r0
 8008b9e:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8008ba0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008ba4:	4770      	bx	lr
 8008ba6:	bf00      	nop

08008ba8 <ch>:


/* three SHA-1 inner functions */
const
uint32_t ch(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^((~x)&z));
 8008ba8:	ea22 0200 	bic.w	r2, r2, r0
 8008bac:	4008      	ands	r0, r1
}
 8008bae:	4050      	eors	r0, r2
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop

08008bb4 <maj>:

const
uint32_t maj(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^(x&z)^(y&z));
 8008bb4:	ea82 0301 	eor.w	r3, r2, r1
 8008bb8:	4018      	ands	r0, r3
 8008bba:	4011      	ands	r1, r2
}
 8008bbc:	4048      	eors	r0, r1
 8008bbe:	4770      	bx	lr

08008bc0 <parity>:

const
uint32_t parity(uint32_t x, uint32_t y, uint32_t z){
	return ((x^y)^z);
 8008bc0:	404a      	eors	r2, r1
}
 8008bc2:	4050      	eors	r0, r2
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop

08008bc8 <sha1_init>:

/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
 8008bc8:	b430      	push	{r4, r5}
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2300      	movs	r3, #0
 8008bce:	e9c0 2306 	strd	r2, r3, [r0, #24]
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008bd2:	f242 3501 	movw	r5, #8961	; 0x2301
	state->h[1] = 0xefcdab89;
 8008bd6:	f64a 3489 	movw	r4, #43913	; 0xab89
	state->h[2] = 0x98badcfe;
 8008bda:	f64d 41fe 	movw	r1, #56574	; 0xdcfe
	state->h[3] = 0x10325476;
 8008bde:	f245 4276 	movw	r2, #21622	; 0x5476
	state->h[4] = 0xc3d2e1f0;
 8008be2:	f24e 13f0 	movw	r3, #57840	; 0xe1f0
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008be6:	f2c6 7545 	movt	r5, #26437	; 0x6745
	state->h[1] = 0xefcdab89;
 8008bea:	f6ce 74cd 	movt	r4, #61389	; 0xefcd
	state->h[2] = 0x98badcfe;
 8008bee:	f6c9 01ba 	movt	r1, #39098	; 0x98ba
	state->h[3] = 0x10325476;
 8008bf2:	f2c1 0232 	movt	r2, #4146	; 0x1032
	state->h[4] = 0xc3d2e1f0;
 8008bf6:	f2cc 33d2 	movt	r3, #50130	; 0xc3d2
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008bfa:	6005      	str	r5, [r0, #0]
	state->h[1] = 0xefcdab89;
 8008bfc:	6044      	str	r4, [r0, #4]
	state->h[2] = 0x98badcfe;
 8008bfe:	6081      	str	r1, [r0, #8]
	state->h[3] = 0x10325476;
 8008c00:	60c2      	str	r2, [r0, #12]
	state->h[4] = 0xc3d2e1f0;
 8008c02:	6103      	str	r3, [r0, #16]
	state->length = 0;
}
 8008c04:	bc30      	pop	{r4, r5}
 8008c06:	4770      	bx	lr

08008c08 <sha1_nextBlock>:

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8008c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008c0c:	f64a 133c 	movw	r3, #43324	; 0xa93c

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8008c10:	b0a1      	sub	sp, #132	; 0x84
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008c12:	f6c0 0300 	movt	r3, #2048	; 0x800
	uint32_t k[4]={	0x5a827999,
 8008c16:	f103 0710 	add.w	r7, r3, #16
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008c1a:	f10d 0e0c 	add.w	lr, sp, #12
	uint32_t k[4]={	0x5a827999,
 8008c1e:	ad07      	add	r5, sp, #28

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8008c20:	9001      	str	r0, [sp, #4]
 8008c22:	460c      	mov	r4, r1
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8008c24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008c26:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint32_t k[4]={	0x5a827999,
 8008c2a:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8008c2e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8008c32:	2300      	movs	r3, #0
 8008c34:	a910      	add	r1, sp, #64	; 0x40
 8008c36:	58e2      	ldr	r2, [r4, r3]
 8008c38:	ba12      	rev	r2, r2
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8008c3a:	50ca      	str	r2, [r1, r3]
 8008c3c:	3304      	adds	r3, #4
					0x6ed9eba1,
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
 8008c3e:	2b40      	cmp	r3, #64	; 0x40
 8008c40:	d1f9      	bne.n	8008c36 <sha1_nextBlock+0x2e>
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8008c42:	9c01      	ldr	r4, [sp, #4]
 8008c44:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 8008c48:	6820      	ldr	r0, [r4, #0]
 8008c4a:	6861      	ldr	r1, [r4, #4]
 8008c4c:	68a2      	ldr	r2, [r4, #8]
 8008c4e:	68e3      	ldr	r3, [r4, #12]
 8008c50:	464c      	mov	r4, r9
 8008c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c54:	f8dd e004 	ldr.w	lr, [sp, #4]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008c58:	2500      	movs	r5, #0
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8008c5a:	f8de 0010 	ldr.w	r0, [lr, #16]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008c5e:	46a8      	mov	r8, r5
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8008c60:	6020      	str	r0, [r4, #0]
 8008c62:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008c64:	990d      	ldr	r1, [sp, #52]	; 0x34


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008c66:	462c      	mov	r4, r5
 8008c68:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 8008c6c:	e027      	b.n	8008cbe <sha1_nextBlock+0xb6>
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8008c6e:	f103 0208 	add.w	r2, r3, #8
 8008c72:	a820      	add	r0, sp, #128	; 0x80
 8008c74:	f103 0e0d 	add.w	lr, r3, #13
 8008c78:	f002 020f 	and.w	r2, r2, #15
 8008c7c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008c80:	f00e 0e0f 	and.w	lr, lr, #15
 8008c84:	f852 bc40 	ldr.w	fp, [r2, #-64]
 8008c88:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 8008c8c:	aa20      	add	r2, sp, #128	; 0x80
 8008c8e:	1c98      	adds	r0, r3, #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8008c90:	f85e 6c40 	ldr.w	r6, [lr, #-64]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 8008c94:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c98:	f000 000f 	and.w	r0, r0, #15
 8008c9c:	eb02 0080 	add.w	r0, r2, r0, lsl #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8008ca0:	f853 2c40 	ldr.w	r2, [r3, #-64]
 8008ca4:	f850 0c40 	ldr.w	r0, [r0, #-64]
 8008ca8:	ea86 0b0b 	eor.w	fp, r6, fp
 8008cac:	ea8b 0b02 	eor.w	fp, fp, r2
 8008cb0:	ea8b 0b00 	eor.w	fp, fp, r0

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 8008cb4:	ea4f 72fb 	mov.w	r2, fp, ror #31

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8008cb8:	f843 2c40 	str.w	r2, [r3, #-64]
 8008cbc:	4693      	mov	fp, r2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008cbe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008cc2:	ab20      	add	r3, sp, #128	; 0x80
 8008cc4:	eb03 0688 	add.w	r6, r3, r8, lsl #2
 8008cc8:	f856 3c74 	ldr.w	r3, [r6, #-116]
 8008ccc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cce:	4650      	mov	r0, sl
 8008cd0:	4798      	blx	r3
 8008cd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cd4:	f856 2c64 	ldr.w	r2, [r6, #-100]
 8008cd8:	eb03 67f7 	add.w	r7, r3, r7, ror #27
 8008cdc:	4438      	add	r0, r7
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 8008cde:	3501      	adds	r5, #1
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008ce0:	1887      	adds	r7, r0, r2
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 8008ce2:	4649      	mov	r1, r9
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 8008ce4:	b2ed      	uxtb	r5, r5
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 8008ce6:	a80c      	add	r0, sp, #48	; 0x30
 8008ce8:	2210      	movs	r2, #16
 8008cea:	f001 fb15 	bl	800a318 <memmove>
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008cee:	3401      	adds	r4, #1
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 8008cf0:	2d14      	cmp	r5, #20
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008cf2:	b2e4      	uxtb	r4, r4
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8008cf4:	bf08      	it	eq
 8008cf6:	f108 0801 	addeq.w	r8, r8, #1
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 8008cfa:	445f      	add	r7, fp

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 8008cfc:	ea4f 01ba 	mov.w	r1, sl, ror #2
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8008d00:	bf04      	itt	eq
 8008d02:	f008 0803 	andeq.w	r8, r8, #3
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
 8008d06:	2500      	moveq	r5, #0
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008d08:	2c50      	cmp	r4, #80	; 0x50
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
 8008d0a:	970b      	str	r7, [sp, #44]	; 0x2c
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
 8008d0c:	910d      	str	r1, [sp, #52]	; 0x34
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
 8008d0e:	f004 030f 	and.w	r3, r4, #15
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008d12:	d007      	beq.n	8008d24 <sha1_nextBlock+0x11c>
		s = t & MASK;
		if(t>=16){
 8008d14:	2c0f      	cmp	r4, #15
 8008d16:	d8aa      	bhi.n	8008c6e <sha1_nextBlock+0x66>
 8008d18:	a820      	add	r0, sp, #128	; 0x80
 8008d1a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008d1e:	f853 bc40 	ldr.w	fp, [r3, #-64]
 8008d22:	e7cc      	b.n	8008cbe <sha1_nextBlock+0xb6>
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8008d24:	2300      	movs	r3, #0
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
		state->h[t] += a[t];
 8008d26:	9c01      	ldr	r4, [sp, #4]
 8008d28:	58e2      	ldr	r2, [r4, r3]
 8008d2a:	4417      	add	r7, r2
 8008d2c:	50e7      	str	r7, [r4, r3]
 8008d2e:	3304      	adds	r3, #4
			fi = (fi+1)%4;
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
 8008d30:	2b14      	cmp	r3, #20
 8008d32:	d002      	beq.n	8008d3a <sha1_nextBlock+0x132>
 8008d34:	f859 7003 	ldr.w	r7, [r9, r3]
 8008d38:	e7f5      	b.n	8008d26 <sha1_nextBlock+0x11e>
		state->h[t] += a[t];
	}
	state->length += 512;
 8008d3a:	9c01      	ldr	r4, [sp, #4]
 8008d3c:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8008d40:	f512 7200 	adds.w	r2, r2, #512	; 0x200
 8008d44:	f143 0300 	adc.w	r3, r3, #0
 8008d48:	e9c4 2306 	strd	r2, r3, [r4, #24]
}
 8008d4c:	b021      	add	sp, #132	; 0x84
 8008d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d52:	bf00      	nop

08008d54 <sha1_lastBlock>:

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 8008d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8008d58:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 8008d5c:	b090      	sub	sp, #64	; 0x40
 8008d5e:	4692      	mov	sl, r2
 8008d60:	4680      	mov	r8, r0
 8008d62:	4689      	mov	r9, r1
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8008d64:	d316      	bcc.n	8008d94 <sha1_lastBlock+0x40>
 8008d66:	4615      	mov	r5, r2
 8008d68:	460c      	mov	r4, r1
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
 8008d6a:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 8008d6e:	4621      	mov	r1, r4
 8008d70:	4640      	mov	r0, r8
		length -= SHA1_BLOCK_BITS;
 8008d72:	b2ad      	uxth	r5, r5
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 8008d74:	f7ff ff48 	bl	8008c08 <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8008d78:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 8008d7c:	f104 0440 	add.w	r4, r4, #64	; 0x40

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8008d80:	d2f3      	bcs.n	8008d6a <sha1_lastBlock+0x16>
 8008d82:	f5aa 7300 	sub.w	r3, sl, #512	; 0x200
 8008d86:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	eb09 1983 	add.w	r9, r9, r3, lsl #6
 8008d90:	f3ca 0a08 	ubfx	sl, sl, #0, #9
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 8008d94:	fa1f f68a 	uxth.w	r6, sl
 8008d98:	e9d8 4506 	ldrd	r4, r5, [r8, #24]
 8008d9c:	2700      	movs	r7, #0
 8008d9e:	19a4      	adds	r4, r4, r6
 8008da0:	eb45 0507 	adc.w	r5, r5, r7
	memset(lb, 0, SHA1_BLOCK_BYTES);
 8008da4:	2100      	movs	r1, #0
 8008da6:	2240      	movs	r2, #64	; 0x40
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 8008da8:	e9c8 4506 	strd	r4, r5, [r8, #24]
	memset(lb, 0, SHA1_BLOCK_BYTES);
 8008dac:	4668      	mov	r0, sp
 8008dae:	f001 fb19 	bl	800a3e4 <memset>
	memcpy (lb, block, (length+7)>>3);
 8008db2:	f10a 0207 	add.w	r2, sl, #7
 8008db6:	4649      	mov	r1, r9
 8008db8:	10d2      	asrs	r2, r2, #3
 8008dba:	4668      	mov	r0, sp
 8008dbc:	f001 f904 	bl	8009fc8 <memcpy>

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 8008dc0:	f00a 0307 	and.w	r3, sl, #7
 8008dc4:	2280      	movs	r2, #128	; 0x80
 8008dc6:	411a      	asrs	r2, r3
 8008dc8:	a910      	add	r1, sp, #64	; 0x40
 8008dca:	eb01 03da 	add.w	r3, r1, sl, lsr #3
 8008dce:	f813 1c40 	ldrb.w	r1, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8008dd2:	f5ba 7fe0 	cmp.w	sl, #448	; 0x1c0
	state->length += length;
	memset(lb, 0, SHA1_BLOCK_BYTES);
	memcpy (lb, block, (length+7)>>3);

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 8008dd6:	ea42 0201 	orr.w	r2, r2, r1
 8008dda:	f803 2c40 	strb.w	r2, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8008dde:	d212      	bcs.n	8008e06 <sha1_lastBlock+0xb2>
 8008de0:	f108 0220 	add.w	r2, r8, #32
 8008de4:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 8008de8:	f10d 003f 	add.w	r0, sp, #63	; 0x3f
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
 8008dec:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8008df0:	f803 1f01 	strb.w	r1, [r3, #1]!
	}
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
 8008df4:	4283      	cmp	r3, r0
 8008df6:	d1f9      	bne.n	8008dec <sha1_lastBlock+0x98>
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
	}
#elif defined BIG_ENDIAN
	*((uint64_t)&(lb[56])) = state->length;
#endif
	sha1_nextBlock(state, lb);
 8008df8:	4640      	mov	r0, r8
 8008dfa:	4669      	mov	r1, sp
 8008dfc:	f7ff ff04 	bl	8008c08 <sha1_nextBlock>
}
 8008e00:	b010      	add	sp, #64	; 0x40
 8008e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);

	if (length>512-64-1){ /* not enouth space for 64bit length value */
		sha1_nextBlock(state, lb);
 8008e06:	4640      	mov	r0, r8
 8008e08:	4669      	mov	r1, sp
 8008e0a:	f7ff fefd 	bl	8008c08 <sha1_nextBlock>
		state->length -= 512;
 8008e0e:	e9d8 2306 	ldrd	r2, r3, [r8, #24]
 8008e12:	f5b2 7200 	subs.w	r2, r2, #512	; 0x200
 8008e16:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8008e1a:	e9c8 2306 	strd	r2, r3, [r8, #24]
		memset(lb, 0, SHA1_BLOCK_BYTES);
 8008e1e:	4668      	mov	r0, sp
 8008e20:	2100      	movs	r1, #0
 8008e22:	2240      	movs	r2, #64	; 0x40
 8008e24:	f001 fade 	bl	800a3e4 <memset>
 8008e28:	e7da      	b.n	8008de0 <sha1_lastBlock+0x8c>
 8008e2a:	bf00      	nop

08008e2c <sha1_ctx2hash>:
	sha1_nextBlock(state, lb);
}

/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	58ca      	ldr	r2, [r1, r3]
 8008e30:	ba12      	rev	r2, r2
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
		((uint32_t*)dest)[i] = change_endian32(state->h[i]);
 8008e32:	50c2      	str	r2, [r0, r3]
 8008e34:	3304      	adds	r3, #4
/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
 8008e36:	2b14      	cmp	r3, #20
 8008e38:	d1f9      	bne.n	8008e2e <sha1_ctx2hash+0x2>
	if (dest != state->h)
		memcpy(dest, state->h, SHA1_HASH_BITS/8);
#else
# error unsupported endian type!
#endif
}
 8008e3a:	4770      	bx	lr

08008e3c <sha1>:
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8008e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
 8008e40:	f64a 3c89 	movw	ip, #43913	; 0xab89
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008e44:	f422 7aff 	bic.w	sl, r2, #510	; 0x1fe
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8008e48:	4616      	mov	r6, r2
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008e4a:	f242 3901 	movw	r9, #8961	; 0x2301
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
 8008e4e:	f64d 4efe 	movw	lr, #56574	; 0xdcfe
	state->h[3] = 0x10325476;
 8008e52:	f245 4276 	movw	r2, #21622	; 0x5476
	state->h[4] = 0xc3d2e1f0;
 8008e56:	f24e 13f0 	movw	r3, #57840	; 0xe1f0
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8008e5a:	b088      	sub	sp, #32
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8008e5c:	f2c6 7945 	movt	r9, #26437	; 0x6745
	state->h[1] = 0xefcdab89;
 8008e60:	f6ce 7ccd 	movt	ip, #61389	; 0xefcd
	state->h[2] = 0x98badcfe;
 8008e64:	f6c9 0eba 	movt	lr, #39098	; 0x98ba
	state->h[3] = 0x10325476;
 8008e68:	f2c1 0232 	movt	r2, #4146	; 0x1032
	state->h[4] = 0xc3d2e1f0;
 8008e6c:	f2cc 33d2 	movt	r3, #50130	; 0xc3d2
	state->length = 0;
 8008e70:	2400      	movs	r4, #0
 8008e72:	2500      	movs	r5, #0
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008e74:	f02a 0a01 	bic.w	sl, sl, #1
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8008e78:	4680      	mov	r8, r0
 8008e7a:	460f      	mov	r7, r1
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
 8008e7c:	e88d 5200 	stmia.w	sp, {r9, ip, lr}
	state->h[3] = 0x10325476;
 8008e80:	9203      	str	r2, [sp, #12]
	state->h[4] = 0xc3d2e1f0;
 8008e82:	9304      	str	r3, [sp, #16]
	state->length = 0;
 8008e84:	e9cd 4506 	strd	r4, r5, [sp, #24]
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008e88:	f1ba 0f00 	cmp.w	sl, #0
 8008e8c:	d00c      	beq.n	8008ea8 <sha1+0x6c>
		sha1_nextBlock(&s, msg);
 8008e8e:	4639      	mov	r1, r7
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
 8008e90:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
		sha1_nextBlock(&s, msg);
 8008e94:	4668      	mov	r0, sp
 8008e96:	f7ff feb7 	bl	8008c08 <sha1_nextBlock>
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008e9a:	f426 73ff 	bic.w	r3, r6, #510	; 0x1fe
 8008e9e:	f023 0301 	bic.w	r3, r3, #1
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
 8008ea2:	3740      	adds	r7, #64	; 0x40
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1f2      	bne.n	8008e8e <sha1+0x52>
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, length);
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	b2b2      	uxth	r2, r6
 8008eac:	4668      	mov	r0, sp
 8008eae:	f7ff ff51 	bl	8008d54 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	4669      	mov	r1, sp
 8008eb6:	f7ff ffb9 	bl	8008e2c <sha1_ctx2hash>
}
 8008eba:	b008      	add	sp, #32
 8008ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008ec0 <hmac_sha1_init>:
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	b090      	sub	sp, #64	; 0x40
 8008ec4:	4614      	mov	r4, r2
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	460e      	mov	r6, r1
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8008eca:	4668      	mov	r0, sp
 8008ecc:	2100      	movs	r1, #0
 8008ece:	2240      	movs	r2, #64	; 0x40
 8008ed0:	f001 fa88 	bl	800a3e4 <memset>
	if (keylength_b > SHA1_BLOCK_BITS){
 8008ed4:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008ed8:	d926      	bls.n	8008f28 <hmac_sha1_init+0x68>
		sha1((void*)buffer, key, keylength_b);
 8008eda:	4631      	mov	r1, r6
 8008edc:	4622      	mov	r2, r4
 8008ede:	4668      	mov	r0, sp
 8008ee0:	f7ff ffac 	bl	8008e3c <sha1>
 8008ee4:	ac10      	add	r4, sp, #64	; 0x40
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8008ee6:	466b      	mov	r3, sp
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8008ee8:	781a      	ldrb	r2, [r3, #0]
 8008eea:	f082 0236 	eor.w	r2, r2, #54	; 0x36
 8008eee:	f803 2b01 	strb.w	r2, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8008ef2:	42a3      	cmp	r3, r4
 8008ef4:	d1f8      	bne.n	8008ee8 <hmac_sha1_init+0x28>
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	f7ff fe66 	bl	8008bc8 <sha1_init>
	sha1_nextBlock(&(s->a), buffer);
 8008efc:	4628      	mov	r0, r5
 8008efe:	4669      	mov	r1, sp
 8008f00:	f7ff fe82 	bl	8008c08 <sha1_nextBlock>
 8008f04:	466b      	mov	r3, sp
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD^OPAD;
 8008f06:	781a      	ldrb	r2, [r3, #0]
 8008f08:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 8008f0c:	f803 2b01 	strb.w	r2, [r3], #1
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8008f10:	42a3      	cmp	r3, r4
 8008f12:	d1f8      	bne.n	8008f06 <hmac_sha1_init+0x46>
		buffer[i] ^= IPAD^OPAD;
	}
	sha1_init(&(s->b));
 8008f14:	3520      	adds	r5, #32
 8008f16:	4628      	mov	r0, r5
 8008f18:	f7ff fe56 	bl	8008bc8 <sha1_init>
	sha1_nextBlock(&(s->b), buffer);
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	4669      	mov	r1, sp
 8008f20:	f7ff fe72 	bl	8008c08 <sha1_nextBlock>
	
	
#if defined SECURE_WIPE_BUFFER
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}
 8008f24:	b010      	add	sp, #64	; 0x40
 8008f26:	bd70      	pop	{r4, r5, r6, pc}
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8008f28:	1de2      	adds	r2, r4, #7
 8008f2a:	08d2      	lsrs	r2, r2, #3
 8008f2c:	4631      	mov	r1, r6
 8008f2e:	4668      	mov	r0, sp
 8008f30:	f001 f84a 	bl	8009fc8 <memcpy>
 8008f34:	e7d6      	b.n	8008ee4 <hmac_sha1_init+0x24>
 8008f36:	bf00      	nop

08008f38 <hmac_sha1_nextBlock>:
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
 8008f38:	f7ff be66 	b.w	8008c08 <sha1_nextBlock>

08008f3c <hmac_sha1_lastBlock>:
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8008f3c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 8008f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f44:	4617      	mov	r7, r2
 8008f46:	4606      	mov	r6, r0
 8008f48:	4688      	mov	r8, r1
	while(length_b>=SHA1_BLOCK_BITS){
 8008f4a:	d316      	bcc.n	8008f7a <hmac_sha1_lastBlock+0x3e>
 8008f4c:	4615      	mov	r5, r2
 8008f4e:	460c      	mov	r4, r1
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
 8008f50:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 8008f54:	4621      	mov	r1, r4
 8008f56:	4630      	mov	r0, r6
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
 8008f58:	b2ad      	uxth	r5, r5
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 8008f5a:	f7ff fe55 	bl	8008c08 <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8008f5e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 8008f62:	f104 0440 	add.w	r4, r4, #64	; 0x40

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8008f66:	d2f3      	bcs.n	8008f50 <hmac_sha1_lastBlock+0x14>
 8008f68:	f5a7 7300 	sub.w	r3, r7, #512	; 0x200
 8008f6c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008f70:	3301      	adds	r3, #1
 8008f72:	eb08 1883 	add.w	r8, r8, r3, lsl #6
 8008f76:	f3c7 0708 	ubfx	r7, r7, #0, #9
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	4641      	mov	r1, r8
 8008f7e:	463a      	mov	r2, r7
}
 8008f80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 8008f84:	f7ff bee6 	b.w	8008d54 <sha1_lastBlock>

08008f88 <hmac_sha1_final>:
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 8008f88:	b538      	push	{r3, r4, r5, lr}
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 8008f8a:	f101 0420 	add.w	r4, r1, #32
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 8008f8e:	4605      	mov	r5, r0
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
 8008f90:	f7ff ff4c 	bl	8008e2c <sha1_ctx2hash>
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 8008f94:	4620      	mov	r0, r4
 8008f96:	4629      	mov	r1, r5
 8008f98:	22a0      	movs	r2, #160	; 0xa0
 8008f9a:	f7ff fedb 	bl	8008d54 <sha1_lastBlock>
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	4621      	mov	r1, r4
}
 8008fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 8008fa6:	f7ff bf41 	b.w	8008e2c <sha1_ctx2hash>
 8008faa:	bf00      	nop

08008fac <hmac_sha1>:

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8008fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008fb0:	b099      	sub	sp, #100	; 0x64
 8008fb2:	4614      	mov	r4, r2
 8008fb4:	4607      	mov	r7, r0
 8008fb6:	460d      	mov	r5, r1
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8008fb8:	a808      	add	r0, sp, #32
 8008fba:	2100      	movs	r1, #0
 8008fbc:	2240      	movs	r2, #64	; 0x40

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8008fbe:	4699      	mov	r9, r3
 8008fc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8008fc4:	f001 fa0e 	bl	800a3e4 <memset>
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
 8008fc8:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008fcc:	d951      	bls.n	8009072 <hmac_sha1+0xc6>
		sha1((void*)buffer, key, keylength_b);
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4622      	mov	r2, r4
 8008fd2:	a808      	add	r0, sp, #32
 8008fd4:	f7ff ff32 	bl	8008e3c <sha1>
 8008fd8:	ad18      	add	r5, sp, #96	; 0x60

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8008fda:	ac08      	add	r4, sp, #32
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8008fdc:	7826      	ldrb	r6, [r4, #0]
 8008fde:	f086 0636 	eor.w	r6, r6, #54	; 0x36
 8008fe2:	f804 6b01 	strb.w	r6, [r4], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8008fe6:	42ac      	cmp	r4, r5
 8008fe8:	d1f8      	bne.n	8008fdc <hmac_sha1+0x30>
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
 8008fea:	4668      	mov	r0, sp
 8008fec:	f7ff fdec 	bl	8008bc8 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8008ff0:	4668      	mov	r0, sp
 8008ff2:	a908      	add	r1, sp, #32
 8008ff4:	f7ff fe08 	bl	8008c08 <sha1_nextBlock>
	while (msglength_b >= SHA1_BLOCK_BITS){
 8008ff8:	f5b8 7f00 	cmp.w	r8, #512	; 0x200
 8008ffc:	d314      	bcc.n	8009028 <hmac_sha1+0x7c>
 8008ffe:	4646      	mov	r6, r8
 8009000:	464c      	mov	r4, r9
		sha1_nextBlock(&s, msg);
 8009002:	4621      	mov	r1, r4
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
 8009004:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 8009008:	4668      	mov	r0, sp
 800900a:	f7ff fdfd 	bl	8008c08 <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 800900e:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 8009012:	f104 0440 	add.w	r4, r4, #64	; 0x40
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009016:	d2f4      	bcs.n	8009002 <hmac_sha1+0x56>
 8009018:	f5a8 7300 	sub.w	r3, r8, #512	; 0x200
 800901c:	0a5b      	lsrs	r3, r3, #9
 800901e:	3301      	adds	r3, #1
 8009020:	eb09 1983 	add.w	r9, r9, r3, lsl #6
 8009024:	f3c8 0808 	ubfx	r8, r8, #0, #9
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
 8009028:	4649      	mov	r1, r9
 800902a:	fa1f f288 	uxth.w	r2, r8
 800902e:	4668      	mov	r0, sp
 8009030:	f7ff fe90 	bl	8008d54 <sha1_lastBlock>
 8009034:	ab08      	add	r3, sp, #32
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD ^ OPAD;
 8009036:	781a      	ldrb	r2, [r3, #0]
 8009038:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 800903c:	f803 2b01 	strb.w	r2, [r3], #1
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009040:	42ab      	cmp	r3, r5
 8009042:	d1f8      	bne.n	8009036 <hmac_sha1+0x8a>
		buffer[i] ^= IPAD ^ OPAD;
	}
	sha1_ctx2hash(dest, &s); /* save inner hash temporary to dest */
 8009044:	4669      	mov	r1, sp
 8009046:	4638      	mov	r0, r7
 8009048:	f7ff fef0 	bl	8008e2c <sha1_ctx2hash>
	sha1_init(&s);
 800904c:	4668      	mov	r0, sp
 800904e:	f7ff fdbb 	bl	8008bc8 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8009052:	4668      	mov	r0, sp
 8009054:	a908      	add	r1, sp, #32
 8009056:	f7ff fdd7 	bl	8008c08 <sha1_nextBlock>
	sha1_lastBlock(&s, dest, SHA1_HASH_BITS);
 800905a:	4668      	mov	r0, sp
 800905c:	4639      	mov	r1, r7
 800905e:	22a0      	movs	r2, #160	; 0xa0
 8009060:	f7ff fe78 	bl	8008d54 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8009064:	4638      	mov	r0, r7
 8009066:	4669      	mov	r1, sp
 8009068:	f7ff fee0 	bl	8008e2c <sha1_ctx2hash>
}
 800906c:	b019      	add	sp, #100	; 0x64
 800906e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8009072:	1de2      	adds	r2, r4, #7
 8009074:	08d2      	lsrs	r2, r2, #3
 8009076:	4629      	mov	r1, r5
 8009078:	a808      	add	r0, sp, #32
 800907a:	f000 ffa5 	bl	8009fc8 <memcpy>
 800907e:	e7ab      	b.n	8008fd8 <hmac_sha1+0x2c>

08009080 <endian_swap>:
						      TOTP_SLOT13_OFFSET,TOTP_SLOT14_OFFSET,TOTP_SLOT15_OFFSET};

uint8_t page_buffer[SLOT_PAGE_SIZE];

uint64_t endian_swap (uint64_t x)
{
 8009080:	ba03      	rev	r3, r0
	((x << 8) & 0x000000FF00000000) |
	((x >> 8) & 0x00000000FF000000) |
	((x >> 24) & 0x0000000000FF0000) |
	((x >> 40) & 0x000000000000FF00) | (x << 56);
	return x;
}
 8009082:	ba08      	rev	r0, r1
 8009084:	4619      	mov	r1, r3
 8009086:	4770      	bx	lr

08009088 <dynamic_truncate>:

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
 8009088:	7cc2      	ldrb	r2, [r0, #19]
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 800908a:	f002 020f 	and.w	r2, r2, #15
	| (hmac_result[offset + 1] & 0xff) << 16
 800908e:	1883      	adds	r3, r0, r2
 8009090:	7859      	ldrb	r1, [r3, #1]

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009092:	5c80      	ldrb	r0, [r0, r2]
	| (hmac_result[offset + 1] & 0xff) << 16
 8009094:	0409      	lsls	r1, r1, #16

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009096:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	| (hmac_result[offset + 1] & 0xff) << 16
	| (hmac_result[offset + 2] & 0xff) << 8
	| (hmac_result[offset + 3] & 0xff);
 800909a:	78da      	ldrb	r2, [r3, #3]
uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
	| (hmac_result[offset + 1] & 0xff) << 16
 800909c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
	| (hmac_result[offset + 2] & 0xff) << 8
 80090a0:	7898      	ldrb	r0, [r3, #2]
 80090a2:	ea41 0302 	orr.w	r3, r1, r2
	| (hmac_result[offset + 3] & 0xff);

	return bin_code;
}
 80090a6:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80090aa:	4770      	bx	lr

080090ac <write_data_to_flash>:

extern uint8_t HID_GetReport_Value[32+1];


void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 80090ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80090b0:	460f      	mov	r7, r1
}

extern uint8_t HID_GetReport_Value[32+1];


void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 80090b2:	4605      	mov	r5, r0
 80090b4:	4690      	mov	r8, r2
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80090b6:	b171      	cbz	r1, 80090d6 <write_data_to_flash+0x2a>
 80090b8:	2400      	movs	r4, #0
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 80090ba:	192b      	adds	r3, r5, r4
 80090bc:	785e      	ldrb	r6, [r3, #1]
 80090be:	5d2b      	ldrb	r3, [r5, r4]
		FLASH_ProgramHalfWord(addr+i, halfword);
 80090c0:	eb04 0008 	add.w	r0, r4, r8
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 80090c4:	eb03 2106 	add.w	r1, r3, r6, lsl #8
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80090c8:	3402      	adds	r4, #2
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 80090ca:	b289      	uxth	r1, r1
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80090cc:	b2a4      	uxth	r4, r4
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 80090ce:	f7fb fd01 	bl	8004ad4 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 80090d2:	42a7      	cmp	r7, r4
 80090d4:	d8f1      	bhi.n	80090ba <write_data_to_flash+0xe>
 80090d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090da:	bf00      	nop

080090dc <get_hotp_value>:
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	b08a      	sub	sp, #40	; 0x28
 80090e0:	4614      	mov	r4, r2
 80090e2:	461e      	mov	r6, r3
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 80090e4:	f7ff ffcc 	bl	8009080 <endian_swap>
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 80090e8:	2540      	movs	r5, #64	; 0x40
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 80090ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 80090ee:	00f2      	lsls	r2, r6, #3
 80090f0:	4621      	mov	r1, r4
 80090f2:	a805      	add	r0, sp, #20
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 80090f4:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 80090f8:	ab02      	add	r3, sp, #8
 80090fa:	9500      	str	r5, [sp, #0]
 80090fc:	f7ff ff56 	bl	8008fac <hmac_sha1>
	uint32_t hotp_result = dynamic_truncate (hmac_result);
 8009100:	a805      	add	r0, sp, #20
 8009102:	f7ff ffc1 	bl	8009088 <dynamic_truncate>
	if (len==6)
 8009106:	2c06      	cmp	r4, #6
 8009108:	d018      	beq.n	800913c <get_hotp_value+0x60>
	hotp_result = hotp_result % 1000000;
	else if (len==8)
 800910a:	2c08      	cmp	r4, #8
	hotp_result = hotp_result % 100000000;
	else return 0;
 800910c:	bf18      	it	ne
 800910e:	2000      	movne	r0, #0
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
	else if (len==8)
 8009110:	d001      	beq.n	8009116 <get_hotp_value+0x3a>
	hotp_result = hotp_result % 100000000;
	else return 0;
	StartBlinkingOATHLED(2);
	return hotp_result;
}
 8009112:	b00a      	add	sp, #40	; 0x28
 8009114:	bd70      	pop	{r4, r5, r6, pc}
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
	else if (len==8)
	hotp_result = hotp_result % 100000000;
 8009116:	f643 3489 	movw	r4, #15241	; 0x3b89
 800911a:	f2c5 54e6 	movt	r4, #21990	; 0x55e6
 800911e:	fba4 3400 	umull	r3, r4, r4, r0
 8009122:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8009126:	0e64      	lsrs	r4, r4, #25
 8009128:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
 800912c:	fb03 0414 	mls	r4, r3, r4, r0
	else return 0;
	StartBlinkingOATHLED(2);
 8009130:	2002      	movs	r0, #2
 8009132:	f7f7 f939 	bl	80003a8 <StartBlinkingOATHLED>
	return hotp_result;
 8009136:	4620      	mov	r0, r4
}
 8009138:	b00a      	add	sp, #40	; 0x28
 800913a:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
 800913c:	f64d 6483 	movw	r4, #56963	; 0xde83
 8009140:	f2c4 341b 	movt	r4, #17179	; 0x431b
 8009144:	fba4 3400 	umull	r3, r4, r4, r0
 8009148:	f244 2340 	movw	r3, #16960	; 0x4240
 800914c:	0ca4      	lsrs	r4, r4, #18
 800914e:	f2c0 030f 	movt	r3, #15
 8009152:	fb03 0414 	mls	r4, r3, r4, r0
 8009156:	e7eb      	b.n	8009130 <get_hotp_value+0x54>

08009158 <get_counter_value>:
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009158:	b410      	push	{r4}
 800915a:	1dc3      	adds	r3, r0, #7
 800915c:	f200 34ff 	addw	r4, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009160:	c803      	ldmia	r0, {r0, r1}
 8009162:	e004      	b.n	800916e <get_counter_value+0x16>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009164:	3001      	adds	r0, #1
 8009166:	f141 0100 	adc.w	r1, r1, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 800916a:	42a3      	cmp	r3, r4
 800916c:	d003      	beq.n	8009176 <get_counter_value+0x1e>
		if (*ptr==0xff)
 800916e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009172:	2aff      	cmp	r2, #255	; 0xff
 8009174:	d1f6      	bne.n	8009164 <get_counter_value+0xc>
		counter++;
		i++;
	}

	return counter;
}
 8009176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800917a:	4770      	bx	lr

0800917c <set_counter_value>:


uint8_t set_counter_value(uint32_t addr, uint64_t counter){
 800917c:	b5e0      	push	{r5, r6, r7, lr}
 800917e:	4605      	mov	r5, r0
 8009180:	4616      	mov	r6, r2
 8009182:	461f      	mov	r7, r3
	FLASH_Status err=FLASH_COMPLETE;

	FLASH_Unlock();
 8009184:	f7fb fb5e 	bl	8004844 <FLASH_Unlock>

	err=FLASH_ErasePage(addr);
 8009188:	4628      	mov	r0, r5
 800918a:	f7fb fbf7 	bl	800497c <FLASH_ErasePage>
	if (err!=FLASH_COMPLETE) return err;
 800918e:	2804      	cmp	r0, #4
 8009190:	d000      	beq.n	8009194 <set_counter_value+0x18>
	if (err!=FLASH_COMPLETE) return err;

	FLASH_Lock();

	return 0;
}
 8009192:	bde0      	pop	{r5, r6, r7, pc}
	FLASH_Unlock();

	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009194:	4631      	mov	r1, r6
 8009196:	4628      	mov	r0, r5
 8009198:	f7fb fc74 	bl	8004a84 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 800919c:	2804      	cmp	r0, #4
 800919e:	d1f8      	bne.n	8009192 <set_counter_value+0x16>
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 80091a0:	1d28      	adds	r0, r5, #4
 80091a2:	4639      	mov	r1, r7
 80091a4:	f7fb fc6e 	bl	8004a84 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 80091a8:	2804      	cmp	r0, #4
 80091aa:	d1f2      	bne.n	8009192 <set_counter_value+0x16>

	FLASH_Lock();
 80091ac:	f7fb fb5a 	bl	8004864 <FLASH_Lock>

	return 0;
 80091b0:	2000      	movs	r0, #0
 80091b2:	e7ee      	b.n	8009192 <set_counter_value+0x16>

080091b4 <increment_counter_page>:


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 80091b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 80091b6:	f890 33ff 	ldrb.w	r3, [r0, #1023]	; 0x3ff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 80091ba:	4607      	mov	r7, r0
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 80091bc:	b9cb      	cbnz	r3, 80091f2 <increment_counter_page+0x3e>
 80091be:	1dc3      	adds	r3, r0, #7
 80091c0:	f200 36ff 	addw	r6, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 80091c4:	e9d0 4500 	ldrd	r4, r5, [r0]
 80091c8:	e004      	b.n	80091d4 <increment_counter_page+0x20>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 80091ca:	3401      	adds	r4, #1
 80091cc:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 80091d0:	42b3      	cmp	r3, r6
 80091d2:	d003      	beq.n	80091dc <increment_counter_page+0x28>
		if (*ptr==0xff)
 80091d4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80091d8:	2aff      	cmp	r2, #255	; 0xff
 80091da:	d1f6      	bne.n	80091ca <increment_counter_page+0x16>
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, counter&0xffffffff);
if (err!=FLASH_COMPLETE) return err;
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+8, (counter>>32)&0xffffffff);
if (err!=FLASH_COMPLETE) return err; */

		FLASH_Unlock();
 80091dc:	f7fb fb32 	bl	8004844 <FLASH_Unlock>
		err=FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 80091e0:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 80091e4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80091e8:	f7fb fbc8 	bl	800497c <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 80091ec:	2804      	cmp	r0, #4
 80091ee:	d01e      	beq.n	800922e <increment_counter_page+0x7a>
		FLASH_Lock();

	}

	return err; //no error
}
 80091f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091f2:	f100 0308 	add.w	r3, r0, #8
 80091f6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80091fa:	e002      	b.n	8009202 <increment_counter_page+0x4e>
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 80091fc:	4283      	cmp	r3, r0
			if (*ptr==0xff)
			break;
			ptr++;
 80091fe:	461c      	mov	r4, r3
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8009200:	d004      	beq.n	800920c <increment_counter_page+0x58>
 8009202:	461c      	mov	r4, r3
			if (*ptr==0xff)
 8009204:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009208:	2aff      	cmp	r2, #255	; 0xff
 800920a:	d1f7      	bne.n	80091fc <increment_counter_page+0x48>
			break;
			ptr++;
			i++;
		}

		FLASH_Unlock();
 800920c:	f7fb fb1a 	bl	8004844 <FLASH_Unlock>

		if ((uint32_t)ptr%2){ //odd byte
 8009210:	07e3      	lsls	r3, r4, #31

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8009212:	bf4b      	itete	mi
 8009214:	f104 30ff 	addmi.w	r0, r4, #4294967295	; 0xffffffff


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 8009218:	4620      	movpl	r0, r4

		FLASH_Unlock();

		if ((uint32_t)ptr%2){ //odd byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 800921a:	2100      	movmi	r1, #0


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 800921c:	f44f 417f 	movpl.w	r1, #65280	; 0xff00
 8009220:	f7fb fc58 	bl	8004ad4 <FLASH_ProgramHalfWord>
 8009224:	4604      	mov	r4, r0

		}
		FLASH_Lock();
 8009226:	f7fb fb1d 	bl	8004864 <FLASH_Lock>
 800922a:	4620      	mov	r0, r4
 800922c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 800922e:	3401      	adds	r4, #1
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8009230:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009234:	4621      	mov	r1, r4
 8009236:	f6c0 0001 	movt	r0, #2049	; 0x801
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 800923a:	f145 0500 	adc.w	r5, r5, #0
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 800923e:	f7fb fc21 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009242:	2804      	cmp	r0, #4
 8009244:	d1d4      	bne.n	80091f0 <increment_counter_page+0x3c>
		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, (counter>>32)&0xffffffff);
 8009246:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800924a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800924e:	4629      	mov	r1, r5
 8009250:	f7fb fc18 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err; 
 8009254:	2804      	cmp	r0, #4
 8009256:	d1cb      	bne.n	80091f0 <increment_counter_page+0x3c>


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 8009258:	f64f 70e8 	movw	r0, #65512	; 0xffe8
 800925c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009260:	4639      	mov	r1, r7
 8009262:	f7fb fc0f 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009266:	2804      	cmp	r0, #4
 8009268:	d1c2      	bne.n	80091f0 <increment_counter_page+0x3c>

		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, 8);
 800926a:	f64f 70ec 	movw	r0, #65516	; 0xffec
 800926e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009272:	2108      	movs	r1, #8
 8009274:	f7fb fc06 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009278:	2804      	cmp	r0, #4
 800927a:	d1b9      	bne.n	80091f0 <increment_counter_page+0x3c>



		err=FLASH_ErasePage(addr);
 800927c:	4638      	mov	r0, r7
 800927e:	f7fb fb7d 	bl	800497c <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8009282:	2804      	cmp	r0, #4
 8009284:	d1b4      	bne.n	80091f0 <increment_counter_page+0x3c>

		err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009286:	4638      	mov	r0, r7
 8009288:	4621      	mov	r1, r4
 800928a:	f7fb fbfb 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 800928e:	2804      	cmp	r0, #4
 8009290:	d1ae      	bne.n	80091f0 <increment_counter_page+0x3c>
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009292:	1d38      	adds	r0, r7, #4
 8009294:	4629      	mov	r1, r5
 8009296:	f7fb fbf5 	bl	8004a84 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 800929a:	2804      	cmp	r0, #4
 800929c:	d1a8      	bne.n	80091f0 <increment_counter_page+0x3c>


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 800929e:	f64f 70ee 	movw	r0, #65518	; 0xffee
 80092a2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80092a6:	f644 714b 	movw	r1, #20299	; 0x4f4b
 80092aa:	f7fb fc13 	bl	8004ad4 <FLASH_ProgramHalfWord>
		if (err!=FLASH_COMPLETE) return err;
 80092ae:	2804      	cmp	r0, #4
		if (err!=FLASH_COMPLETE) return err;
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
		if (err!=FLASH_COMPLETE) return err;


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 80092b0:	4604      	mov	r4, r0
		if (err!=FLASH_COMPLETE) return err;
 80092b2:	d19d      	bne.n	80091f0 <increment_counter_page+0x3c>
 80092b4:	e7b7      	b.n	8009226 <increment_counter_page+0x72>
 80092b6:	bf00      	nop

080092b8 <get_code_from_hotp_slot>:

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 80092b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 80092ba:	2802      	cmp	r0, #2

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 80092bc:	b083      	sub	sp, #12
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 80092be:	d836      	bhi.n	800932e <get_code_from_hotp_slot+0x76>
uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 80092c0:	f240 16e4 	movw	r6, #484	; 0x1e4
 80092c4:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80092c8:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
 80092cc:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;

	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 80092d0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 80092d4:	781b      	ldrb	r3, [r3, #0]
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
	uint32_t result;
	uint8_t len=6;
 80092d6:	f012 0f01 	tst.w	r2, #1
 80092da:	bf14      	ite	ne
 80092dc:	f04f 0c08 	movne.w	ip, #8
 80092e0:	f04f 0c06 	moveq.w	ip, #6

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 80092e4:	2bff      	cmp	r3, #255	; 0xff
 80092e6:	d022      	beq.n	800932e <get_code_from_hotp_slot+0x76>
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
 80092e8:	0087      	lsls	r7, r0, #2
 80092ea:	19f3      	adds	r3, r6, r7
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	1dd3      	adds	r3, r2, #7
 80092f0:	f202 31ff 	addw	r1, r2, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 80092f4:	e9d2 4500 	ldrd	r4, r5, [r2]
 80092f8:	e004      	b.n	8009304 <get_code_from_hotp_slot+0x4c>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 80092fa:	3401      	adds	r4, #1
 80092fc:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009300:	428b      	cmp	r3, r1
 8009302:	d003      	beq.n	800930c <get_code_from_hotp_slot+0x54>
		if (*ptr==0xff)
 8009304:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009308:	2aff      	cmp	r2, #255	; 0xff
 800930a:	d1f6      	bne.n	80092fa <get_code_from_hotp_slot+0x42>
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 800930c:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
 8009310:	4629      	mov	r1, r5
 8009312:	f8cd c000 	str.w	ip, [sp]
 8009316:	3210      	adds	r2, #16
 8009318:	4620      	mov	r0, r4
 800931a:	2314      	movs	r3, #20
 800931c:	f7ff fede 	bl	80090dc <get_hotp_value>
	err=increment_counter_page(hotp_slot_counters[slot]);
 8009320:	443e      	add	r6, r7
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 8009322:	4604      	mov	r4, r0
	err=increment_counter_page(hotp_slot_counters[slot]);
 8009324:	68f0      	ldr	r0, [r6, #12]
 8009326:	f7ff ff45 	bl	80091b4 <increment_counter_page>
	if (err!=FLASH_COMPLETE) return 0;
 800932a:	2804      	cmp	r0, #4
 800932c:	d002      	beq.n	8009334 <get_code_from_hotp_slot+0x7c>
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 800932e:	2000      	movs	r0, #0
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
}
 8009330:	b003      	add	sp, #12
 8009332:	bdf0      	pop	{r4, r5, r6, r7, pc}
	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
 8009334:	4620      	mov	r0, r4
}
 8009336:	b003      	add	sp, #12
 8009338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800933a:	bf00      	nop

0800933c <backup_data>:

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 800933c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	FLASH_Unlock();
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 800933e:	f44f 447c 	mov.w	r4, #64512	; 0xfc00
 8009342:	f6c0 0401 	movt	r4, #2049	; 0x801

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 8009346:	460d      	mov	r5, r1
 8009348:	4616      	mov	r6, r2
 800934a:	4607      	mov	r7, r0

	FLASH_Unlock();
 800934c:	f7fb fa7a 	bl	8004844 <FLASH_Unlock>
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009350:	4620      	mov	r0, r4
 8009352:	f7fb fb13 	bl	800497c <FLASH_ErasePage>
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
 8009356:	4622      	mov	r2, r4
 8009358:	4638      	mov	r0, r7
 800935a:	4629      	mov	r1, r5
 800935c:	f7ff fea6 	bl	80090ac <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
 8009360:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8009364:	4629      	mov	r1, r5
 8009366:	f6c0 0001 	movt	r0, #2049	; 0x801
 800936a:	f7fb fbb3 	bl	8004ad4 <FLASH_ProgramHalfWord>
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 800936e:	f64f 70e8 	movw	r0, #65512	; 0xffe8
 8009372:	4631      	mov	r1, r6
 8009374:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009378:	f7fb fb84 	bl	8004a84 <FLASH_ProgramWord>

	FLASH_Lock();


}
 800937c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);

	FLASH_Lock();
 8009380:	f7fb ba70 	b.w	8004864 <FLASH_Lock>

08009384 <write_to_slot>:

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){

	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
 8009384:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
	FLASH_Lock();


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 8009388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800938c:	460d      	mov	r5, r1
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800938e:	f640 1484 	movw	r4, #2436	; 0x984
	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
	else {
		offset -=1024;
 8009392:	bf26      	itte	cs
 8009394:	f44f 416c 	movcs.w	r1, #60416	; 0xec00
 8009398:	f5a5 6580 	subcs.w	r5, r5, #1024	; 0x400
 800939c:	f44f 4168 	movcc.w	r1, #59392	; 0xe800
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 80093a0:	f2c2 0400 	movt	r4, #8192	; 0x2000
	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
	else {
		offset -=1024;
 80093a4:	bf26      	itte	cs
 80093a6:	f6c0 0101 	movtcs	r1, #2049	; 0x801
 80093aa:	b2ad      	uxthcs	r5, r5
 80093ac:	f6c0 0101 	movtcc	r1, #2049	; 0x801
	FLASH_Lock();


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 80093b0:	4680      	mov	r8, r0
 80093b2:	4617      	mov	r7, r2
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 80093b4:	4620      	mov	r0, r4
 80093b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){

	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
 80093ba:	460e      	mov	r6, r1
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 80093bc:	f000 fe04 	bl	8009fc8 <memcpy>

	//make changes to page
	memcpy(page_buffer+offset,data,len);
 80093c0:	4641      	mov	r1, r8
 80093c2:	463a      	mov	r2, r7
 80093c4:	1960      	adds	r0, r4, r5
 80093c6:	f000 fdff 	bl	8009fc8 <memcpy>


	//write page to backup location
	backup_data(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
 80093ca:	4632      	mov	r2, r6
 80093cc:	4620      	mov	r0, r4
 80093ce:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80093d2:	f7ff ffb3 	bl	800933c <backup_data>

	//write page to regular location

	FLASH_Unlock();
 80093d6:	f7fb fa35 	bl	8004844 <FLASH_Unlock>
	FLASH_ErasePage(current_slot_address);
 80093da:	4630      	mov	r0, r6
 80093dc:	f7fb face 	bl	800497c <FLASH_ErasePage>
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
 80093e0:	4632      	mov	r2, r6
 80093e2:	4620      	mov	r0, r4
 80093e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80093e8:	f7ff fe60 	bl	80090ac <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 80093ec:	f64f 70ee 	movw	r0, #65518	; 0xffee
 80093f0:	f644 714b 	movw	r1, #20299	; 0x4f4b
 80093f4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80093f8:	f7fb fb6c 	bl	8004ad4 <FLASH_ProgramHalfWord>
	FLASH_Lock();
 80093fc:	f7fb fa32 	bl	8004864 <FLASH_Lock>

	StartBlinkingOATHLED(2);
}
 8009400:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	FLASH_ErasePage(current_slot_address);
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
	FLASH_Lock();

	StartBlinkingOATHLED(2);
 8009404:	2002      	movs	r0, #2
 8009406:	f7f6 bfcf 	b.w	80003a8 <StartBlinkingOATHLED>
 800940a:	bf00      	nop

0800940c <check_backups>:


//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 800940c:	f64f 70e8 	movw	r0, #65512	; 0xffe8
	StartBlinkingOATHLED(2);
}


//check for any data on the backup page
uint8_t check_backups(){
 8009410:	b570      	push	{r4, r5, r6, lr}

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 8009412:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009416:	f7f7 f901 	bl	800061c <getu32>
 800941a:	4604      	mov	r4, r0
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
 800941c:	f64f 70ee 	movw	r0, #65518	; 0xffee
 8009420:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009424:	f7f7 f8f4 	bl	8000610 <getu16>
 8009428:	4605      	mov	r5, r0
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 800942a:	f64f 70ec 	movw	r0, #65516	; 0xffec
 800942e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009432:	f7f7 f8ed 	bl	8000610 <getu16>

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 8009436:	f644 734b 	movw	r3, #20299	; 0x4f4b
 800943a:	429d      	cmp	r5, r3
//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 800943c:	4606      	mov	r6, r0

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 800943e:	d00a      	beq.n	8009456 <check_backups+0x4a>
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
 8009440:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009444:	bf8c      	ite	hi
 8009446:	2300      	movhi	r3, #0
 8009448:	2301      	movls	r3, #1
 800944a:	1c62      	adds	r2, r4, #1
 800944c:	bf08      	it	eq
 800944e:	2300      	moveq	r3, #0
 8009450:	b91b      	cbnz	r3, 800945a <check_backups+0x4e>


			return 1; //backed up page restored
		}
		else 
		return 2; //something bad happened, but before the original page was earsed, so we're safe (or there is nothing on the backup page)
 8009452:	2002      	movs	r0, #2

	}



}
 8009454:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);

	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
 8009456:	2000      	movs	r0, #0
 8009458:	bd70      	pop	{r4, r5, r6, pc}
	else{

		if (address!=0xffffffff&&length<=1000){
			FLASH_Unlock();
 800945a:	f7fb f9f3 	bl	8004844 <FLASH_Unlock>

			FLASH_ErasePage(address);
 800945e:	4620      	mov	r0, r4
 8009460:	f7fb fa8c 	bl	800497c <FLASH_ErasePage>
			write_data_to_flash((uint8_t *)BACKUP_PAGE_ADDRESS,length,address);
 8009464:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009468:	4631      	mov	r1, r6
 800946a:	4622      	mov	r2, r4
 800946c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009470:	f7ff fe1c 	bl	80090ac <write_data_to_flash>
			FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009474:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009478:	f6c0 0001 	movt	r0, #2049	; 0x801
 800947c:	f7fb fa7e 	bl	800497c <FLASH_ErasePage>
			FLASH_Lock();
 8009480:	f7fb f9f0 	bl	8004864 <FLASH_Lock>


			return 1; //backed up page restored
 8009484:	2001      	movs	r0, #1
 8009486:	bd70      	pop	{r4, r5, r6, pc}

08009488 <get_hotp_slot_config>:

}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
 8009488:	2802      	cmp	r0, #2
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 800948a:	bf9f      	itttt	ls
 800948c:	f240 13e4 	movwls	r3, #484	; 0x1e4
 8009490:	f2c2 0300 	movtls	r3, #8192	; 0x2000
 8009494:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
 8009498:	f893 0024 	ldrbls.w	r0, [r3, #36]	; 0x24
}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
 800949c:	bf88      	it	hi
 800949e:	2000      	movhi	r0, #0
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop

080094a4 <get_totp_slot_config>:

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
 80094a4:	280e      	cmp	r0, #14
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 80094a6:	bf9f      	itttt	ls
 80094a8:	f240 13e4 	movwls	r3, #484	; 0x1e4
 80094ac:	f2c2 0300 	movtls	r3, #8192	; 0x2000
 80094b0:	eb03 0080 	addls.w	r0, r3, r0, lsl #2
 80094b4:	6983      	ldrls	r3, [r0, #24]
 80094b6:	bf94      	ite	ls
 80094b8:	f893 0024 	ldrbls.w	r0, [r3, #36]	; 0x24
}

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
 80094bc:	2000      	movhi	r0, #0
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 80094be:	4770      	bx	lr

080094c0 <get_code_from_totp_slot>:


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 80094c0:	b530      	push	{r4, r5, lr}

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 80094c2:	280e      	cmp	r0, #14

	return result;
}


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 80094c4:	b083      	sub	sp, #12

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 80094c6:	d81c      	bhi.n	8009502 <get_code_from_totp_slot+0x42>


	result=*((uint8_t *)totp_slots[slot]);
 80094c8:	f240 11e4 	movw	r1, #484	; 0x1e4
 80094cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80094d0:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80094d4:	6981      	ldr	r1, [r0, #24]
	if (result==0xFF)//unprogrammed slot
 80094d6:	7809      	ldrb	r1, [r1, #0]
 80094d8:	29ff      	cmp	r1, #255	; 0xff
 80094da:	d012      	beq.n	8009502 <get_code_from_totp_slot+0x42>
uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 80094dc:	6981      	ldr	r1, [r0, #24]
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 80094de:	6984      	ldr	r4, [r0, #24]
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 80094e0:	f891 5024 	ldrb.w	r5, [r1, #36]	; 0x24
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 80094e4:	4619      	mov	r1, r3
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 80094e6:	f015 0f01 	tst.w	r5, #1
uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){


	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;
 80094ea:	bf14      	ite	ne
 80094ec:	2308      	movne	r3, #8
 80094ee:	2306      	moveq	r3, #6
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 80094f0:	9300      	str	r3, [sp, #0]
 80094f2:	4610      	mov	r0, r2
 80094f4:	2314      	movs	r3, #20
 80094f6:	f104 0210 	add.w	r2, r4, #16
 80094fa:	f7ff fdef 	bl	80090dc <get_hotp_value>


	return result;

}
 80094fe:	b003      	add	sp, #12
 8009500:	bd30      	pop	{r4, r5, pc}

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8009502:	2000      	movs	r0, #0
	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);


	return result;

}
 8009504:	b003      	add	sp, #12
 8009506:	bd30      	pop	{r4, r5, pc}

08009508 <sendKeys.part.0>:
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
 8009508:	b510      	push	{r4, lr}
 800950a:	f240 2180 	movw	r1, #640	; 0x280
 800950e:	f2c2 0100 	movt	r1, #8192	; 0x2000
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
 8009512:	780a      	ldrb	r2, [r1, #0]
 8009514:	f240 2380 	movw	r3, #640	; 0x280
 8009518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800951c:	2a00      	cmp	r2, #0
 800951e:	d0f8      	beq.n	8009512 <sendKeys.part.0+0xa>
      
        PrevXferComplete = 0;
 8009520:	2400      	movs	r4, #0
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 8009522:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8009526:	2208      	movs	r2, #8
void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
      
        PrevXferComplete = 0;
 8009528:	701c      	strb	r4, [r3, #0]
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 800952a:	f7fe fef1 	bl	8008310 <UserToPMABufferCopy>
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
 800952e:	2004      	movs	r0, #4
 8009530:	2108      	movs	r1, #8
 8009532:	f7ff f911 	bl	8008758 <SetEPTxCount>
  SetEPTxStatus (ENDP4, EP_TX_VALID);
      
    }

}
 8009536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
  SetEPTxStatus (ENDP4, EP_TX_VALID);
 800953a:	2004      	movs	r0, #4
 800953c:	2130      	movs	r1, #48	; 0x30
 800953e:	f7fe bf7f 	b.w	8008440 <SetEPTxStatus>
 8009542:	bf00      	nop

08009544 <sendChar>:
void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 8009544:	f1a0 0241 	sub.w	r2, r0, #65	; 0x41


uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){
 8009548:	b538      	push	{r3, r4, r5, lr}

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800954a:	b2d2      	uxtb	r2, r2
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 800954c:	f240 5484 	movw	r4, #1412	; 0x584
 8009550:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009554:	2300      	movs	r3, #0
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 8009556:	2a19      	cmp	r2, #25
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 8009558:	7023      	strb	r3, [r4, #0]
		keyboardBuffer[3]=0;
 800955a:	70e3      	strb	r3, [r4, #3]
		
		if (chr>='A'&&chr<='Z'){	
 800955c:	d811      	bhi.n	8009582 <sendChar+0x3e>
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
 800955e:	383d      	subs	r0, #61	; 0x3d

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
 8009560:	2302      	movs	r3, #2
		keyboardBuffer[3]=chr-61;
 8009562:	70e0      	strb	r0, [r4, #3]

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
 8009564:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009566:	f240 5590 	movw	r5, #1424	; 0x590
 800956a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800956e:	682b      	ldr	r3, [r5, #0]
 8009570:	2b05      	cmp	r3, #5
 8009572:	d022      	beq.n	80095ba <sendChar+0x76>
 8009574:	682a      	ldr	r2, [r5, #0]
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 8009576:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009578:	2a05      	cmp	r2, #5
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800957a:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 800957c:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800957e:	d028      	beq.n	80095d2 <sendChar+0x8e>
 8009580:	bd38      	pop	{r3, r4, r5, pc}
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
 8009582:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b19      	cmp	r3, #25
		keyboardBuffer[3]=chr-93;
 800958a:	bf9c      	itt	ls
 800958c:	385d      	subls	r0, #93	; 0x5d
 800958e:	70e0      	strbls	r0, [r4, #3]
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
 8009590:	d9e9      	bls.n	8009566 <sendChar+0x22>
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
 8009592:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b09      	cmp	r3, #9
 800959a:	d8e4      	bhi.n	8009566 <sendChar+0x22>
		if (chr=='0')
 800959c:	2830      	cmp	r0, #48	; 0x30
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800959e:	f240 5590 	movw	r5, #1424	; 0x590
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
		if (chr=='0')
		keyboardBuffer[3]=39;
 80095a2:	bf08      	it	eq
 80095a4:	2327      	moveq	r3, #39	; 0x27
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095a6:	f2c2 0500 	movt	r5, #8192	; 0x2000
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
		if (chr=='0')
		keyboardBuffer[3]=39;
 80095aa:	bf08      	it	eq
 80095ac:	70e3      	strbeq	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095ae:	682b      	ldr	r3, [r5, #0]
		}
		else if (chr>='0'&&chr<='9'){
		if (chr=='0')
		keyboardBuffer[3]=39;
		else
		keyboardBuffer[3]=chr-19;
 80095b0:	bf1c      	itt	ne
 80095b2:	3813      	subne	r0, #19
 80095b4:	70e0      	strbne	r0, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095b6:	2b05      	cmp	r3, #5
 80095b8:	d1dc      	bne.n	8009574 <sendChar+0x30>
 80095ba:	f240 5084 	movw	r0, #1412	; 0x584
 80095be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80095c2:	f7ff ffa1 	bl	8009508 <sendKeys.part.0>
 80095c6:	682a      	ldr	r2, [r5, #0]
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 80095c8:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095ca:	2a05      	cmp	r2, #5
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 80095cc:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 80095ce:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095d0:	d1d6      	bne.n	8009580 <sendChar+0x3c>
  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
	
  sendKeys(keyboardBuffer);

}
 80095d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095d6:	f240 5084 	movw	r0, #1412	; 0x584
 80095da:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80095de:	e793      	b.n	8009508 <sendKeys.part.0>

080095e0 <sendEnter>:

void sendEnter(){
 80095e0:	b538      	push	{r3, r4, r5, lr}
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095e2:	f240 5590 	movw	r5, #1424	; 0x590
 80095e6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80095ea:	682b      	ldr	r3, [r5, #0]
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 80095ec:	f240 5484 	movw	r4, #1412	; 0x584
 80095f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80095f4:	2228      	movs	r2, #40	; 0x28
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095f6:	2b05      	cmp	r3, #5
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 80095f8:	70e2      	strb	r2, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 80095fa:	d00d      	beq.n	8009618 <sendEnter+0x38>
 80095fc:	682a      	ldr	r2, [r5, #0]
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 80095fe:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009600:	2a05      	cmp	r2, #5
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 8009602:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
 8009604:	70e3      	strb	r3, [r4, #3]
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009606:	d000      	beq.n	800960a <sendEnter+0x2a>
 8009608:	bd38      	pop	{r3, r4, r5, pc}
 800960a:	f240 5084 	movw	r0, #1412	; 0x584
 800960e:	f2c2 0000 	movt	r0, #8192	; 0x2000
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}
 8009612:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009616:	e777      	b.n	8009508 <sendKeys.part.0>
 8009618:	4620      	mov	r0, r4
 800961a:	f7ff ff75 	bl	8009508 <sendKeys.part.0>
 800961e:	e7ed      	b.n	80095fc <sendEnter+0x1c>

08009620 <sendKeys>:

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009620:	f240 5390 	movw	r3, #1424	; 0x590
 8009624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b05      	cmp	r3, #5
 800962c:	d000      	beq.n	8009630 <sendKeys+0x10>
 800962e:	4770      	bx	lr
 8009630:	e76a      	b.n	8009508 <sendKeys.part.0>
 8009632:	bf00      	nop

08009634 <sendNumber>:

}



void sendNumber(uint32_t number){
 8009634:	b570      	push	{r4, r5, r6, lr}
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8009636:	2300      	movs	r3, #0

}



void sendNumber(uint32_t number){
 8009638:	b084      	sub	sp, #16
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 800963a:	f64c 41cd 	movw	r1, #52429	; 0xcccd



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
uint32_t tmp_number=number;
 800963e:	4602      	mov	r2, r0
}



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 8009640:	f88d 3004 	strb.w	r3, [sp, #4]
 8009644:	f88d 3005 	strb.w	r3, [sp, #5]
 8009648:	f88d 3006 	strb.w	r3, [sp, #6]
 800964c:	f88d 3007 	strb.w	r3, [sp, #7]
 8009650:	f88d 3008 	strb.w	r3, [sp, #8]
 8009654:	f88d 3009 	strb.w	r3, [sp, #9]
 8009658:	f88d 300a 	strb.w	r3, [sp, #10]
 800965c:	f88d 300b 	strb.w	r3, [sp, #11]
 8009660:	f88d 300c 	strb.w	r3, [sp, #12]
 8009664:	f88d 300d 	strb.w	r3, [sp, #13]
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 8009668:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 800966c:	fba1 4202 	umull	r4, r2, r1, r2
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8009670:	3301      	adds	r3, #1
tmp_number/=10;

}while(tmp_number>0);
 8009672:	08d2      	lsrs	r2, r2, #3
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8009674:	b2db      	uxtb	r3, r3
tmp_number/=10;

}while(tmp_number>0);
 8009676:	d1f9      	bne.n	800966c <sendNumber+0x38>
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 8009678:	461e      	mov	r6, r3
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800967a:	b30b      	cbz	r3, 80096c0 <sendNumber+0x8c>
result[i-1]=number%10;
 800967c:	f64c 45cd 	movw	r5, #52429	; 0xcccd
 8009680:	f6cc 45cc 	movt	r5, #52428	; 0xcccc
 8009684:	fba5 1200 	umull	r1, r2, r5, r0
 8009688:	a904      	add	r1, sp, #16
 800968a:	08d2      	lsrs	r2, r2, #3
 800968c:	4419      	add	r1, r3
 800968e:	eb02 0482 	add.w	r4, r2, r2, lsl #2
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8009692:	3b01      	subs	r3, #1
result[i-1]=number%10;
 8009694:	eba0 0444 	sub.w	r4, r0, r4, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 8009698:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
result[i-1]=number%10;
number/=10;
 800969c:	4610      	mov	r0, r2

}while(tmp_number>0);


for (i=len;i>0;i--){
result[i-1]=number%10;
 800969e:	f801 4c0d 	strb.w	r4, [r1, #-13]
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 80096a2:	d1ef      	bne.n	8009684 <sendNumber+0x50>
 80096a4:	1e75      	subs	r5, r6, #1
 80096a6:	b2ed      	uxtb	r5, r5
 80096a8:	ab01      	add	r3, sp, #4
 80096aa:	441d      	add	r5, r3
 80096ac:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 80096b0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80096b4:	3030      	adds	r0, #48	; 0x30
 80096b6:	b2c0      	uxtb	r0, r0
 80096b8:	f7ff ff44 	bl	8009544 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 80096bc:	42ac      	cmp	r4, r5
 80096be:	d1f7      	bne.n	80096b0 <sendNumber+0x7c>
sendChar(result[i]+'0');

}
 80096c0:	b004      	add	sp, #16
 80096c2:	bd70      	pop	{r4, r5, r6, pc}

080096c4 <sendNumberN>:


void sendNumberN(uint32_t number,uint8_t len){
 80096c4:	b5f0      	push	{r4, r5, r6, r7, lr}
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 80096c6:	1e4a      	subs	r2, r1, #1
 80096c8:	b2d6      	uxtb	r6, r2
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 80096ca:	b085      	sub	sp, #20
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 80096cc:	2300      	movs	r3, #0
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 80096ce:	2e09      	cmp	r6, #9

}


void sendNumberN(uint32_t number,uint8_t len){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 80096d0:	f88d 3004 	strb.w	r3, [sp, #4]
 80096d4:	f88d 3005 	strb.w	r3, [sp, #5]
 80096d8:	f88d 3006 	strb.w	r3, [sp, #6]
 80096dc:	f88d 3007 	strb.w	r3, [sp, #7]
 80096e0:	f88d 3008 	strb.w	r3, [sp, #8]
 80096e4:	f88d 3009 	strb.w	r3, [sp, #9]
 80096e8:	f88d 300a 	strb.w	r3, [sp, #10]
 80096ec:	f88d 300b 	strb.w	r3, [sp, #11]
 80096f0:	f88d 300c 	strb.w	r3, [sp, #12]
 80096f4:	f88d 300d 	strb.w	r3, [sp, #13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 80096f8:	d820      	bhi.n	800973c <sendNumberN+0x78>
result[i-1]=number%10;
 80096fa:	f64c 45cd 	movw	r5, #52429	; 0xcccd
 80096fe:	f6cc 45cc 	movt	r5, #52428	; 0xcccc
 8009702:	e000      	b.n	8009706 <sendNumberN+0x42>
 8009704:	1e4a      	subs	r2, r1, #1
 8009706:	fba5 4300 	umull	r4, r3, r5, r0
 800970a:	08db      	lsrs	r3, r3, #3
 800970c:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8009710:	af04      	add	r7, sp, #16
 8009712:	4439      	add	r1, r7
 8009714:	eba0 0044 	sub.w	r0, r0, r4, lsl #1
 8009718:	f801 0c0d 	strb.w	r0, [r1, #-13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800971c:	f012 01ff 	ands.w	r1, r2, #255	; 0xff
result[i-1]=number%10;
number/=10;
 8009720:	4618      	mov	r0, r3
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 8009722:	d1ef      	bne.n	8009704 <sendNumberN+0x40>
 8009724:	ad01      	add	r5, sp, #4
 8009726:	4435      	add	r5, r6
 8009728:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800972c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8009730:	3030      	adds	r0, #48	; 0x30
 8009732:	b2c0      	uxtb	r0, r0
 8009734:	f7ff ff06 	bl	8009544 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 8009738:	42ac      	cmp	r4, r5
 800973a:	d1f7      	bne.n	800972c <sendNumberN+0x68>
sendChar(result[i]+'0');

}

}
 800973c:	b005      	add	sp, #20
 800973e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009740 <sendString>:

void sendString(char* string, uint8_t len){
 8009740:	b538      	push	{r3, r4, r5, lr}
uint8_t i;
for (i=0;i<len;i++)
 8009742:	b149      	cbz	r1, 8009758 <sendString+0x18>
 8009744:	1e4d      	subs	r5, r1, #1
 8009746:	b2ed      	uxtb	r5, r5
 8009748:	4405      	add	r5, r0
 800974a:	1e44      	subs	r4, r0, #1
sendChar(string[i]);
 800974c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8009750:	f7ff fef8 	bl	8009544 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 8009754:	42ac      	cmp	r4, r5
 8009756:	d1f9      	bne.n	800974c <sendString+0xc>
 8009758:	bd38      	pop	{r3, r4, r5, pc}
 800975a:	bf00      	nop

0800975c <cmd_get_status>:

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800975c:	f240 23dc 	movw	r3, #732	; 0x2dc
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){
 8009760:	b4f0      	push	{r4, r5, r6, r7}

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 8009762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009766:	681a      	ldr	r2, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 8009768:	681c      	ldr	r4, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800976a:	6818      	ldr	r0, [r3, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800976c:	681b      	ldr	r3, [r3, #0]

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800976e:	0c06      	lsrs	r6, r0, #16
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 8009770:	0e1d      	lsrs	r5, r3, #24
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 8009772:	2701      	movs	r7, #1
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 8009774:	0a24      	lsrs	r4, r4, #8
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 8009776:	2000      	movs	r0, #0
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 8009778:	f44f 4368 	mov.w	r3, #59392	; 0xe800
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 800977c:	71cf      	strb	r7, [r1, #7]
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800977e:	728c      	strb	r4, [r1, #10]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 8009780:	72ce      	strb	r6, [r1, #11]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 8009782:	730d      	strb	r5, [r1, #12]

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 8009784:	724a      	strb	r2, [r1, #9]
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 8009786:	7208      	strb	r0, [r1, #8]
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 8009788:	f6c0 0301 	movt	r3, #2049	; 0x801
 800978c:	881a      	ldrh	r2, [r3, #0]
 800978e:	789b      	ldrb	r3, [r3, #2]
 8009790:	f8a1 200d 	strh.w	r2, [r1, #13]
 8009794:	73cb      	strb	r3, [r1, #15]

	return 0;
}
 8009796:	bcf0      	pop	{r4, r5, r6, r7}
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop

0800979c <cmd_get_password_retry_count>:


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){
 800979c:	b510      	push	{r4, lr}
 800979e:	460c      	mov	r4, r1

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 80097a0:	f7f8 fa9c 	bl	8001cdc <getPasswordRetryCount>
 80097a4:	71e0      	strb	r0, [r4, #7]

	return 0;
}
 80097a6:	2000      	movs	r0, #0
 80097a8:	bd10      	pop	{r4, pc}
 80097aa:	bf00      	nop

080097ac <cmd_write_to_slot>:

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 80097ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b0:	b090      	sub	sp, #64	; 0x40
 80097b2:	4604      	mov	r4, r0

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 80097b4:	2240      	movs	r2, #64	; 0x40
	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();

	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 80097b6:	460f      	mov	r7, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 80097b8:	4668      	mov	r0, sp
 80097ba:	2100      	movs	r1, #0
	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 80097bc:	7865      	ldrb	r5, [r4, #1]
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 80097be:	f000 fe11 	bl	800a3e4 <memset>
	slot_tmp[0]=0x01; //marks slot as programmed
 80097c2:	2201      	movs	r2, #1
 80097c4:	f88d 2000 	strb.w	r2, [sp]
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 80097c8:	1ca3      	adds	r3, r4, #2
 80097ca:	f104 0032 	add.w	r0, r4, #50	; 0x32
 80097ce:	446a      	add	r2, sp
 80097d0:	f8d3 8000 	ldr.w	r8, [r3]
 80097d4:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80097d8:	6899      	ldr	r1, [r3, #8]
 80097da:	68de      	ldr	r6, [r3, #12]
 80097dc:	3310      	adds	r3, #16
 80097de:	4283      	cmp	r3, r0
 80097e0:	f8c2 8000 	str.w	r8, [r2]
 80097e4:	f8c2 c004 	str.w	ip, [r2, #4]
 80097e8:	6091      	str	r1, [r2, #8]
 80097ea:	60d6      	str	r6, [r2, #12]
 80097ec:	f102 0210 	add.w	r2, r2, #16
 80097f0:	d1ee      	bne.n	80097d0 <cmd_write_to_slot+0x24>
 80097f2:	7819      	ldrb	r1, [r3, #0]

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 80097f4:	f1a5 0310 	sub.w	r3, r5, #16
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b02      	cmp	r3, #2
	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
	slot_tmp[0]=0x01; //marks slot as programmed
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 80097fc:	7011      	strb	r1, [r2, #0]

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 80097fe:	d90b      	bls.n	8009818 <cmd_write_to_slot+0x6c>
		set_counter_value(hotp_slot_counters[slot_no], counter);
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 8009800:	f1a5 0320 	sub.w	r3, r5, #32
 8009804:	b2db      	uxtb	r3, r3
 8009806:	2b14      	cmp	r3, #20
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 8009808:	bf84      	itt	hi
 800980a:	2302      	movhi	r3, #2
 800980c:	71bb      	strbhi	r3, [r7, #6]
		set_counter_value(hotp_slot_counters[slot_no], counter);
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 800980e:	d922      	bls.n	8009856 <cmd_write_to_slot+0xaa>

	}


	return 0;
}
 8009810:	2000      	movs	r0, #0
 8009812:	b010      	add	sp, #64	; 0x40
 8009814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 8009818:	f104 0033 	add.w	r0, r4, #51	; 0x33
 800981c:	f7f6 ff0a 	bl	8000634 <getu64>
 8009820:	460b      	mov	r3, r1
		set_counter_value(hotp_slot_counters[slot_no], counter);
 8009822:	f240 11f0 	movw	r1, #496	; 0x1f0
 8009826:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800982a:	f005 050f 	and.w	r5, r5, #15
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 800982e:	4602      	mov	r2, r0
		set_counter_value(hotp_slot_counters[slot_no], counter);
 8009830:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
 8009834:	f7ff fca2 	bl	800917c <set_counter_value>
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 8009838:	f240 2374 	movw	r3, #628	; 0x274
 800983c:	f2c2 0300 	movt	r3, #8192	; 0x2000

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;
		
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 8009840:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 8009844:	4668      	mov	r0, sp
 8009846:	b289      	uxth	r1, r1
 8009848:	2240      	movs	r2, #64	; 0x40
 800984a:	f7ff fd9b 	bl	8009384 <write_to_slot>

	}


	return 0;
}
 800984e:	2000      	movs	r0, #0
 8009850:	b010      	add	sp, #64	; 0x40
 8009852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;
		
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 8009856:	f240 2338 	movw	r3, #568	; 0x238
 800985a:	f005 050f 	and.w	r5, r5, #15
 800985e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009862:	e7ed      	b.n	8009840 <cmd_write_to_slot+0x94>

08009864 <cmd_read_slot_name>:

	return 0;
}


uint8_t cmd_read_slot_name(uint8_t *report,uint8_t *output){
 8009864:	b430      	push	{r4, r5}

	uint8_t slot_no=report[1];
 8009866:	7843      	ldrb	r3, [r0, #1]


	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 8009868:	f1a3 0210 	sub.w	r2, r3, #16
 800986c:	b2d2      	uxtb	r2, r2
 800986e:	2a02      	cmp	r2, #2
 8009870:	d80f      	bhi.n	8009892 <cmd_read_slot_name+0x2e>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 8009872:	f240 12e4 	movw	r2, #484	; 0x1e4
 8009876:	f003 030f 	and.w	r3, r3, #15
 800987a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800987e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01)
 8009882:	7800      	ldrb	r0, [r0, #0]
 8009884:	2801      	cmp	r0, #1
 8009886:	d017      	beq.n	80098b8 <cmd_read_slot_name+0x54>
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 8009888:	2303      	movs	r3, #3
 800988a:	718b      	strb	r3, [r1, #6]

	}


	return 0;
}
 800988c:	2000      	movs	r0, #0
 800988e:	bc30      	pop	{r4, r5}
 8009890:	4770      	bx	lr
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 8009892:	f1a3 0220 	sub.w	r2, r3, #32
 8009896:	b2d2      	uxtb	r2, r2
 8009898:	2a14      	cmp	r2, #20
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800989a:	bf84      	itt	hi
 800989c:	2302      	movhi	r3, #2
 800989e:	718b      	strbhi	r3, [r1, #6]
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 80098a0:	d8f4      	bhi.n	800988c <cmd_read_slot_name+0x28>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 80098a2:	f240 12fc 	movw	r2, #508	; 0x1fc
 80098a6:	f003 030f 	and.w	r3, r3, #15
 80098aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80098ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01)
 80098b2:	7800      	ldrb	r0, [r0, #0]
 80098b4:	2801      	cmp	r0, #1
 80098b6:	d1e7      	bne.n	8009888 <cmd_read_slot_name+0x24>
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 80098b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098bc:	1dca      	adds	r2, r1, #7
 80098be:	f853 5f01 	ldr.w	r5, [r3, #1]!
 80098c2:	685c      	ldr	r4, [r3, #4]
 80098c4:	6898      	ldr	r0, [r3, #8]
 80098c6:	f8c1 5007 	str.w	r5, [r1, #7]
 80098ca:	f8c1 000f 	str.w	r0, [r1, #15]
 80098ce:	f8c1 400b 	str.w	r4, [r1, #11]
 80098d2:	8999      	ldrh	r1, [r3, #12]
 80098d4:	7b9b      	ldrb	r3, [r3, #14]
 80098d6:	8191      	strh	r1, [r2, #12]
 80098d8:	7393      	strb	r3, [r2, #14]

	}


	return 0;
}
 80098da:	2000      	movs	r0, #0
 80098dc:	bc30      	pop	{r4, r5}
 80098de:	4770      	bx	lr

080098e0 <cmd_read_slot>:
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}
*/
	return 0;
}
 80098e0:	2000      	movs	r0, #0
 80098e2:	4770      	bx	lr

080098e4 <cmd_get_code>:


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 80098e4:	b570      	push	{r4, r5, r6, lr}
 80098e6:	4604      	mov	r4, r0
 80098e8:	b082      	sub	sp, #8
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 80098ea:	3002      	adds	r0, #2
*/
	return 0;
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 80098ec:	460d      	mov	r5, r1
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 80098ee:	f7f6 fea1 	bl	8000634 <getu64>
 80098f2:	4602      	mov	r2, r0
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
 80098f4:	7860      	ldrb	r0, [r4, #1]
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 80098f6:	460b      	mov	r3, r1
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 80098f8:	f1a0 0110 	sub.w	r1, r0, #16
 80098fc:	b2c9      	uxtb	r1, r1


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 80098fe:	2400      	movs	r4, #0
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 8009900:	2902      	cmp	r1, #2


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 8009902:	9401      	str	r4, [sp, #4]
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 8009904:	d80f      	bhi.n	8009926 <cmd_get_code+0x42>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 8009906:	f240 14e4 	movw	r4, #484	; 0x1e4
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
		slot_no=slot_no&0x0F;
 800990a:	f000 060f 	and.w	r6, r0, #15
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800990e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009912:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
		if (is_programmed==0x01){
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	2b01      	cmp	r3, #1
 800991a:	d01b      	beq.n	8009954 <cmd_get_code+0x70>
			
			
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800991c:	2303      	movs	r3, #3
 800991e:	71ab      	strb	r3, [r5, #6]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 8009920:	2000      	movs	r0, #0
 8009922:	b002      	add	sp, #8
 8009924:	bd70      	pop	{r4, r5, r6, pc}
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 8009926:	f1a0 0120 	sub.w	r1, r0, #32
 800992a:	b2c9      	uxtb	r1, r1
 800992c:	2914      	cmp	r1, #20
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800992e:	bf84      	itt	hi
 8009930:	2302      	movhi	r3, #2
 8009932:	71ab      	strbhi	r3, [r5, #6]
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 8009934:	d8f4      	bhi.n	8009920 <cmd_get_code+0x3c>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 8009936:	f240 14fc 	movw	r4, #508	; 0x1fc
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;
 800993a:	f000 060f 	and.w	r6, r0, #15
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800993e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009942:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
		if (is_programmed==0x01){
 8009946:	7809      	ldrb	r1, [r1, #0]
 8009948:	2901      	cmp	r1, #1
 800994a:	d1e7      	bne.n	800991c <cmd_get_code+0x38>
			result=get_code_from_totp_slot(slot_no,challenge);
 800994c:	4630      	mov	r0, r6
 800994e:	f7ff fdb7 	bl	80094c0 <get_code_from_totp_slot>
 8009952:	e002      	b.n	800995a <cmd_get_code+0x76>
	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
		if (is_programmed==0x01){
			
			result=get_code_from_hotp_slot(slot_no);
 8009954:	4630      	mov	r0, r6
 8009956:	f7ff fcaf 	bl	80092b8 <get_code_from_hotp_slot>
	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
 800995a:	aa02      	add	r2, sp, #8
 800995c:	f842 0d04 	str.w	r0, [r2, #-4]!
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 8009960:	6810      	ldr	r0, [r2, #0]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 8009962:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 8009966:	f8c5 0007 	str.w	r0, [r5, #7]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800996a:	f853 4f24 	ldr.w	r4, [r3, #36]!
 800996e:	6858      	ldr	r0, [r3, #4]
 8009970:	6899      	ldr	r1, [r3, #8]
 8009972:	f8c5 000f 	str.w	r0, [r5, #15]
 8009976:	f8c5 400b 	str.w	r4, [r5, #11]
 800997a:	f8c5 1013 	str.w	r1, [r5, #19]
 800997e:	899b      	ldrh	r3, [r3, #12]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 8009980:	2000      	movs	r0, #0
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 8009982:	f8a5 3017 	strh.w	r3, [r5, #23]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 8009986:	b002      	add	sp, #8
 8009988:	bd70      	pop	{r4, r5, r6, pc}
 800998a:	bf00      	nop

0800998c <cmd_write_config>:


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 800998c:	b530      	push	{r4, r5, lr}
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 800998e:	f830 5f01 	ldrh.w	r5, [r0, #1]!

	return 0;
}


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 8009992:	b083      	sub	sp, #12
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 8009994:	7883      	ldrb	r3, [r0, #2]


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);
 8009996:	2400      	movs	r4, #0

	memcpy(slot_tmp,report+1,3);

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 3);
 8009998:	a801      	add	r0, sp, #4
 800999a:	4621      	mov	r1, r4
 800999c:	2203      	movs	r2, #3
uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 800999e:	f8ad 5004 	strh.w	r5, [sp, #4]
 80099a2:	f88d 3006 	strb.w	r3, [sp, #6]

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 3);
 80099a6:	f7ff fced 	bl	8009384 <write_to_slot>
	
	return 0;
	
}
 80099aa:	4620      	mov	r0, r4
 80099ac:	b003      	add	sp, #12
 80099ae:	bd30      	pop	{r4, r5, pc}

080099b0 <cmd_erase_slot>:


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 80099b0:	b530      	push	{r4, r5, lr}

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 80099b2:	7844      	ldrb	r4, [r0, #1]
	return 0;
	
}


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 80099b4:	b091      	sub	sp, #68	; 0x44
 80099b6:	460d      	mov	r5, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
 80099b8:	4668      	mov	r0, sp
 80099ba:	21ff      	movs	r1, #255	; 0xff
 80099bc:	2240      	movs	r2, #64	; 0x40
 80099be:	f000 fd11 	bl	800a3e4 <memset>
	

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 80099c2:	f1a4 0310 	sub.w	r3, r4, #16
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	2b02      	cmp	r3, #2
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 80099ca:	bf9e      	ittt	ls
 80099cc:	f240 2374 	movwls	r3, #628	; 0x274
 80099d0:	f004 040f 	andls.w	r4, r4, #15
 80099d4:	f2c2 0300 	movtls	r3, #8192	; 0x2000
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
	

	if (slot_no>=0x10&&slot_no<=0x12){//HOTP slot
 80099d8:	d910      	bls.n	80099fc <cmd_erase_slot+0x4c>
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 80099da:	f1a4 0320 	sub.w	r3, r4, #32
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b14      	cmp	r3, #20
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 80099e2:	bf84      	itt	hi
 80099e4:	2302      	movhi	r3, #2
 80099e6:	71ab      	strbhi	r3, [r5, #6]
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
 80099e8:	d902      	bls.n	80099f0 <cmd_erase_slot+0x40>

	}


	return 0;
}
 80099ea:	2000      	movs	r0, #0
 80099ec:	b011      	add	sp, #68	; 0x44
 80099ee:	bd30      	pop	{r4, r5, pc}
		

	}
	else if (slot_no>=0x20&&slot_no<=0x34){//TOTP slot
		slot_no=slot_no&0x0F;	
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 80099f0:	f240 2338 	movw	r3, #568	; 0x238
 80099f4:	f004 040f 	and.w	r4, r4, #15
 80099f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80099fc:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8009a00:	4668      	mov	r0, sp
 8009a02:	b289      	uxth	r1, r1
 8009a04:	2240      	movs	r2, #64	; 0x40
 8009a06:	f7ff fcbd 	bl	8009384 <write_to_slot>

	}


	return 0;
}
 8009a0a:	2000      	movs	r0, #0
 8009a0c:	b011      	add	sp, #68	; 0x44
 8009a0e:	bd30      	pop	{r4, r5, pc}

08009a10 <cmd_first_authenticate>:

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 8009a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 8009a14:	4605      	mov	r5, r0


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 8009a16:	4606      	mov	r6, r0
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 8009a18:	f855 0f01 	ldr.w	r0, [r5, #1]!


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 8009a1c:	b088      	sub	sp, #32
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 8009a1e:	68eb      	ldr	r3, [r5, #12]
 8009a20:	68aa      	ldr	r2, [r5, #8]


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 8009a22:	4688      	mov	r8, r1
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 8009a24:	6869      	ldr	r1, [r5, #4]
 8009a26:	ac01      	add	r4, sp, #4
	uint8_t res=1;	
	uint8_t card_password[26];
	

		
		memset(card_password,0,26);
 8009a28:	2700      	movs	r7, #0
 8009a2a:	f8ad 701c 	strh.w	r7, [sp, #28]
		
		memcpy(card_password,report+1,25);
 8009a2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009a30:	6928      	ldr	r0, [r5, #16]
 8009a32:	6969      	ldr	r1, [r5, #20]
 8009a34:	7e2b      	ldrb	r3, [r5, #24]
 8009a36:	c403      	stmia	r4!, {r0, r1}
		
		
		res=cardAuthenticate(card_password);
 8009a38:	a801      	add	r0, sp, #4
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 8009a3a:	7023      	strb	r3, [r4, #0]
		
		
		res=cardAuthenticate(card_password);
 8009a3c:	f7f8 f938 	bl	8001cb0 <cardAuthenticate>
		
		if (res==0){
 8009a40:	4605      	mov	r5, r0
 8009a42:	b130      	cbz	r0, 8009a52 <cmd_first_authenticate+0x42>
			tmp_password_set=1;
			getAID();
			return 0;
		}
		else{
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 8009a44:	2304      	movs	r3, #4
			return 1; //wrong card password
 8009a46:	2001      	movs	r0, #1
			tmp_password_set=1;
			getAID();
			return 0;
		}
		else{
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 8009a48:	f888 3006 	strb.w	r3, [r8, #6]
			return 1; //wrong card password
		}
	

}
 8009a4c:	b008      	add	sp, #32
 8009a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 8009a52:	f856 0f1a 	ldr.w	r0, [r6, #26]!
 8009a56:	f640 546c 	movw	r4, #3436	; 0xd6c
 8009a5a:	6871      	ldr	r1, [r6, #4]
 8009a5c:	68b2      	ldr	r2, [r6, #8]
 8009a5e:	68f3      	ldr	r3, [r6, #12]
 8009a60:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009a64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009a66:	6971      	ldr	r1, [r6, #20]
 8009a68:	6930      	ldr	r0, [r6, #16]
 8009a6a:	7e32      	ldrb	r2, [r6, #24]
 8009a6c:	c403      	stmia	r4!, {r0, r1}
			tmp_password_set=1;
 8009a6e:	f240 538c 	movw	r3, #1420	; 0x58c
 8009a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a76:	2101      	movs	r1, #1
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 8009a78:	7022      	strb	r2, [r4, #0]
			tmp_password_set=1;
 8009a7a:	7019      	strb	r1, [r3, #0]
			getAID();
 8009a7c:	f7f8 f8e2 	bl	8001c44 <getAID>
			return 0;
 8009a80:	4628      	mov	r0, r5
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
			return 1; //wrong card password
		}
	

}
 8009a82:	b008      	add	sp, #32
 8009a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009a88 <cmd_authorize>:


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 8009a88:	b538      	push	{r3, r4, r5, lr}
	
	if (tmp_password_set==1){
 8009a8a:	f240 538c 	movw	r3, #1420	; 0x58c
 8009a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a92:	781b      	ldrb	r3, [r3, #0]
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 8009a94:	4604      	mov	r4, r0
	
	if (tmp_password_set==1){
 8009a96:	2b01      	cmp	r3, #1
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 8009a98:	460d      	mov	r5, r1
	
	if (tmp_password_set==1){
 8009a9a:	d000      	beq.n	8009a9e <cmd_authorize+0x16>
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;

	}
	
}
 8009a9c:	bd38      	pop	{r3, r4, r5, pc}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
 8009a9e:	f640 516c 	movw	r1, #3436	; 0xd6c
 8009aa2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8009aa6:	3005      	adds	r0, #5
 8009aa8:	2219      	movs	r2, #25
 8009aaa:	f000 fc01 	bl	800a2b0 <memcmp>
 8009aae:	b110      	cbz	r0, 8009ab6 <cmd_authorize+0x2e>
	authorized_crc=getu32(report+1);
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 8009ab0:	2304      	movs	r3, #4
 8009ab2:	71ab      	strb	r3, [r5, #6]

	}
	
}
 8009ab4:	bd38      	pop	{r3, r4, r5, pc}
uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
	authorized_crc=getu32(report+1);
 8009ab6:	1c60      	adds	r0, r4, #1
 8009ab8:	f7f6 fdb0 	bl	800061c <getu32>
 8009abc:	f240 2384 	movw	r3, #644	; 0x284
 8009ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ac4:	6018      	str	r0, [r3, #0]
 8009ac6:	bd38      	pop	{r3, r4, r5, pc}

08009ac8 <parse_report>:
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 8009ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009acc:	4606      	mov	r6, r0
	uint8_t cmd_type=report[CMD_TYPE_OFFSET];
 8009ace:	f810 7b3c 	ldrb.w	r7, [r0], #60
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 8009ad2:	460c      	mov	r4, r1



	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
 8009ad4:	f7f6 fda2 	bl	800061c <getu32>
 8009ad8:	4680      	mov	r8, r0
	CRC_ResetDR();
 8009ada:	f7fa fbed 	bl	80042b8 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 8009ade:	210f      	movs	r1, #15
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f7fa fbf9 	bl	80042d8 <CRC_CalcBlockCRC>

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 8009ae6:	2100      	movs	r1, #0

	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 8009ae8:	4605      	mov	r5, r0

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 8009aea:	2240      	movs	r2, #64	; 0x40
 8009aec:	4620      	mov	r0, r4
 8009aee:	f000 fc79 	bl	800a3e4 <memset>
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 8009af2:	0e2b      	lsrs	r3, r5, #24

	if (calculated_crc32==received_crc32){
 8009af4:	4545      	cmp	r5, r8

	memset(output,0,KEYBOARD_FEATURE_COUNT);
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 8009af6:	ea4f 2115 	mov.w	r1, r5, lsr #8
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 8009afa:	ea4f 4215 	mov.w	r2, r5, lsr #16
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 8009afe:	7163      	strb	r3, [r4, #5]
		if (calculated_crc32==authorized_crc)
		authorized_crc=0xFFFFFFFF;

	}
	else
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;
 8009b00:	bf18      	it	ne
 8009b02:	2301      	movne	r3, #1
	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);

	memset(output,0,KEYBOARD_FEATURE_COUNT);
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;
 8009b04:	7067      	strb	r7, [r4, #1]

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
 8009b06:	70a5      	strb	r5, [r4, #2]
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 8009b08:	70e1      	strb	r1, [r4, #3]
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 8009b0a:	7122      	strb	r2, [r4, #4]
		if (calculated_crc32==authorized_crc)
		authorized_crc=0xFFFFFFFF;

	}
	else
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;
 8009b0c:	bf18      	it	ne
 8009b0e:	71a3      	strbne	r3, [r4, #6]
	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	if (calculated_crc32==received_crc32){
 8009b10:	d013      	beq.n	8009b3a <parse_report+0x72>

	}
	else
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;

	CRC_ResetDR();
 8009b12:	f7fa fbd1 	bl	80042b8 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);
 8009b16:	4620      	mov	r0, r4
 8009b18:	210f      	movs	r1, #15
 8009b1a:	f7fa fbdd 	bl	80042d8 <CRC_CalcBlockCRC>

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 8009b1e:	0a01      	lsrs	r1, r0, #8
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 8009b20:	0c02      	lsrs	r2, r0, #16
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 8009b22:	0e03      	lsrs	r3, r0, #24
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;

	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
 8009b24:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 8009b28:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 8009b2c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 8009b30:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f

	return 0;
}
 8009b34:	2000      	movs	r0, #0
 8009b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	if (calculated_crc32==received_crc32){


		switch (cmd_type){
 8009b3a:	2f09      	cmp	r7, #9
 8009b3c:	d806      	bhi.n	8009b4c <parse_report+0x84>
 8009b3e:	e8df f007 	tbb	[pc, r7]
 8009b42:	4e45      	.short	0x4e45
 8009b44:	1d14055a 	.word	0x1d14055a
 8009b48:	633c3327 	.word	0x633c3327
 8009b4c:	f240 2784 	movw	r7, #644	; 0x284
 8009b50:	f2c2 0700 	movt	r7, #8192	; 0x2000
		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
		
		if (calculated_crc32==authorized_crc)
 8009b54:	683a      	ldr	r2, [r7, #0]
 8009b56:	f240 2384 	movw	r3, #644	; 0x284
 8009b5a:	4295      	cmp	r5, r2
 8009b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
		authorized_crc=0xFFFFFFFF;
 8009b60:	bf04      	itt	eq
 8009b62:	f04f 32ff 	moveq.w	r2, #4294967295	; 0xffffffff
 8009b66:	601a      	streq	r2, [r3, #0]
 8009b68:	e7d3      	b.n	8009b12 <parse_report+0x4a>
			//else
			//not_authorized=1;
			break;
			
		case CMD_GET_CODE:
			cmd_get_code(report,output);
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	f240 2784 	movw	r7, #644	; 0x284
 8009b72:	f7ff feb7 	bl	80098e4 <cmd_get_code>
 8009b76:	f2c2 0700 	movt	r7, #8192	; 0x2000
			break;
 8009b7a:	e7eb      	b.n	8009b54 <parse_report+0x8c>
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
 8009b7c:	f240 2784 	movw	r7, #644	; 0x284
 8009b80:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	429d      	cmp	r5, r3
 8009b88:	d046      	beq.n	8009c18 <parse_report+0x150>
			break;

		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
 8009b8a:	2305      	movs	r3, #5
 8009b8c:	71a3      	strb	r3, [r4, #6]
 8009b8e:	e7e1      	b.n	8009b54 <parse_report+0x8c>
			else
			not_authorized=1;
			break;
			
		case CMD_ERASE_SLOT:
			if (calculated_crc32==authorized_crc)
 8009b90:	f240 2784 	movw	r7, #644	; 0x284
 8009b94:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	429d      	cmp	r5, r3
 8009b9c:	d1f5      	bne.n	8009b8a <parse_report+0xc2>
			cmd_erase_slot(report,output);
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	f7ff ff05 	bl	80099b0 <cmd_erase_slot>
 8009ba6:	e7d5      	b.n	8009b54 <parse_report+0x8c>
			else
			not_authorized=1;
			break;
			
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
 8009ba8:	4630      	mov	r0, r6
 8009baa:	4621      	mov	r1, r4
 8009bac:	f240 2784 	movw	r7, #644	; 0x284
 8009bb0:	f7ff ff2e 	bl	8009a10 <cmd_first_authenticate>
 8009bb4:	f2c2 0700 	movt	r7, #8192	; 0x2000
			break;
 8009bb8:	e7cc      	b.n	8009b54 <parse_report+0x8c>
			
		case CMD_AUTHORIZE:
			cmd_authorize(report,output);
 8009bba:	4630      	mov	r0, r6
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	f240 2784 	movw	r7, #644	; 0x284
 8009bc2:	f7ff ff61 	bl	8009a88 <cmd_authorize>
 8009bc6:	f2c2 0700 	movt	r7, #8192	; 0x2000
			break;
 8009bca:	e7c3      	b.n	8009b54 <parse_report+0x8c>


		switch (cmd_type){

		case CMD_GET_STATUS:
			cmd_get_status(report,output);
 8009bcc:	4630      	mov	r0, r6
 8009bce:	4621      	mov	r1, r4
 8009bd0:	f240 2784 	movw	r7, #644	; 0x284
 8009bd4:	f7ff fdc2 	bl	800975c <cmd_get_status>
 8009bd8:	f2c2 0700 	movt	r7, #8192	; 0x2000
			break;
 8009bdc:	e7ba      	b.n	8009b54 <parse_report+0x8c>

		case CMD_WRITE_TO_SLOT:
			if (calculated_crc32==authorized_crc)
 8009bde:	f240 2784 	movw	r7, #644	; 0x284
 8009be2:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	429d      	cmp	r5, r3
 8009bea:	d1ce      	bne.n	8009b8a <parse_report+0xc2>
			cmd_write_to_slot(report,output);
 8009bec:	4630      	mov	r0, r6
 8009bee:	4621      	mov	r1, r4
 8009bf0:	f7ff fddc 	bl	80097ac <cmd_write_to_slot>
 8009bf4:	e7ae      	b.n	8009b54 <parse_report+0x8c>
			else
			not_authorized=1;
			break;

		case CMD_READ_SLOT_NAME:
			cmd_read_slot_name(report,output);
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	4621      	mov	r1, r4
 8009bfa:	f240 2784 	movw	r7, #644	; 0x284
 8009bfe:	f7ff fe31 	bl	8009864 <cmd_read_slot_name>
 8009c02:	f2c2 0700 	movt	r7, #8192	; 0x2000
			break;
 8009c06:	e7a5      	b.n	8009b54 <parse_report+0x8c>
}


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 8009c08:	f7f8 f868 	bl	8001cdc <getPasswordRetryCount>
 8009c0c:	f240 2784 	movw	r7, #644	; 0x284
 8009c10:	71e0      	strb	r0, [r4, #7]
 8009c12:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8009c16:	e79d      	b.n	8009b54 <parse_report+0x8c>
			cmd_get_code(report,output);
			break;
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
			cmd_write_config(report,output);
 8009c18:	4630      	mov	r0, r6
 8009c1a:	4621      	mov	r1, r4
 8009c1c:	f7ff feb6 	bl	800998c <cmd_write_config>
 8009c20:	e798      	b.n	8009b54 <parse_report+0x8c>
 8009c22:	bf00      	nop

08009c24 <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop

08009c28 <EP2_OUT_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{

																  CCID_BulkOutMessage ();																	
 8009c28:	f7f6 bdba 	b.w	80007a0 <CCID_BulkOutMessage>

08009c2c <EP2_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_IN_Callback(void)
{

																	CCID_BulkInMessage();
 8009c2c:	f7f6 be70 	b.w	8000910 <CCID_BulkInMessage>

08009c30 <XEP3_IN_Callback>:
*******************************************************************************/
void XEP3_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 8009c30:	f240 2380 	movw	r3, #640	; 0x280
 8009c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c38:	2201      	movs	r2, #1
 8009c3a:	701a      	strb	r2, [r3, #0]
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop

08009c40 <EP4_IN_Callback>:

void EP4_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 8009c40:	f240 2380 	movw	r3, #640	; 0x280
 8009c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c48:	2201      	movs	r2, #1
 8009c4a:	701a      	strb	r2, [r3, #0]
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop

08009c50 <Mass_Storage_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_In (void)
{
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop

08009c54 <Mass_Storage_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
 8009c54:	4770      	bx	lr
 8009c56:	bf00      	nop

08009c58 <CBW_Decode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CBW_Decode(void)
{
 8009c58:	4770      	bx	lr
 8009c5a:	bf00      	nop

08009c5c <Transfer_Data_Request>:
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 8009c5c:	b538      	push	{r3, r4, r5, lr}
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 8009c5e:	460a      	mov	r2, r1
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 8009c60:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 8009c62:	2198      	movs	r1, #152	; 0x98
 8009c64:	f7fe fb54 	bl	8008310 <UserToPMABufferCopy>

  SetEPTxCount (ENDP1, Data_Len_1);
 8009c68:	4621      	mov	r1, r4
 8009c6a:	2001      	movs	r0, #1
 8009c6c:	f7fe fd74 	bl	8008758 <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 8009c70:	2001      	movs	r0, #1
 8009c72:	2130      	movs	r1, #48	; 0x30
 8009c74:	f7fe fbe4 	bl	8008440 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
  CSW.dDataResidue -= Data_Len_1;
 8009c78:	f640 53b0 	movw	r3, #3504	; 0xdb0
 8009c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c80:	6899      	ldr	r1, [r3, #8]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 8009c82:	f640 52aa 	movw	r2, #3498	; 0xdaa
  CSW.dDataResidue -= Data_Len_1;
  CSW.bStatus = CSW_CMD_PASSED;
 8009c86:	2500      	movs	r5, #0
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 8009c88:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8009c8c:	2003      	movs	r0, #3
  CSW.dDataResidue -= Data_Len_1;
 8009c8e:	1b0c      	subs	r4, r1, r4
  CSW.bStatus = CSW_CMD_PASSED;
 8009c90:	731d      	strb	r5, [r3, #12]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 8009c92:	7010      	strb	r0, [r2, #0]
  CSW.dDataResidue -= Data_Len_1;
 8009c94:	609c      	str	r4, [r3, #8]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 8009c96:	bd38      	pop	{r3, r4, r5, pc}

08009c98 <Set_CSW>:
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 8009c98:	b538      	push	{r3, r4, r5, lr}
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8009c9a:	f640 53b0 	movw	r3, #3504	; 0xdb0
 8009c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ca2:	f245 3455 	movw	r4, #21333	; 0x5355
  CSW.bStatus = CSW_Status;
 8009ca6:	7318      	strb	r0, [r3, #12]

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8009ca8:	220d      	movs	r2, #13
 8009caa:	4618      	mov	r0, r3
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 8009cac:	460d      	mov	r5, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8009cae:	f2c5 3442 	movt	r4, #21314	; 0x5342
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8009cb2:	2198      	movs	r1, #152	; 0x98
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8009cb4:	601c      	str	r4, [r3, #0]
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8009cb6:	f7fe fb2b 	bl	8008310 <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 8009cba:	2001      	movs	r0, #1
 8009cbc:	210d      	movs	r1, #13
 8009cbe:	f7fe fd4b 	bl	8008758 <SetEPTxCount>
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 8009cc2:	f640 53aa 	movw	r3, #3498	; 0xdaa
 8009cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
 8009cca:	b915      	cbnz	r5, 8009cd2 <Set_CSW+0x3a>
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
 8009ccc:	2205      	movs	r2, #5
 8009cce:	701a      	strb	r2, [r3, #0]
 8009cd0:	bd38      	pop	{r3, r4, r5, pc}
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 8009cd2:	2204      	movs	r2, #4
 8009cd4:	701a      	strb	r2, [r3, #0]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8009cd6:	2001      	movs	r0, #1
 8009cd8:	2130      	movs	r1, #48	; 0x30
  }

}
 8009cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8009cde:	f7fe bbaf 	b.w	8008440 <SetEPTxStatus>
 8009ce2:	bf00      	nop

08009ce4 <Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 8009ce4:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
 8009ce6:	b510      	push	{r4, lr}
 8009ce8:	4604      	mov	r4, r0
  switch (Direction)
 8009cea:	d014      	beq.n	8009d16 <Bot_Abort+0x32>
 8009cec:	d30d      	bcc.n	8009d0a <Bot_Abort+0x26>
 8009cee:	2802      	cmp	r0, #2
 8009cf0:	d10a      	bne.n	8009d08 <Bot_Abort+0x24>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8009cf2:	2001      	movs	r0, #1
 8009cf4:	2110      	movs	r1, #16
 8009cf6:	f7fe fba3 	bl	8008440 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 8009d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009d04:	f7fe bbb0 	b.w	8008468 <SetEPRxStatus>
 8009d08:	bd10      	pop	{r4, pc}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8009d0a:	2001      	movs	r0, #1
 8009d0c:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8009d0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8009d12:	f7fe bb95 	b.w	8008440 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009d16:	2002      	movs	r0, #2
 8009d18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8009d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8009d20:	f7fe bba2 	b.w	8008468 <SetEPRxStatus>

08009d24 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8009d24:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 8009d26:	2001      	movs	r0, #1
 8009d28:	f7f6 fb9e 	bl	8000468 <USB_Cable_Config>

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8009d2c:	f645 4544 	movw	r5, #23620	; 0x5c44
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8009d30:	f645 4340 	movw	r3, #23616	; 0x5c40
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009d34:	f640 127c 	movw	r2, #2428	; 0x97c
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8009d38:	f2c4 0300 	movt	r3, #16384	; 0x4000

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8009d3c:	2100      	movs	r1, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009d3e:	f44f 54e0 	mov.w	r4, #7168	; 0x1c00
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8009d42:	2001      	movs	r0, #1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8009d44:	f2c4 0500 	movt	r5, #16384	; 0x4000
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009d48:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8009d4c:	6018      	str	r0, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8009d4e:	6019      	str	r1, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
  _SetCNTR(wInterrupt_Mask);

  return USB_SUCCESS;
}
 8009d50:	4608      	mov	r0, r1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8009d52:	6029      	str	r1, [r5, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8009d54:	8014      	strh	r4, [r2, #0]
  _SetCNTR(wInterrupt_Mask);
 8009d56:	601c      	str	r4, [r3, #0]

  return USB_SUCCESS;
}
 8009d58:	bd38      	pop	{r3, r4, r5, pc}
 8009d5a:	bf00      	nop

08009d5c <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 8009d5c:	b538      	push	{r3, r4, r5, lr}
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8009d5e:	f645 4440 	movw	r4, #23616	; 0x5c40
  /* clear interrupt status register */
  _SetISTR(0);
 8009d62:	f645 4344 	movw	r3, #23620	; 0x5c44
 8009d66:	2500      	movs	r5, #0
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8009d68:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8009d6c:	2201      	movs	r2, #1
  /* clear interrupt status register */
  _SetISTR(0);
 8009d6e:	f2c4 0300 	movt	r3, #16384	; 0x4000
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8009d72:	6022      	str	r2, [r4, #0]
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8009d74:	4628      	mov	r0, r5
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 8009d76:	601d      	str	r5, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8009d78:	f7f6 fb76 	bl	8000468 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8009d7c:	2303      	movs	r3, #3
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8009d7e:	4628      	mov	r0, r5
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8009d80:	6023      	str	r3, [r4, #0]
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8009d82:	bd38      	pop	{r3, r4, r5, pc}

08009d84 <Suspend>:
  uint16_t wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
 8009d84:	f645 4340 	movw	r3, #23616	; 0x5c40
 8009d88:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	b292      	uxth	r2, r2
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 8009d90:	f042 0208 	orr.w	r2, r2, #8
 8009d94:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */


  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	b292      	uxth	r2, r2
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 8009d9a:	f042 0204 	orr.w	r2, r2, #4
 8009d9e:	601a      	str	r2, [r3, #0]

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
 8009da0:	f7f6 bb16 	b.w	80003d0 <Enter_LowPowerMode>

08009da4 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 8009da4:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009da6:	f645 4440 	movw	r4, #23616	; 0x5c40
 8009daa:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8009dae:	6822      	ldr	r2, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009db0:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8009db4:	4013      	ands	r3, r2
 8009db6:	6023      	str	r3, [r4, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 8009db8:	f7f6 fb12 	bl	80003e0 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009dbc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	bd10      	pop	{r4, pc}

08009dc4 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 8009dc4:	b538      	push	{r3, r4, r5, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 8009dc6:	f640 6404 	movw	r4, #3588	; 0xe04
 8009dca:	f2c2 0400 	movt	r4, #8192	; 0x2000
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 8009dce:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 8009dd0:	bf18      	it	ne
 8009dd2:	7020      	strbne	r0, [r4, #0]

  switch (ResumeS.eState)
 8009dd4:	7823      	ldrb	r3, [r4, #0]
 8009dd6:	2b05      	cmp	r3, #5
 8009dd8:	d85d      	bhi.n	8009e96 <Resume+0xd2>
 8009dda:	e8df f003 	tbb	[pc, r3]
 8009dde:	2b1a      	.short	0x2b1a
 8009de0:	034e413c 	.word	0x034e413c
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 8009de4:	7862      	ldrb	r2, [r4, #1]
 8009de6:	f640 6304 	movw	r3, #3588	; 0xe04
 8009dea:	3a01      	subs	r2, #1
 8009dec:	b2d2      	uxtb	r2, r2
 8009dee:	7062      	strb	r2, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8009df0:	7862      	ldrb	r2, [r4, #1]
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 8009df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
      if (ResumeS.bESOFcnt == 0)
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d14f      	bne.n	8009e9a <Resume+0xd6>
      {
        wCNTR = _GetCNTR();
 8009dfa:	f645 4240 	movw	r2, #23616	; 0x5c40
 8009dfe:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009e02:	6810      	ldr	r0, [r2, #0]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 8009e04:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8009e08:	4001      	ands	r1, r0
        ResumeS.eState = RESUME_OFF;
 8009e0a:	2006      	movs	r0, #6
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 8009e0c:	6011      	str	r1, [r2, #0]
        ResumeS.eState = RESUME_OFF;
 8009e0e:	7018      	strb	r0, [r3, #0]
 8009e10:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009e12:	f645 4540 	movw	r5, #23616	; 0x5c40
 8009e16:	f2c4 0500 	movt	r5, #16384	; 0x4000
 8009e1a:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009e1c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8009e20:	4013      	ands	r3, r2
 8009e22:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 8009e24:	f7f6 fadc 	bl	80003e0 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009e28:	f44f 423f 	mov.w	r2, #48896	; 0xbf00

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 8009e2c:	2306      	movs	r3, #6
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009e2e:	602a      	str	r2, [r5, #0]

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 8009e30:	7023      	strb	r3, [r4, #0]
      break;
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8009e34:	f645 4540 	movw	r5, #23616	; 0x5c40
 8009e38:	f2c4 0500 	movt	r5, #16384	; 0x4000
 8009e3c:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 8009e3e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8009e42:	4013      	ands	r3, r2
 8009e44:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 8009e46:	f7f6 facb 	bl	80003e0 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009e4a:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8009e4e:	2304      	movs	r3, #4
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8009e50:	602a      	str	r2, [r5, #0]
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8009e52:	7023      	strb	r3, [r4, #0]
      break;
 8009e54:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 8009e56:	2202      	movs	r2, #2
      ResumeS.eState = RESUME_WAIT;
 8009e58:	2303      	movs	r3, #3
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 8009e5a:	7062      	strb	r2, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 8009e5c:	7023      	strb	r3, [r4, #0]
      break;
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8009e60:	7862      	ldrb	r2, [r4, #1]
 8009e62:	f640 6304 	movw	r3, #3588	; 0xe04
 8009e66:	3a01      	subs	r2, #1
 8009e68:	b2d2      	uxtb	r2, r2
 8009e6a:	7062      	strb	r2, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8009e6c:	7862      	ldrb	r2, [r4, #1]
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
      ResumeS.eState = RESUME_WAIT;
      break;
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8009e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
      if (ResumeS.bESOFcnt == 0)
 8009e72:	b992      	cbnz	r2, 8009e9a <Resume+0xd6>
        ResumeS.eState = RESUME_START;
 8009e74:	2204      	movs	r2, #4
 8009e76:	701a      	strb	r2, [r3, #0]
 8009e78:	bd38      	pop	{r3, r4, r5, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8009e7a:	f645 4340 	movw	r3, #23616	; 0x5c40
 8009e7e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009e82:	6818      	ldr	r0, [r3, #0]
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
 8009e84:	2105      	movs	r1, #5
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8009e86:	b280      	uxth	r0, r0
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8009e88:	f040 0010 	orr.w	r0, r0, #16
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
 8009e8c:	220a      	movs	r2, #10
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8009e8e:	6018      	str	r0, [r3, #0]
      ResumeS.eState = RESUME_ON;
 8009e90:	7021      	strb	r1, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8009e92:	7062      	strb	r2, [r4, #1]
      break;
 8009e94:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 8009e96:	2306      	movs	r3, #6
 8009e98:	7023      	strb	r3, [r4, #0]
 8009e9a:	bd38      	pop	{r3, r4, r5, pc}

08009e9c <USB_Start>:
 USB_Start

*******************************************************************************/

void USB_Start (void) 
{
 8009e9c:	b508      	push	{r3, lr}
	Set_USBClock();
 8009e9e:	f7f6 fa8b 	bl	80003b8 <Set_USBClock>

  USB_Interrupts_Config();
 8009ea2:	f7f6 fab3 	bl	800040c <USB_Interrupts_Config>

  USB_Init();
 8009ea6:	f7fe f903 	bl	80080b0 <USB_Init>
 8009eaa:	f240 5290 	movw	r2, #1424	; 0x590
 8009eae:	f2c2 0200 	movt	r2, #8192	; 0x2000

  while (bDeviceState != CONFIGURED)
 8009eb2:	6813      	ldr	r3, [r2, #0]
 8009eb4:	2b05      	cmp	r3, #5
 8009eb6:	d1fc      	bne.n	8009eb2 <USB_Start+0x16>
	{
	}


}
 8009eb8:	bd08      	pop	{r3, pc}
 8009eba:	bf00      	nop

08009ebc <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 8009ebc:	f645 4244 	movw	r2, #23620	; 0x5c44
 8009ec0:	f2c4 0200 	movt	r2, #16384	; 0x4000
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 8009ec4:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8009ec6:	6813      	ldr	r3, [r2, #0]
 8009ec8:	f640 6406 	movw	r4, #3590	; 0xe06
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	f2c2 0400 	movt	r4, #8192	; 0x2000

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8009ed2:	f640 157c 	movw	r5, #2428	; 0x97c
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 8009ed6:	8023      	strh	r3, [r4, #0]

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8009ed8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8009edc:	8821      	ldrh	r1, [r4, #0]
 8009ede:	882b      	ldrh	r3, [r5, #0]
 8009ee0:	4019      	ands	r1, r3
 8009ee2:	0549      	lsls	r1, r1, #21
 8009ee4:	d464      	bmi.n	8009fb0 <USB_Istr+0xf4>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 8009ee6:	8822      	ldrh	r2, [r4, #0]
 8009ee8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009eec:	4213      	tst	r3, r2
  {
    _SetISTR((uint16_t)CLR_ERR);
 8009eee:	bf1f      	itttt	ne
 8009ef0:	f645 4244 	movwne	r2, #23620	; 0x5c44
 8009ef4:	f2c4 0200 	movtne	r2, #16384	; 0x4000
 8009ef8:	f64d 71ff 	movwne	r1, #57343	; 0xdfff
 8009efc:	6011      	strne	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 8009efe:	8822      	ldrh	r2, [r4, #0]
 8009f00:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009f04:	4213      	tst	r3, r2
 8009f06:	d147      	bne.n	8009f98 <USB_Istr+0xdc>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 8009f08:	8822      	ldrh	r2, [r4, #0]
 8009f0a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009f0e:	4213      	tst	r3, r2
 8009f10:	d010      	beq.n	8009f34 <USB_Istr+0x78>
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
 8009f12:	f240 2388 	movw	r3, #648	; 0x288
 8009f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	bb4b      	cbnz	r3, 8009f72 <USB_Istr+0xb6>
      Suspend();
    }
    else
    {
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
 8009f1e:	2002      	movs	r0, #2
 8009f20:	f7ff ff50 	bl	8009dc4 <Resume>
    }
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 8009f24:	f645 4244 	movw	r2, #23620	; 0x5c44
 8009f28:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009f2c:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 8009f30:	882b      	ldrh	r3, [r5, #0]
 8009f32:	6011      	str	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8009f34:	8822      	ldrh	r2, [r4, #0]
 8009f36:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8009f3a:	4213      	tst	r3, r2
 8009f3c:	d00e      	beq.n	8009f5c <USB_Istr+0xa0>
  {
    _SetISTR((uint16_t)CLR_SOF);
 8009f3e:	f645 4144 	movw	r1, #23620	; 0x5c44
 8009f42:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009f46:	f64f 50ff 	movw	r0, #65023	; 0xfdff
    bIntPackSOF++;
 8009f4a:	f240 5294 	movw	r2, #1428	; 0x594
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_SOF);
 8009f4e:	6008      	str	r0, [r1, #0]
    bIntPackSOF++;
 8009f50:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8009f54:	7811      	ldrb	r1, [r2, #0]
 8009f56:	3101      	adds	r1, #1
 8009f58:	b2c9      	uxtb	r1, r1
 8009f5a:	7011      	strb	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 8009f5c:	8822      	ldrh	r2, [r4, #0]
 8009f5e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8009f62:	4213      	tst	r3, r2
 8009f64:	d10c      	bne.n	8009f80 <USB_Istr+0xc4>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8009f66:	8822      	ldrh	r2, [r4, #0]
 8009f68:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8009f6c:	4213      	tst	r3, r2
 8009f6e:	d103      	bne.n	8009f78 <USB_Istr+0xbc>
 8009f70:	bd38      	pop	{r3, r4, r5, pc}
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
    {
      Suspend();
 8009f72:	f7ff ff07 	bl	8009d84 <Suspend>
 8009f76:	e7d5      	b.n	8009f24 <USB_Istr+0x68>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8009f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8009f7c:	f7fe b8bc 	b.w	80080f8 <CTR_LP>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_ESOF);
 8009f80:	f645 4344 	movw	r3, #23620	; 0x5c44
 8009f84:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009f88:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 8009f8c:	601a      	str	r2, [r3, #0]
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8009f8e:	2007      	movs	r0, #7
 8009f90:	f7ff ff18 	bl	8009dc4 <Resume>
 8009f94:	882b      	ldrh	r3, [r5, #0]
 8009f96:	e7e6      	b.n	8009f66 <USB_Istr+0xaa>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 8009f98:	f645 4344 	movw	r3, #23620	; 0x5c44
 8009f9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009fa0:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8009fa4:	601a      	str	r2, [r3, #0]
    Resume(RESUME_EXTERNAL);
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	f7ff ff0c 	bl	8009dc4 <Resume>
 8009fac:	882b      	ldrh	r3, [r5, #0]
 8009fae:	e7ab      	b.n	8009f08 <USB_Istr+0x4c>

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
    Device_Property->Reset();
 8009fb0:	f240 1318 	movw	r3, #280	; 0x118
 8009fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009fb8:	681b      	ldr	r3, [r3, #0]
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8009fba:	f64f 31ff 	movw	r1, #64511	; 0xfbff
    Device_Property->Reset();
 8009fbe:	685b      	ldr	r3, [r3, #4]
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8009fc0:	6011      	str	r1, [r2, #0]
    Device_Property->Reset();
 8009fc2:	4798      	blx	r3
 8009fc4:	882b      	ldrh	r3, [r5, #0]
 8009fc6:	e78e      	b.n	8009ee6 <USB_Istr+0x2a>

08009fc8 <memcpy>:
 8009fc8:	4684      	mov	ip, r0
 8009fca:	ea41 0300 	orr.w	r3, r1, r0
 8009fce:	f013 0303 	ands.w	r3, r3, #3
 8009fd2:	d149      	bne.n	800a068 <memcpy+0xa0>
 8009fd4:	3a40      	subs	r2, #64	; 0x40
 8009fd6:	d323      	bcc.n	800a020 <memcpy+0x58>
 8009fd8:	680b      	ldr	r3, [r1, #0]
 8009fda:	6003      	str	r3, [r0, #0]
 8009fdc:	684b      	ldr	r3, [r1, #4]
 8009fde:	6043      	str	r3, [r0, #4]
 8009fe0:	688b      	ldr	r3, [r1, #8]
 8009fe2:	6083      	str	r3, [r0, #8]
 8009fe4:	68cb      	ldr	r3, [r1, #12]
 8009fe6:	60c3      	str	r3, [r0, #12]
 8009fe8:	690b      	ldr	r3, [r1, #16]
 8009fea:	6103      	str	r3, [r0, #16]
 8009fec:	694b      	ldr	r3, [r1, #20]
 8009fee:	6143      	str	r3, [r0, #20]
 8009ff0:	698b      	ldr	r3, [r1, #24]
 8009ff2:	6183      	str	r3, [r0, #24]
 8009ff4:	69cb      	ldr	r3, [r1, #28]
 8009ff6:	61c3      	str	r3, [r0, #28]
 8009ff8:	6a0b      	ldr	r3, [r1, #32]
 8009ffa:	6203      	str	r3, [r0, #32]
 8009ffc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009ffe:	6243      	str	r3, [r0, #36]	; 0x24
 800a000:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800a002:	6283      	str	r3, [r0, #40]	; 0x28
 800a004:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800a006:	62c3      	str	r3, [r0, #44]	; 0x2c
 800a008:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800a00a:	6303      	str	r3, [r0, #48]	; 0x30
 800a00c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800a00e:	6343      	str	r3, [r0, #52]	; 0x34
 800a010:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800a012:	6383      	str	r3, [r0, #56]	; 0x38
 800a014:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a016:	63c3      	str	r3, [r0, #60]	; 0x3c
 800a018:	3040      	adds	r0, #64	; 0x40
 800a01a:	3140      	adds	r1, #64	; 0x40
 800a01c:	3a40      	subs	r2, #64	; 0x40
 800a01e:	d2db      	bcs.n	8009fd8 <memcpy+0x10>
 800a020:	3230      	adds	r2, #48	; 0x30
 800a022:	d30b      	bcc.n	800a03c <memcpy+0x74>
 800a024:	680b      	ldr	r3, [r1, #0]
 800a026:	6003      	str	r3, [r0, #0]
 800a028:	684b      	ldr	r3, [r1, #4]
 800a02a:	6043      	str	r3, [r0, #4]
 800a02c:	688b      	ldr	r3, [r1, #8]
 800a02e:	6083      	str	r3, [r0, #8]
 800a030:	68cb      	ldr	r3, [r1, #12]
 800a032:	60c3      	str	r3, [r0, #12]
 800a034:	3010      	adds	r0, #16
 800a036:	3110      	adds	r1, #16
 800a038:	3a10      	subs	r2, #16
 800a03a:	d2f3      	bcs.n	800a024 <memcpy+0x5c>
 800a03c:	320c      	adds	r2, #12
 800a03e:	d305      	bcc.n	800a04c <memcpy+0x84>
 800a040:	f851 3b04 	ldr.w	r3, [r1], #4
 800a044:	f840 3b04 	str.w	r3, [r0], #4
 800a048:	3a04      	subs	r2, #4
 800a04a:	d2f9      	bcs.n	800a040 <memcpy+0x78>
 800a04c:	3204      	adds	r2, #4
 800a04e:	d008      	beq.n	800a062 <memcpy+0x9a>
 800a050:	07d2      	lsls	r2, r2, #31
 800a052:	bf1c      	itt	ne
 800a054:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800a058:	f800 3b01 	strbne.w	r3, [r0], #1
 800a05c:	d301      	bcc.n	800a062 <memcpy+0x9a>
 800a05e:	880b      	ldrh	r3, [r1, #0]
 800a060:	8003      	strh	r3, [r0, #0]
 800a062:	4660      	mov	r0, ip
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	2a08      	cmp	r2, #8
 800a06a:	d313      	bcc.n	800a094 <memcpy+0xcc>
 800a06c:	078b      	lsls	r3, r1, #30
 800a06e:	d0b1      	beq.n	8009fd4 <memcpy+0xc>
 800a070:	f010 0303 	ands.w	r3, r0, #3
 800a074:	d0ae      	beq.n	8009fd4 <memcpy+0xc>
 800a076:	f1c3 0304 	rsb	r3, r3, #4
 800a07a:	1ad2      	subs	r2, r2, r3
 800a07c:	07db      	lsls	r3, r3, #31
 800a07e:	bf1c      	itt	ne
 800a080:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800a084:	f800 3b01 	strbne.w	r3, [r0], #1
 800a088:	d3a4      	bcc.n	8009fd4 <memcpy+0xc>
 800a08a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800a08e:	f820 3b02 	strh.w	r3, [r0], #2
 800a092:	e79f      	b.n	8009fd4 <memcpy+0xc>
 800a094:	3a04      	subs	r2, #4
 800a096:	d3d9      	bcc.n	800a04c <memcpy+0x84>
 800a098:	3a01      	subs	r2, #1
 800a09a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a09e:	f800 3b01 	strb.w	r3, [r0], #1
 800a0a2:	d2f9      	bcs.n	800a098 <memcpy+0xd0>
 800a0a4:	780b      	ldrb	r3, [r1, #0]
 800a0a6:	7003      	strb	r3, [r0, #0]
 800a0a8:	784b      	ldrb	r3, [r1, #1]
 800a0aa:	7043      	strb	r3, [r0, #1]
 800a0ac:	788b      	ldrb	r3, [r1, #2]
 800a0ae:	7083      	strb	r3, [r0, #2]
 800a0b0:	4660      	mov	r0, ip
 800a0b2:	4770      	bx	lr

0800a0b4 <setjmp>:
 800a0b4:	46ec      	mov	ip, sp
 800a0b6:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800a0ba:	f04f 0000 	mov.w	r0, #0
 800a0be:	4770      	bx	lr

0800a0c0 <longjmp>:
 800a0c0:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800a0c4:	46e5      	mov	sp, ip
 800a0c6:	0008      	movs	r0, r1
 800a0c8:	bf08      	it	eq
 800a0ca:	2001      	moveq	r0, #1
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop

0800a0d0 <main>:

*******************************************************************************/


int main(void)
{
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 800a0d4:	2002      	movs	r0, #2

*******************************************************************************/


int main(void)
{
 800a0d6:	b085      	sub	sp, #20

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 800a0d8:	f7fd ff98 	bl	800800c <USB_SetDeviceConfiguration>
 
  setjmp(jmpRestartUSB);										// entrypoint for the changed USB device
 800a0dc:	f240 5098 	movw	r0, #1432	; 0x598
 800a0e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a0e4:	f7ff ffe6 	bl	800a0b4 <setjmp>

  Set_System();
 800a0e8:	f7f6 fa7a 	bl	80005e0 <Set_System>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800a0ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 800a0f0:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800a0f4:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800a0f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800a0fc:	f2c0 010a 	movt	r1, #10
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800a100:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800a104:	25f0      	movs	r5, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800a106:	2007      	movs	r0, #7
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800a108:	2400      	movs	r4, #0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800a10a:	6059      	str	r1, [r3, #4]
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 800a10c:	f240 27c8 	movw	r7, #712	; 0x2c8
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800a110:	f882 5023 	strb.w	r5, [r2, #35]	; 0x23
  device_status=STATUS_BUSY;
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800a114:	f640 1a04 	movw	sl, #2308	; 0x904
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800a118:	609c      	str	r4, [r3, #8]
 800a11a:	f640 09c4 	movw	r9, #2244	; 0x8c4
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800a11e:	6018      	str	r0, [r3, #0]
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800a120:	f240 5650 	movw	r6, #1360	; 0x550
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800a124:	f240 18e4 	movw	r8, #484	; 0x1e4
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800a128:	f240 5560 	movw	r5, #1376	; 0x560
	SysTick_Config (720000);									// set systemtick to 10 ms - for delay ()	


/* Setup before USB startup */

check_backups();
 800a12c:	f7ff f96e 	bl	800940c <check_backups>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 800a130:	f2c2 0700 	movt	r7, #8192	; 0x2000


/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();
 800a134:	f7f8 fd04 	bl	8002b40 <SmartCardInitInterface>
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800a138:	f2c2 0a00 	movt	sl, #8192	; 0x2000
/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();

USB_Start ();
 800a13c:	f7ff feae 	bl	8009e9c <USB_Start>
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800a140:	f2c2 0900 	movt	r9, #8192	; 0x2000
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800a144:	f2c2 0600 	movt	r6, #8192	; 0x2000
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800a148:	f2c2 0800 	movt	r8, #8192	; 0x2000
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800a14c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800a150:	e02d      	b.n	800a1ae <main+0xde>
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800a152:	7833      	ldrb	r3, [r6, #0]
 800a154:	b143      	cbz	r3, 800a168 <main+0x98>
  numLockClicked=0; 
 800a156:	2200      	movs	r2, #0
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800a158:	f44f 4368 	mov.w	r3, #59392	; 0xe800
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
  numLockClicked=0; 
 800a15c:	7032      	strb	r2, [r6, #0]
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800a15e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800a162:	781c      	ldrb	r4, [r3, #0]
  if (slot_number<=1){
 800a164:	2c01      	cmp	r4, #1
 800a166:	d96a      	bls.n	800a23e <main+0x16e>
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800a168:	782b      	ldrb	r3, [r5, #0]
 800a16a:	b143      	cbz	r3, 800a17e <main+0xae>
  capsLockClicked=0;
 800a16c:	2200      	movs	r2, #0
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800a16e:	f64e 0301 	movw	r3, #59393	; 0xe801
	   }
   }

  }
    if (capsLockClicked){
  capsLockClicked=0;
 800a172:	702a      	strb	r2, [r5, #0]
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800a174:	f6c0 0301 	movt	r3, #2049	; 0x801
 800a178:	781c      	ldrb	r4, [r3, #0]
   if (slot_number<=1){
 800a17a:	2c01      	cmp	r4, #1
 800a17c:	d923      	bls.n	800a1c6 <main+0xf6>
   sendEnter();
	   }
   }
  
  }
    if (scrollLockClicked){
 800a17e:	f240 5370 	movw	r3, #1392	; 0x570
 800a182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a186:	781a      	ldrb	r2, [r3, #0]
 800a188:	b142      	cbz	r2, 800a19c <main+0xcc>
  scrollLockClicked=0;
 800a18a:	2100      	movs	r1, #0
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800a18c:	f64e 0202 	movw	r2, #59394	; 0xe802
	   }
   }
  
  }
    if (scrollLockClicked){
  scrollLockClicked=0;
 800a190:	7019      	strb	r1, [r3, #0]
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800a192:	f6c0 0201 	movt	r2, #2049	; 0x801
 800a196:	7814      	ldrb	r4, [r2, #0]
   if (slot_number<=1){
 800a198:	2c01      	cmp	r4, #1
 800a19a:	d932      	bls.n	800a202 <main+0x132>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 800a19c:	f240 0400 	movw	r4, #0
 800a1a0:	f2c2 0400 	movt	r4, #8192	; 0x2000
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 800a1a4:	f7f6 fd2a 	bl	8000bfc <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d066      	beq.n	800a27c <main+0x1ac>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 800a1ae:	793b      	ldrb	r3, [r7, #4]
 800a1b0:	2b03      	cmp	r3, #3
 800a1b2:	d1ce      	bne.n	800a152 <main+0x82>
  device_status=STATUS_BUSY;
 800a1b4:	2301      	movs	r3, #1
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800a1b6:	4650      	mov	r0, sl
 800a1b8:	4649      	mov	r1, r9
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
 800a1ba:	713b      	strb	r3, [r7, #4]
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800a1bc:	f7ff fc84 	bl	8009ac8 <parse_report>
  device_status=STATUS_READY;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	713b      	strb	r3, [r7, #4]
 800a1c4:	e7c5      	b.n	800a152 <main+0x82>
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800a1c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
	   
	   if (programmed==0x01){
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d1d6      	bne.n	800a17e <main+0xae>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	f7ff f871 	bl	80092b8 <get_code_from_hotp_slot>
 800a1d6:	9002      	str	r0, [sp, #8]
   uint8_t config =get_hotp_slot_config(slot_number);
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7ff f955 	bl	8009488 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a1de:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800a1e2:	4683      	mov	fp, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a1e4:	d15d      	bne.n	800a2a2 <main+0x1d2>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800a1e6:	f01b 0f01 	tst.w	fp, #1
   sendNumberN(code,8);
 800a1ea:	bf14      	ite	ne
 800a1ec:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800a1ee:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800a1f0:	9802      	ldr	r0, [sp, #8]
	else
    sendNumberN(code,6);	
 800a1f2:	f7ff fa67 	bl	80096c4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800a1f6:	f01b 0f02 	tst.w	fp, #2
 800a1fa:	d0c0      	beq.n	800a17e <main+0xae>
   sendEnter();
 800a1fc:	f7ff f9f0 	bl	80095e0 <sendEnter>
 800a200:	e7bd      	b.n	800a17e <main+0xae>
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800a202:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
	   
	   if (programmed==0x01){
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d1c7      	bne.n	800a19c <main+0xcc>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800a20c:	4620      	mov	r0, r4
 800a20e:	f7ff f853 	bl	80092b8 <get_code_from_hotp_slot>
 800a212:	9003      	str	r0, [sp, #12]
   uint8_t config =get_hotp_slot_config(slot_number);
 800a214:	4620      	mov	r0, r4
 800a216:	f7ff f937 	bl	8009488 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a21a:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800a21e:	4683      	mov	fp, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a220:	d138      	bne.n	800a294 <main+0x1c4>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800a222:	f01b 0f01 	tst.w	fp, #1
   sendNumberN(code,8);
 800a226:	bf14      	ite	ne
 800a228:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800a22a:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800a22c:	9803      	ldr	r0, [sp, #12]
	else
    sendNumberN(code,6);	
 800a22e:	f7ff fa49 	bl	80096c4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800a232:	f01b 0f02 	tst.w	fp, #2
 800a236:	d0b1      	beq.n	800a19c <main+0xcc>
   sendEnter();
 800a238:	f7ff f9d2 	bl	80095e0 <sendEnter>
 800a23c:	e7ae      	b.n	800a19c <main+0xcc>
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800a23e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
	   
	   if (programmed==0x01){
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	2b01      	cmp	r3, #1
 800a246:	d18f      	bne.n	800a168 <main+0x98>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800a248:	4620      	mov	r0, r4
 800a24a:	f7ff f835 	bl	80092b8 <get_code_from_hotp_slot>
 800a24e:	9001      	str	r0, [sp, #4]
   uint8_t config =get_hotp_slot_config(slot_number);
 800a250:	4620      	mov	r0, r4
 800a252:	f7ff f919 	bl	8009488 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a256:	f010 0f04 	tst.w	r0, #4
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800a25a:	4683      	mov	fp, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800a25c:	d113      	bne.n	800a286 <main+0x1b6>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800a25e:	f01b 0f01 	tst.w	fp, #1
   sendNumberN(code,8);
 800a262:	bf14      	ite	ne
 800a264:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800a266:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800a268:	9801      	ldr	r0, [sp, #4]
	else
    sendNumberN(code,6);	
 800a26a:	f7ff fa2b 	bl	80096c4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800a26e:	f01b 0f02 	tst.w	fp, #2
 800a272:	f43f af79 	beq.w	800a168 <main+0x98>
   sendEnter();
 800a276:	f7ff f9b3 	bl	80095e0 <sendEnter>
 800a27a:	e775      	b.n	800a168 <main+0x98>
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
																		  {
																			  CCID_SendCardDetect ();						 			// Send card detect to host
 800a27c:	f7f6 fcb0 	bl	8000be0 <CCID_SendCardDetect>
																			  nFlagSendSMCardInserted = FALSE;
 800a280:	2300      	movs	r3, #0
 800a282:	6023      	str	r3, [r4, #0]
 800a284:	e793      	b.n	800a1ae <main+0xde>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800a286:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 800a28a:	210c      	movs	r1, #12
 800a28c:	3025      	adds	r0, #37	; 0x25
 800a28e:	f7ff fa57 	bl	8009740 <sendString>
 800a292:	e7e4      	b.n	800a25e <main+0x18e>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800a294:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 800a298:	210c      	movs	r1, #12
 800a29a:	3025      	adds	r0, #37	; 0x25
 800a29c:	f7ff fa50 	bl	8009740 <sendString>
 800a2a0:	e7bf      	b.n	800a222 <main+0x152>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800a2a2:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 800a2a6:	210c      	movs	r1, #12
 800a2a8:	3025      	adds	r0, #37	; 0x25
 800a2aa:	f7ff fa49 	bl	8009740 <sendString>
 800a2ae:	e79a      	b.n	800a1e6 <main+0x116>

0800a2b0 <memcmp>:
 800a2b0:	2a03      	cmp	r2, #3
 800a2b2:	b470      	push	{r4, r5, r6}
 800a2b4:	d914      	bls.n	800a2e0 <memcmp+0x30>
 800a2b6:	ea40 0301 	orr.w	r3, r0, r1
 800a2ba:	079b      	lsls	r3, r3, #30
 800a2bc:	d111      	bne.n	800a2e2 <memcmp+0x32>
 800a2be:	460c      	mov	r4, r1
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	6825      	ldr	r5, [r4, #0]
 800a2c4:	681e      	ldr	r6, [r3, #0]
 800a2c6:	4621      	mov	r1, r4
 800a2c8:	42ae      	cmp	r6, r5
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f104 0404 	add.w	r4, r4, #4
 800a2d0:	f103 0304 	add.w	r3, r3, #4
 800a2d4:	d104      	bne.n	800a2e0 <memcmp+0x30>
 800a2d6:	3a04      	subs	r2, #4
 800a2d8:	2a03      	cmp	r2, #3
 800a2da:	4618      	mov	r0, r3
 800a2dc:	4621      	mov	r1, r4
 800a2de:	d8f0      	bhi.n	800a2c2 <memcmp+0x12>
 800a2e0:	b1c2      	cbz	r2, 800a314 <memcmp+0x64>
 800a2e2:	7805      	ldrb	r5, [r0, #0]
 800a2e4:	780c      	ldrb	r4, [r1, #0]
 800a2e6:	42a5      	cmp	r5, r4
 800a2e8:	bf04      	itt	eq
 800a2ea:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 800a2ee:	2300      	moveq	r3, #0
 800a2f0:	d006      	beq.n	800a300 <memcmp+0x50>
 800a2f2:	e00c      	b.n	800a30e <memcmp+0x5e>
 800a2f4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800a2f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a2fc:	42a5      	cmp	r5, r4
 800a2fe:	d106      	bne.n	800a30e <memcmp+0x5e>
 800a300:	4293      	cmp	r3, r2
 800a302:	f103 0301 	add.w	r3, r3, #1
 800a306:	d1f5      	bne.n	800a2f4 <memcmp+0x44>
 800a308:	2000      	movs	r0, #0
 800a30a:	bc70      	pop	{r4, r5, r6}
 800a30c:	4770      	bx	lr
 800a30e:	1b28      	subs	r0, r5, r4
 800a310:	bc70      	pop	{r4, r5, r6}
 800a312:	4770      	bx	lr
 800a314:	4610      	mov	r0, r2
 800a316:	e7f8      	b.n	800a30a <memcmp+0x5a>

0800a318 <memmove>:
 800a318:	4288      	cmp	r0, r1
 800a31a:	b4f0      	push	{r4, r5, r6, r7}
 800a31c:	d910      	bls.n	800a340 <memmove+0x28>
 800a31e:	188c      	adds	r4, r1, r2
 800a320:	42a0      	cmp	r0, r4
 800a322:	d20d      	bcs.n	800a340 <memmove+0x28>
 800a324:	1885      	adds	r5, r0, r2
 800a326:	1e53      	subs	r3, r2, #1
 800a328:	b142      	cbz	r2, 800a33c <memmove+0x24>
 800a32a:	4621      	mov	r1, r4
 800a32c:	462a      	mov	r2, r5
 800a32e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800a332:	3b01      	subs	r3, #1
 800a334:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a338:	1c5c      	adds	r4, r3, #1
 800a33a:	d1f8      	bne.n	800a32e <memmove+0x16>
 800a33c:	bcf0      	pop	{r4, r5, r6, r7}
 800a33e:	4770      	bx	lr
 800a340:	2a0f      	cmp	r2, #15
 800a342:	d944      	bls.n	800a3ce <memmove+0xb6>
 800a344:	ea40 0301 	orr.w	r3, r0, r1
 800a348:	079b      	lsls	r3, r3, #30
 800a34a:	d144      	bne.n	800a3d6 <memmove+0xbe>
 800a34c:	f1a2 0710 	sub.w	r7, r2, #16
 800a350:	093f      	lsrs	r7, r7, #4
 800a352:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800a356:	3610      	adds	r6, #16
 800a358:	460c      	mov	r4, r1
 800a35a:	4603      	mov	r3, r0
 800a35c:	6825      	ldr	r5, [r4, #0]
 800a35e:	3310      	adds	r3, #16
 800a360:	f843 5c10 	str.w	r5, [r3, #-16]
 800a364:	6865      	ldr	r5, [r4, #4]
 800a366:	3410      	adds	r4, #16
 800a368:	f843 5c0c 	str.w	r5, [r3, #-12]
 800a36c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a370:	f843 5c08 	str.w	r5, [r3, #-8]
 800a374:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a378:	f843 5c04 	str.w	r5, [r3, #-4]
 800a37c:	42b3      	cmp	r3, r6
 800a37e:	d1ed      	bne.n	800a35c <memmove+0x44>
 800a380:	1c7b      	adds	r3, r7, #1
 800a382:	f002 0c0f 	and.w	ip, r2, #15
 800a386:	011b      	lsls	r3, r3, #4
 800a388:	f1bc 0f03 	cmp.w	ip, #3
 800a38c:	4419      	add	r1, r3
 800a38e:	4403      	add	r3, r0
 800a390:	d923      	bls.n	800a3da <memmove+0xc2>
 800a392:	460e      	mov	r6, r1
 800a394:	461d      	mov	r5, r3
 800a396:	4664      	mov	r4, ip
 800a398:	f856 7b04 	ldr.w	r7, [r6], #4
 800a39c:	3c04      	subs	r4, #4
 800a39e:	2c03      	cmp	r4, #3
 800a3a0:	f845 7b04 	str.w	r7, [r5], #4
 800a3a4:	d8f8      	bhi.n	800a398 <memmove+0x80>
 800a3a6:	f1ac 0404 	sub.w	r4, ip, #4
 800a3aa:	f024 0403 	bic.w	r4, r4, #3
 800a3ae:	3404      	adds	r4, #4
 800a3b0:	f002 0203 	and.w	r2, r2, #3
 800a3b4:	4423      	add	r3, r4
 800a3b6:	4421      	add	r1, r4
 800a3b8:	2a00      	cmp	r2, #0
 800a3ba:	d0bf      	beq.n	800a33c <memmove+0x24>
 800a3bc:	441a      	add	r2, r3
 800a3be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3c2:	f803 4b01 	strb.w	r4, [r3], #1
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d1f9      	bne.n	800a3be <memmove+0xa6>
 800a3ca:	bcf0      	pop	{r4, r5, r6, r7}
 800a3cc:	4770      	bx	lr
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2a00      	cmp	r2, #0
 800a3d2:	d1f3      	bne.n	800a3bc <memmove+0xa4>
 800a3d4:	e7b2      	b.n	800a33c <memmove+0x24>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	e7f0      	b.n	800a3bc <memmove+0xa4>
 800a3da:	4662      	mov	r2, ip
 800a3dc:	2a00      	cmp	r2, #0
 800a3de:	d1ed      	bne.n	800a3bc <memmove+0xa4>
 800a3e0:	e7ac      	b.n	800a33c <memmove+0x24>
 800a3e2:	bf00      	nop

0800a3e4 <memset>:
 800a3e4:	b4f0      	push	{r4, r5, r6, r7}
 800a3e6:	0784      	lsls	r4, r0, #30
 800a3e8:	d043      	beq.n	800a472 <memset+0x8e>
 800a3ea:	1e54      	subs	r4, r2, #1
 800a3ec:	2a00      	cmp	r2, #0
 800a3ee:	d03e      	beq.n	800a46e <memset+0x8a>
 800a3f0:	b2cd      	uxtb	r5, r1
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	e003      	b.n	800a3fe <memset+0x1a>
 800a3f6:	1e62      	subs	r2, r4, #1
 800a3f8:	2c00      	cmp	r4, #0
 800a3fa:	d038      	beq.n	800a46e <memset+0x8a>
 800a3fc:	4614      	mov	r4, r2
 800a3fe:	f803 5b01 	strb.w	r5, [r3], #1
 800a402:	079a      	lsls	r2, r3, #30
 800a404:	d1f7      	bne.n	800a3f6 <memset+0x12>
 800a406:	2c03      	cmp	r4, #3
 800a408:	d92a      	bls.n	800a460 <memset+0x7c>
 800a40a:	b2cd      	uxtb	r5, r1
 800a40c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800a410:	2c0f      	cmp	r4, #15
 800a412:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800a416:	d915      	bls.n	800a444 <memset+0x60>
 800a418:	f1a4 0710 	sub.w	r7, r4, #16
 800a41c:	093f      	lsrs	r7, r7, #4
 800a41e:	f103 0610 	add.w	r6, r3, #16
 800a422:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800a426:	461a      	mov	r2, r3
 800a428:	6015      	str	r5, [r2, #0]
 800a42a:	6055      	str	r5, [r2, #4]
 800a42c:	6095      	str	r5, [r2, #8]
 800a42e:	60d5      	str	r5, [r2, #12]
 800a430:	3210      	adds	r2, #16
 800a432:	42b2      	cmp	r2, r6
 800a434:	d1f8      	bne.n	800a428 <memset+0x44>
 800a436:	f004 040f 	and.w	r4, r4, #15
 800a43a:	3701      	adds	r7, #1
 800a43c:	2c03      	cmp	r4, #3
 800a43e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800a442:	d90d      	bls.n	800a460 <memset+0x7c>
 800a444:	461e      	mov	r6, r3
 800a446:	4622      	mov	r2, r4
 800a448:	3a04      	subs	r2, #4
 800a44a:	2a03      	cmp	r2, #3
 800a44c:	f846 5b04 	str.w	r5, [r6], #4
 800a450:	d8fa      	bhi.n	800a448 <memset+0x64>
 800a452:	1f22      	subs	r2, r4, #4
 800a454:	f022 0203 	bic.w	r2, r2, #3
 800a458:	3204      	adds	r2, #4
 800a45a:	4413      	add	r3, r2
 800a45c:	f004 0403 	and.w	r4, r4, #3
 800a460:	b12c      	cbz	r4, 800a46e <memset+0x8a>
 800a462:	b2c9      	uxtb	r1, r1
 800a464:	441c      	add	r4, r3
 800a466:	f803 1b01 	strb.w	r1, [r3], #1
 800a46a:	42a3      	cmp	r3, r4
 800a46c:	d1fb      	bne.n	800a466 <memset+0x82>
 800a46e:	bcf0      	pop	{r4, r5, r6, r7}
 800a470:	4770      	bx	lr
 800a472:	4614      	mov	r4, r2
 800a474:	4603      	mov	r3, r0
 800a476:	e7c6      	b.n	800a406 <memset+0x22>

0800a478 <strcpy>:
 800a478:	ea80 0201 	eor.w	r2, r0, r1
 800a47c:	4684      	mov	ip, r0
 800a47e:	f012 0f03 	tst.w	r2, #3
 800a482:	d14f      	bne.n	800a524 <strcpy+0xac>
 800a484:	f011 0f03 	tst.w	r1, #3
 800a488:	d132      	bne.n	800a4f0 <strcpy+0x78>
 800a48a:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800a48e:	f011 0f04 	tst.w	r1, #4
 800a492:	f851 3b04 	ldr.w	r3, [r1], #4
 800a496:	d00b      	beq.n	800a4b0 <strcpy+0x38>
 800a498:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800a49c:	439a      	bics	r2, r3
 800a49e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a4a2:	bf04      	itt	eq
 800a4a4:	f84c 3b04 	streq.w	r3, [ip], #4
 800a4a8:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a4ac:	d116      	bne.n	800a4dc <strcpy+0x64>
 800a4ae:	bf00      	nop
 800a4b0:	f851 4b04 	ldr.w	r4, [r1], #4
 800a4b4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800a4b8:	439a      	bics	r2, r3
 800a4ba:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a4be:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 800a4c2:	d10b      	bne.n	800a4dc <strcpy+0x64>
 800a4c4:	f84c 3b04 	str.w	r3, [ip], #4
 800a4c8:	43a2      	bics	r2, r4
 800a4ca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a4ce:	bf04      	itt	eq
 800a4d0:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a4d4:	f84c 4b04 	streq.w	r4, [ip], #4
 800a4d8:	d0ea      	beq.n	800a4b0 <strcpy+0x38>
 800a4da:	4623      	mov	r3, r4
 800a4dc:	f80c 3b01 	strb.w	r3, [ip], #1
 800a4e0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a4e4:	ea4f 2333 	mov.w	r3, r3, ror #8
 800a4e8:	d1f8      	bne.n	800a4dc <strcpy+0x64>
 800a4ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4ee:	4770      	bx	lr
 800a4f0:	f011 0f01 	tst.w	r1, #1
 800a4f4:	d006      	beq.n	800a504 <strcpy+0x8c>
 800a4f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4fa:	f80c 2b01 	strb.w	r2, [ip], #1
 800a4fe:	2a00      	cmp	r2, #0
 800a500:	bf08      	it	eq
 800a502:	4770      	bxeq	lr
 800a504:	f011 0f02 	tst.w	r1, #2
 800a508:	d0bf      	beq.n	800a48a <strcpy+0x12>
 800a50a:	f831 2b02 	ldrh.w	r2, [r1], #2
 800a50e:	f012 0fff 	tst.w	r2, #255	; 0xff
 800a512:	bf16      	itet	ne
 800a514:	f82c 2b02 	strhne.w	r2, [ip], #2
 800a518:	f88c 2000 	strbeq.w	r2, [ip]
 800a51c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 800a520:	d1b3      	bne.n	800a48a <strcpy+0x12>
 800a522:	4770      	bx	lr
 800a524:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a528:	f80c 2b01 	strb.w	r2, [ip], #1
 800a52c:	2a00      	cmp	r2, #0
 800a52e:	d1f9      	bne.n	800a524 <strcpy+0xac>
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop

0800a534 <strlen>:
 800a534:	f020 0103 	bic.w	r1, r0, #3
 800a538:	f010 0003 	ands.w	r0, r0, #3
 800a53c:	f1c0 0000 	rsb	r0, r0, #0
 800a540:	f851 3b04 	ldr.w	r3, [r1], #4
 800a544:	f100 0c04 	add.w	ip, r0, #4
 800a548:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800a54c:	f06f 0200 	mvn.w	r2, #0
 800a550:	bf1c      	itt	ne
 800a552:	fa22 f20c 	lsrne.w	r2, r2, ip
 800a556:	4313      	orrne	r3, r2
 800a558:	f04f 0c01 	mov.w	ip, #1
 800a55c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800a560:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800a564:	eba3 020c 	sub.w	r2, r3, ip
 800a568:	ea22 0203 	bic.w	r2, r2, r3
 800a56c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800a570:	bf04      	itt	eq
 800a572:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a576:	3004      	addeq	r0, #4
 800a578:	d0f4      	beq.n	800a564 <strlen+0x30>
 800a57a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a57e:	bf1f      	itttt	ne
 800a580:	3001      	addne	r0, #1
 800a582:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800a586:	3001      	addne	r0, #1
 800a588:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800a58c:	bf18      	it	ne
 800a58e:	3001      	addne	r0, #1
 800a590:	4770      	bx	lr
 800a592:	bf00      	nop

0800a594 <Dmul64vsDI>:
 800a594:	0000 0000 0040 0000 0080 0000 0100 0000     ....@...........
 800a5a4:	0200 0000 0400 0000 0800 0000 0000 0000     ................
 800a5b4:	0300 0000 0500 0000 0020 0000 0010 0000     ........ .......
 800a5c4:	0008 0000 0004 0000 0002 0000 0001 0000     ................

0800a5d4 <FvsFI>:
 800a5d4:	0000 0000 0174 0000 022e 0000 02e8 0000     ....t...........
 800a5e4:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800a5f4:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800a604:	0600 0000 0800 0000 0000 0000 0000 0000     ................
 800a614:	a400 0004 d206 0076 2401 0001 a340 75be     ......v..$..@..u
 800a624:	f4fa ab3e 8cbb b3d8 9631 cf81 093a 8d85     ..>.....1...:...
 800a634:	4a2a 6f18 4d13 113d 7222 66fa 2d6d f344     *J.o.M=."r.fm-D.
 800a644:	230d 3adf 4d77 893f 8720 ac37 3a97 1f9b     .#.:wM?. .7..:..
 800a654:	c524 05fe 8bde 212c 25ce a667 b710 f3c8     $.....,!.%g.....
 800a664:	46e8 4f62 5b31 cd0c af3d 4164 173b 3945     .FbO1[..=.dA;.E9
 800a674:	56fe 6a4d da68 438c a7a5 597c 57fb 9f6a     .VMjh..C..|Y.Wj.
 800a684:	9396 dc04 e877 c83f 54c0 99b8 e88d 432f     ....w.?..T..../C
 800a694:	55e4 0eba e694 10a3 f059 56cf               .U......Y..V

0800a6a0 <D_Table>:
 800a6a0:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 800a6b0:	0008 0000 0010 0000 0020 0000 0000 0000     ........ .......
 800a6c0:	000c 0000 0014 0000 0000 0000 0000 0000     ................
	...

0800a6e0 <F_Table>:
 800a6e0:	0174 0000 0174 0000 022e 0000 02e8 0000     t...t...........
 800a6f0:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800a700:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800a710:	0600 0000 0800 0000 0000 0000 0000 0000     ................

0800a720 <CHV1>:
 800a720:	3030 3030 3030 3030                         00000000

0800a728 <IMSI>:
 800a728:	076f 0000                                   o...

0800a72c <ICCID>:
 800a72c:	e22f 0000                                   /...

0800a730 <GSMDir>:
 800a730:	207f 0000                                   . ..

0800a734 <MasterRoot>:
 800a734:	003f 0000                                   ?...

0800a738 <CCID_StringInterface>:
 800a738:	0310 0043 0053 0020 0053 006d 0043 0064     ..C.S. .S.m.C.d.

0800a748 <CCID_StringProduct>:
 800a748:	0324 0043 0072 0079 0070 0074 006f 0020     $.C.r.y.p.t.o. .
 800a758:	0053 0074 0069 0063 006b 0020 0076 0031     S.t.i.c.k. .v.1.
 800a768:	002e 0034                                   ..4.

0800a76c <CCID_StringVendor>:
 800a76c:	0334 0043 0072 0079 0070 0074 006f 0020     4.C.r.y.p.t.o. .
 800a77c:	0053 0074 0069 0063 006b 0000 0000 0000     S.t.i.c.k.......
	...

0800a7a0 <CCID_StringLangID>:
 800a7a0:	0304 0409                                   ....

0800a7a4 <Keyboard_ReportDescriptor>:
 800a7a4:	0105 0609 01a1 0705 e019 e729 0015 0125     ..........)...%.
 800a7b4:	0175 0895 0281 0195 0875 0381 0595 0175     u.......u.....u.
 800a7c4:	0805 0119 0529 0291 0195 0375 0391 0695     ....).....u.....
 800a7d4:	0875 0015 6525 0705 0019 6529 0081 0309     u...%e....)e....
 800a7e4:	0875 4095 02b1 00c0                         u..@....

0800a7ec <CCID_ConfigDescriptor>:
 800a7ec:	0209 0076 0102 8000 0932 0004 0100 0103     ..v.....2.......
 800a7fc:	0001 2109 0110 0100 4722 0700 8405 0803     ...!...."G......
 800a80c:	0a00 0409 0001 0b03 0000 3600 1021 0001     ...........6!...
 800a81c:	0202 0000 1000 000e 1000 000e 0000 25cd     ...............%
 800a82c:	0000 c5a1 0001 fe00 0000 0000 0000 0000     ................
 800a83c:	0000 ba00 0104 0f00 0001 0000 0000 0000     ................
 800a84c:	0701 8105 4003 1800 0507 0202 0040 0700     .....@......@...
 800a85c:	8205 4002 0000 0000                         ...@....

0800a864 <CCID_DeviceDescriptor>:
 800a864:	0112 0110 0000 4000 20a0 4108 0100 0201     .......@. .A....
 800a874:	0103 0000                                   ....

0800a878 <MASS_StringInterface>:
 800a878:	031e 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 800a888:	0074 0069 0063 006b 0020 0053 0044 0000     t.i.c.k. .S.D...

0800a898 <MASS_StringProduct>:
 800a898:	0336 0043 0072 0079 0070 0074 006f 0053     6.C.r.y.p.t.o.S.
 800a8a8:	0074 0069 0063 006b 0020 0032 002e 0030     t.i.c.k. .2...0.
 800a8b8:	0020 0020 0053 0044 0020 0064 0065 0076      . .S.D. .d.e.v.
 800a8c8:	0069 0063 0065 0000                         i.c.e...

0800a8d0 <MASS_StringVendor>:
 800a8d0:	0318 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 800a8e0:	0074 0069 0063 006b                         t.i.c.k.

0800a8e8 <MASS_StringLangID>:
 800a8e8:	0304 0409                                   ....

0800a8ec <MASS_ConfigDescriptor>:
 800a8ec:	0209 0020 0101 8000 0932 0004 0200 0608     .. .....2.......
 800a8fc:	0450 0507 0281 0040 0700 0205 4002 0000     P.....@......@..

0800a90c <MASS_DeviceDescriptor>:
 800a90c:	0112 0200 0000 4000 0483 5722 0200 0201     .......@.."W....
 800a91c:	0103 0000                                   ....

0800a920 <SystemFrequency_APB2Clk>:
 800a920:	a200 044a                                   ..J.

0800a924 <SystemFrequency_APB1Clk>:
 800a924:	5100 0225                                   .Q%.

0800a928 <SystemFrequency_AHBClk>:
 800a928:	a200 044a                                   ..J.

0800a92c <SystemFrequency_SysClk>:
 800a92c:	a200 044a                                   ..J.

0800a930 <SystemFrequency>:
 800a930:	a200 044a                                   ..J.

0800a934 <CSWTCH.10>:
 800a934:	0002 0000 0000 0100 8ba9 0800 8bc1 0800     ................
 800a944:	8bb5 0800 8bc1 0800 7999 5a82 eba1 6ed9     .........y.Z...n
 800a954:	bcdc 8f1b c1d6 ca62 6547 546d 6977 2d6e     ......b.GemTwin-
 800a964:	3256 302e 2d30 5447 3030 0000 3231 3433     V2.00-GT00..1234
 800a974:	3635 0000                                   56..
