Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 18:15:09 2024
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.744ns (43.811%)  route 0.954ns (56.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clkDiv/tempClk_reg/Q
                         net (fo=2, routed)           0.954     6.601    clkDiv/tempClk_reg_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.325     6.926 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     6.926    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.580ns (47.657%)  route 0.637ns (52.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.637     6.321    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.445 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.445    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  8.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.100%)  route 0.210ns (52.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.210     1.834    clkDiv/cnt
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.046     1.880 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.880    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.966%)  route 0.210ns (53.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.210     1.834    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/led_on_reg_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 3.063ns (32.167%)  route 6.459ns (67.833%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[6]/C
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_conOne/widthPos_reg[6]/Q
                         net (fo=21, routed)          1.481     1.937    vga_conOne/widthPos_reg[6]
    SLICE_X64Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.061 r  vga_conOne/x0_carry__0_i_1/O
                         net (fo=3, routed)           0.619     2.680    vga_conOne/x1[7]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.078 r  vga_conOne/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.078    vga_conOne/x0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.300 r  vga_conOne/x0_carry__1/O[0]
                         net (fo=9, routed)           0.628     3.928    vga_conOne/x0_carry__1_n_7
    SLICE_X64Y102        LUT2 (Prop_lut2_I1_O)        0.295     4.223 r  vga_conOne/x0__18_carry_i_1/O
                         net (fo=2, routed)           0.811     5.034    vga_conOne/x0__18_carry_i_1_n_0
    SLICE_X64Y102        LUT5 (Prop_lut5_I0_O)        0.327     5.361 r  vga_conOne/x0__18_carry_i_4/O
                         net (fo=1, routed)           0.000     5.361    vga_conOne/x0__18_carry_i_4_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.762 r  vga_conOne/x0__18_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    vga_conOne/x0__18_carry_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 f  vga_conOne/x0__18_carry__0/CO[3]
                         net (fo=1, routed)           0.611     6.488    vga_conOne/x0__18_carry__0_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I0_O)        0.124     6.612 r  vga_conOne/led_on_inv_i_15/O
                         net (fo=5, routed)           1.016     7.628    vga_conOne/led_on_inv_i_15_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I1_O)        0.152     7.780 r  vga_conOne/led_on_inv_i_20/O
                         net (fo=1, routed)           0.578     8.358    vga_conOne/led_on_inv_i_20_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.326     8.684 r  vga_conOne/led_on_inv_i_5/O
                         net (fo=1, routed)           0.714     9.398    vga_conOne/led_on_inv_i_5_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.522 r  vga_conOne/led_on_inv_i_1/O
                         net (fo=1, routed)           0.000     9.522    vga_conOne/led_on_inv_i_1_n_0
    SLICE_X68Y105        FDRE                                         r  vga_conOne/led_on_reg_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.083ns (47.577%)  route 4.499ns (52.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE                         0.000     0.000 r  vga_conOne/v_sync_reg/C
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_conOne/v_sync_reg/Q
                         net (fo=1, routed)           4.499     5.017    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.582 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.582    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.021ns (49.005%)  route 4.184ns (50.995%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE                         0.000     0.000 r  vga_conOne/h_sync_reg/C
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_conOne/h_sync_reg/Q
                         net (fo=1, routed)           4.184     4.640    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.204 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.204    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.564ns  (logic 3.994ns (52.805%)  route 3.570ns (47.195%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE                         0.000     0.000 r  vga_g_reg[0]/C
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_g_reg[0]/Q
                         net (fo=1, routed)           3.570     4.026    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.564 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.564    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 3.991ns (52.817%)  route 3.565ns (47.183%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE                         0.000     0.000 r  vga_r_reg[2]/C
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[2]/Q
                         net (fo=1, routed)           3.565     4.021    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.557 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.557    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.002ns (53.173%)  route 3.525ns (46.827%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE                         0.000     0.000 r  vga_g_reg[2]/C
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_g_reg[2]/Q
                         net (fo=1, routed)           3.525     3.981    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.527 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.527    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.001ns (54.257%)  route 3.373ns (45.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE                         0.000     0.000 r  vga_g_reg[1]/C
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_g_reg[1]/Q
                         net (fo=1, routed)           3.373     3.829    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.373 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.373    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.002ns (55.362%)  route 3.227ns (44.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE                         0.000     0.000 r  vga_g_reg[3]/C
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_g_reg[3]/Q
                         net (fo=1, routed)           3.227     3.683    vga_g_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.230 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.230    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 4.008ns (55.532%)  route 3.209ns (44.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE                         0.000     0.000 r  vga_b_reg[3]/C
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_b_reg[3]/Q
                         net (fo=1, routed)           3.209     3.665    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.217 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.217    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.979ns (55.674%)  route 3.168ns (44.326%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE                         0.000     0.000 r  vga_b_reg[2]/C
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_b_reg[2]/Q
                         net (fo=1, routed)           3.168     3.624    vga_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     7.148 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.148    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[1]/C
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/heightPos_reg[1]/Q
                         net (fo=12, routed)          0.101     0.242    vga_conOne/heightPos_reg[1]
    SLICE_X66Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  vga_conOne/heightPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    vga_conOne/heightPos[3]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  vga_conOne/heightPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.439%)  route 0.103ns (35.561%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[1]/C
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/heightPos_reg[1]/Q
                         net (fo=12, routed)          0.103     0.244    vga_conOne/heightPos_reg[1]
    SLICE_X66Y106        LUT6 (Prop_lut6_I4_O)        0.045     0.289 r  vga_conOne/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    vga_conOne/heightPos[2]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  vga_conOne/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.899%)  route 0.094ns (31.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[3]/C
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vga_conOne/heightPos_reg[3]/Q
                         net (fo=17, routed)          0.094     0.258    vga_conOne/heightPos_reg[3]
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  vga_conOne/heightPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    vga_conOne/heightPos[1]_i_1_n_0
    SLICE_X67Y106        FDRE                                         r  vga_conOne/heightPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[7]/C
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_conOne/heightPos_reg[7]/Q
                         net (fo=10, routed)          0.106     0.270    vga_conOne/heightPos_reg[7]
    SLICE_X67Y103        LUT4 (Prop_lut4_I1_O)        0.045     0.315 r  vga_conOne/heightPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    vga_conOne/p_0_in__0[8]
    SLICE_X67Y103        FDRE                                         r  vga_conOne/heightPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.213ns (66.686%)  route 0.106ns (33.314%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[7]/C
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_conOne/heightPos_reg[7]/Q
                         net (fo=10, routed)          0.106     0.270    vga_conOne/heightPos_reg[7]
    SLICE_X67Y103        LUT5 (Prop_lut5_I4_O)        0.049     0.319 r  vga_conOne/heightPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.319    vga_conOne/p_0_in__0[9]
    SLICE_X67Y103        FDRE                                         r  vga_conOne/heightPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.249%)  route 0.157ns (45.751%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[0]/C
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[0]/Q
                         net (fo=12, routed)          0.157     0.298    vga_conOne/widthPos_reg[0]
    SLICE_X69Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  vga_conOne/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    vga_conOne/p_0_in[5]
    SLICE_X69Y104        FDRE                                         r  vga_conOne/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/v_sync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[1]/C
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_conOne/heightPos_reg[1]/Q
                         net (fo=12, routed)          0.164     0.305    vga_conOne/heightPos_reg[1]
    SLICE_X66Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  vga_conOne/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.350    vga_conOne/v_sync_i_1_n_0
    SLICE_X66Y105        FDRE                                         r  vga_conOne/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[4]/C
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/heightPos_reg[4]/Q
                         net (fo=10, routed)          0.180     0.321    vga_conOne/heightPos_reg[4]
    SLICE_X67Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.366 r  vga_conOne/heightPos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vga_conOne/p_0_in__0[4]
    SLICE_X67Y103        FDRE                                         r  vga_conOne/heightPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.656%)  route 0.181ns (49.344%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[6]/C
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[6]/Q
                         net (fo=21, routed)          0.181     0.322    vga_conOne/widthPos_reg[6]
    SLICE_X67Y105        LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  vga_conOne/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.367    vga_conOne/p_0_in[8]
    SLICE_X67Y105        FDRE                                         r  vga_conOne/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[6]/C
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/heightPos_reg[6]/Q
                         net (fo=11, routed)          0.185     0.326    vga_conOne/heightPos_reg[6]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.371 r  vga_conOne/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_conOne/p_0_in__0[6]
    SLICE_X68Y103        FDRE                                         r  vga_conOne/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.601ns (37.766%)  route 2.638ns (62.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.238 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.238    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.595ns (37.678%)  route 2.638ns (62.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.118     4.232 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     4.232    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.289ns (19.678%)  route 1.182ns (80.322%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.471    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.292ns (19.841%)  route 1.182ns (80.159%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.474 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.474    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





