INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sim_1/new/tb_uart_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fifo
