==============================================================
File generated on Wed Dec 11 10:38:55 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 10:40:10 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 10:43:04 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 10:45:07 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 10:46:43 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 11:01:04 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 11 11:09:46 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 09:45:10 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 09:46:21 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:09:58 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:11:30 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:18:39 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:19:33 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:20:14 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:20:58 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:24:00 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Rozmycie_Gaussa/.settings/filtrGauss.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Rozmycie_Gaussa/.settings/filtrGauss.cpp:1:
In file included from Rozmycie_Gaussa/.settings/filtrGauss.cpp:2:
Rozmycie_Gaussa/.settings/filtrGauss.h:19:39: error: use of undeclared identifier 'dane'
typedef hls::stream<ap_axiu<8,1,1,1>> dane;
                                      ^
Rozmycie_Gaussa/.settings/filtrGauss.h:19:43: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> dane;
                                          ^
Rozmycie_Gaussa/.settings/filtrGauss.h:28:6: error: variable has incomplete type 'void'
void filtr_Gauss (dane& in, dane& out);
     ^
Rozmycie_Gaussa/.settings/filtrGauss.h:28:19: error: use of undeclared identifier 'dane'
void filtr_Gauss (dane& in, dane& out);
                  ^
Rozmycie_Gaussa/.settings/filtrGauss.h:28:25: error: use of undeclared identifier 'in'
void filtr_Gauss (dane& in, dane& out);
                        ^
In file included from Rozmycie_Gaussa/.settings/filtrGauss.cpp:1:
Rozmycie_Gaussa/.settings/filtrGauss.cpp:82:6: error: variable has incomplete type 'void'
void filtr_Gauss (dane& in, dane& out){
     ^
Rozmycie_Gaussa/.settings/filtrGauss.cpp:82:19: error: use of undeclared identifier 'dane'
void filtr_Gauss (dane& in, dane& out){
                  ^
Rozmycie_Gaussa/.settings/filtrGauss.cpp:82:25: error: use of undeclared identifier 'in'
void filtr_Gauss (dane& in, dane& out){
                        ^
Rozmycie_Gaussa/.settings/filtrGauss.cpp:82:39: error: expected ';' after top level declarator
void filtr_Gauss (dane& in, dane& out){
                                      ^
                                      ;
9 errors generated.
==============================================================
File generated on Wed Dec 18 10:33:08 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:34:55 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:36:42 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 10:48:17 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:01:30 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:03:08 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:06:19 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:08:20 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:10:00 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:23:25 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:23:55 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:39:12 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:41:48 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 11:44:36 CET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 09:50:56 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 09:51:50 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 09:54:11 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 09:57:33 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:01:21 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:03:04 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:18:29 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:51:15 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:52:08 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:55:51 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 10:58:39 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:00:51 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:01:40 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:09:58 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:25:26 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:27:35 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:29:08 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:29:56 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:33:33 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:34:42 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:37:36 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jan 08 11:39:50 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Rozmycie_Gaussa/.settings/filtrGauss.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 446.188 ; gain = 0.191 ; free physical = 8511 ; free virtual = 13939
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 446.188 ; gain = 0.191 ; free physical = 8511 ; free virtual = 13939
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<720, 1280, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<720, 1280, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::init' into 'hls::Mat<720, 1280, 0>::Mat.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 720, 1280, 0>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::write' into 'hls::Mat<720, 1280, 0>::operator<<' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 720, 1280, 0>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:65).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1280, unsigned char, 0>::shift_pixels_down' into 'hls::LineBuffer<3, 1280, unsigned char, 0>::shift_down' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1280, unsigned char, 0>::shift_down' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:43).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1280, unsigned char, 0>::getval' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:45).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1280, unsigned char, 0>::getval' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:44).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::read' into 'hls::Mat<720, 1280, 0>::operator>>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 720, 1280, 0>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1280, unsigned char, 0>::insert_top_row' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:48).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:51).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::insert_pixel' into 'hls::Window<3, 3, unsigned char>::insert' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::insert' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:53).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::insert' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:54).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::insert' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:55).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'operator_Gauss' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:76).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 720, 1280, 0>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 576.160 ; gain = 130.164 ; free physical = 8451 ; free virtual = 13896
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 637.996 ; gain = 192.000 ; free physical = 8413 ; free virtual = 13864
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'instance_out.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:89).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'instance_in.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:88).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IN_LOOP' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:34) in function 'rozmycie' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'operator_Gauss' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:70).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:687) in function 'rozmycie' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'rozmycie' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'rozmycie' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:74) in function 'operator_Gauss' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:75) in function 'operator_Gauss' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'instance_in.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'instance_out.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:89) .
INFO: [XFORM 203-101] Partitioning array 'okno.val' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.val' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_pixel.val' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'instance_in.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'instance_out.data_stream.V' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'okno.val' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'operator_Gauss' into 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 720, 1280, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 720, 1280, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 720, 1280, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 720, 1280, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'filtr_Gauss', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<8, 720, 1280, 0>'
	 'rozmycie'
	 'hls::Mat2AXIvideo<8, 720, 1280, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (Rozmycie_Gaussa/.settings/filtrGauss.cpp:64:4) in function 'rozmycie'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rozmycie_Gaussa/.settings/filtrGauss.cpp:20:4) to (Rozmycie_Gaussa/.settings/filtrGauss.cpp:19:22) in function 'init_wsp'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rozmycie' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:27)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 639.918 ; gain = 193.922 ; free physical = 8340 ; free virtual = 13805
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_LOOP' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:33:41) in function 'rozmycie'.
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 720, 1280, 0>' to 'Mat2AXIvideo' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 720, 1280, 0>' to 'AXIvideo2Mat' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buffer.val[1]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buffer.val[0]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buffer.val[1]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buffer.val[0]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'buffer.val[1]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'buffer.val[0]' (Rozmycie_Gaussa/.settings/filtrGauss.cpp:30) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 640.055 ; gain = 194.059 ; free physical = 8305 ; free virtual = 13772
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filtr_Gauss' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.54 seconds; current allocated memory: 217.525 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 217.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rozmycie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_LOOP_IN_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'rozmycie': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48) of variable 'tmp', /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47 on array 'buffer.val[0]', Rozmycie_Gaussa/.settings/filtrGauss.cpp:30 and 'load' operation ('buffer_val_0_load', /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43) on array 'buffer.val[0]', Rozmycie_Gaussa/.settings/filtrGauss.cpp:30.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coeff_tab_V_load_2', Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) on array 'coeff_tab_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coeff_tab_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'rozmycie' consists of the following:
	'mul' operation of DSP[135] ('ret_V_2_i', Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) [121]  (3.36 ns)
	'add' operation of DSP[135] ('tmp10', Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) [135]  (3.02 ns)
	'add' operation ('tmp8', Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) [136]  (0 ns)
	'add' operation ('acc_V_2_2_i', Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60) [137]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 218.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.974 MB.
==============================================================
File generated on Wed Jan 08 11:43:09 CET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
