0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1698455645,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sim_1/new/pc_tb.sv,1698461064,systemVerilog,,,,pc_tb,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sources_1/new/pc.sv,1698459067,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sim_1/new/pc_tb.sv,,pc,,uvm,,,,,,
