#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 17 08:07:33 2017
# Process ID: 13056
# Current directory: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21228 D:\SMartCart\SMartCart\hdl_prj\vivado_ip_prj\vivado_prj.xpr
# Log file: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/smartcart/smartcart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/SMartCart/SMartCart/hdl_prj/ip_repo/head_ip_v1_0
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 765.273 ; gain = 175.969
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:head_ip:1.0 - head_ip_0
Adding component instance block -- xilinx.com:user:switch_IO:1.0 - switch_IO_0
Adding component instance block -- xilinx.com:ip:head_ip:1.0 - head_ip_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-635] Illegal Net <head_ip_0_trans_io>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <head_ip_0_switch_io>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <switch_IO_0_DATA_OUT>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <Net>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <head_ip_0_TEST>. Missing internal and external connections. Ignored
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_top> from BD file <D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 904.449 ; gain = 121.531
ipx::edit_ip_in_project -upgrade true -name switch_IO_v1_0_project -directory D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.tmp/switch_IO_v1_0_project d:/SMartCart/SMartCart/hdl_prj/ip_repo/switch_IO_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/smartcart/smartcart/hdl_prj/vivado_ip_prj/vivado_prj.tmp/switch_io_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/smartcart/smartcart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/SMartCart/SMartCart/hdl_prj/ip_repo/head_ip_v1_0
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 932.898 ; gain = 25.957
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/smartcart/smartcart/hdl_prj/vivado_ip_prj/vivado_prj.tmp/switch_io_v1_0_project/switch_IO_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 15:14:49 2017...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 942.320 ; gain = 0.000
set_property  ip_repo_paths  {d:/smartcart/smartcart/hdl_prj/ip_repo/switch_io_1.0 d:/smartcart/smartcart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0 d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore d:/SMartCart/SMartCart/hdl_prj/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/smartcart/smartcart/hdl_prj/ip_repo/switch_io_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/smartcart/smartcart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/SMartCart/hdl_prj/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/SMartCart/SMartCart/hdl_prj/ip_repo/head_ip_v1_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:switch_IO:1.0 [get_ips  system_top_switch_IO_0_0]
Upgrading 'D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd'
INFO: [IP_Flow 19-1972] Upgraded system_top_switch_IO_0_0 from switch_IO_v1.0 1.0 to switch_IO_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/system_top_switch_IO_0_0.upgrade_log'.
Wrote  : <D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
report_ip_status -name ip_status 
remove_files {D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/system_top_head_ip_0_0.upgrade_log D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/system_top_switch_IO_0_0.upgrade_log}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propgated value(50). Command ignored
VHDL Output written to : D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_top_head_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_top_switch_IO_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_IO_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_head_ip_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_head_ip_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_head_ip_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_top_head_ip_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_xlconcat_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Fri Nov 17 15:16:19 2017] Launched synth_1...
Run output will be captured here: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
[Fri Nov 17 15:16:19 2017] Launched impl_1...
Run output will be captured here: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1143.184 ; gain = 116.992
connect_bd_net [get_bd_ports DATA_IN] [get_bd_pins switch_IO_0/DATA_OUT_SIM1]
delete_bd_objs [get_bd_ports LED0]
delete_bd_objs [get_bd_ports irq_test]
connect_bd_net [get_bd_ports DATA_OUT] [get_bd_pins head_ip_0/trans_io]
save_bd_design
Wrote  : <D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propgated value(50). Command ignored
VHDL Output written to : D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Fri Nov 17 15:23:56 2017] Launched synth_1...
Run output will be captured here: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
[Fri Nov 17 15:23:56 2017] Launched impl_1...
Run output will be captured here: D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1732.762 ; gain = 480.449
Finished Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Parsing XDC File [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED0'. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED0'. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DETECT'. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DETECT'. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1733.820 ; gain = 568.727
open_bd_design {D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd}
file copy -force D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper.sysdef D:/SMartCart/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 16:38:00 2017...
