{
  "module_name": "pinctrl-apq8084.c",
  "hash_id": "5ffac8184f4642d06f0f4a88f9d5be9da28b5e5942cef2dcdf125d27bcd1883e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-apq8084.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const struct pinctrl_pin_desc apq8084_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\n\tPINCTRL_PIN(147, \"SDC1_CLK\"),\n\tPINCTRL_PIN(148, \"SDC1_CMD\"),\n\tPINCTRL_PIN(149, \"SDC1_DATA\"),\n\tPINCTRL_PIN(150, \"SDC2_CLK\"),\n\tPINCTRL_PIN(151, \"SDC2_CMD\"),\n\tPINCTRL_PIN(152, \"SDC2_DATA\"),\n};\n\n#define DECLARE_APQ_GPIO_PINS(pin) static const unsigned int gpio##pin##_pins[] = { pin }\n\nDECLARE_APQ_GPIO_PINS(0);\nDECLARE_APQ_GPIO_PINS(1);\nDECLARE_APQ_GPIO_PINS(2);\nDECLARE_APQ_GPIO_PINS(3);\nDECLARE_APQ_GPIO_PINS(4);\nDECLARE_APQ_GPIO_PINS(5);\nDECLARE_APQ_GPIO_PINS(6);\nDECLARE_APQ_GPIO_PINS(7);\nDECLARE_APQ_GPIO_PINS(8);\nDECLARE_APQ_GPIO_PINS(9);\nDECLARE_APQ_GPIO_PINS(10);\nDECLARE_APQ_GPIO_PINS(11);\nDECLARE_APQ_GPIO_PINS(12);\nDECLARE_APQ_GPIO_PINS(13);\nDECLARE_APQ_GPIO_PINS(14);\nDECLARE_APQ_GPIO_PINS(15);\nDECLARE_APQ_GPIO_PINS(16);\nDECLARE_APQ_GPIO_PINS(17);\nDECLARE_APQ_GPIO_PINS(18);\nDECLARE_APQ_GPIO_PINS(19);\nDECLARE_APQ_GPIO_PINS(20);\nDECLARE_APQ_GPIO_PINS(21);\nDECLARE_APQ_GPIO_PINS(22);\nDECLARE_APQ_GPIO_PINS(23);\nDECLARE_APQ_GPIO_PINS(24);\nDECLARE_APQ_GPIO_PINS(25);\nDECLARE_APQ_GPIO_PINS(26);\nDECLARE_APQ_GPIO_PINS(27);\nDECLARE_APQ_GPIO_PINS(28);\nDECLARE_APQ_GPIO_PINS(29);\nDECLARE_APQ_GPIO_PINS(30);\nDECLARE_APQ_GPIO_PINS(31);\nDECLARE_APQ_GPIO_PINS(32);\nDECLARE_APQ_GPIO_PINS(33);\nDECLARE_APQ_GPIO_PINS(34);\nDECLARE_APQ_GPIO_PINS(35);\nDECLARE_APQ_GPIO_PINS(36);\nDECLARE_APQ_GPIO_PINS(37);\nDECLARE_APQ_GPIO_PINS(38);\nDECLARE_APQ_GPIO_PINS(39);\nDECLARE_APQ_GPIO_PINS(40);\nDECLARE_APQ_GPIO_PINS(41);\nDECLARE_APQ_GPIO_PINS(42);\nDECLARE_APQ_GPIO_PINS(43);\nDECLARE_APQ_GPIO_PINS(44);\nDECLARE_APQ_GPIO_PINS(45);\nDECLARE_APQ_GPIO_PINS(46);\nDECLARE_APQ_GPIO_PINS(47);\nDECLARE_APQ_GPIO_PINS(48);\nDECLARE_APQ_GPIO_PINS(49);\nDECLARE_APQ_GPIO_PINS(50);\nDECLARE_APQ_GPIO_PINS(51);\nDECLARE_APQ_GPIO_PINS(52);\nDECLARE_APQ_GPIO_PINS(53);\nDECLARE_APQ_GPIO_PINS(54);\nDECLARE_APQ_GPIO_PINS(55);\nDECLARE_APQ_GPIO_PINS(56);\nDECLARE_APQ_GPIO_PINS(57);\nDECLARE_APQ_GPIO_PINS(58);\nDECLARE_APQ_GPIO_PINS(59);\nDECLARE_APQ_GPIO_PINS(60);\nDECLARE_APQ_GPIO_PINS(61);\nDECLARE_APQ_GPIO_PINS(62);\nDECLARE_APQ_GPIO_PINS(63);\nDECLARE_APQ_GPIO_PINS(64);\nDECLARE_APQ_GPIO_PINS(65);\nDECLARE_APQ_GPIO_PINS(66);\nDECLARE_APQ_GPIO_PINS(67);\nDECLARE_APQ_GPIO_PINS(68);\nDECLARE_APQ_GPIO_PINS(69);\nDECLARE_APQ_GPIO_PINS(70);\nDECLARE_APQ_GPIO_PINS(71);\nDECLARE_APQ_GPIO_PINS(72);\nDECLARE_APQ_GPIO_PINS(73);\nDECLARE_APQ_GPIO_PINS(74);\nDECLARE_APQ_GPIO_PINS(75);\nDECLARE_APQ_GPIO_PINS(76);\nDECLARE_APQ_GPIO_PINS(77);\nDECLARE_APQ_GPIO_PINS(78);\nDECLARE_APQ_GPIO_PINS(79);\nDECLARE_APQ_GPIO_PINS(80);\nDECLARE_APQ_GPIO_PINS(81);\nDECLARE_APQ_GPIO_PINS(82);\nDECLARE_APQ_GPIO_PINS(83);\nDECLARE_APQ_GPIO_PINS(84);\nDECLARE_APQ_GPIO_PINS(85);\nDECLARE_APQ_GPIO_PINS(86);\nDECLARE_APQ_GPIO_PINS(87);\nDECLARE_APQ_GPIO_PINS(88);\nDECLARE_APQ_GPIO_PINS(89);\nDECLARE_APQ_GPIO_PINS(90);\nDECLARE_APQ_GPIO_PINS(91);\nDECLARE_APQ_GPIO_PINS(92);\nDECLARE_APQ_GPIO_PINS(93);\nDECLARE_APQ_GPIO_PINS(94);\nDECLARE_APQ_GPIO_PINS(95);\nDECLARE_APQ_GPIO_PINS(96);\nDECLARE_APQ_GPIO_PINS(97);\nDECLARE_APQ_GPIO_PINS(98);\nDECLARE_APQ_GPIO_PINS(99);\nDECLARE_APQ_GPIO_PINS(100);\nDECLARE_APQ_GPIO_PINS(101);\nDECLARE_APQ_GPIO_PINS(102);\nDECLARE_APQ_GPIO_PINS(103);\nDECLARE_APQ_GPIO_PINS(104);\nDECLARE_APQ_GPIO_PINS(105);\nDECLARE_APQ_GPIO_PINS(106);\nDECLARE_APQ_GPIO_PINS(107);\nDECLARE_APQ_GPIO_PINS(108);\nDECLARE_APQ_GPIO_PINS(109);\nDECLARE_APQ_GPIO_PINS(110);\nDECLARE_APQ_GPIO_PINS(111);\nDECLARE_APQ_GPIO_PINS(112);\nDECLARE_APQ_GPIO_PINS(113);\nDECLARE_APQ_GPIO_PINS(114);\nDECLARE_APQ_GPIO_PINS(115);\nDECLARE_APQ_GPIO_PINS(116);\nDECLARE_APQ_GPIO_PINS(117);\nDECLARE_APQ_GPIO_PINS(118);\nDECLARE_APQ_GPIO_PINS(119);\nDECLARE_APQ_GPIO_PINS(120);\nDECLARE_APQ_GPIO_PINS(121);\nDECLARE_APQ_GPIO_PINS(122);\nDECLARE_APQ_GPIO_PINS(123);\nDECLARE_APQ_GPIO_PINS(124);\nDECLARE_APQ_GPIO_PINS(125);\nDECLARE_APQ_GPIO_PINS(126);\nDECLARE_APQ_GPIO_PINS(127);\nDECLARE_APQ_GPIO_PINS(128);\nDECLARE_APQ_GPIO_PINS(129);\nDECLARE_APQ_GPIO_PINS(130);\nDECLARE_APQ_GPIO_PINS(131);\nDECLARE_APQ_GPIO_PINS(132);\nDECLARE_APQ_GPIO_PINS(133);\nDECLARE_APQ_GPIO_PINS(134);\nDECLARE_APQ_GPIO_PINS(135);\nDECLARE_APQ_GPIO_PINS(136);\nDECLARE_APQ_GPIO_PINS(137);\nDECLARE_APQ_GPIO_PINS(138);\nDECLARE_APQ_GPIO_PINS(139);\nDECLARE_APQ_GPIO_PINS(140);\nDECLARE_APQ_GPIO_PINS(141);\nDECLARE_APQ_GPIO_PINS(142);\nDECLARE_APQ_GPIO_PINS(143);\nDECLARE_APQ_GPIO_PINS(144);\nDECLARE_APQ_GPIO_PINS(145);\nDECLARE_APQ_GPIO_PINS(146);\n\nstatic const unsigned int sdc1_clk_pins[] = { 147 };\nstatic const unsigned int sdc1_cmd_pins[] = { 148 };\nstatic const unsigned int sdc1_data_pins[] = { 149 };\nstatic const unsigned int sdc2_clk_pins[] = { 150 };\nstatic const unsigned int sdc2_cmd_pins[] = { 151 };\nstatic const unsigned int sdc2_data_pins[] = { 152 };\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7)        \\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tAPQ_MUX_gpio,\t\t\t\\\n\t\t\tAPQ_MUX_##f1,\t\t\t\\\n\t\t\tAPQ_MUX_##f2,\t\t\t\\\n\t\t\tAPQ_MUX_##f3,\t\t\t\\\n\t\t\tAPQ_MUX_##f4,\t\t\t\\\n\t\t\tAPQ_MUX_##f5,\t\t\t\\\n\t\t\tAPQ_MUX_##f6,\t\t\t\\\n\t\t\tAPQ_MUX_##f7\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 8,\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 + 0x10 * id,\t\t\\\n\t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n\t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n\t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n\t\t.intr_target_reg = 0x1008 + 0x10 * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\\\n\t\t.intr_ack_high = 0,\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\\\n\t\t.intr_detection_width = 2,\t\t\\\n\t}\n\n#define SDC_PINGROUP(pg_name, ctl, pull, drv)\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,                         \\\n\t\t.io_reg = 0,                            \\\n\t\t.intr_cfg_reg = 0,                      \\\n\t\t.intr_status_reg = 0,                   \\\n\t\t.intr_target_reg = 0,                   \\\n\t\t.mux_bit = -1,                          \\\n\t\t.pull_bit = pull,                       \\\n\t\t.drv_bit = drv,                         \\\n\t\t.oe_bit = -1,                           \\\n\t\t.in_bit = -1,                           \\\n\t\t.out_bit = -1,                          \\\n\t\t.intr_enable_bit = -1,                  \\\n\t\t.intr_status_bit = -1,                  \\\n\t\t.intr_target_bit = -1,                  \\\n\t\t.intr_target_kpss_val = -1,\t\t\\\n\t\t.intr_raw_status_bit = -1,              \\\n\t\t.intr_polarity_bit = -1,                \\\n\t\t.intr_detection_bit = -1,               \\\n\t\t.intr_detection_width = -1,             \\\n\t}\n\nenum apq8084_functions {\n\tAPQ_MUX_adsp_ext,\n\tAPQ_MUX_audio_ref,\n\tAPQ_MUX_blsp_i2c1,\n\tAPQ_MUX_blsp_i2c2,\n\tAPQ_MUX_blsp_i2c3,\n\tAPQ_MUX_blsp_i2c4,\n\tAPQ_MUX_blsp_i2c5,\n\tAPQ_MUX_blsp_i2c6,\n\tAPQ_MUX_blsp_i2c7,\n\tAPQ_MUX_blsp_i2c8,\n\tAPQ_MUX_blsp_i2c9,\n\tAPQ_MUX_blsp_i2c10,\n\tAPQ_MUX_blsp_i2c11,\n\tAPQ_MUX_blsp_i2c12,\n\tAPQ_MUX_blsp_spi1,\n\tAPQ_MUX_blsp_spi1_cs1,\n\tAPQ_MUX_blsp_spi1_cs2,\n\tAPQ_MUX_blsp_spi1_cs3,\n\tAPQ_MUX_blsp_spi2,\n\tAPQ_MUX_blsp_spi3,\n\tAPQ_MUX_blsp_spi3_cs1,\n\tAPQ_MUX_blsp_spi3_cs2,\n\tAPQ_MUX_blsp_spi3_cs3,\n\tAPQ_MUX_blsp_spi4,\n\tAPQ_MUX_blsp_spi5,\n\tAPQ_MUX_blsp_spi6,\n\tAPQ_MUX_blsp_spi7,\n\tAPQ_MUX_blsp_spi8,\n\tAPQ_MUX_blsp_spi9,\n\tAPQ_MUX_blsp_spi10,\n\tAPQ_MUX_blsp_spi10_cs1,\n\tAPQ_MUX_blsp_spi10_cs2,\n\tAPQ_MUX_blsp_spi10_cs3,\n\tAPQ_MUX_blsp_spi11,\n\tAPQ_MUX_blsp_spi12,\n\tAPQ_MUX_blsp_uart1,\n\tAPQ_MUX_blsp_uart2,\n\tAPQ_MUX_blsp_uart3,\n\tAPQ_MUX_blsp_uart4,\n\tAPQ_MUX_blsp_uart5,\n\tAPQ_MUX_blsp_uart6,\n\tAPQ_MUX_blsp_uart7,\n\tAPQ_MUX_blsp_uart8,\n\tAPQ_MUX_blsp_uart9,\n\tAPQ_MUX_blsp_uart10,\n\tAPQ_MUX_blsp_uart11,\n\tAPQ_MUX_blsp_uart12,\n\tAPQ_MUX_blsp_uim1,\n\tAPQ_MUX_blsp_uim2,\n\tAPQ_MUX_blsp_uim3,\n\tAPQ_MUX_blsp_uim4,\n\tAPQ_MUX_blsp_uim5,\n\tAPQ_MUX_blsp_uim6,\n\tAPQ_MUX_blsp_uim7,\n\tAPQ_MUX_blsp_uim8,\n\tAPQ_MUX_blsp_uim9,\n\tAPQ_MUX_blsp_uim10,\n\tAPQ_MUX_blsp_uim11,\n\tAPQ_MUX_blsp_uim12,\n\tAPQ_MUX_cam_mclk0,\n\tAPQ_MUX_cam_mclk1,\n\tAPQ_MUX_cam_mclk2,\n\tAPQ_MUX_cam_mclk3,\n\tAPQ_MUX_cci_async,\n\tAPQ_MUX_cci_async_in0,\n\tAPQ_MUX_cci_i2c0,\n\tAPQ_MUX_cci_i2c1,\n\tAPQ_MUX_cci_timer0,\n\tAPQ_MUX_cci_timer1,\n\tAPQ_MUX_cci_timer2,\n\tAPQ_MUX_cci_timer3,\n\tAPQ_MUX_cci_timer4,\n\tAPQ_MUX_edp_hpd,\n\tAPQ_MUX_gcc_gp1,\n\tAPQ_MUX_gcc_gp2,\n\tAPQ_MUX_gcc_gp3,\n\tAPQ_MUX_gcc_obt,\n\tAPQ_MUX_gcc_vtt,\n\tAPQ_MUX_gp_mn,\n\tAPQ_MUX_gp_pdm0,\n\tAPQ_MUX_gp_pdm1,\n\tAPQ_MUX_gp_pdm2,\n\tAPQ_MUX_gp0_clk,\n\tAPQ_MUX_gp1_clk,\n\tAPQ_MUX_gpio,\n\tAPQ_MUX_hdmi_cec,\n\tAPQ_MUX_hdmi_ddc,\n\tAPQ_MUX_hdmi_dtest,\n\tAPQ_MUX_hdmi_hpd,\n\tAPQ_MUX_hdmi_rcv,\n\tAPQ_MUX_hsic,\n\tAPQ_MUX_ldo_en,\n\tAPQ_MUX_ldo_update,\n\tAPQ_MUX_mdp_vsync,\n\tAPQ_MUX_pci_e0,\n\tAPQ_MUX_pci_e0_n,\n\tAPQ_MUX_pci_e0_rst,\n\tAPQ_MUX_pci_e1,\n\tAPQ_MUX_pci_e1_rst,\n\tAPQ_MUX_pci_e1_rst_n,\n\tAPQ_MUX_pci_e1_clkreq_n,\n\tAPQ_MUX_pri_mi2s,\n\tAPQ_MUX_qua_mi2s,\n\tAPQ_MUX_sata_act,\n\tAPQ_MUX_sata_devsleep,\n\tAPQ_MUX_sata_devsleep_n,\n\tAPQ_MUX_sd_write,\n\tAPQ_MUX_sdc_emmc_mode,\n\tAPQ_MUX_sdc3,\n\tAPQ_MUX_sdc4,\n\tAPQ_MUX_sec_mi2s,\n\tAPQ_MUX_slimbus,\n\tAPQ_MUX_spdif_tx,\n\tAPQ_MUX_spkr_i2s,\n\tAPQ_MUX_spkr_i2s_ws,\n\tAPQ_MUX_spss_geni,\n\tAPQ_MUX_ter_mi2s,\n\tAPQ_MUX_tsif1,\n\tAPQ_MUX_tsif2,\n\tAPQ_MUX_uim,\n\tAPQ_MUX_uim_batt_alarm,\n\tAPQ_MUX_NA,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\"\n};\n\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio34\"\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio100\"\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio2\", \"gpio3\"\n};\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio6\", \"gpio7\"\n};\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio10\", \"gpio11\"\n};\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio29\", \"gpio30\"\n};\nstatic const char * const blsp_i2c5_groups[] = {\n\t\"gpio41\", \"gpio42\"\n};\nstatic const char * const blsp_i2c6_groups[] = {\n\t\"gpio45\", \"gpio46\"\n};\nstatic const char * const blsp_i2c7_groups[] = {\n\t\"gpio132\", \"gpio133\"\n};\nstatic const char * const blsp_i2c8_groups[] = {\n\t\"gpio53\", \"gpio54\"\n};\nstatic const char * const blsp_i2c9_groups[] = {\n\t\"gpio57\", \"gpio58\"\n};\nstatic const char * const blsp_i2c10_groups[] = {\n\t\"gpio61\", \"gpio62\"\n};\nstatic const char * const blsp_i2c11_groups[] = {\n\t\"gpio65\", \"gpio66\"\n};\nstatic const char * const blsp_i2c12_groups[] = {\n\t\"gpio49\", \"gpio50\"\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\"\n};\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\"\n};\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\"\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\"\n};\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\"\n};\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\"\n};\nstatic const char * const blsp_spi7_groups[] = {\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\"\n};\nstatic const char * const blsp_spi8_groups[] = {\n\t\"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\"\n};\nstatic const char * const blsp_spi9_groups[] = {\n\t\"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\"\n};\nstatic const char * const blsp_spi10_groups[] = {\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\"\n};\nstatic const char * const blsp_spi11_groups[] = {\n\t\"gpio63\", \"gpio64\", \"gpio65\", \"gpio66\"\n};\nstatic const char * const blsp_spi12_groups[] = {\n\t\"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\"\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\"\n};\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\"\n};\nstatic const char * const blsp_uart3_groups[] = {\n\t\"gpio8\"\n};\nstatic const char * const blsp_uart4_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\"\n};\nstatic const char * const blsp_uart5_groups[] = {\n\t\"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\"\n};\nstatic const char * const blsp_uart6_groups[] = {\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\"\n};\nstatic const char * const blsp_uart7_groups[] = {\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\"\n};\nstatic const char * const blsp_uart8_groups[] = {\n\t\"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\"\n};\nstatic const char * const blsp_uart9_groups[] = {\n\t\"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\"\n};\nstatic const char * const blsp_uart10_groups[] = {\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\"\n};\nstatic const char * const blsp_uart11_groups[] = {\n\t\"gpio63\", \"gpio64\", \"gpio65\", \"gpio66\"\n};\nstatic const char * const blsp_uart12_groups[] = {\n\t\"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\"\n};\nstatic const char * const blsp_uim1_groups[] = {\n\t\"gpio0\", \"gpio1\"\n};\nstatic const char * const blsp_uim2_groups[] = {\n\t\"gpio4\", \"gpio5\"\n};\nstatic const char * const blsp_uim3_groups[] = {\n\t\"gpio8\", \"gpio9\"\n};\nstatic const char * const blsp_uim4_groups[] = {\n\t\"gpio27\", \"gpio28\"\n};\nstatic const char * const blsp_uim5_groups[] = {\n\t\"gpio39\", \"gpio40\"\n};\nstatic const char * const blsp_uim6_groups[] = {\n\t\"gpio43\", \"gpio44\"\n};\nstatic const char * const blsp_uim7_groups[] = {\n\t\"gpio130\", \"gpio131\"\n};\nstatic const char * const blsp_uim8_groups[] = {\n\t\"gpio51\", \"gpio52\"\n};\nstatic const char * const blsp_uim9_groups[] = {\n\t\"gpio55\", \"gpio56\"\n};\nstatic const char * const blsp_uim10_groups[] = {\n\t\"gpio59\", \"gpio60\"\n};\nstatic const char * const blsp_uim11_groups[] = {\n\t\"gpio63\", \"gpio64\"\n};\nstatic const char * const blsp_uim12_groups[] = {\n\t\"gpio47\", \"gpio48\"\n};\nstatic const char * const blsp_spi1_cs1_groups[] = {\n\t\"gpio116\"\n};\nstatic const char * const blsp_spi1_cs2_groups[] = {\n\t\"gpio117\"\n};\nstatic const char * const blsp_spi1_cs3_groups[] = {\n\t\"gpio118\"\n};\nstatic const char * const blsp_spi3_cs1_groups[] = {\n\t\"gpio67\"\n};\nstatic const char * const blsp_spi3_cs2_groups[] = {\n\t\"gpio71\"\n};\nstatic const char * const blsp_spi3_cs3_groups[] = {\n\t\"gpio72\"\n};\nstatic const char * const blsp_spi10_cs1_groups[] = {\n\t\"gpio106\"\n};\nstatic const char * const blsp_spi10_cs2_groups[] = {\n\t\"gpio111\"\n};\nstatic const char * const blsp_spi10_cs3_groups[] = {\n\t\"gpio128\"\n};\nstatic const char * const cam_mclk0_groups[] = {\n\t\"gpio15\"\n};\nstatic const char * const cam_mclk1_groups[] = {\n\t\"gpio16\"\n};\nstatic const char * const cam_mclk2_groups[] = {\n\t\"gpio17\"\n};\nstatic const char * const cam_mclk3_groups[] = {\n\t\"gpio18\"\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio26\", \"gpio119\"\n};\nstatic const char * const cci_async_in0_groups[] = {\n\t\"gpio120\"\n};\nstatic const char * const cci_i2c0_groups[] = {\n\t\"gpio19\", \"gpio20\"\n};\nstatic const char * const cci_i2c1_groups[] = {\n\t\"gpio21\", \"gpio22\"\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio23\"\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio24\"\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio25\"\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio26\"\n};\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio119\"\n};\nstatic const char * const edp_hpd_groups[] = {\n\t\"gpio103\"\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio37\"\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio38\"\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio86\"\n};\nstatic const char * const gcc_obt_groups[] = {\n\t\"gpio127\"\n};\nstatic const char * const gcc_vtt_groups[] = {\n\t\"gpio126\"\n};\nstatic const char * const gp_mn_groups[] = {\n\t\"gpio29\"\n};\nstatic const char * const gp_pdm0_groups[] = {\n\t\"gpio48\", \"gpio83\"\n};\nstatic const char * const gp_pdm1_groups[] = {\n\t\"gpio84\", \"gpio101\"\n};\nstatic const char * const gp_pdm2_groups[] = {\n\t\"gpio85\", \"gpio110\"\n};\nstatic const char * const gp0_clk_groups[] = {\n\t\"gpio25\"\n};\nstatic const char * const gp1_clk_groups[] = {\n\t\"gpio26\"\n};\nstatic const char * const hdmi_cec_groups[] = {\n\t\"gpio31\"\n};\nstatic const char * const hdmi_ddc_groups[] = {\n\t\"gpio32\", \"gpio33\"\n};\nstatic const char * const hdmi_dtest_groups[] = {\n\t\"gpio123\"\n};\nstatic const char * const hdmi_hpd_groups[] = {\n\t\"gpio34\"\n};\nstatic const char * const hdmi_rcv_groups[] = {\n\t\"gpio125\"\n};\nstatic const char * const hsic_groups[] = {\n\t\"gpio134\", \"gpio135\"\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio124\"\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio125\"\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\"\n};\nstatic const char * const pci_e0_groups[] = {\n\t\"gpio68\", \"gpio70\"\n};\nstatic const char * const pci_e0_n_groups[] = {\n\t\"gpio68\", \"gpio70\"\n};\nstatic const char * const pci_e0_rst_groups[] = {\n\t\"gpio70\"\n};\nstatic const char * const pci_e1_groups[] = {\n\t\"gpio140\"\n};\nstatic const char * const pci_e1_rst_groups[] = {\n\t\"gpio140\"\n};\nstatic const char * const pci_e1_rst_n_groups[] = {\n\t\"gpio140\"\n};\nstatic const char * const pci_e1_clkreq_n_groups[] = {\n\t\"gpio141\"\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio76\", \"gpio77\", \"gpio78\", \"gpio79\", \"gpio80\"\n};\nstatic const char * const qua_mi2s_groups[] = {\n\t\"gpio91\", \"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\"\n};\nstatic const char * const sata_act_groups[] = {\n\t\"gpio129\"\n};\nstatic const char * const sata_devsleep_groups[] = {\n\t\"gpio119\"\n};\nstatic const char * const sata_devsleep_n_groups[] = {\n\t\"gpio119\"\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio75\"\n};\nstatic const char * const sdc_emmc_mode_groups[] = {\n\t\"gpio146\"\n};\nstatic const char * const sdc3_groups[] = {\n\t\"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\"\n};\nstatic const char * const sdc4_groups[] = {\n\t\"gpio82\", \"gpio83\", \"gpio84\", \"gpio85\", \"gpio86\",\n\t\"gpio91\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio101\"\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\", \"gpio85\"\n};\nstatic const char * const slimbus_groups[] = {\n\t\"gpio98\", \"gpio99\"\n};\nstatic const char * const spdif_tx_groups[] = {\n\t\"gpio124\", \"gpio136\", \"gpio142\"\n};\nstatic const char * const spkr_i2s_groups[] = {\n\t\"gpio98\", \"gpio99\", \"gpio100\"\n};\nstatic const char * const spkr_i2s_ws_groups[] = {\n\t\"gpio104\"\n};\nstatic const char * const spss_geni_groups[] = {\n\t\"gpio8\", \"gpio9\"\n};\nstatic const char * const ter_mi2s_groups[] = {\n\t\"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\"\n};\nstatic const char * const tsif1_groups[] = {\n\t\"gpio82\", \"gpio83\", \"gpio84\", \"gpio85\", \"gpio86\"\n};\nstatic const char * const tsif2_groups[] = {\n\t\"gpio91\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio101\"\n};\nstatic const char * const uim_groups[] = {\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\"\n};\nstatic const char * const uim_batt_alarm_groups[] = {\n\t\"gpio102\"\n};\nstatic const struct pinfunction apq8084_functions[] = {\n\tAPQ_PIN_FUNCTION(adsp_ext),\n\tAPQ_PIN_FUNCTION(audio_ref),\n\tAPQ_PIN_FUNCTION(blsp_i2c1),\n\tAPQ_PIN_FUNCTION(blsp_i2c2),\n\tAPQ_PIN_FUNCTION(blsp_i2c3),\n\tAPQ_PIN_FUNCTION(blsp_i2c4),\n\tAPQ_PIN_FUNCTION(blsp_i2c5),\n\tAPQ_PIN_FUNCTION(blsp_i2c6),\n\tAPQ_PIN_FUNCTION(blsp_i2c7),\n\tAPQ_PIN_FUNCTION(blsp_i2c8),\n\tAPQ_PIN_FUNCTION(blsp_i2c9),\n\tAPQ_PIN_FUNCTION(blsp_i2c10),\n\tAPQ_PIN_FUNCTION(blsp_i2c11),\n\tAPQ_PIN_FUNCTION(blsp_i2c12),\n\tAPQ_PIN_FUNCTION(blsp_spi1),\n\tAPQ_PIN_FUNCTION(blsp_spi1_cs1),\n\tAPQ_PIN_FUNCTION(blsp_spi1_cs2),\n\tAPQ_PIN_FUNCTION(blsp_spi1_cs3),\n\tAPQ_PIN_FUNCTION(blsp_spi2),\n\tAPQ_PIN_FUNCTION(blsp_spi3),\n\tAPQ_PIN_FUNCTION(blsp_spi3_cs1),\n\tAPQ_PIN_FUNCTION(blsp_spi3_cs2),\n\tAPQ_PIN_FUNCTION(blsp_spi3_cs3),\n\tAPQ_PIN_FUNCTION(blsp_spi4),\n\tAPQ_PIN_FUNCTION(blsp_spi5),\n\tAPQ_PIN_FUNCTION(blsp_spi6),\n\tAPQ_PIN_FUNCTION(blsp_spi7),\n\tAPQ_PIN_FUNCTION(blsp_spi8),\n\tAPQ_PIN_FUNCTION(blsp_spi9),\n\tAPQ_PIN_FUNCTION(blsp_spi10),\n\tAPQ_PIN_FUNCTION(blsp_spi10_cs1),\n\tAPQ_PIN_FUNCTION(blsp_spi10_cs2),\n\tAPQ_PIN_FUNCTION(blsp_spi10_cs3),\n\tAPQ_PIN_FUNCTION(blsp_spi11),\n\tAPQ_PIN_FUNCTION(blsp_spi12),\n\tAPQ_PIN_FUNCTION(blsp_uart1),\n\tAPQ_PIN_FUNCTION(blsp_uart2),\n\tAPQ_PIN_FUNCTION(blsp_uart3),\n\tAPQ_PIN_FUNCTION(blsp_uart4),\n\tAPQ_PIN_FUNCTION(blsp_uart5),\n\tAPQ_PIN_FUNCTION(blsp_uart6),\n\tAPQ_PIN_FUNCTION(blsp_uart7),\n\tAPQ_PIN_FUNCTION(blsp_uart8),\n\tAPQ_PIN_FUNCTION(blsp_uart9),\n\tAPQ_PIN_FUNCTION(blsp_uart10),\n\tAPQ_PIN_FUNCTION(blsp_uart11),\n\tAPQ_PIN_FUNCTION(blsp_uart12),\n\tAPQ_PIN_FUNCTION(blsp_uim1),\n\tAPQ_PIN_FUNCTION(blsp_uim2),\n\tAPQ_PIN_FUNCTION(blsp_uim3),\n\tAPQ_PIN_FUNCTION(blsp_uim4),\n\tAPQ_PIN_FUNCTION(blsp_uim5),\n\tAPQ_PIN_FUNCTION(blsp_uim6),\n\tAPQ_PIN_FUNCTION(blsp_uim7),\n\tAPQ_PIN_FUNCTION(blsp_uim8),\n\tAPQ_PIN_FUNCTION(blsp_uim9),\n\tAPQ_PIN_FUNCTION(blsp_uim10),\n\tAPQ_PIN_FUNCTION(blsp_uim11),\n\tAPQ_PIN_FUNCTION(blsp_uim12),\n\tAPQ_PIN_FUNCTION(cam_mclk0),\n\tAPQ_PIN_FUNCTION(cam_mclk1),\n\tAPQ_PIN_FUNCTION(cam_mclk2),\n\tAPQ_PIN_FUNCTION(cam_mclk3),\n\tAPQ_PIN_FUNCTION(cci_async),\n\tAPQ_PIN_FUNCTION(cci_async_in0),\n\tAPQ_PIN_FUNCTION(cci_i2c0),\n\tAPQ_PIN_FUNCTION(cci_i2c1),\n\tAPQ_PIN_FUNCTION(cci_timer0),\n\tAPQ_PIN_FUNCTION(cci_timer1),\n\tAPQ_PIN_FUNCTION(cci_timer2),\n\tAPQ_PIN_FUNCTION(cci_timer3),\n\tAPQ_PIN_FUNCTION(cci_timer4),\n\tAPQ_PIN_FUNCTION(edp_hpd),\n\tAPQ_PIN_FUNCTION(gcc_gp1),\n\tAPQ_PIN_FUNCTION(gcc_gp2),\n\tAPQ_PIN_FUNCTION(gcc_gp3),\n\tAPQ_PIN_FUNCTION(gcc_obt),\n\tAPQ_PIN_FUNCTION(gcc_vtt),\n\tAPQ_PIN_FUNCTION(gp_mn),\n\tAPQ_PIN_FUNCTION(gp_pdm0),\n\tAPQ_PIN_FUNCTION(gp_pdm1),\n\tAPQ_PIN_FUNCTION(gp_pdm2),\n\tAPQ_PIN_FUNCTION(gp0_clk),\n\tAPQ_PIN_FUNCTION(gp1_clk),\n\tAPQ_PIN_FUNCTION(gpio),\n\tAPQ_PIN_FUNCTION(hdmi_cec),\n\tAPQ_PIN_FUNCTION(hdmi_ddc),\n\tAPQ_PIN_FUNCTION(hdmi_dtest),\n\tAPQ_PIN_FUNCTION(hdmi_hpd),\n\tAPQ_PIN_FUNCTION(hdmi_rcv),\n\tAPQ_PIN_FUNCTION(hsic),\n\tAPQ_PIN_FUNCTION(ldo_en),\n\tAPQ_PIN_FUNCTION(ldo_update),\n\tAPQ_PIN_FUNCTION(mdp_vsync),\n\tAPQ_PIN_FUNCTION(pci_e0),\n\tAPQ_PIN_FUNCTION(pci_e0_n),\n\tAPQ_PIN_FUNCTION(pci_e0_rst),\n\tAPQ_PIN_FUNCTION(pci_e1),\n\tAPQ_PIN_FUNCTION(pci_e1_rst),\n\tAPQ_PIN_FUNCTION(pci_e1_rst_n),\n\tAPQ_PIN_FUNCTION(pci_e1_clkreq_n),\n\tAPQ_PIN_FUNCTION(pri_mi2s),\n\tAPQ_PIN_FUNCTION(qua_mi2s),\n\tAPQ_PIN_FUNCTION(sata_act),\n\tAPQ_PIN_FUNCTION(sata_devsleep),\n\tAPQ_PIN_FUNCTION(sata_devsleep_n),\n\tAPQ_PIN_FUNCTION(sd_write),\n\tAPQ_PIN_FUNCTION(sdc_emmc_mode),\n\tAPQ_PIN_FUNCTION(sdc3),\n\tAPQ_PIN_FUNCTION(sdc4),\n\tAPQ_PIN_FUNCTION(sec_mi2s),\n\tAPQ_PIN_FUNCTION(slimbus),\n\tAPQ_PIN_FUNCTION(spdif_tx),\n\tAPQ_PIN_FUNCTION(spkr_i2s),\n\tAPQ_PIN_FUNCTION(spkr_i2s_ws),\n\tAPQ_PIN_FUNCTION(spss_geni),\n\tAPQ_PIN_FUNCTION(ter_mi2s),\n\tAPQ_PIN_FUNCTION(tsif1),\n\tAPQ_PIN_FUNCTION(tsif2),\n\tAPQ_PIN_FUNCTION(uim),\n\tAPQ_PIN_FUNCTION(uim_batt_alarm),\n};\n\nstatic const struct msm_pingroup apq8084_groups[] = {\n\tPINGROUP(0,   blsp_spi1, blsp_uart1, blsp_uim1, NA, NA, NA, NA),\n\tPINGROUP(1,   blsp_spi1, blsp_uart1, blsp_uim1, NA, NA, NA, NA),\n\tPINGROUP(2,   blsp_spi1, blsp_uart1, blsp_i2c1, NA, NA, NA, NA),\n\tPINGROUP(3,   blsp_spi1, blsp_uart1, blsp_i2c1, NA, NA, NA, NA),\n\tPINGROUP(4,   blsp_spi2, blsp_uart2, blsp_uim2, NA, NA, NA, NA),\n\tPINGROUP(5,   blsp_spi2, blsp_uart2, blsp_uim2, NA, NA, NA, NA),\n\tPINGROUP(6,   blsp_spi2, blsp_uart2, blsp_i2c2, NA, NA, NA, NA),\n\tPINGROUP(7,   blsp_spi2, blsp_uart2, blsp_i2c2, NA, NA, NA, NA),\n\tPINGROUP(8,   blsp_spi3, blsp_uart3, blsp_uim3, spss_geni, NA, NA, NA),\n\tPINGROUP(9,   blsp_spi3, blsp_uim3, blsp_uart3, spss_geni, NA, NA, NA),\n\tPINGROUP(10,  blsp_spi3, blsp_uart3, blsp_i2c3, NA, NA, NA, NA),\n\tPINGROUP(11,  blsp_spi3, blsp_uart3, blsp_i2c3, NA, NA, NA, NA),\n\tPINGROUP(12,  mdp_vsync, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(13,  mdp_vsync, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(14,  mdp_vsync, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(15,  cam_mclk0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(16,  cam_mclk1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(17,  cam_mclk2, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(18,  cam_mclk3, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(19,  cci_i2c0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(20,  cci_i2c0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(21,  cci_i2c1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(22,  cci_i2c1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(23,  cci_timer0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(24,  cci_timer1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(25,  cci_timer2, gp0_clk, NA, NA, NA, NA, NA),\n\tPINGROUP(26,  cci_timer3, cci_async, gp1_clk, NA, NA, NA, NA),\n\tPINGROUP(27,  blsp_spi4, blsp_uart4, blsp_uim4, NA, NA, NA, NA),\n\tPINGROUP(28,  blsp_spi4, blsp_uart4, blsp_uim4, NA, NA, NA, NA),\n\tPINGROUP(29,  blsp_spi4, blsp_uart4, blsp_i2c4, gp_mn, NA, NA, NA),\n\tPINGROUP(30,  blsp_spi4, blsp_uart4, blsp_i2c4, NA, NA, NA, NA),\n\tPINGROUP(31,  hdmi_cec, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(32,  hdmi_ddc, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(33,  hdmi_ddc, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(34,  hdmi_hpd, NA, adsp_ext, NA, NA, NA, NA),\n\tPINGROUP(35,  NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(36,  NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(37,  gcc_gp1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(38,  gcc_gp2, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(39,  blsp_spi5, blsp_uart5, blsp_uim5, NA, NA, NA, NA),\n\tPINGROUP(40,  blsp_spi5, blsp_uart5, blsp_uim5, NA, NA, NA, NA),\n\tPINGROUP(41,  blsp_spi5, blsp_uart5, blsp_i2c5, NA, NA, NA, NA),\n\tPINGROUP(42,  blsp_spi5, blsp_uart5, blsp_i2c5, NA, NA, NA, NA),\n\tPINGROUP(43,  blsp_spi6, blsp_uart6, blsp_uim6, NA, NA, NA, NA),\n\tPINGROUP(44,  blsp_spi6, blsp_uart6, blsp_uim6, NA, NA, NA, NA),\n\tPINGROUP(45,  blsp_spi6, blsp_uart6, blsp_i2c6, NA, NA, NA, NA),\n\tPINGROUP(46,  blsp_spi6, blsp_uart6, blsp_i2c6, NA, NA, NA, NA),\n\tPINGROUP(47,  blsp_spi12, blsp_uart12, blsp_uim12, NA, NA, NA, NA),\n\tPINGROUP(48,  blsp_spi12, blsp_uart12, blsp_uim12, gp_pdm0, NA, NA, NA),\n\tPINGROUP(49,  blsp_spi12, blsp_uart12, blsp_i2c12, NA, NA, NA, NA),\n\tPINGROUP(50,  blsp_spi12, blsp_uart12, blsp_i2c12, NA, NA, NA, NA),\n\tPINGROUP(51,  blsp_spi8, blsp_uart8, blsp_uim8, NA, NA, NA, NA),\n\tPINGROUP(52,  blsp_spi8, blsp_uart8, blsp_uim8, NA, NA, NA, NA),\n\tPINGROUP(53,  blsp_spi8, blsp_uart8, blsp_i2c8, NA, NA, NA, NA),\n\tPINGROUP(54,  blsp_spi8, blsp_uart8, blsp_i2c8, NA, NA, NA, NA),\n\tPINGROUP(55,  blsp_spi9, blsp_uart9, blsp_uim9, NA, NA, NA, NA),\n\tPINGROUP(56,  blsp_spi9, blsp_uart9, blsp_uim9, NA, NA, NA, NA),\n\tPINGROUP(57,  blsp_spi9, blsp_uart9, blsp_i2c9, NA, NA, NA, NA),\n\tPINGROUP(58,  blsp_spi9, blsp_uart9, blsp_i2c9, NA, NA, NA, NA),\n\tPINGROUP(59,  blsp_spi10, blsp_uart10, blsp_uim10, NA, NA, NA, NA),\n\tPINGROUP(60,  blsp_spi10, blsp_uart10, blsp_uim10, NA, NA, NA, NA),\n\tPINGROUP(61,  blsp_spi10, blsp_uart10, blsp_i2c10, NA, NA, NA, NA),\n\tPINGROUP(62,  blsp_spi10, blsp_uart10, blsp_i2c10, NA, NA, NA, NA),\n\tPINGROUP(63,  blsp_spi11, blsp_uart11, blsp_uim11, NA, NA, NA, NA),\n\tPINGROUP(64,  blsp_spi11, blsp_uart11, blsp_uim11, NA, NA, NA, NA),\n\tPINGROUP(65,  blsp_spi11, blsp_uart11, blsp_i2c11, NA, NA, NA, NA),\n\tPINGROUP(66,  blsp_spi11, blsp_uart11, blsp_i2c11, NA, NA, NA, NA),\n\tPINGROUP(67,  sdc3, blsp_spi3_cs1, NA, NA, NA, NA, NA),\n\tPINGROUP(68,  sdc3, pci_e0, NA, NA, NA, NA, NA),\n\tPINGROUP(69,  sdc3, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(70,  sdc3, pci_e0_n, pci_e0, NA, NA, NA, NA),\n\tPINGROUP(71,  sdc3, blsp_spi3_cs2, NA, NA, NA, NA, NA),\n\tPINGROUP(72,  sdc3, blsp_spi3_cs3, NA, NA, NA, NA, NA),\n\tPINGROUP(73,  NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(74,  NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(75,  sd_write, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(76,  pri_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(77,  pri_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(78,  pri_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(79,  pri_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(80,  pri_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(81,  sec_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(82,  sec_mi2s, sdc4, tsif1, NA, NA, NA, NA),\n\tPINGROUP(83,  sec_mi2s, sdc4, tsif1, NA, NA, NA, gp_pdm0),\n\tPINGROUP(84,  sec_mi2s, sdc4, tsif1, NA, NA, NA, gp_pdm1),\n\tPINGROUP(85,  sec_mi2s, sdc4, tsif1, NA, gp_pdm2, NA, NA),\n\tPINGROUP(86,  ter_mi2s, sdc4, tsif1, NA, NA, NA, gcc_gp3),\n\tPINGROUP(87,  ter_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(88,  ter_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(89,  ter_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(90,  ter_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(91,  qua_mi2s, sdc4, tsif2, NA, NA, NA, NA),\n\tPINGROUP(92,  qua_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(93,  qua_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(94,  qua_mi2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(95,  qua_mi2s, sdc4, tsif2, NA, NA, NA, gcc_gp1),\n\tPINGROUP(96,  qua_mi2s, sdc4, tsif2, NA, NA, NA, gcc_gp2),\n\tPINGROUP(97,  qua_mi2s, sdc4, tsif2, NA, gcc_gp3, NA, NA),\n\tPINGROUP(98,  slimbus, spkr_i2s, NA, NA, NA, NA, NA),\n\tPINGROUP(99,  slimbus, spkr_i2s, NA, NA, NA, NA, NA),\n\tPINGROUP(100, audio_ref, spkr_i2s, NA, NA, NA, NA, NA),\n\tPINGROUP(101, sdc4, tsif2, gp_pdm1, NA, NA, NA, NA),\n\tPINGROUP(102, uim_batt_alarm, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(103, edp_hpd, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(104, spkr_i2s, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(105, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(106, blsp_spi10_cs1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(107, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(108, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(109, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(110, gp_pdm2, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(111, blsp_spi10_cs2, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(112, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(113, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(114, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(115, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(116, blsp_spi1_cs1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(117, blsp_spi1_cs2, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(118, blsp_spi1_cs3, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(119, cci_timer4, cci_async, sata_devsleep, sata_devsleep_n, NA, NA, NA),\n\tPINGROUP(120, cci_async, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(121, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(122, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(123, hdmi_dtest, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(124, spdif_tx, ldo_en, NA, NA, NA, NA, NA),\n\tPINGROUP(125, ldo_update, hdmi_rcv, NA, NA, NA, NA, NA),\n\tPINGROUP(126, gcc_vtt, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(127, gcc_obt, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(128, blsp_spi10_cs3, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(129, sata_act, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(130, uim, blsp_spi7, blsp_uart7, blsp_uim7, NA, NA, NA),\n\tPINGROUP(131, uim, blsp_spi7, blsp_uart7, blsp_uim7, NA, NA, NA),\n\tPINGROUP(132, uim, blsp_spi7, blsp_uart7, blsp_i2c7, NA, NA, NA),\n\tPINGROUP(133, uim, blsp_spi7, blsp_uart7, blsp_i2c7, NA, NA, NA),\n\tPINGROUP(134, hsic, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(135, hsic, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(136, spdif_tx, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(137, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(138, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(139, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(140, pci_e1_rst_n, pci_e1_rst, NA, NA, NA, NA, NA),\n\tPINGROUP(141, pci_e1_clkreq_n, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(142, spdif_tx, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(143, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(144, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(145, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(146, sdc_emmc_mode, NA, NA, NA, NA, NA, NA),\n\n\tSDC_PINGROUP(sdc1_clk, 0x2044, 13, 6),\n\tSDC_PINGROUP(sdc1_cmd, 0x2044, 11, 3),\n\tSDC_PINGROUP(sdc1_data, 0x2044, 9, 0),\n\tSDC_PINGROUP(sdc2_clk, 0x2048, 14, 6),\n\tSDC_PINGROUP(sdc2_cmd, 0x2048, 11, 3),\n\tSDC_PINGROUP(sdc2_data, 0x2048, 9, 0),\n};\n\n#define NUM_GPIO_PINGROUPS 147\n\nstatic const struct msm_pinctrl_soc_data apq8084_pinctrl = {\n\t.pins = apq8084_pins,\n\t.npins = ARRAY_SIZE(apq8084_pins),\n\t.functions = apq8084_functions,\n\t.nfunctions = ARRAY_SIZE(apq8084_functions),\n\t.groups = apq8084_groups,\n\t.ngroups = ARRAY_SIZE(apq8084_groups),\n\t.ngpios = NUM_GPIO_PINGROUPS,\n};\n\nstatic int apq8084_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &apq8084_pinctrl);\n}\n\nstatic const struct of_device_id apq8084_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,apq8084-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver apq8084_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"apq8084-pinctrl\",\n\t\t.of_match_table = apq8084_pinctrl_of_match,\n\t},\n\t.probe = apq8084_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init apq8084_pinctrl_init(void)\n{\n\treturn platform_driver_register(&apq8084_pinctrl_driver);\n}\narch_initcall(apq8084_pinctrl_init);\n\nstatic void __exit apq8084_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&apq8084_pinctrl_driver);\n}\nmodule_exit(apq8084_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm APQ8084 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, apq8084_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}