// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _classify_HH_
#define _classify_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "load_data48.h"
#include "compute_class.h"
#include "Block_proc.h"
#include "p_ADSD_Classifier_cp.h"
#include "classify_x_local_1iI.h"
#include "fifo_w24_d2_A.h"
#include "fifo_w64_d2_A.h"
#include "classify_control_s_axi.h"
#include "classify_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1>
struct classify : public sc_module {
    // Port declarations 65
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<64> > ap_var_for_const7;


    // Module declarations
    classify(sc_module_name name);
    SC_HAS_PROCESS(classify);

    ~classify();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    classify_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* classify_control_s_axi_U;
    classify_gmem_m_axi<0,64,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* classify_gmem_m_axi_U;
    classify_x_local_1iI* x_local_0_V_U;
    classify_x_local_1iI* x_local_1_V_U;
    classify_x_local_1iI* x_local_2_V_U;
    classify_x_local_1iI* x_local_3_V_U;
    classify_x_local_1iI* x_local_4_V_U;
    classify_x_local_1iI* x_local_5_V_U;
    classify_x_local_1iI* x_local_6_V_U;
    classify_x_local_1iI* x_local_7_V_U;
    classify_x_local_1iI* x_local_8_V_U;
    classify_x_local_1iI* x_local_9_V_U;
    classify_x_local_1iI* x_local_10_V_U;
    classify_x_local_1iI* x_local_11_V_U;
    classify_x_local_1iI* x_local_12_V_U;
    classify_x_local_1iI* x_local_13_V_U;
    classify_x_local_1iI* x_local_14_V_U;
    classify_x_local_1iI* x_local_15_V_U;
    load_data48* load_data48_U0;
    compute_class* compute_class_U0;
    Block_proc* Block_proc_U0;
    p_ADSD_Classifier_cp* p_ADSD_Classifier_cp_U0;
    fifo_w24_d2_A* x_norm_in_V_c_U;
    fifo_w64_d2_A* result_U;
    fifo_w64_d2_A* result_load_loc_chan_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > x_V;
    sc_signal< sc_lv<24> > x_norm_in_V;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_lv<64> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<8> > x_local_0_V_i_q0;
    sc_signal< sc_lv<8> > x_local_0_V_t_q0;
    sc_signal< sc_lv<8> > x_local_1_V_i_q0;
    sc_signal< sc_lv<8> > x_local_1_V_t_q0;
    sc_signal< sc_lv<8> > x_local_2_V_i_q0;
    sc_signal< sc_lv<8> > x_local_2_V_t_q0;
    sc_signal< sc_lv<8> > x_local_3_V_i_q0;
    sc_signal< sc_lv<8> > x_local_3_V_t_q0;
    sc_signal< sc_lv<8> > x_local_4_V_i_q0;
    sc_signal< sc_lv<8> > x_local_4_V_t_q0;
    sc_signal< sc_lv<8> > x_local_5_V_i_q0;
    sc_signal< sc_lv<8> > x_local_5_V_t_q0;
    sc_signal< sc_lv<8> > x_local_6_V_i_q0;
    sc_signal< sc_lv<8> > x_local_6_V_t_q0;
    sc_signal< sc_lv<8> > x_local_7_V_i_q0;
    sc_signal< sc_lv<8> > x_local_7_V_t_q0;
    sc_signal< sc_lv<8> > x_local_8_V_i_q0;
    sc_signal< sc_lv<8> > x_local_8_V_t_q0;
    sc_signal< sc_lv<8> > x_local_9_V_i_q0;
    sc_signal< sc_lv<8> > x_local_9_V_t_q0;
    sc_signal< sc_lv<8> > x_local_10_V_i_q0;
    sc_signal< sc_lv<8> > x_local_10_V_t_q0;
    sc_signal< sc_lv<8> > x_local_11_V_i_q0;
    sc_signal< sc_lv<8> > x_local_11_V_t_q0;
    sc_signal< sc_lv<8> > x_local_12_V_i_q0;
    sc_signal< sc_lv<8> > x_local_12_V_t_q0;
    sc_signal< sc_lv<8> > x_local_13_V_i_q0;
    sc_signal< sc_lv<8> > x_local_13_V_t_q0;
    sc_signal< sc_lv<8> > x_local_14_V_i_q0;
    sc_signal< sc_lv<8> > x_local_14_V_t_q0;
    sc_signal< sc_lv<8> > x_local_15_V_i_q0;
    sc_signal< sc_lv<8> > x_local_15_V_t_q0;
    sc_signal< sc_logic > load_data48_U0_ap_start;
    sc_signal< sc_logic > load_data48_U0_ap_done;
    sc_signal< sc_logic > load_data48_U0_ap_continue;
    sc_signal< sc_logic > load_data48_U0_ap_idle;
    sc_signal< sc_logic > load_data48_U0_ap_ready;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_AWVALID;
    sc_signal< sc_lv<32> > load_data48_U0_m_axi_x_V_AWADDR;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_AWID;
    sc_signal< sc_lv<32> > load_data48_U0_m_axi_x_V_AWLEN;
    sc_signal< sc_lv<3> > load_data48_U0_m_axi_x_V_AWSIZE;
    sc_signal< sc_lv<2> > load_data48_U0_m_axi_x_V_AWBURST;
    sc_signal< sc_lv<2> > load_data48_U0_m_axi_x_V_AWLOCK;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_AWCACHE;
    sc_signal< sc_lv<3> > load_data48_U0_m_axi_x_V_AWPROT;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_AWQOS;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_AWREGION;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_AWUSER;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_WVALID;
    sc_signal< sc_lv<64> > load_data48_U0_m_axi_x_V_WDATA;
    sc_signal< sc_lv<8> > load_data48_U0_m_axi_x_V_WSTRB;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_WLAST;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_WID;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_WUSER;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_ARVALID;
    sc_signal< sc_lv<32> > load_data48_U0_m_axi_x_V_ARADDR;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_ARID;
    sc_signal< sc_lv<32> > load_data48_U0_m_axi_x_V_ARLEN;
    sc_signal< sc_lv<3> > load_data48_U0_m_axi_x_V_ARSIZE;
    sc_signal< sc_lv<2> > load_data48_U0_m_axi_x_V_ARBURST;
    sc_signal< sc_lv<2> > load_data48_U0_m_axi_x_V_ARLOCK;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_ARCACHE;
    sc_signal< sc_lv<3> > load_data48_U0_m_axi_x_V_ARPROT;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_ARQOS;
    sc_signal< sc_lv<4> > load_data48_U0_m_axi_x_V_ARREGION;
    sc_signal< sc_lv<1> > load_data48_U0_m_axi_x_V_ARUSER;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_RREADY;
    sc_signal< sc_logic > load_data48_U0_m_axi_x_V_BREADY;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_0_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_0_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_0_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_0_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_1_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_1_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_1_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_1_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_2_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_2_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_2_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_2_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_3_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_3_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_3_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_3_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_4_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_4_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_4_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_4_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_5_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_5_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_5_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_5_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_6_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_6_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_6_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_6_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_7_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_7_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_7_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_7_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_8_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_8_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_8_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_8_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_9_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_9_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_9_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_9_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_10_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_10_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_10_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_10_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_11_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_11_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_11_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_11_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_12_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_12_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_12_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_12_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_13_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_13_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_13_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_13_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_14_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_14_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_14_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_14_V_d0;
    sc_signal< sc_lv<6> > load_data48_U0_x_local_15_V_address0;
    sc_signal< sc_logic > load_data48_U0_x_local_15_V_ce0;
    sc_signal< sc_logic > load_data48_U0_x_local_15_V_we0;
    sc_signal< sc_lv<8> > load_data48_U0_x_local_15_V_d0;
    sc_signal< sc_lv<24> > load_data48_U0_x_norm_in_V_out_din;
    sc_signal< sc_logic > load_data48_U0_x_norm_in_V_out_write;
    sc_signal< sc_logic > ap_channel_done_x_local_15_V;
    sc_signal< sc_logic > load_data48_U0_x_local_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_15_V;
    sc_signal< sc_logic > ap_channel_done_x_local_14_V;
    sc_signal< sc_logic > load_data48_U0_x_local_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_14_V;
    sc_signal< sc_logic > ap_channel_done_x_local_13_V;
    sc_signal< sc_logic > load_data48_U0_x_local_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_13_V;
    sc_signal< sc_logic > ap_channel_done_x_local_12_V;
    sc_signal< sc_logic > load_data48_U0_x_local_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_12_V;
    sc_signal< sc_logic > ap_channel_done_x_local_11_V;
    sc_signal< sc_logic > load_data48_U0_x_local_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_11_V;
    sc_signal< sc_logic > ap_channel_done_x_local_10_V;
    sc_signal< sc_logic > load_data48_U0_x_local_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_10_V;
    sc_signal< sc_logic > ap_channel_done_x_local_9_V;
    sc_signal< sc_logic > load_data48_U0_x_local_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_9_V;
    sc_signal< sc_logic > ap_channel_done_x_local_8_V;
    sc_signal< sc_logic > load_data48_U0_x_local_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_8_V;
    sc_signal< sc_logic > ap_channel_done_x_local_7_V;
    sc_signal< sc_logic > load_data48_U0_x_local_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_7_V;
    sc_signal< sc_logic > ap_channel_done_x_local_6_V;
    sc_signal< sc_logic > load_data48_U0_x_local_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_6_V;
    sc_signal< sc_logic > ap_channel_done_x_local_5_V;
    sc_signal< sc_logic > load_data48_U0_x_local_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_5_V;
    sc_signal< sc_logic > ap_channel_done_x_local_4_V;
    sc_signal< sc_logic > load_data48_U0_x_local_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_4_V;
    sc_signal< sc_logic > ap_channel_done_x_local_3_V;
    sc_signal< sc_logic > load_data48_U0_x_local_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_3_V;
    sc_signal< sc_logic > ap_channel_done_x_local_2_V;
    sc_signal< sc_logic > load_data48_U0_x_local_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_2_V;
    sc_signal< sc_logic > ap_channel_done_x_local_1_V;
    sc_signal< sc_logic > load_data48_U0_x_local_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_1_V;
    sc_signal< sc_logic > ap_channel_done_x_local_0_V;
    sc_signal< sc_logic > load_data48_U0_x_local_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_0_V;
    sc_signal< sc_logic > compute_class_U0_ap_start;
    sc_signal< sc_logic > compute_class_U0_ap_done;
    sc_signal< sc_logic > compute_class_U0_ap_continue;
    sc_signal< sc_logic > compute_class_U0_ap_idle;
    sc_signal< sc_logic > compute_class_U0_ap_ready;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_0_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_0_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_1_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_1_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_2_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_2_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_3_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_3_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_4_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_4_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_5_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_5_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_6_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_6_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_7_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_7_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_8_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_8_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_9_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_9_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_10_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_10_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_11_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_11_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_12_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_12_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_13_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_13_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_14_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_14_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_15_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_15_V_ce0;
    sc_signal< sc_logic > compute_class_U0_x_norm_in_V_read;
    sc_signal< sc_lv<64> > compute_class_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_result;
    sc_signal< sc_logic > result_full_n;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > Block_proc_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_result_load_loc_chan;
    sc_signal< sc_logic > result_load_loc_chan_full_n;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_ap_start;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_ap_done;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_ap_continue;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_ap_idle;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_ap_ready;
    sc_signal< sc_lv<64> > p_ADSD_Classifier_cp_U0_ap_return;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > x_local_0_V_i_full_n;
    sc_signal< sc_logic > x_local_0_V_t_empty_n;
    sc_signal< sc_logic > x_local_1_V_i_full_n;
    sc_signal< sc_logic > x_local_1_V_t_empty_n;
    sc_signal< sc_logic > x_local_2_V_i_full_n;
    sc_signal< sc_logic > x_local_2_V_t_empty_n;
    sc_signal< sc_logic > x_local_3_V_i_full_n;
    sc_signal< sc_logic > x_local_3_V_t_empty_n;
    sc_signal< sc_logic > x_local_4_V_i_full_n;
    sc_signal< sc_logic > x_local_4_V_t_empty_n;
    sc_signal< sc_logic > x_local_5_V_i_full_n;
    sc_signal< sc_logic > x_local_5_V_t_empty_n;
    sc_signal< sc_logic > x_local_6_V_i_full_n;
    sc_signal< sc_logic > x_local_6_V_t_empty_n;
    sc_signal< sc_logic > x_local_7_V_i_full_n;
    sc_signal< sc_logic > x_local_7_V_t_empty_n;
    sc_signal< sc_logic > x_local_8_V_i_full_n;
    sc_signal< sc_logic > x_local_8_V_t_empty_n;
    sc_signal< sc_logic > x_local_9_V_i_full_n;
    sc_signal< sc_logic > x_local_9_V_t_empty_n;
    sc_signal< sc_logic > x_local_10_V_i_full_n;
    sc_signal< sc_logic > x_local_10_V_t_empty_n;
    sc_signal< sc_logic > x_local_11_V_i_full_n;
    sc_signal< sc_logic > x_local_11_V_t_empty_n;
    sc_signal< sc_logic > x_local_12_V_i_full_n;
    sc_signal< sc_logic > x_local_12_V_t_empty_n;
    sc_signal< sc_logic > x_local_13_V_i_full_n;
    sc_signal< sc_logic > x_local_13_V_t_empty_n;
    sc_signal< sc_logic > x_local_14_V_i_full_n;
    sc_signal< sc_logic > x_local_14_V_t_empty_n;
    sc_signal< sc_logic > x_local_15_V_i_full_n;
    sc_signal< sc_logic > x_local_15_V_t_empty_n;
    sc_signal< sc_logic > x_norm_in_V_c_full_n;
    sc_signal< sc_lv<24> > x_norm_in_V_c_dout;
    sc_signal< sc_logic > x_norm_in_V_c_empty_n;
    sc_signal< sc_lv<64> > result_dout;
    sc_signal< sc_logic > result_empty_n;
    sc_signal< sc_lv<64> > result_load_loc_chan_dout;
    sc_signal< sc_logic > result_load_loc_chan_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > load_data48_U0_start_full_n;
    sc_signal< sc_logic > load_data48_U0_start_write;
    sc_signal< sc_logic > compute_class_U0_start_full_n;
    sc_signal< sc_logic > compute_class_U0_start_write;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_start_full_n;
    sc_signal< sc_logic > p_ADSD_Classifier_cp_U0_start_write;
    sc_signal< sc_lv<64> > ap_return;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_ap_channel_done_result();
    void thread_ap_channel_done_result_load_loc_chan();
    void thread_ap_channel_done_x_local_0_V();
    void thread_ap_channel_done_x_local_10_V();
    void thread_ap_channel_done_x_local_11_V();
    void thread_ap_channel_done_x_local_12_V();
    void thread_ap_channel_done_x_local_13_V();
    void thread_ap_channel_done_x_local_14_V();
    void thread_ap_channel_done_x_local_15_V();
    void thread_ap_channel_done_x_local_1_V();
    void thread_ap_channel_done_x_local_2_V();
    void thread_ap_channel_done_x_local_3_V();
    void thread_ap_channel_done_x_local_4_V();
    void thread_ap_channel_done_x_local_5_V();
    void thread_ap_channel_done_x_local_6_V();
    void thread_ap_channel_done_x_local_7_V();
    void thread_ap_channel_done_x_local_8_V();
    void thread_ap_channel_done_x_local_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_channel_write_x_local_0_V();
    void thread_ap_sync_channel_write_x_local_10_V();
    void thread_ap_sync_channel_write_x_local_11_V();
    void thread_ap_sync_channel_write_x_local_12_V();
    void thread_ap_sync_channel_write_x_local_13_V();
    void thread_ap_sync_channel_write_x_local_14_V();
    void thread_ap_sync_channel_write_x_local_15_V();
    void thread_ap_sync_channel_write_x_local_1_V();
    void thread_ap_sync_channel_write_x_local_2_V();
    void thread_ap_sync_channel_write_x_local_3_V();
    void thread_ap_sync_channel_write_x_local_4_V();
    void thread_ap_sync_channel_write_x_local_5_V();
    void thread_ap_sync_channel_write_x_local_6_V();
    void thread_ap_sync_channel_write_x_local_7_V();
    void thread_ap_sync_channel_write_x_local_8_V();
    void thread_ap_sync_channel_write_x_local_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_compute_class_U0_ap_continue();
    void thread_compute_class_U0_ap_start();
    void thread_compute_class_U0_start_full_n();
    void thread_compute_class_U0_start_write();
    void thread_load_data48_U0_ap_continue();
    void thread_load_data48_U0_ap_start();
    void thread_load_data48_U0_start_full_n();
    void thread_load_data48_U0_start_write();
    void thread_load_data48_U0_x_local_0_V_full_n();
    void thread_load_data48_U0_x_local_10_V_full_n();
    void thread_load_data48_U0_x_local_11_V_full_n();
    void thread_load_data48_U0_x_local_12_V_full_n();
    void thread_load_data48_U0_x_local_13_V_full_n();
    void thread_load_data48_U0_x_local_14_V_full_n();
    void thread_load_data48_U0_x_local_15_V_full_n();
    void thread_load_data48_U0_x_local_1_V_full_n();
    void thread_load_data48_U0_x_local_2_V_full_n();
    void thread_load_data48_U0_x_local_3_V_full_n();
    void thread_load_data48_U0_x_local_4_V_full_n();
    void thread_load_data48_U0_x_local_5_V_full_n();
    void thread_load_data48_U0_x_local_6_V_full_n();
    void thread_load_data48_U0_x_local_7_V_full_n();
    void thread_load_data48_U0_x_local_8_V_full_n();
    void thread_load_data48_U0_x_local_9_V_full_n();
    void thread_p_ADSD_Classifier_cp_U0_ap_continue();
    void thread_p_ADSD_Classifier_cp_U0_ap_start();
    void thread_p_ADSD_Classifier_cp_U0_start_full_n();
    void thread_p_ADSD_Classifier_cp_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
