
;; Function SCI_init (SCI_init, funcdef_no=604, decl_uid=11081, cgraph_uid=608, symbol_order=613)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={7d,3u} r3={5d,2u} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r117={1d,4u} r119={1d,2u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r130={1d,2u} r131={1d,2u} 
;;    total ref usage 334{288d,46u,0e} in 63{60 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 270, 271, 272, 273, 274, 275, 276, 277, 278
;;  reg->defs[] map:	0[0,6] 1[7,13] 2[14,20] 3[21,25] 7[26,26] 12[27,32] 13[33,33] 14[34,37] 15[38,40] 16[41,44] 17[45,48] 18[49,52] 19[53,56] 20[57,60] 21[61,64] 22[65,68] 23[69,72] 24[73,76] 25[77,80] 26[81,84] 27[85,88] 28[89,92] 29[93,96] 30[97,100] 31[101,104] 48[105,107] 49[108,110] 50[111,113] 51[114,116] 52[117,119] 53[120,122] 54[123,125] 55[126,128] 56[129,131] 57[132,134] 58[135,137] 59[138,140] 60[141,143] 61[144,146] 62[147,149] 63[150,152] 64[153,155] 65[156,158] 66[159,161] 67[162,164] 68[165,167] 69[168,170] 70[171,173] 71[174,176] 72[177,179] 73[180,182] 74[183,185] 75[186,188] 76[189,191] 77[192,194] 78[195,197] 79[198,200] 80[201,203] 81[204,206] 82[207,209] 83[210,212] 84[213,215] 85[216,218] 86[219,221] 87[222,224] 88[225,227] 89[228,230] 90[231,233] 91[234,236] 92[237,239] 93[240,242] 94[243,245] 95[246,248] 96[249,251] 97[252,254] 98[255,257] 99[258,260] 100[261,264] 101[265,267] 102[268,268] 103[269,269] 104[270,272] 105[273,275] 106[276,278] 117[279,279] 119[280,280] 120[281,281] 121[282,282] 122[283,283] 123[284,284] 124[285,285] 130[286,286] 131[287,287] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d13(1){ }d20(2){ }d25(3){ }d26(7){ }d33(13){ }d37(14){ }d44(16){ }d48(17){ }d52(18){ }d56(19){ }d60(20){ }d64(21){ }d68(22){ }d72(23){ }d76(24){ }d80(25){ }d84(26){ }d88(27){ }d92(28){ }d96(29){ }d100(30){ }d104(31){ }d268(102){ }d269(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[6],1[13],2[20],3[25],7[26],13[33],14[37],16[44],17[48],18[52],19[56],20[60],21[64],22[68],23[72],24[76],25[80],26[84],27[88],28[92],29[96],30[100],31[104],102[268],103[269]
;; rd  kill	(98) 0[0,1,2,3,4,5,6],1[7,8,9,10,11,12,13],2[14,15,16,17,18,19,20],3[21,22,23,24,25],7[26],13[33],14[34,35,36,37],16[41,42,43,44],17[45,46,47,48],18[49,50,51,52],19[53,54,55,56],20[57,58,59,60],21[61,62,63,64],22[65,66,67,68],23[69,70,71,72],24[73,74,75,76],25[77,78,79,80],26[81,82,83,84],27[85,86,87,88],28[89,90,91,92],29[93,94,95,96],30[97,98,99,100],31[101,102,103,104],102[268],103[269]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[26],13[33],102[268],103[269]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d26(bb 0 insn -1) }u1(13){ d33(bb 0 insn -1) }u2(102){ d268(bb 0 insn -1) }u3(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 120 121 122 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 119 120 121 122 123 124
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[26],13[33],102[268],103[269]
;; rd  gen 	(6) 119[280],120[281],121[282],122[283],123[284],124[285]
;; rd  kill	(10) 14[34,35,36,37],119[280],120[281],121[282],122[283],123[284],124[285]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[26],13[33],102[268],103[269],119[280]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 13 { d33(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u24(7){ d26(bb 0 insn -1) }u25(13){ d33(bb 0 insn -1) }u26(102){ d268(bb 0 insn -1) }u27(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 117 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 100 [cc] 117 130 131
;; live  kill	
;; rd  in  	(9) 7[26],13[33],100[261],102[268],103[269],117[279],119[280],130[286],131[287]
;; rd  gen 	(4) 100[261],117[279],130[286],131[287]
;; rd  kill	(7) 100[261,262,263,264],117[279],130[286],131[287]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[26],13[33],102[268],103[269],119[280]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 13 { d33(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(7){ d26(bb 0 insn -1) }u40(13){ d33(bb 0 insn -1) }u41(102){ d268(bb 0 insn -1) }u42(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[26],13[33],102[268],103[269],119[280]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[26],13[33],102[268],103[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 13 { d33(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(7){ d26(bb 0 insn -1) }u44(13){ d33(bb 0 insn -1) }u45(102){ d268(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[26],13[33],102[268],103[269]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 13 { d33(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 71 to worklist
  Adding insn 63 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
Processing use of (reg 119 [ pretmp_15 ]) in insn 49:
  Adding insn 37 to worklist
Processing use of (reg 120) in insn 37:
  Adding insn 6 to worklist
Processing use of (reg 117 [ val ]) in insn 63:
  Adding insn 54 to worklist
Processing use of (reg 117 [ val ]) in insn 63:
Processing use of (reg 119 [ pretmp_15 ]) in insn 63:
Processing use of (reg 130 [ result ]) in insn 54:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 131 [ result ]) in insn 70:
Processing use of (reg 120) in insn 8:
Processing use of (reg 121) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 13 sp) in insn 17:
Processing use of (reg 0 r0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 1 r1) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 2 r2) in insn 17:
  Adding insn 14 to worklist
Processing use of (reg 3 r3) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 3 r3) in insn 15:
Processing use of (reg 124 [ _impure_ptr.0_1->_stdout ]) in insn 16:
  Adding insn 12 to worklist
Processing use of (reg 122 [ _impure_ptr ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 123) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 13 sp) in insn 24:
Processing use of (reg 0 r0) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 1 r1) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 2 r2) in insn 24:
  Adding insn 21 to worklist
Processing use of (reg 13 sp) in insn 31:
Processing use of (reg 0 r0) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 1 r1) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 2 r2) in insn 31:
  Adding insn 28 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


SCI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={7d,3u} r3={5d,2u} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r117={1d,4u} r119={1d,2u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r130={1d,2u} r131={1d,2u} 
;;    total ref usage 334{288d,46u,0e} in 63{60 regular + 3 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":126:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 121)
        (const_int 1073760256 [0x40004800])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])
        (reg:SI 121)) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":136:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 123)
        (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>)) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 122 [ _impure_ptr ])
        (mem/f/c:SI (reg/f:SI 123) [5 _impure_ptr+0 S4 A32])) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>) [5 _impure_ptr+0 S4 A32])
            (nil))))
(insn 12 11 13 2 (set (reg/f:SI 124 [ _impure_ptr.0_1->_stdout ])
        (mem/f:SI (plus:SI (reg/f:SI 122 [ _impure_ptr ])
                (const_int 8 [0x8])) [1 _impure_ptr.0_1->_stdout+0 S4 A32])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122 [ _impure_ptr ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 3 r3)
        (const_int 0 [0])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3)) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 0 r0)
        (reg/f:SI 124 [ _impure_ptr.0_1->_stdout ])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124 [ _impure_ptr.0_1->_stdout ])
        (nil)))
(call_insn 17 16 18 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>) [0 setvbuf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":136:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 18 17 21 2 (debug_marker) "../System/SCI.c":147:3 -1
     (nil))
(insn 21 18 22 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 23 25 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":147:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 25 24 28 2 (debug_marker) "../System/SCI.c":148:3 -1
     (nil))
(insn 28 25 29 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 31 30 32 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":148:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 32 31 33 2 (debug_marker) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3475:22 -1
     (nil))
(debug_insn 35 34 37 2 (var_location:SI D#8 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(insn 37 35 69 2 (set (reg/f:SI 119 [ pretmp_15 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 69 37 38 3 2 (nil) [1 uses])
(note 38 69 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 43 42 44 3 (var_location:SI D#7 (debug_expr:SI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 44 43 45 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 45 44 46 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 46 45 47 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 49 47 50 3 (set (reg:SI 130 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 119 [ pretmp_15 ]) [18 *pretmp_15+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI result (reg:SI 130 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 52 51 53 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 53 52 54 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(insn 54 53 55 3 (set (reg/v:SI 117 [ val ])
        (ior:SI (reg:SI 130 [ result ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ result ])
        (nil)))
(debug_insn 55 54 56 3 (var_location:SI val (reg/v:SI 117 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 57 56 58 3 (var_location:SI value (reg/v:SI 117 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 61 60 63 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 63 61 64 3 (parallel [
            (set (reg:SI 131 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 117 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 119 [ pretmp_15 ]) [18 *pretmp_15+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 117 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 117 [ val ])
        (nil)))
(debug_insn 64 63 65 3 (var_location:SI result (reg:SI 131 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 66 65 67 3 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 67 66 68 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 68 67 70 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(insn 70 68 71 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ result ])
        (nil)))
(jump_insn 71 70 72 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 69)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 74 73 75 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 76 75 77 4 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 77 76 0 4 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))

;; Function SCI_send_char (SCI_send_char, funcdef_no=605, decl_uid=11083, cgraph_uid=609, symbol_order=614)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_send_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 55{31d,24u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 118[29,29] 119[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117 118
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[24],103[25]
;; rd  gen 	(3) 113[26],117[28],118[29]
;; rd  kill	(3) 113[26],117[28],118[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 3 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(7){ d4(bb 0 insn -1) }u7(13){ d5(bb 0 insn -1) }u8(102){ d24(bb 0 insn -1) }u9(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[23],102[24],103[25],113[26],114[27],117[28],119[30]
;; rd  gen 	(3) 100[23],114[27],119[30]
;; rd  kill	(3) 100[23],114[27],119[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d4(bb 0 insn -1) }u15(13){ d5(bb 0 insn -1) }u16(102){ d24(bb 0 insn -1) }u17(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 30:
  Adding insn 8 to worklist
Processing use of (reg 117 [ c ]) in insn 30:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 113 [ _1 ]) in insn 17:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 119) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 114 [ _6 ]) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 55{31d,24u,0e} in 24{24 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 117 [ c ])
        (reg:SI 0 r0 [ c ])) "../System/SCI.c":167:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ c ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/SCI.c":171:2 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 18 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 18 8 9 3 9 (nil) [1 uses])
(note 9 18 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#9 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 17 16 19 3 (set (reg:SI 114 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 17 20 3 (set (reg:SI 119)
        (and:SI (reg:SI 114 [ _6 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
        (nil)))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 18)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:QI Value (subreg:QI (reg/v:SI 117 [ c ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 30 28 31 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg/v:SI 117 [ c ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ c ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 32 31 0 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))

;; Function SCI_send_byte (SCI_send_byte, funcdef_no=626, decl_uid=11085, cgraph_uid=610, symbol_order=615)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_send_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,3u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 23{23 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 118[29,29] 119[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117 118
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[24],103[25]
;; rd  gen 	(3) 113[26],117[28],118[29]
;; rd  kill	(3) 113[26],117[28],118[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 3 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d4(bb 0 insn -1) }u8(13){ d5(bb 0 insn -1) }u9(102){ d24(bb 0 insn -1) }u10(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[23],102[24],103[25],113[26],114[27],117[28],119[30]
;; rd  gen 	(3) 100[23],114[27],119[30]
;; rd  kill	(3) 100[23],114[27],119[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d4(bb 0 insn -1) }u16(13){ d5(bb 0 insn -1) }u17(102){ d24(bb 0 insn -1) }u18(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[24],103[25],113[26],117[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(7){ d4(bb 0 insn -1) }u23(13){ d5(bb 0 insn -1) }u24(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _4 ]) in insn 28:
  Adding insn 8 to worklist
Processing use of (reg 117 [ data ]) in insn 28:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 113 [ _4 ]) in insn 16:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 119) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 114 [ _5 ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,3u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 23{23 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 117 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":185:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:QI c (subreg:QI (reg/v:SI 117 [ data ]) 0)) -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 17 2 (set (reg/f:SI 113 [ _4 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 17 8 9 3 15 (nil) [1 uses])
(note 9 17 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#10 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 16 15 18 3 (set (reg:SI 114 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _4 ])
                (const_int 28 [0x1c])) [18 _4->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 19 3 (set (reg:SI 119)
        (and:SI (reg:SI 114 [ _5 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 17)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 24 23 25 4 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:QI Value (subreg:QI (reg/v:SI 117 [ data ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 28 26 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _4 ])
                (const_int 40 [0x28])) [18 _4->TDR+0 S4 A32])
        (reg/v:SI 117 [ data ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ data ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _4 ])
            (nil))))
(debug_insn 29 28 30 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 31 30 0 4 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))

;; Function SCI_send_string (SCI_send_string, funcdef_no=607, decl_uid=11093, cgraph_uid=611, symbol_order=616)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 8 (  1.1)


SCI_send_string

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,6u} r103={1d,5u} r114={2d,4u} r115={2d,2u} r116={1d,2u} r117={1d,1u} r120={1d,2u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 78{37d,41u,0e} in 41{41 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,25] 102[26,26] 103[27,27] 114[28,29] 115[30,31] 116[32,32] 117[33,33] 120[34,34] 121[35,35] 122[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 120
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 120
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[26],103[27]
;; rd  gen 	(3) 100[25],114[29],120[34]
;; rd  kill	(6) 100[23,24,25],114[28,29],120[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 120
;; rd  out 	(6) 7[4],13[5],102[26],103[27],114[29],120[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(102){ d26(bb 0 insn -1) }u12(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 115 116 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 120
;; live  gen 	 115 116 121
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[26],103[27],114[29],120[34]
;; rd  gen 	(3) 115[31],116[32],121[35]
;; rd  kill	(4) 115[30,31],116[32],121[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(7) 7[4],13[5],102[26],103[27],114[29],115[31],116[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 4 3 )->[4]->( 5 4 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d4(bb 0 insn -1) }u16(13){ d5(bb 0 insn -1) }u17(102){ d26(bb 0 insn -1) }u18(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 117 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  gen 	 100 [cc] 117 122
;; live  kill	
;; rd  in  	(13) 7[4],13[5],100[23,24],102[26],103[27],114[28,29],115[30,31],116[32],117[33],122[36]
;; rd  gen 	(3) 100[24],117[33],122[36]
;; rd  kill	(5) 100[23,24,25],117[33],122[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(9) 7[4],13[5],102[26],103[27],114[28,29],115[30,31],116[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d4(bb 0 insn -1) }u24(13){ d5(bb 0 insn -1) }u25(102){ d26(bb 0 insn -1) }u26(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  def 	 100 [cc] 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  gen 	 100 [cc] 114 115
;; live  kill	
;; rd  in  	(9) 7[4],13[5],102[26],103[27],114[28,29],115[30,31],116[32]
;; rd  gen 	(3) 100[23],114[28],115[30]
;; rd  kill	(7) 100[23,24,25],114[28,29],115[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(7) 7[4],13[5],102[26],103[27],114[28],115[30],116[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ d4(bb 0 insn -1) }u36(13){ d5(bb 0 insn -1) }u37(102){ d26(bb 0 insn -1) }u38(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[4],13[5],102[26],103[27],114[28,29],115[30],116[32],120[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(7){ d4(bb 0 insn -1) }u40(13){ d5(bb 0 insn -1) }u41(102){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 53 to worklist
  Adding insn 42 to worklist
Finished finding needed instructions:
Processing use of (reg 114 [ _3 ]) in insn 42:
  Adding insn 11 to worklist
  Adding insn 50 to worklist
Processing use of (reg 116 [ _9 ]) in insn 42:
  Adding insn 16 to worklist
Processing use of (reg 121) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 115 [ ivtmp.55 ]) in insn 50:
  Adding insn 17 to worklist
Processing use of (reg 120 [ str ]) in insn 17:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ str ]) in insn 11:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 114 [ _3 ]) in insn 52:
Processing use of (reg 116 [ _9 ]) in insn 29:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 122) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 117 [ _10 ]) in insn 31:
Processing use of (reg 100 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _3 ]) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_string

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,6u} r103={1d,5u} r114={2d,4u} r115={2d,2u} r116={1d,2u} r117={1d,1u} r120={1d,2u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 78{37d,41u,0e} in 41{41 regular + 0 call} insns.
(note 4 0 58 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 4 2 2 (var_location:SI D#12 (reg:SI 0 r0 [ str ])) -1
     (nil))
(insn 2 58 3 2 (set (reg/v/f:SI 120 [ str ])
        (reg:SI 0 r0 [ str ])) "../System/SCI.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 120 [ str ]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _3 ])
            (const_int 0 [0]))) "../System/SCI.c":222:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 56)
            (pc))) "../System/SCI.c":222:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 56)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:SI 121)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 116 [ _9 ])
        (mem/f/c:SI (reg/f:SI 121) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 17 16 30 3 (set (reg:SI 115 [ ivtmp.55 ])
        (reg/v/f:SI 120 [ str ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ str ])
        (nil)))
(code_label 30 17 20 4 22 (nil) [2 uses])
(note 20 30 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI D#11 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 29 28 31 4 (set (reg:SI 117 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ _9 ])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (reg:SI 122)
        (and:SI (reg:SI 117 [ _10 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _10 ])
        (nil)))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:QI Value (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 42 40 43 5 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _9 ])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 43 42 44 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 5 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI i (plus:SI (minus:SI (reg:SI 115 [ ivtmp.55 ])
            (debug_expr:SI D#12))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 48 47 50 5 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 52 5 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 115 [ ivtmp.55 ])) [0 MEM[base: _1, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 115 [ ivtmp.55 ])
        (nil)))
(insn 52 50 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _3 ])
            (const_int 0 [0]))) "../System/SCI.c":222:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/SCI.c":222:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(code_label 56 53 57 6 20 (nil) [1 uses])
(note 57 56 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_send_bytes (SCI_send_bytes, funcdef_no=608, decl_uid=11096, cgraph_uid=612, symbol_order=617)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)


SCI_send_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r117={1d,2u} r118={1d,1u} r121={2d,4u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 90{39d,51u,0e} in 46{46 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,25] 102[26,26] 103[27,27] 114[28,28] 117[29,29] 118[30,30] 121[31,32] 123[33,33] 124[34,34] 125[35,35] 126[36,36] 127[37,37] 128[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[26],103[27]
;; rd  gen 	(3) 100[25],124[34],125[35]
;; rd  kill	(5) 100[23,24,25],124[34],125[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; rd  out 	(6) 7[4],13[5],102[26],103[27],124[34],125[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(102){ d26(bb 0 insn -1) }u12(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  def 	 117 121 123 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 117 121 123 126 127
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[26],103[27],124[34],125[35]
;; rd  gen 	(5) 117[29],121[32],123[33],126[36],127[37]
;; rd  kill	(6) 117[29],121[31,32],123[33],126[36],127[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; rd  out 	(7) 7[4],13[5],102[26],103[27],117[29],121[32],123[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 6 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d26(bb 0 insn -1) }u21(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; live  gen 	 114 121
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[23],102[26],103[27],117[29],121[31,32],123[33]
;; rd  gen 	(2) 114[28],121[31]
;; rd  kill	(3) 114[28],121[31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; rd  out 	(8) 7[4],13[5],102[26],103[27],114[28],117[29],121[31],123[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d4(bb 0 insn -1) }u27(13){ d5(bb 0 insn -1) }u28(102){ d26(bb 0 insn -1) }u29(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 118 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; live  gen 	 100 [cc] 118 128
;; live  kill	
;; rd  in  	(11) 7[4],13[5],100[24],102[26],103[27],114[28],117[29],118[30],121[31],123[33],128[38]
;; rd  gen 	(3) 100[24],118[30],128[38]
;; rd  kill	(5) 100[23,24,25],118[30],128[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; rd  out 	(8) 7[4],13[5],102[26],103[27],114[28],117[29],121[31],123[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d4(bb 0 insn -1) }u35(13){ d5(bb 0 insn -1) }u36(102){ d26(bb 0 insn -1) }u37(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 121 123
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[4],13[5],102[26],103[27],114[28],117[29],121[31],123[33]
;; rd  gen 	(1) 100[23]
;; rd  kill	(3) 100[23,24,25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 121 123
;; rd  out 	(7) 7[4],13[5],102[26],103[27],117[29],121[31],123[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 6 2 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ d4(bb 0 insn -1) }u46(13){ d5(bb 0 insn -1) }u47(102){ d26(bb 0 insn -1) }u48(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[4],13[5],102[26],103[27],117[29],121[31],123[33],124[34],125[35]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(7){ d4(bb 0 insn -1) }u50(13){ d5(bb 0 insn -1) }u51(102){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 57 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
Processing use of (reg 114 [ _3 ]) in insn 48:
  Adding insn 23 to worklist
Processing use of (reg 117 [ _11 ]) in insn 48:
  Adding insn 15 to worklist
Processing use of (reg 126) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 121 [ ivtmp.65 ]) in insn 23:
  Adding insn 16 to worklist
Processing use of (reg 124 [ data ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 121 [ ivtmp.65 ]) in insn 56:
Processing use of (reg 123 [ _23 ]) in insn 56:
  Adding insn 18 to worklist
Processing use of (reg 127) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 124 [ data ]) in insn 17:
Processing use of (reg 125 [ size ]) in insn 17:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 117 [ _11 ]) in insn 35:
Processing use of (reg 100 cc) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 128) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 118 [ _12 ]) in insn 37:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 125 [ size ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r117={1d,2u} r118={1d,1u} r121={2d,4u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 90{39d,51u,0e} in 46{46 regular + 0 call} insns.
(note 5 0 62 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 5 2 2 (var_location:SI D#14 (reg:SI 0 r0 [ data ])) -1
     (nil))
(insn 2 62 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ size ])
        (reg:SI 1 r1 [ size ])) "../System/SCI.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ size ])
            (const_int 0 [0]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 60)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:SI 126)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 117 [ _11 ])
        (mem/f/c:SI (reg/f:SI 126) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 16 15 17 3 (set (reg:SI 121 [ ivtmp.65 ])
        (plus:SI (reg/v/f:SI 124 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 17 16 18 3 (set (reg:SI 127)
        (plus:SI (reg/v/f:SI 124 [ data ])
            (reg/v:SI 125 [ size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ size ])
        (expr_list:REG_DEAD (reg/v/f:SI 124 [ data ])
            (nil))))
(insn 18 17 55 3 (set (reg:SI 123 [ _23 ])
        (plus:SI (reg:SI 127)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(code_label 55 18 19 4 35 (nil) [1 uses])
(note 19 55 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 121 [ ivtmp.65 ])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 21 20 23 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 23 21 24 4 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 121 [ ivtmp.65 ])) [0 MEM[base: _5, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 121 [ ivtmp.65 ])
        (nil)))
(debug_insn 24 23 25 4 (var_location:QI data (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 26 25 36 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 36 26 27 5 34 (nil) [1 uses])
(note 27 36 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 29 28 30 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 30 29 31 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:SI D#13 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 35 34 37 5 (set (reg:SI 118 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _11 ])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 5 (set (reg:SI 128)
        (and:SI (reg:SI 118 [ _12 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _12 ])
        (nil)))
(insn 38 37 39 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 39 38 40 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 36)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 42 41 43 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 45 44 46 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 46 45 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 48 46 49 6 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _11 ])
                (const_int 40 [0x28])) [18 _11->TDR+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 49 48 50 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 121 [ ivtmp.65 ])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 54 53 56 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 56 54 57 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _23 ])
            (reg:SI 121 [ ivtmp.65 ]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(code_label 60 57 61 7 32 (nil) [1 uses])
(note 61 60 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_is_data_waiting (SCI_is_data_waiting, funcdef_no=609, decl_uid=11087, cgraph_uid=613, symbol_order=618)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SCI_is_data_waiting

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,2u} r118={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 49{32d,17u,0e} in 15{15 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 118[28,28] 120[29,29] 122[30,30] 123[31,31] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 118 120 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 118 120 122 123
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(7) 0[0],113[26],114[27],118[28],120[29],122[30],123[31]
;; rd  kill	(8) 0[0,1],113[26],114[27],118[28],120[29],122[30],123[31]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(0){ d0(bb 2 insn 23) }u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 23) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 23 to worklist
Processing use of (reg 123) in insn 23:
  Adding insn 18 to worklist
Processing use of (subreg (reg 122) 0) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 120) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 114 [ _4 ]) in insn 15:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 7 to worklist
Processing use of (reg 118) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_is_data_waiting

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,2u} r118={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 49{32d,17u,0e} in 15{15 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rez (ne:QI (and:SI (reg:SI 114 [ _4 ])
            (const_int 32 [0x20]))
        (const_int 0 [0]))) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(insn 15 14 17 2 (set (reg:SI 120)
        (lshiftrt:SI (reg:SI 114 [ _4 ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 17 15 18 2 (set (reg:SI 122)
        (and:SI (reg:SI 120)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 18 17 23 2 (set (reg:SI 123)
        (zero_extend:SI (subreg:QI (reg:SI 122) 0))) "../System/SCI.c":273:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 123)) "../System/SCI.c":275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 24 23 0 2 (use (reg/i:SI 0 r0)) "../System/SCI.c":275:1 -1
     (nil))

;; Function SCI_read_char (SCI_read_char, funcdef_no=610, decl_uid=11089, cgraph_uid=614, symbol_order=619)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


SCI_read_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 32{32 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 116[29,29] 118[30,31] 119[32,32] 120[33,33] 121[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 119 120 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 119 120 121
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[25],103[26]
;; rd  gen 	(6) 100[24],113[27],114[28],119[32],120[33],121[34]
;; rd  kill	(6) 100[24],113[27],114[28],119[32],120[33],121[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; rd  out 	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;; rd  gen 	(1) 118[31]
;; rd  kill	(2) 118[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d25(bb 0 insn -1) }u18(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; lr  def 	 116 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; live  gen 	 116 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;; rd  gen 	(2) 116[29],118[30]
;; rd  kill	(3) 116[29],118[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }u26(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],118[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 5 insn 46) }u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 46) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
Finished finding needed instructions:
  Adding insn 46 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 46:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
Processing use of (reg 0 r0) in insn 47:
Processing use of (reg 113 [ _6 ]) in insn 37:
  Adding insn 12 to worklist
Processing use of (reg 120) in insn 12:
  Adding insn 11 to worklist
Processing use of (subreg (reg 116 [ _11 ]) 0) in insn 40:
Processing use of (reg 119 [ c ]) in insn 40:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _6 ]) in insn 16:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 121) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 114 [ _7 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_read_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 32{32 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 119 [ c ])
        (reg:SI 0 r0 [ c ])) "../System/SCI.c":286:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ c ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 121)
        (and:SI (reg:SI 114 [ _7 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 19 18 49 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 26)
(note 49 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 49 26 3 (set (reg:SI 118 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/SCI.c":309:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 26 5 27 4 48 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
        (nil)))
(debug_insn 38 37 40 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(insn 40 38 41 4 (set (mem:QI (reg/v/f:SI 119 [ c ]) [0 *c_4(D)+0 S1 A8])
        (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ c ])
        (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
            (nil))))
(debug_insn 41 40 4 4 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(insn 4 41 21 4 (set (reg:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/SCI.c":302:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 4 22 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 48 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(note 48 22 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 48 47 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../System/SCI.c":312:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 47 46 0 5 (use (reg/i:SI 0 r0)) "../System/SCI.c":312:1 -1
     (nil))

;; Function SCI_read_byte (SCI_read_byte, funcdef_no=611, decl_uid=11091, cgraph_uid=615, symbol_order=620)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


SCI_read_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 32{32 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 116[29,29] 118[30,31] 119[32,32] 120[33,33] 121[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 119 120 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 119 120 121
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[25],103[26]
;; rd  gen 	(6) 100[24],113[27],114[28],119[32],120[33],121[34]
;; rd  kill	(6) 100[24],113[27],114[28],119[32],120[33],121[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; rd  out 	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;; rd  gen 	(1) 118[31]
;; rd  kill	(2) 118[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d25(bb 0 insn -1) }u18(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; lr  def 	 116 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119
;; live  gen 	 116 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],113[27],119[32]
;; rd  gen 	(2) 116[29],118[30]
;; rd  kill	(3) 116[29],118[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }u26(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],118[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 5 insn 46) }u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 46) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
Finished finding needed instructions:
  Adding insn 46 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 46:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
Processing use of (reg 0 r0) in insn 47:
Processing use of (reg 113 [ _6 ]) in insn 37:
  Adding insn 12 to worklist
Processing use of (reg 120) in insn 12:
  Adding insn 11 to worklist
Processing use of (subreg (reg 116 [ _11 ]) 0) in insn 40:
Processing use of (reg 119 [ data ]) in insn 40:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _6 ]) in insn 16:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 121) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 114 [ _7 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_read_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 32{32 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 119 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/SCI.c":327:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 121)
        (and:SI (reg:SI 114 [ _7 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 19 18 49 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 26)
(note 49 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 49 26 3 (set (reg:SI 118 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/SCI.c":346:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 26 5 27 4 54 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/SCI.c":335:3 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":335:11 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
        (nil)))
(debug_insn 38 37 40 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":335:11 -1
     (nil))
(insn 40 38 41 4 (set (mem:QI (reg/v/f:SI 119 [ data ]) [0 *data_4(D)+0 S1 A8])
        (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ data ])
        (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
            (nil))))
(debug_insn 41 40 4 4 (debug_marker) "../System/SCI.c":339:3 -1
     (nil))
(insn 4 41 21 4 (set (reg:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/SCI.c":339:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 4 22 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 48 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(note 48 22 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 48 47 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../System/SCI.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 47 46 0 5 (use (reg/i:SI 0 r0)) "../System/SCI.c":348:1 -1
     (nil))

;; Function _write (_write, funcdef_no=612, decl_uid=12203, cgraph_uid=616, symbol_order=621)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)


_write

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r115={1d,2u} r116={1d,1u} r122={2d,5u} r123={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r131={1d,1u} 
;;    total ref usage 93{39d,54u,0e} in 55{55 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 114[29,29] 115[30,30] 116[31,31] 122[32,33] 123[34,34] 127[35,35] 128[36,36] 129[37,37] 131[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 1[2],2[3],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 128
;; live  in  	 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; rd  in  	(6) 1[2],2[3],7[5],13[6],102[27],103[28]
;; rd  gen 	(3) 100[24],127[35],128[36]
;; rd  kill	(5) 100[24,25,26],127[35],128[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; rd  out 	(6) 7[5],13[6],102[27],103[28],127[35],128[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d27(bb 0 insn -1) }u13(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; lr  def 	 115 122 123 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; live  gen 	 115 122 123 129
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],127[35],128[36]
;; rd  gen 	(4) 115[30],122[33],123[34],129[37]
;; rd  kill	(5) 115[30],122[32,33],123[34],129[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; rd  out 	(8) 7[5],13[6],102[27],103[28],115[30],122[33],123[34],128[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 6 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d27(bb 0 insn -1) }u21(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 114 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; live  gen 	 114 122
;; live  kill	
;; rd  in  	(10) 7[5],13[6],100[25],102[27],103[28],115[30],122[32,33],123[34],128[36]
;; rd  gen 	(2) 114[29],122[32]
;; rd  kill	(3) 114[29],122[32,33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; rd  out 	(9) 7[5],13[6],102[27],103[28],114[29],115[30],122[32],123[34],128[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d5(bb 0 insn -1) }u27(13){ d6(bb 0 insn -1) }u28(102){ d27(bb 0 insn -1) }u29(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 116 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; live  gen 	 100 [cc] 116 131
;; live  kill	
;; rd  in  	(12) 7[5],13[6],100[26],102[27],103[28],114[29],115[30],116[31],122[32],123[34],128[36],131[38]
;; rd  gen 	(3) 100[26],116[31],131[38]
;; rd  kill	(5) 100[24,25,26],116[31],131[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; rd  out 	(9) 7[5],13[6],102[27],103[28],114[29],115[30],122[32],123[34],128[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d5(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(102){ d27(bb 0 insn -1) }u37(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 122 123 128
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],114[29],115[30],122[32],123[34],128[36]
;; rd  gen 	(1) 100[25]
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 123 128
;; rd  out 	(8) 7[5],13[6],102[27],103[28],115[30],122[32],123[34],128[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d27(bb 0 insn -1) }u48(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],115[30],122[32],123[34],127[35],128[36]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u51(0){ d0(bb 7 insn 74) }u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 74) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 63 to worklist
  Adding insn 54 to worklist
  Adding insn 75 to worklist
Finished finding needed instructions:
  Adding insn 74 to worklist
Processing use of (reg 128 [ len ]) in insn 74:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 0 r0) in insn 75:
Processing use of (reg 114 [ _8 ]) in insn 54:
  Adding insn 29 to worklist
Processing use of (reg 115 [ _9 ]) in insn 54:
  Adding insn 21 to worklist
Processing use of (reg 129) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 122 [ ivtmp.83 ]) in insn 29:
  Adding insn 22 to worklist
Processing use of (reg 127 [ ptr ]) in insn 22:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 122 [ ivtmp.83 ]) in insn 62:
Processing use of (reg 123 [ _23 ]) in insn 62:
  Adding insn 24 to worklist
Processing use of (reg 122 [ ivtmp.83 ]) in insn 24:
Processing use of (reg 128 [ len ]) in insn 24:
Processing use of (reg 115 [ _9 ]) in insn 41:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 131) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 116 [ _10 ]) in insn 43:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 128 [ len ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


_write

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r115={1d,2u} r116={1d,1u} r122={2d,5u} r123={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r131={1d,1u} 
;;    total ref usage 93{39d,54u,0e} in 55{55 regular + 0 call} insns.
(note 6 0 77 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 6 3 2 (var_location:SI D#16 (reg:SI 1 r1 [ ptr ])) -1
     (nil))
(insn 3 77 4 2 (set (reg/v/f:SI 127 [ ptr ])
        (reg:SI 1 r1 [ ptr ])) "../System/SCI.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ptr ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 128 [ len ])
        (reg:SI 2 r2 [ len ])) "../System/SCI.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ len ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 10 2 (debug_marker) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 10 8 11 2 (var_location:SI data (debug_expr:SI D#16)) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI size (reg/v:SI 128 [ len ])) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker:BLK) "../System/SCI.c":238:6 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ len ])
            (const_int 0 [0]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 64)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg/f:SI 129)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg/f:SI 115 [ _9 ])
        (mem/f/c:SI (reg/f:SI 129) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 22 21 24 3 (set (reg:SI 122 [ ivtmp.83 ])
        (plus:SI (reg/v/f:SI 127 [ ptr ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ ptr ])
        (nil)))
(insn 24 22 61 3 (set (reg:SI 123 [ _23 ])
        (plus:SI (reg:SI 122 [ ivtmp.83 ])
            (reg/v:SI 128 [ len ]))) 7 {*arm_addsi3}
     (nil))
(code_label 61 24 25 4 62 (nil) [1 uses])
(note 25 61 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 122 [ ivtmp.83 ])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 27 26 29 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 29 27 30 4 (set (reg:SI 114 [ _8 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 122 [ ivtmp.83 ])) [0 MEM[base: _13, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 122 [ ivtmp.83 ])
        (nil)))
(debug_insn 30 29 31 4 (var_location:QI data (subreg:QI (reg:SI 114 [ _8 ]) 0)) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 32 31 42 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 42 32 33 5 61 (nil) [1 uses])
(note 33 42 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI D#15 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _9 ])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 5 (set (reg:SI 131)
        (and:SI (reg:SI 116 [ _10 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 48 47 49 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ _8 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 52 51 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 54 52 55 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _9 ])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 114 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(debug_insn 55 54 56 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 56 55 57 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 57 56 58 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 122 [ ivtmp.83 ])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 62 60 63 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _23 ])
            (reg:SI 122 [ ivtmp.83 ]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 63 62 64 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 61)
(code_label 64 63 65 7 60 (nil) [1 uses])
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 69 68 74 7 (debug_marker) "../System/SCI.c":388:2 -1
     (nil))
(insn 74 69 75 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 128 [ len ])) "../System/SCI.c":389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ len ])
        (nil)))
(insn 75 74 0 7 (use (reg/i:SI 0 r0)) "../System/SCI.c":389:1 -1
     (nil))

;; Function SCI_demo_Hello_world (SCI_demo_Hello_world, funcdef_no=613, decl_uid=11098, cgraph_uid=617, symbol_order=622)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)


SCI_demo_Hello_world

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={1d,1u} r116={2d,3u} r119={2d,2u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 66{35d,31u,0e} in 43{43 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 116[29,30] 119[31,32] 120[33,33] 121[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 116 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 116 119 120
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(4) 113[27],116[30],119[32],120[33]
;; rd  kill	(6) 113[27],116[29,30],119[31,32],120[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; rd  out 	(7) 7[4],13[5],102[25],103[26],113[27],116[30],119[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 2 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ d4(bb 0 insn -1) }u6(13){ d5(bb 0 insn -1) }u7(102){ d25(bb 0 insn -1) }u8(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; live  gen 	 100 [cc] 114 121
;; live  kill	
;; rd  in  	(13) 7[4],13[5],100[23,24],102[25],103[26],113[27],114[28],116[29,30],119[31,32],121[34]
;; rd  gen 	(3) 100[24],114[28],121[34]
;; rd  kill	(4) 100[23,24],114[28],121[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; rd  out 	(9) 7[4],13[5],102[25],103[26],113[27],116[29,30],119[31,32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d25(bb 0 insn -1) }u16(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; lr  def 	 100 [cc] 116 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; live  gen 	 100 [cc] 116 119
;; live  kill	
;; rd  in  	(9) 7[4],13[5],102[25],103[26],113[27],116[29,30],119[31,32]
;; rd  gen 	(3) 100[23],116[29],119[31]
;; rd  kill	(6) 100[23,24],116[29,30],119[31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 119
;; rd  out 	(7) 7[4],13[5],102[25],103[26],113[27],116[29],119[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(102){ d25(bb 0 insn -1) }u28(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[25],103[26],113[27],116[29],119[31]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(7){ d4(bb 0 insn -1) }u30(13){ d5(bb 0 insn -1) }u31(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 53 to worklist
  Adding insn 42 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _2 ]) in insn 42:
  Adding insn 15 to worklist
Processing use of (reg 116 [ _5 ]) in insn 42:
  Adding insn 3 to worklist
  Adding insn 50 to worklist
Processing use of (reg 119 [ ivtmp.93 ]) in insn 50:
  Adding insn 16 to worklist
Processing use of (reg 120) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 116 [ _5 ]) in insn 52:
Processing use of (reg 113 [ _2 ]) in insn 29:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 121) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 114 [ _3 ]) in insn 31:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_Hello_world

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={1d,1u} r116={2d,3u} r119={2d,2u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 66{35d,31u,0e} in 43{43 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI str (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../System/SCI.c":214:6 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 113 [ _2 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 16 15 3 2 (set (reg:SI 119 [ ivtmp.93 ])
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 16 30 2 (set (reg:SI 116 [ _5 ])
        (const_int 72 [0x48])) "../System/SCI.c":222:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 30 3 19 3 76 (nil) [2 uses])
(note 19 30 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 3 (var_location:SI D#17 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 29 28 31 3 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _2 ])
                (const_int 28 [0x1c])) [18 _2->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 3 (set (reg:SI 121)
        (and:SI (reg:SI 114 [ _3 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:QI Value (subreg:QI (reg:SI 116 [ _5 ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 42 40 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _2 ])
                (const_int 40 [0x28])) [18 _2->TDR+0 S4 A32])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(debug_insn 43 42 44 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI i (minus:SI (reg:SI 119 [ ivtmp.93 ])
        (const:SI (plus:SI (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)
                (const_int -1 [0xffffffffffffffff]))))) -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 52 4 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 119 [ ivtmp.93 ])) [0 MEM[base: _11, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 119 [ ivtmp.93 ])
        (nil)))
(insn 52 50 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _5 ])
            (const_int 0 [0]))) "../System/SCI.c":222:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/SCI.c":222:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 5 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 56 55 0 5 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":411:2 -1
     (nil))

;; Function SCI_demo_Hello_world_printf (SCI_demo_Hello_world_printf, funcdef_no=614, decl_uid=11102, cgraph_uid=618, symbol_order=623)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SCI_demo_Hello_world_printf

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} 
;;    total ref usage 216{193d,23u,0e} in 19{17 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 184, 185, 186, 187, 188, 189
;;  reg->defs[] map:	0[0,4] 1[5,7] 2[8,10] 3[11,13] 7[14,14] 12[15,18] 13[19,19] 14[20,22] 15[23,24] 16[25,27] 17[28,30] 18[31,33] 19[34,36] 20[37,39] 21[40,42] 22[43,45] 23[46,48] 24[49,51] 25[52,54] 26[55,57] 27[58,60] 28[61,63] 29[64,66] 30[67,69] 31[70,72] 48[73,74] 49[75,76] 50[77,78] 51[79,80] 52[81,82] 53[83,84] 54[85,86] 55[87,88] 56[89,90] 57[91,92] 58[93,94] 59[95,96] 60[97,98] 61[99,100] 62[101,102] 63[103,104] 64[105,106] 65[107,108] 66[109,110] 67[111,112] 68[113,114] 69[115,116] 70[117,118] 71[119,120] 72[121,122] 73[123,124] 74[125,126] 75[127,128] 76[129,130] 77[131,132] 78[133,134] 79[135,136] 80[137,138] 81[139,140] 82[141,142] 83[143,144] 84[145,146] 85[147,148] 86[149,150] 87[151,152] 88[153,154] 89[155,156] 90[157,158] 91[159,160] 92[161,162] 93[163,164] 94[165,166] 95[167,168] 96[169,170] 97[171,172] 98[173,174] 99[175,176] 100[177,179] 101[180,181] 102[182,182] 103[183,183] 104[184,185] 105[186,187] 106[188,189] 113[190,191] 115[192,192] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d7(1){ }d10(2){ }d13(3){ }d14(7){ }d19(13){ }d22(14){ }d27(16){ }d30(17){ }d33(18){ }d36(19){ }d39(20){ }d42(21){ }d45(22){ }d48(23){ }d51(24){ }d54(25){ }d57(26){ }d60(27){ }d63(28){ }d66(29){ }d69(30){ }d72(31){ }d182(102){ }d183(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[7],2[10],3[13],7[14],13[19],14[22],16[27],17[30],18[33],19[36],20[39],21[42],22[45],23[48],24[51],25[54],26[57],27[60],28[63],29[66],30[69],31[72],102[182],103[183]
;; rd  kill	(69) 0[0,1,2,3,4],1[5,6,7],2[8,9,10],3[11,12,13],7[14],13[19],14[20,21,22],16[25,26,27],17[28,29,30],18[31,32,33],19[34,35,36],20[37,38,39],21[40,41,42],22[43,44,45],23[46,47,48],24[49,50,51],25[52,53,54],26[55,56,57],27[58,59,60],28[61,62,63],29[64,65,66],30[67,68,69],31[70,71,72],102[182],103[183]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[14],13[19],102[182],103[183]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d14(bb 0 insn -1) }u1(13){ d19(bb 0 insn -1) }u2(102){ d182(bb 0 insn -1) }u3(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115
;; live  kill	
;; rd  in  	(4) 7[14],13[19],102[182],103[183]
;; rd  gen 	(2) 113[191],115[192]
;; rd  kill	(3) 113[190,191],115[192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; rd  out 	(6) 7[14],13[19],102[182],103[183],113[191],115[192]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(7){ d14(bb 0 insn -1) }u5(13){ d19(bb 0 insn -1) }u6(102){ d182(bb 0 insn -1) }u7(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  gen 	 0 [r0] 100 [cc] 113
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[14],13[19],100[177],102[182],103[183],113[190,191],115[192]
;; rd  gen 	(2) 100[177],113[190]
;; rd  kill	(8) 14[20,21,22],100[177,178,179],113[190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; rd  out 	(6) 7[14],13[19],102[182],103[183],113[190],115[192]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d14(bb 0 insn -1) }u17(13){ d19(bb 0 insn -1) }u18(102){ d182(bb 0 insn -1) }u19(103){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[14],13[19],102[182],103[183],113[190],115[192]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[14],13[19],102[182],103[183]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }
;;   reg 103 { d183(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(7){ d14(bb 0 insn -1) }u21(13){ d19(bb 0 insn -1) }u22(102){ d182(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[14],13[19],102[182],103[183]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d182(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 31 to worklist
Processing use of (reg 115) in insn 31:
  Adding insn 14 to worklist
Processing use of (reg 13 sp) in insn 18:
Processing use of (reg 0 r0) in insn 18:
  Adding insn 32 to worklist
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 113 [ ivtmp_1 ]) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 113 [ ivtmp_1 ]) in insn 22:
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_Hello_world_printf

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} 
;;    total ref usage 216{193d,23u,0e} in 19{17 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":431:2 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/SCI.c":431:6 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 9 8 3 2 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn 3 9 14 2 (set (reg:SI 113 [ ivtmp_1 ])
        (const_int 10 [0xa])) "../System/SCI.c":428:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 3 23 2 (set (reg/f:SI 115)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 00000000071e9c60 *.LC1>)) "../System/SCI.c":433:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 14 10 3 84 (nil) [1 uses])
(note 10 23 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 31 3 (debug_marker) "../System/SCI.c":433:3 -1
     (nil))
(insn 31 12 15 3 (set (reg:SI 0 r0)
        (reg/f:SI 115)) "../System/SCI.c":433:3 -1
     (nil))
(call_insn 15 31 16 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":433:3 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 16 15 32 3 (debug_marker) "../System/SCI.c":434:3 -1
     (nil))
(insn 32 16 18 3 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":434:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 18 32 19 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":434:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 19 18 20 3 (debug_marker) "../System/SCI.c":431:19 -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn 22 21 24 3 (set (reg:SI 113 [ ivtmp_1 ])
        (plus:SI (reg:SI 113 [ ivtmp_1 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":431:2 7 {*arm_addsi3}
     (nil))
(insn 24 22 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ ivtmp_1 ])
            (const_int 0 [0]))) "../System/SCI.c":431:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/SCI.c":431:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 966379460 (nil)))
 -> 23)
(note 26 25 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_demo_echo_with_polling (SCI_demo_echo_with_polling, funcdef_no=615, decl_uid=11100, cgraph_uid=619, symbol_order=624) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)


SCI_demo_echo_with_polling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,4u} r114={1d,1u} r116={1d,2u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 72{35d,37u,0e} in 88{88 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 116[29,29] 117[30,30] 119[31,31] 120[32,32] 121[33,33] 122[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 120
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(2) 113[27],120[32]
;; rd  kill	(2) 113[27],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[4],13[5],102[25],103[26],113[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 5 3 )->[3]->( 6 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ d4(bb 0 insn -1) }u6(13){ d5(bb 0 insn -1) }u7(102){ d25(bb 0 insn -1) }u8(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc] 114 121
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[24],102[25],103[26],113[27],114[28],119[31],121[33]
;; rd  gen 	(3) 100[24],114[28],121[33]
;; rd  kill	(4) 100[23,24],114[28],121[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[4],13[5],102[25],103[26],113[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 6 4 )->[4]->( 5 4 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d25(bb 0 insn -1) }u16(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 117 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; live  gen 	 100 [cc] 117 122
;; live  kill	
;; rd  in  	(9) 7[4],13[5],100[23],102[25],103[26],113[27],116[29],117[30],122[34]
;; rd  gen 	(3) 100[23],117[30],122[34]
;; rd  kill	(4) 100[23,24],117[30],122[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],116[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[5]->( 3 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d25(bb 0 insn -1) }u24(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; live  gen 	 119
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],113[27],116[29]
;; rd  gen 	(1) 119[31]
;; rd  kill	(1) 119[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[4],13[5],102[25],103[26],113[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 )->[6]->( 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(7){ d4(bb 0 insn -1) }u29(13){ d5(bb 0 insn -1) }u30(102){ d25(bb 0 insn -1) }u31(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 116
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[25],103[26],113[27]
;; rd  gen 	(1) 116[29]
;; rd  kill	(1) 116[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116
;; rd  out 	(6) 7[4],13[5],102[25],103[26],113[27],116[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 55 to worklist
  Adding insn 99 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _6 ]) in insn 99:
  Adding insn 12 to worklist
Processing use of (reg 120) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 113 [ _6 ]) in insn 55:
Processing use of (reg 119 [ _17 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (subreg (reg 116 [ _11 ]) 0) in insn 54:
Processing use of (reg 113 [ _6 ]) in insn 42:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 122) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 117 [ _13 ]) in insn 44:
Processing use of (reg 113 [ _6 ]) in insn 27:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 121) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 114 [ _7 ]) in insn 28:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_echo_with_polling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,4u} r114={1d,1u} r116={1d,2u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 72{35d,37u,0e} in 88{88 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":455:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":459:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":459:8 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":460:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":461:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":461:8 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 85 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 85 12 13 3 93 (nil) [0 uses])
(note 13 85 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../System/SCI.c":467:2 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:SI c (debug_implicit_ptr:SI c)) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker:BLK) "../System/SCI.c":285:18 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI D#19 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 121)
        (and:SI (reg:SI 114 [ _7 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 30 29 43 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
      ; pc falls through to BB 3
(code_label 43 30 34 4 92 (nil) [1 uses])
(note 34 43 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 42 41 44 4 (set (reg:SI 117 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 42 45 4 (set (reg:SI 122)
        (and:SI (reg:SI 117 [ _13 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _13 ])
        (nil)))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 50 49 51 5 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 51 50 52 5 (var_location:QI Value (debug_expr:QI D#18)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 54 53 55 5 (set (reg:SI 119 [ _17 ])
        (zero_extend:SI (subreg:QI (reg:SI 116 [ _11 ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 55 54 56 5 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 40 [0x28])) [18 _6->TDR+0 S4 A32])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(debug_insn 56 55 57 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 57 56 60 5 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 60 57 61 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 5 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 63 62 64 5 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 64 63 65 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 65 64 66 5 (debug_marker) "../System/SCI.c":491:3 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":491:7 -1
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../System/SCI.c":492:3 -1
     (nil))
(debug_insn 68 67 69 5 (debug_marker) "../System/SCI.c":492:7 -1
     (nil))
(debug_insn 69 68 70 5 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 70 69 71 5 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 71 70 72 5 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 5 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
(debug_insn 73 72 74 5 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 74 73 75 5 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 5 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 5 (debug_marker) "../System/SCI.c":494:5 -1
     (nil))
(debug_insn 77 76 78 5 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":494:9 -1
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../System/SCI.c":495:5 -1
     (nil))
(debug_insn 79 78 80 5 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":495:9 -1
     (nil))
(debug_insn 80 79 81 5 (debug_marker) "../System/SCI.c":492:30 -1
     (nil))
(debug_insn 81 80 82 5 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 82 81 83 5 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 83 82 84 5 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 84 83 88 5 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
      ; pc falls through to BB 3
(code_label 88 84 89 6 90 (nil) [1 uses])
(note 89 88 90 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 91 90 92 6 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 92 91 93 6 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 93 92 94 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 94 93 95 6 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 95 94 96 6 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 96 95 97 6 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 97 96 98 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 98 97 99 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 99 98 100 6 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 101 6 (var_location:QI D#18 (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 -1
     (nil))
(debug_insn 101 100 102 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 102 101 103 6 (var_location:QI c (debug_expr:QI D#18)) "../System/SCI.c":298:6 -1
     (nil))
(debug_insn 103 102 104 6 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(debug_insn 104 103 105 6 (var_location:QI c (debug_expr:QI D#18)) -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 106 105 0 6 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))

;; Function SCI_send_string_IT (SCI_send_string_IT, funcdef_no=616, decl_uid=11104, cgraph_uid=620, symbol_order=625)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 14 count 12 (  1.2)


SCI_send_string_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={3d} r3={3d} r7={1d,9u} r12={4d} r13={1d,11u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,5u} r101={2d} r102={1d,12u,1e} r103={1d,8u} r104={2d} r105={2d} r106={2d} r113={2d,3u} r116={2d,6u} r117={2d,6u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r126={1d,2u} r128={1d,2u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r136={1d,2u} r137={1d,2u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 300{214d,85u,1e} in 100{98 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 190, 191, 192, 193, 194, 195
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,12] 3[13,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,185] 101[186,187] 102[188,188] 103[189,189] 104[190,191] 105[192,193] 106[194,195] 113[196,197] 116[198,199] 117[200,201] 118[202,202] 121[203,203] 123[204,204] 126[205,205] 128[206,206] 131[207,207] 132[208,208] 133[209,209] 136[210,210] 137[211,211] 138[212,212] 140[213,213] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d188(102){ }d189(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[9],2[12],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[188],103[189]
;; rd  kill	(71) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12],3[13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[188],103[189]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[16],13[21],102[188],103[189]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d188(bb 0 insn -1) }u3(103){ d189(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 128
;; live  kill	
;; rd  in  	(5) 0[4],7[16],13[21],102[188],103[189]
;; rd  gen 	(3) 100[185],113[197],128[206]
;; rd  kill	(10) 100[179,180,181,182,183,184,185],113[196,197],128[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128
;; rd  out 	(6) 7[16],13[21],102[188],103[189],113[197],128[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d16(bb 0 insn -1) }u10(13){ d21(bb 0 insn -1) }u11(102){ d188(bb 0 insn -1) }u12(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 116 138 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128
;; live  gen 	 116 138 140
;; live  kill	
;; rd  in  	(6) 7[16],13[21],102[188],103[189],113[197],128[206]
;; rd  gen 	(3) 116[199],138[212],140[213]
;; rd  kill	(4) 116[198,199],138[212],140[213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 140
;; rd  out 	(8) 7[16],13[21],102[188],103[189],113[197],116[199],138[212],140[213]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d16(bb 0 insn -1) }u16(13){ d21(bb 0 insn -1) }u17(102){ d188(bb 0 insn -1) }u18(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 116 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 140
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 113 116 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 0[3],7[16],13[21],100[183],102[188],103[189],113[196,197],116[198,199],126[205],138[212],140[213]
;; rd  gen 	(5) 0[3],100[183],113[196],116[198],126[205]
;; rd  kill	(20) 0[0,1,2,3,4],14[22,23,24],100[179,180,181,182,183,184,185],113[196,197],116[198,199],126[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 126 138 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 126 138 140
;; rd  out 	(9) 7[16],13[21],102[188],103[189],113[196],116[198],126[205],138[212],140[213]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ d16(bb 0 insn -1) }u35(13){ d21(bb 0 insn -1) }u36(102){ d188(bb 0 insn -1) }u37(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[16],13[21],102[188],103[189],113[196],116[198],126[205],138[212],140[213]
;; rd  gen 	(1) 100[182]
;; rd  kill	(7) 100[179,180,181,182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[188],103[189]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d16(bb 0 insn -1) }u41(13){ d21(bb 0 insn -1) }u42(102){ d188(bb 0 insn -1) }u43(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118 131 132
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[188],103[189]
;; rd  gen 	(5) 100[181],117[201],118[202],131[207],132[208]
;; rd  kill	(12) 100[179,180,181,182,183,184,185],117[200,201],118[202],131[207],132[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131
;; rd  out 	(6) 7[16],13[21],102[188],103[189],117[201],131[207]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ d16(bb 0 insn -1) }u51(13){ d21(bb 0 insn -1) }u52(102){ d188(bb 0 insn -1) }u53(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 121 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0] 1 [r1] 117 121 133
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[16],13[21],102[188],103[189],117[201],131[207]
;; rd  gen 	(4) 0[2],117[200],121[203],133[209]
;; rd  kill	(12) 0[0,1,2,3,4],14[22,23,24],117[200,201],121[203],133[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[16],13[21],102[188],103[189],117[200]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 7 8 6 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ d16(bb 0 insn -1) }u67(13){ d21(bb 0 insn -1) }u68(102){ d188(bb 0 insn -1) }u69(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 123 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 123 136 137
;; live  kill	
;; rd  in  	(11) 7[16],13[21],100[179],102[188],103[189],117[200,201],123[204],131[207],136[210],137[211]
;; rd  gen 	(4) 100[179],123[204],136[210],137[211]
;; rd  kill	(10) 100[179,180,181,182,183,184,185],123[204],136[210],137[211]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(6) 7[16],13[21],102[188],103[189],117[200,201]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 8 2 5 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u80(7){ d16(bb 0 insn -1) }u81(13){ d21(bb 0 insn -1) }u82(102){ d188(bb 0 insn -1) }u83(103){ d189(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[16],13[21],102[188],103[189],113[197],117[200,201],128[206]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[188],103[189]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }
;;   reg 103 { d189(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u84(7){ d16(bb 0 insn -1) }u85(13){ d21(bb 0 insn -1) }u86(102){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[188],103[189]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d188(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 30 to worklist
  Adding insn 49 to worklist
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 81 to worklist
  Adding insn 72 to worklist
  Adding insn 125 to worklist
  Adding insn 117 to worklist
  Adding insn 103 to worklist
Finished finding needed instructions:
Processing use of (reg 117 [ _13 ]) in insn 103:
  Adding insn 57 to worklist
  Adding insn 75 to worklist
Processing use of (reg 131) in insn 75:
  Adding insn 56 to worklist
Processing use of (reg 131) in insn 57:
Processing use of (reg 117 [ _13 ]) in insn 117:
Processing use of (reg 123 [ val ]) in insn 117:
  Adding insn 108 to worklist
Processing use of (reg 136 [ result ]) in insn 108:
Processing use of (reg 100 cc) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 137 [ result ]) in insn 124:
Processing use of (reg 13 sp) in insn 72:
Processing use of (reg 0 r0) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 1 r1) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 133) in insn 70:
  Adding insn 68 to worklist
Processing use of (reg 102 sfp) in insn 68:
Processing use of (reg 117 [ _13 ]) in insn 81:
Processing use of (reg 121 [ _18 ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 102 sfp) in insn 80:
Processing use of (reg 117 [ _13 ]) in insn 61:
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 132) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 118 [ _14 ]) in insn 62:
Processing use of (reg 100 cc) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 126 [ _38 ]) in insn 48:
  Adding insn 36 to worklist
Processing use of (reg 116 [ ivtmp.113 ]) in insn 36:
  Adding insn 4 to worklist
  Adding insn 41 to worklist
Processing use of (reg 138) in insn 36:
  Adding insn 155 to worklist
Processing use of (reg 116 [ ivtmp.113 ]) in insn 155:
Processing use of (reg 116 [ ivtmp.113 ]) in insn 41:
Processing use of (reg 128 [ str ]) in insn 4:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 30:
Processing use of (reg 0 r0) in insn 30:
  Adding insn 166 to worklist
Processing use of (reg 1 r1) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 113 [ _2 ]) in insn 28:
  Adding insn 14 to worklist
Processing use of (reg 128 [ str ]) in insn 14:
Processing use of (reg 140) in insn 166:
  Adding insn 29 to worklist
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 113 [ _2 ]) in insn 43:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 113 [ _2 ]) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_string_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={3d} r3={3d} r7={1d,9u} r12={4d} r13={1d,11u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,5u} r101={2d} r102={1d,12u,1e} r103={1d,8u} r104={2d} r105={2d} r106={2d} r113={2d,3u} r116={2d,6u} r117={2d,6u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r126={1d,2u} r128={1d,2u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r136={1d,2u} r137={1d,2u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 300{214d,85u,1e} in 100{98 regular + 2 call} insns.
(note 5 0 145 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 5 2 2 (var_location:SI D#23 (reg:SI 0 r0 [ str ])) -1
     (nil))
(insn 2 145 3 2 (set (reg/v/f:SI 128 [ str ])
        (reg:SI 0 r0 [ str ])) "../System/SCI.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../System/SCI.c":508:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":508:11 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":509:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":514:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI str (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ str ]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 0 [0]))) "../System/SCI.c":514:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 20 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../System/SCI.c":514:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 20)
      ; pc falls through to BB 9
(code_label 20 16 21 3 99 (nil) [1 uses])
(note 21 20 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 155 3 (set (reg:SI 116 [ ivtmp.113 ])
        (reg/v/f:SI 128 [ str ])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ str ])
        (nil)))
(insn 155 4 29 3 (set (reg:SI 138)
        (minus:SI (const_int 1 [0x1])
            (reg:SI 116 [ ivtmp.113 ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 29 155 42 3 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 42 29 23 4 101 (nil) [1 uses])
(note 23 42 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (var_location:SI i (minus:SI (reg:SI 116 [ ivtmp.113 ])
        (debug_expr:SI D#23))) -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI str (reg:SI 116 [ ivtmp.113 ])) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 28 26 166 4 (set (reg:SI 1 r1)
        (reg:SI 113 [ _2 ])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 166 28 30 4 (set (reg:SI 0 r0)
        (reg/f:SI 140)) "../System/SCI.c":516:3 -1
     (nil))
(call_insn 30 166 31 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 31 30 32 4 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI D#22 (plus:SI (reg:SI 116 [ ivtmp.113 ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 33 32 34 4 (var_location:SI str (debug_expr:SI D#22)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 34 33 36 4 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 36 34 37 4 (set (reg:SI 126 [ _38 ])
        (plus:SI (reg:SI 138)
            (reg:SI 116 [ ivtmp.113 ]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 37 36 38 4 (var_location:SI i (reg:SI 126 [ _38 ])) -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI str (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 39 38 41 4 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 41 39 43 4 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 116 [ ivtmp.113 ])) [0 MEM[base: _39, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 116 [ ivtmp.113 ])
        (nil)))
(insn 43 41 44 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 0 [0]))) "../System/SCI.c":514:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/SCI.c":514:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 42)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 48 5 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(insn 48 46 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ _38 ])
            (const_int 0 [0]))) "../System/SCI.c":523:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _38 ])
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../System/SCI.c":523:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 461158348 (nil)))
 -> 143)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (var_location:SI D#1 (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 54 53 55 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 55 54 56 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 56 55 57 6 (set (reg/f:SI 131)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 6 (set (reg/f:SI 117 [ _13 ])
        (mem/f/c:SI (reg/f:SI 131) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 58 57 59 6 (var_location:SI USARTx (reg/f:SI 117 [ _13 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 60 59 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 61 60 62 6 (set (reg:SI 118 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _13 ])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 6 (set (reg:SI 132)
        (and:SI (reg:SI 118 [ _14 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _14 ])
        (nil)))
(insn 63 62 64 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(jump_insn 64 63 65 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 123)
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 68 67 70 7 (set (reg/f:SI 133)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(insn 70 68 71 7 (set (reg:SI 1 r1)
        (reg/f:SI 133)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(insn 71 70 72 7 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 72 71 73 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 73 72 75 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 75 73 76 7 (set (reg/f:SI 117 [ _13 ])
        (mem/f/c:SI (reg/f:SI 131) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 76 75 77 7 (var_location:SI USARTx (reg/f:SI 117 [ _13 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 121 [ _18 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 81 80 84 7 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _13 ])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 121 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _18 ])
        (nil)))
(debug_insn 84 81 85 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 85 84 86 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 86 85 87 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI D#21 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI USARTx (debug_expr:SI D#21)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 90 89 123 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 123 90 92 8 104 (nil) [2 uses])
(note 92 123 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 94 93 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 95 94 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:SI D#20 (debug_expr:SI D#21)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 100 99 101 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 101 100 103 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 103 101 104 8 (set (reg:SI 136 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 117 [ _13 ]) [18 *pretmp_5+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI result (reg:SI 136 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 108 107 109 8 (set (reg/v:SI 123 [ val ])
        (ior:SI (reg:SI 136 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ result ])
        (nil)))
(debug_insn 109 108 110 8 (var_location:SI val (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 8 (var_location:SI value (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 114 113 115 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 115 114 117 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 117 115 118 8 (parallel [
            (set (reg:SI 137 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 117 [ _13 ]) [18 *pretmp_5+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 123 [ val ])
        (nil)))
(debug_insn 118 117 119 8 (var_location:SI result (reg:SI 137 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 119 118 120 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 120 119 121 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 121 120 122 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 122 121 124 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 124 122 125 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ result ])
        (nil)))
(jump_insn 125 124 143 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 123)
(code_label 143 125 144 9 98 (nil) [1 uses])
(note 144 143 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_send_bytes_IT (SCI_send_bytes_IT, funcdef_no=617, decl_uid=11107, cgraph_uid=621, symbol_order=626)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 11 (  1.2)


SCI_send_bytes_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,3u} r2={3d} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u,1e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r114={2d,6u} r115={2d,3u} r116={1d,1u} r119={1d,1u} r121={1d,3u} r124={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 286{211d,74u,1e} in 86{84 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 189, 190, 191, 192, 193, 194
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,12] 3[13,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,184] 101[185,186] 102[187,187] 103[188,188] 104[189,190] 105[191,192] 106[193,194] 114[195,196] 115[197,198] 116[199,199] 119[200,200] 121[201,201] 124[202,202] 125[203,203] 126[204,204] 128[205,205] 131[206,206] 132[207,207] 133[208,208] 134[209,209] 136[210,210] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d187(102){ }d188(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[9],2[12],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[187],103[188]
;; rd  kill	(71) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12],3[13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[187],103[188]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[4],1[9],7[16],13[21],102[187],103[188]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d187(bb 0 insn -1) }u3(103){ d188(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125
;; live  kill	
;; rd  in  	(6) 0[4],1[9],7[16],13[21],102[187],103[188]
;; rd  gen 	(3) 100[184],124[202],125[203]
;; rd  kill	(8) 100[179,180,181,182,183,184],124[202],125[203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; rd  out 	(6) 7[16],13[21],102[187],103[188],124[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d16(bb 0 insn -1) }u10(13){ d21(bb 0 insn -1) }u11(102){ d187(bb 0 insn -1) }u12(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 115 136
;; live  kill	
;; rd  in  	(6) 7[16],13[21],102[187],103[188],124[202],125[203]
;; rd  gen 	(2) 115[198],136[210]
;; rd  kill	(3) 115[197,198],136[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; rd  out 	(8) 7[16],13[21],102[187],103[188],115[198],124[202],125[203],136[210]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 3 4 )->[4]->( 4 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ d16(bb 0 insn -1) }u14(13){ d21(bb 0 insn -1) }u15(102){ d187(bb 0 insn -1) }u16(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 115 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(12) 0[3],7[16],13[21],100[182],102[187],103[188],115[197,198],124[202],125[203],126[204],136[210]
;; rd  gen 	(4) 0[3],100[182],115[197],126[204]
;; rd  kill	(17) 0[0,1,2,3,4],14[22,23,24],100[179,180,181,182,183,184],115[197,198],126[204]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124 125 136
;; rd  out 	(8) 7[16],13[21],102[187],103[188],115[197],124[202],125[203],136[210]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 7 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d16(bb 0 insn -1) }u29(13){ d21(bb 0 insn -1) }u30(102){ d187(bb 0 insn -1) }u31(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 119 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0] 1 [r1] 114 119 128
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[16],13[21],102[187],103[188],114[196],133[208]
;; rd  gen 	(4) 0[2],114[195],119[200],128[205]
;; rd  kill	(12) 0[0,1,2,3,4],14[22,23,24],114[195,196],119[200],128[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[16],13[21],102[187],103[188],114[195]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 7 6 5 )->[6]->( 6 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(7){ d16(bb 0 insn -1) }u45(13){ d21(bb 0 insn -1) }u46(102){ d187(bb 0 insn -1) }u47(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 121 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 121 131 132
;; live  kill	
;; rd  in  	(11) 7[16],13[21],100[179],102[187],103[188],114[195,196],121[201],131[206],132[207],133[208]
;; rd  gen 	(4) 100[179],121[201],131[206],132[207]
;; rd  kill	(9) 100[179,180,181,182,183,184],121[201],131[206],132[207]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(6) 7[16],13[21],102[187],103[188],114[195,196]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 4 )->[7]->( 5 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ d16(bb 0 insn -1) }u59(13){ d21(bb 0 insn -1) }u60(102){ d187(bb 0 insn -1) }u61(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 116 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 116 133 134
;; live  kill	
;; rd  in  	(8) 7[16],13[21],102[187],103[188],115[197],124[202],125[203],136[210]
;; rd  gen 	(5) 100[180],114[196],116[199],133[208],134[209]
;; rd  kill	(11) 100[179,180,181,182,183,184],114[195,196],116[199],133[208],134[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 133
;; rd  out 	(6) 7[16],13[21],102[187],103[188],114[196],133[208]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 6 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(7){ d16(bb 0 insn -1) }u69(13){ d21(bb 0 insn -1) }u70(102){ d187(bb 0 insn -1) }u71(103){ d188(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[16],13[21],102[187],103[188],114[195,196],124[202],125[203]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[187],103[188]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }
;;   reg 103 { d188(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u72(7){ d16(bb 0 insn -1) }u73(13){ d21(bb 0 insn -1) }u74(102){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[187],103[188]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d187(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 29 to worklist
  Adding insn 22 to worklist
  Adding insn 49 to worklist
  Adding insn 40 to worklist
  Adding insn 92 to worklist
  Adding insn 84 to worklist
  Adding insn 70 to worklist
  Adding insn 130 to worklist
  Adding insn 126 to worklist
Finished finding needed instructions:
Processing use of (reg 114 [ prephitmp_3 ]) in insn 126:
  Adding insn 122 to worklist
Processing use of (reg 133) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 100 cc) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 134) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 116 [ _12 ]) in insn 128:
Processing use of (reg 114 [ prephitmp_3 ]) in insn 70:
  Adding insn 43 to worklist
Processing use of (reg 133) in insn 43:
Processing use of (reg 114 [ prephitmp_3 ]) in insn 84:
Processing use of (reg 121 [ val ]) in insn 84:
  Adding insn 75 to worklist
Processing use of (reg 131 [ result ]) in insn 75:
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 132 [ result ]) in insn 91:
Processing use of (reg 13 sp) in insn 40:
Processing use of (reg 0 r0) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 1 r1) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 128) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 102 sfp) in insn 36:
Processing use of (reg 114 [ prephitmp_3 ]) in insn 49:
Processing use of (reg 119 [ _16 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 102 sfp) in insn 48:
Processing use of (reg 13 sp) in insn 22:
Processing use of (reg 0 r0) in insn 22:
  Adding insn 155 to worklist
Processing use of (reg 1 r1) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 126 [ *data_7(D) ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 124 [ data ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 136) in insn 155:
  Adding insn 21 to worklist
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 115 [ i ]) in insn 28:
  Adding insn 24 to worklist
Processing use of (reg 125 [ size ]) in insn 28:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 115 [ i ]) in insn 24:
  Adding insn 5 to worklist
Processing use of (reg 100 cc) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 125 [ size ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_send_bytes_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,3u} r2={3d} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u,1e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r114={2d,6u} r115={2d,3u} r116={1d,1u} r119={1d,1u} r121={1d,3u} r124={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 286{211d,74u,1e} in 86{84 regular + 2 call} insns.
(note 6 0 138 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 6 2 2 (var_location:SI D#26 (reg:SI 0 r0 [ data ])) -1
     (nil))
(insn 2 138 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ size ])
        (reg:SI 1 r1 [ size ])) "../System/SCI.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/SCI.c":567:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":572:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":572:6 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ size ])
            (const_int 0 [0]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 137 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 135)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 135)
(note 137 14 140 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 137 5 3 (var_location:SI D#27 (const_int 0 [0])) -1
     (nil))
(insn 5 140 21 3 (set (reg/v:SI 115 [ i ])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 5 27 3 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 27 21 15 4 121 (nil) [1 uses])
(note 15 27 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 17 16 18 4 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 18 17 20 4 (set (reg:SI 126 [ *data_7(D) ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 124 [ data ]) [0 *data_7(D)+0 S1 A8]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 18 155 4 (set (reg:SI 1 r1)
        (reg:SI 126 [ *data_7(D) ])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ *data_7(D) ])
        (nil)))
(insn 155 20 22 4 (set (reg:SI 0 r0)
        (reg/f:SI 136)) "../System/SCI.c":574:3 -1
     (nil))
(call_insn 22 155 23 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 139 4 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 139 23 24 4 (var_location:SI D#27 (plus:SI (reg/v:SI 115 [ i ])
        (const_int 1 [0x1]))) -1
     (nil))
(insn 24 139 25 4 (set (reg/v:SI 115 [ i ])
        (plus:SI (reg/v:SI 115 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(debug_insn 25 24 26 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 28 26 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ size ])
            (reg/v:SI 115 [ i ]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 127 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 27)
      ; pc falls through to BB 7
(code_label 127 29 33 5 124 (nil) [1 uses])
(note 33 127 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 36 35 38 5 (set (reg/f:SI 128)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(insn 38 36 39 5 (set (reg:SI 1 r1)
        (reg/f:SI 128)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(insn 39 38 40 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 40 39 41 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 41 40 43 5 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 43 41 44 5 (set (reg/f:SI 114 [ prephitmp_3 ])
        (mem/f/c:SI (reg/f:SI 133) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 44 43 45 5 (var_location:SI USARTx (reg/f:SI 114 [ prephitmp_3 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 45 44 46 5 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 46 45 47 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 48 47 49 5 (set (reg:SI 119 [ _16 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 90 5 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_3 ])
                (const_int 40 [0x28])) [18 _14->TDR+0 S4 A32])
        (reg:SI 119 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _16 ])
        (nil)))
(code_label 90 49 59 6 123 (nil) [1 uses])
(note 59 90 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI D#24 (debug_expr:SI D#25)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 66 65 67 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 70 68 71 6 (set (reg:SI 131 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 114 [ prephitmp_3 ]) [18 *pretmp_31+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SI result (reg:SI 131 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/v:SI 121 [ val ])
        (ior:SI (reg:SI 131 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ result ])
        (nil)))
(debug_insn 76 75 77 6 (var_location:SI val (reg/v:SI 121 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI value (reg/v:SI 121 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 79 78 80 6 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 82 81 84 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 84 82 85 6 (parallel [
            (set (reg:SI 132 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 121 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 114 [ prephitmp_3 ]) [18 *pretmp_31+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 121 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 121 [ val ])
        (nil)))
(debug_insn 85 84 86 6 (var_location:SI result (reg:SI 132 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 87 86 88 6 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 88 87 89 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 89 88 91 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 91 89 92 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ result ])
        (nil)))
(jump_insn 92 91 113 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 90)
      ; pc falls through to BB 8
(note 113 92 114 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 7 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 115 114 116 7 (var_location:SI D#3 (debug_expr:SI D#26)) -1
     (nil))
(debug_insn 116 115 117 7 (var_location:SI D#4 (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 117 116 118 7 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 118 117 119 7 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 119 118 120 7 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 120 119 121 7 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 121 120 122 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 7 (set (reg/f:SI 114 [ prephitmp_3 ])
        (mem/f/c:SI (reg/f:SI 133) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 123 122 124 7 (var_location:SI USARTx (reg/f:SI 114 [ prephitmp_3 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 124 123 125 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 125 124 126 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 126 125 128 7 (set (reg:SI 116 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_3 ])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 126 129 7 (set (reg:SI 134)
        (and:SI (reg:SI 116 [ _12 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _12 ])
        (nil)))
(insn 129 128 130 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 130 129 135 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
      ; pc falls through to BB 6
(code_label 135 130 136 8 119 (nil) [1 uses])
(note 136 135 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_receive_char_Callback (SCI_receive_char_Callback, funcdef_no=618, decl_uid=11109, cgraph_uid=622, symbol_order=627)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SCI_receive_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 130{113d,17u,0e} in 16{15 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 105, 106, 107
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,101] 101[102,102] 102[103,103] 103[104,104] 104[105,105] 105[106,106] 106[107,107] 113[108,108] 114[109,109] 116[110,110] 117[111,111] 118[112,112] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[103],103[104]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[103],103[104]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[103],103[104]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d103(bb 0 insn -1) }u3(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 113 114 116 117 118
;; live  kill	 12 [ip]
;; rd  in  	(4) 7[10],13[13],102[103],103[104]
;; rd  gen 	(6) 0[0],113[108],114[109],116[110],117[111],118[112]
;; rd  kill	(8) 0[0,1,2],113[108],114[109],116[110],117[111],118[112]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(7){ d10(bb 0 insn -1) }u15(13){ d13(bb 0 insn -1) }u16(102){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[103],103[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 12:
  Adding insn 8 to worklist
Processing use of (reg 116) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 1 r1) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 117 [ _4 ]) in insn 18:
  Adding insn 16 to worklist
Processing use of (subreg (reg 114 [ _4 ]) 0) in insn 16:
Processing use of (reg 118) in insn 19:
  Adding insn 17 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


SCI_receive_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 130{113d,17u,0e} in 16{15 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":621:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":627:2 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 116) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(debug_insn 9 8 10 2 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 36 [0x24])) [18 _1->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI received_data (subreg:QI (reg:SI 114 [ _4 ]) 0)) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/SCI.c":630:2 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 117 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 114 [ _4 ]) 0))) "../System/SCI.c":630:2 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":630:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (reg:SI 117 [ _4 ])) "../System/SCI.c":630:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _4 ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg/f:SI 118)) "../System/SCI.c":630:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
            (nil))))
(call_insn/j 20 19 0 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/SCI.c":630:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))

;; Function SCI_transmit_char_Callback (SCI_transmit_char_Callback, funcdef_no=619, decl_uid=11111, cgraph_uid=623, symbol_order=628)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 9 (  1.1)


SCI_transmit_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r7={1d,7u} r12={4d} r13={1d,9u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,10u,1e} r103={1d,6u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r115={1d,1u} r118={1d,1u} r120={1d,4u} r122={1d,2u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,1u} r129={1d,2u} r130={1d,2u} 
;;    total ref usage 264{204d,59u,1e} in 65{63 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 187, 188, 189, 190, 191, 192
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,11] 3[12,14] 7[15,15] 12[16,19] 13[20,20] 14[21,23] 15[24,25] 16[26,28] 17[29,31] 18[32,34] 19[35,37] 20[38,40] 21[41,43] 22[44,46] 23[47,49] 24[50,52] 25[53,55] 26[56,58] 27[59,61] 28[62,64] 29[65,67] 30[68,70] 31[71,73] 48[74,75] 49[76,77] 50[78,79] 51[80,81] 52[82,83] 53[84,85] 54[86,87] 55[88,89] 56[90,91] 57[92,93] 58[94,95] 59[96,97] 60[98,99] 61[100,101] 62[102,103] 63[104,105] 64[106,107] 65[108,109] 66[110,111] 67[112,113] 68[114,115] 69[116,117] 70[118,119] 71[120,121] 72[122,123] 73[124,125] 74[126,127] 75[128,129] 76[130,131] 77[132,133] 78[134,135] 79[136,137] 80[138,139] 81[140,141] 82[142,143] 83[144,145] 84[146,147] 85[148,149] 86[150,151] 87[152,153] 88[154,155] 89[156,157] 90[158,159] 91[160,161] 92[162,163] 93[164,165] 94[166,167] 95[168,169] 96[170,171] 97[172,173] 98[174,175] 99[176,177] 100[178,182] 101[183,184] 102[185,185] 103[186,186] 104[187,188] 105[189,190] 106[191,192] 113[193,193] 115[194,194] 118[195,195] 120[196,196] 122[197,197] 123[198,198] 125[199,199] 126[200,200] 128[201,201] 129[202,202] 130[203,203] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d11(2){ }d14(3){ }d15(7){ }d20(13){ }d23(14){ }d28(16){ }d31(17){ }d34(18){ }d37(19){ }d40(20){ }d43(21){ }d46(22){ }d49(23){ }d52(24){ }d55(25){ }d58(26){ }d61(27){ }d64(28){ }d67(29){ }d70(30){ }d73(31){ }d185(102){ }d186(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[11],3[14],7[15],13[20],14[23],16[28],17[31],18[34],19[37],20[40],21[43],22[46],23[49],24[52],25[55],26[58],27[61],28[64],29[67],30[70],31[73],102[185],103[186]
;; rd  kill	(70) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11],3[12,13,14],7[15],13[20],14[21,22,23],16[26,27,28],17[29,30,31],18[32,33,34],19[35,36,37],20[38,39,40],21[41,42,43],22[44,45,46],23[47,48,49],24[50,51,52],25[53,54,55],26[56,57,58],27[59,60,61],28[62,63,64],29[65,66,67],30[68,69,70],31[71,72,73],102[185],103[186]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[185],103[186]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d15(bb 0 insn -1) }u1(13){ d20(bb 0 insn -1) }u2(102){ d185(bb 0 insn -1) }u3(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[15],13[20],102[185],103[186]
;; rd  gen 	(4) 0[3],100[179],123[198],125[199]
;; rd  kill	(15) 0[0,1,2,3,4],14[21,22,23],100[178,179,180,181,182],123[198],125[199]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[185],103[186]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d15(bb 0 insn -1) }u15(13){ d20(bb 0 insn -1) }u16(102){ d185(bb 0 insn -1) }u17(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 118 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 118 126
;; live  kill	
;; rd  in  	(4) 7[15],13[20],102[185],103[186]
;; rd  gen 	(3) 113[193],118[195],126[200]
;; rd  kill	(3) 113[193],118[195],126[200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[185],103[186]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 3 2 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ d15(bb 0 insn -1) }u25(13){ d20(bb 0 insn -1) }u26(102){ d185(bb 0 insn -1) }u27(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 115
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[15],13[20],102[185],103[186]
;; rd  gen 	(3) 0[2],100[180],115[194]
;; rd  kill	(14) 0[0,1,2,3,4],14[21,22,23],100[178,179,180,181,182],115[194]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[185],103[186]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d15(bb 0 insn -1) }u34(13){ d20(bb 0 insn -1) }u35(102){ d185(bb 0 insn -1) }u36(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 122 128
;; live  kill	
;; rd  in  	(4) 7[15],13[20],102[185],103[186]
;; rd  gen 	(2) 122[197],128[201]
;; rd  kill	(2) 122[197],128[201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; rd  out 	(5) 7[15],13[20],102[185],103[186],122[197]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d15(bb 0 insn -1) }u39(13){ d20(bb 0 insn -1) }u40(102){ d185(bb 0 insn -1) }u41(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 120 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 100 [cc] 120 129 130
;; live  kill	
;; rd  in  	(9) 7[15],13[20],100[178],102[185],103[186],120[196],122[197],129[202],130[203]
;; rd  gen 	(4) 100[178],120[196],129[202],130[203]
;; rd  kill	(8) 100[178,179,180,181,182],120[196],129[202],130[203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; rd  out 	(5) 7[15],13[20],102[185],103[186],122[197]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 4 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(7){ d15(bb 0 insn -1) }u54(13){ d20(bb 0 insn -1) }u55(102){ d185(bb 0 insn -1) }u56(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[15],13[20],102[185],103[186],122[197]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[185],103[186]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(7){ d15(bb 0 insn -1) }u58(13){ d20(bb 0 insn -1) }u59(102){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[15],13[20],102[185],103[186]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 28 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 88 to worklist
  Adding insn 80 to worklist
  Adding insn 66 to worklist
Finished finding needed instructions:
Processing use of (reg 122 [ pretmp_20 ]) in insn 66:
  Adding insn 54 to worklist
Processing use of (reg 128) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 120 [ val ]) in insn 80:
  Adding insn 71 to worklist
Processing use of (reg 120 [ val ]) in insn 80:
Processing use of (reg 122 [ pretmp_20 ]) in insn 80:
Processing use of (reg 129 [ result ]) in insn 71:
Processing use of (reg 100 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 130 [ result ]) in insn 87:
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 100 cc) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 115 [ _3 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 0 r0) in insn 37:
Processing use of (reg 113 [ _1 ]) in insn 28:
  Adding insn 22 to worklist
Processing use of (reg 118 [ _12 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 102 sfp) in insn 27:
Processing use of (reg 126) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 13 sp) in insn 12:
Processing use of (reg 0 r0) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 123) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 102 sfp) in insn 8:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 125) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 0 r0) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_transmit_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r7={1d,7u} r12={4d} r13={1d,9u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,10u,1e} r103={1d,6u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r115={1d,1u} r118={1d,1u} r120={1d,4u} r122={1d,2u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,1u} r129={1d,2u} r130={1d,2u} 
;;    total ref usage 264{204d,59u,1e} in 65{63 regular + 2 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":637:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":638:2 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/SCI.c":643:2 -1
     (nil))
(insn 8 7 10 2 (set (reg/f:SI 123)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":643:16 7 {*arm_addsi3}
     (nil))
(insn 10 8 11 2 (set (reg:SI 1 r1)
        (reg/f:SI 123)) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff]))
            (nil))))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":643:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 13 12 15 2 (set (reg:SI 125)
        (reg:SI 0 r0)) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 15 13 16 2 (var_location:QI return_code (subreg:QI (reg:SI 125) 0)) "../System/SCI.c":643:16 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/SCI.c":646:2 -1
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "../System/SCI.c":646:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../System/SCI.c":646:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 29)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":651:3 -1
     (nil))
(insn 21 20 22 3 (set (reg/f:SI 126)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 126) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 23 22 24 3 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 data_to_transmit+0 S1 A8])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 118 [ _12 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 data_to_transmit+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg:SI 118 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 29 28 30 4 142 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/SCI.c":658:2 -1
     (nil))
(insn 35 33 36 4 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":658:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":658:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 37 36 38 4 (set (reg:SI 115 [ _3 ])
        (reg:SI 0 r0)) "../System/SCI.c":658:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 38 37 39 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/SCI.c":658:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 39 38 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "../System/SCI.c":658:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 47)
      ; pc falls through to BB 7
(code_label 47 39 48 5 143 (nil) [1 uses])
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 50 49 51 5 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3719:22 -1
     (nil))
(debug_insn 52 51 53 5 (var_location:SI D#29 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(insn 53 52 54 5 (set (reg/f:SI 128)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":666:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 86 5 (set (reg/f:SI 122 [ pretmp_20 ])
        (mem/f/c:SI (reg/f:SI 128) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 86 54 55 6 144 (nil) [1 uses])
(note 55 86 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI D#28 (debug_expr:SI D#29)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 129 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 122 [ pretmp_20 ]) [18 *pretmp_20+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI result (reg:SI 129 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(insn 71 70 72 6 (set (reg/v:SI 120 [ val ])
        (and:SI (reg:SI 129 [ result ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ result ])
        (nil)))
(debug_insn 72 71 73 6 (var_location:SI val (reg/v:SI 120 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI value (reg/v:SI 120 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 76 75 77 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 80 78 81 6 (parallel [
            (set (reg:SI 130 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 120 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 122 [ pretmp_20 ]) [18 *pretmp_20+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 120 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 120 [ val ])
        (nil)))
(debug_insn 81 80 82 6 (var_location:SI result (reg:SI 130 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 83 82 84 6 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 85 84 87 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(insn 87 85 88 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ result ])
        (nil)))
(jump_insn 88 87 93 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 86)
(code_label 93 88 94 7 141 (nil) [0 uses])
(note 94 93 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function SCI_demo_receive_with_interrupts (SCI_demo_receive_with_interrupts, funcdef_no=620, decl_uid=11117, cgraph_uid=624, symbol_order=629) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)


SCI_demo_receive_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,6u} r12={4d} r13={1d,8u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,8u,1e} r103={1d,5u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,3u} r115={1d,2u} r116={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,2u} 
;;    total ref usage 246{200d,45u,1e} in 42{40 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 186, 187, 188, 189, 190, 191
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,11] 3[12,14] 7[15,15] 12[16,19] 13[20,20] 14[21,23] 15[24,25] 16[26,28] 17[29,31] 18[32,34] 19[35,37] 20[38,40] 21[41,43] 22[44,46] 23[47,49] 24[50,52] 25[53,55] 26[56,58] 27[59,61] 28[62,64] 29[65,67] 30[68,70] 31[71,73] 48[74,75] 49[76,77] 50[78,79] 51[80,81] 52[82,83] 53[84,85] 54[86,87] 55[88,89] 56[90,91] 57[92,93] 58[94,95] 59[96,97] 60[98,99] 61[100,101] 62[102,103] 63[104,105] 64[106,107] 65[108,109] 66[110,111] 67[112,113] 68[114,115] 69[116,117] 70[118,119] 71[120,121] 72[122,123] 73[124,125] 74[126,127] 75[128,129] 76[130,131] 77[132,133] 78[134,135] 79[136,137] 80[138,139] 81[140,141] 82[142,143] 83[144,145] 84[146,147] 85[148,149] 86[150,151] 87[152,153] 88[154,155] 89[156,157] 90[158,159] 91[160,161] 92[162,163] 93[164,165] 94[166,167] 95[168,169] 96[170,171] 97[172,173] 98[174,175] 99[176,177] 100[178,181] 101[182,183] 102[184,184] 103[185,185] 104[186,187] 105[188,189] 106[190,191] 113[192,192] 114[193,193] 115[194,194] 116[195,195] 123[196,196] 124[197,197] 126[198,198] 127[199,199] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d11(2){ }d14(3){ }d15(7){ }d20(13){ }d23(14){ }d28(16){ }d31(17){ }d34(18){ }d37(19){ }d40(20){ }d43(21){ }d46(22){ }d49(23){ }d52(24){ }d55(25){ }d58(26){ }d61(27){ }d64(28){ }d67(29){ }d70(30){ }d73(31){ }d184(102){ }d185(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[11],3[14],7[15],13[20],14[23],16[28],17[31],18[34],19[37],20[40],21[43],22[46],23[49],24[52],25[55],26[58],27[61],28[64],29[67],30[70],31[73],102[184],103[185]
;; rd  kill	(70) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11],3[12,13,14],7[15],13[20],14[21,22,23],16[26,27,28],17[29,30,31],18[32,33,34],19[35,36,37],20[38,39,40],21[41,42,43],22[44,45,46],23[47,48,49],24[50,51,52],25[53,54,55],26[56,57,58],27[59,60,61],28[62,63,64],29[65,66,67],30[68,69,70],31[71,72,73],102[184],103[185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[184],103[185]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d15(bb 0 insn -1) }u1(13){ d20(bb 0 insn -1) }u2(102){ d184(bb 0 insn -1) }u3(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124 126 127
;; live  kill	
;; rd  in  	(4) 7[15],13[20],102[184],103[185]
;; rd  gen 	(3) 124[197],126[198],127[199]
;; rd  kill	(3) 124[197],126[198],127[199]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; rd  out 	(7) 7[15],13[20],102[184],103[185],124[197],126[198],127[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 6 3 2 )->[3]->( 4 3 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ d15(bb 0 insn -1) }u6(13){ d20(bb 0 insn -1) }u7(102){ d184(bb 0 insn -1) }u8(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  gen 	 0 [r0] 100 [cc] 113
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 0[3],7[15],13[20],100[180],102[184],103[185],113[192],124[197],126[198],127[199]
;; rd  gen 	(3) 0[3],100[180],113[192]
;; rd  kill	(13) 0[0,1,2,3,4],14[21,22,23],100[178,179,180,181],113[192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; rd  out 	(7) 7[15],13[20],102[184],103[185],124[197],126[198],127[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d15(bb 0 insn -1) }u16(13){ d20(bb 0 insn -1) }u17(102){ d184(bb 0 insn -1) }u18(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  gen 	 0 [r0] 1 [r1] 114 115
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[15],13[20],102[184],103[185],124[197],126[198],127[199]
;; rd  gen 	(3) 0[2],114[193],115[194]
;; rd  kill	(10) 0[0,1,2,3,4],14[21,22,23],114[193],115[194]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; rd  out 	(9) 7[15],13[20],102[184],103[185],114[193],115[194],124[197],126[198],127[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 4 5 )->[5]->( 6 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d15(bb 0 insn -1) }u29(13){ d20(bb 0 insn -1) }u30(102){ d184(bb 0 insn -1) }u31(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 116 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; live  gen 	 100 [cc] 116 123
;; live  kill	
;; rd  in  	(12) 7[15],13[20],100[178],102[184],103[185],114[193],115[194],116[195],123[196],124[197],126[198],127[199]
;; rd  gen 	(3) 100[178],116[195],123[196]
;; rd  kill	(6) 100[178,179,180,181],116[195],123[196]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; rd  out 	(9) 7[15],13[20],102[184],103[185],114[193],115[194],124[197],126[198],127[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 5 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ d15(bb 0 insn -1) }u37(13){ d20(bb 0 insn -1) }u38(102){ d184(bb 0 insn -1) }u39(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 126 127
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[15],13[20],102[184],103[185],114[193],115[194],124[197],126[198],127[199]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; rd  out 	(7) 7[15],13[20],102[184],103[185],124[197],126[198],127[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 24 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 53 to worklist
Finished finding needed instructions:
Processing use of (reg 114 [ data.10_2 ]) in insn 53:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _8 ]) in insn 53:
  Adding insn 31 to worklist
Processing use of (reg 124) in insn 31:
  Adding insn 70 to worklist
Processing use of (reg 102 sfp) in insn 26:
Processing use of (reg 115 [ _8 ]) in insn 40:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 123) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 116 [ _9 ]) in insn 42:
Processing use of (reg 13 sp) in insn 24:
Processing use of (reg 0 r0) in insn 24:
  Adding insn 72 to worklist
Processing use of (reg 1 r1) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 126) in insn 22:
  Adding insn 69 to worklist
Processing use of (reg 102 sfp) in insn 69:
Processing use of (reg 127) in insn 72:
  Adding insn 12 to worklist
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 0 r0) in insn 13:
  Adding insn 71 to worklist
Processing use of (reg 127) in insn 71:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 0 r0) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_receive_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,6u} r12={4d} r13={1d,8u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,8u,1e} r103={1d,5u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,3u} r115={1d,2u} r116={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,2u} 
;;    total ref usage 246{200d,45u,1e} in 42{40 regular + 2 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 69 2 NOTE_INSN_FUNCTION_BEG)
(insn 69 2 70 2 (set (reg/f:SI 126)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 70 69 12 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 12 70 15 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 15 12 6 3 151 (nil) [1 uses])
(note 6 15 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 7 6 8 3 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 8 7 9 3 (debug_marker) "../System/SCI.c":676:2 -1
     (nil))
(debug_insn 9 8 10 3 (debug_marker) "../System/SCI.c":678:2 -1
     (nil))
(debug_insn 10 9 71 3 (debug_marker) "../System/SCI.c":681:3 -1
     (nil))
(insn 71 10 13 3 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/SCI.c":681:8 -1
     (nil))
(call_insn 13 71 14 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":681:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 14 13 16 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 16 14 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../System/SCI.c":681:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 15)
            (pc))) "../System/SCI.c":681:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 4 (debug_marker) "../System/SCI.c":684:4 -1
     (nil))
(insn 22 19 72 4 (set (reg:SI 1 r1)
        (reg/f:SI 126)) "../System/SCI.c":684:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 72 22 24 4 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/SCI.c":684:4 -1
     (nil))
(call_insn 24 72 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":684:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 25 24 26 4 (debug_marker) "../System/SCI.c":688:4 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 114 [ data.10_2 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 data+0 S1 A8]))) "../System/SCI.c":688:4 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 27 26 28 4 (var_location:QI data (subreg:QI (reg:SI 114 [ data.10_2 ]) 0)) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 29 28 31 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(insn 31 29 41 4 (set (reg/f:SI 115 [ _8 ])
        (mem/f/c:SI (reg/f:SI 124) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(code_label 41 31 32 5 152 (nil) [1 uses])
(note 32 41 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI D#30 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 40 39 42 5 (set (reg:SI 116 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _8 ])
                (const_int 28 [0x1c])) [18 _8->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 43 5 (set (reg:SI 123)
        (and:SI (reg:SI 116 [ _9 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _9 ])
        (nil)))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 41)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ data.10_2 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 51 50 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 53 51 54 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _8 ])
                (const_int 40 [0x28])) [18 _8->TDR+0 S4 A32])
        (reg:SI 114 [ data.10_2 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _8 ])
        (expr_list:REG_DEAD (reg:SI 114 [ data.10_2 ])
            (nil))))
(debug_insn 54 53 55 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 55 54 0 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))

;; Function SCI_demo_transmit_with_interrupts (SCI_demo_transmit_with_interrupts, funcdef_no=621, decl_uid=11113, cgraph_uid=625, symbol_order=630) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 26 (  1.9)


SCI_demo_transmit_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={16d,9u} r1={13d,7u} r2={10d,3u} r3={9d,2u} r7={1d,13u} r12={12d} r13={1d,19u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={11d,5u} r101={6d} r102={1d,27u,4e} r103={1d,12u} r104={6d} r105={6d} r106={6d} r114={2d,2u} r115={2d,6u} r116={2d,6u} r117={1d,1u} r120={1d,1u} r122={1d,3u} r124={2d,2u} r126={2d,1u} r128={5d,13u} r129={3d,12u} r130={1d,1u} r132={1d,1u} r137={1d,1u} r141={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,2u} r146={1d,2u} r149={1d,2u} 
;;    total ref usage 728{566d,158u,4e} in 191{185 regular + 6 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535
;;  reg->defs[] map:	0[0,15] 1[16,28] 2[29,38] 3[39,47] 7[48,48] 12[49,60] 13[61,61] 14[62,68] 15[69,74] 16[75,81] 17[82,88] 18[89,95] 19[96,102] 20[103,109] 21[110,116] 22[117,123] 23[124,130] 24[131,137] 25[138,144] 26[145,151] 27[152,158] 28[159,165] 29[166,172] 30[173,179] 31[180,186] 48[187,192] 49[193,198] 50[199,204] 51[205,210] 52[211,216] 53[217,222] 54[223,228] 55[229,234] 56[235,240] 57[241,246] 58[247,252] 59[253,258] 60[259,264] 61[265,270] 62[271,276] 63[277,282] 64[283,288] 65[289,294] 66[295,300] 67[301,306] 68[307,312] 69[313,318] 70[319,324] 71[325,330] 72[331,336] 73[337,342] 74[343,348] 75[349,354] 76[355,360] 77[361,366] 78[367,372] 79[373,378] 80[379,384] 81[385,390] 82[391,396] 83[397,402] 84[403,408] 85[409,414] 86[415,420] 87[421,426] 88[427,432] 89[433,438] 90[439,444] 91[445,450] 92[451,456] 93[457,462] 94[463,468] 95[469,474] 96[475,480] 97[481,486] 98[487,492] 99[493,498] 100[499,509] 101[510,515] 102[516,516] 103[517,517] 104[518,523] 105[524,529] 106[530,535] 114[536,537] 115[538,539] 116[540,541] 117[542,542] 120[543,543] 122[544,544] 124[545,546] 126[547,548] 128[549,553] 129[554,556] 130[557,557] 132[558,558] 137[559,559] 141[560,560] 142[561,561] 144[562,562] 145[563,563] 146[564,564] 149[565,565] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d15(0){ }d28(1){ }d38(2){ }d47(3){ }d48(7){ }d61(13){ }d68(14){ }d81(16){ }d88(17){ }d95(18){ }d102(19){ }d109(20){ }d116(21){ }d123(22){ }d130(23){ }d137(24){ }d144(25){ }d151(26){ }d158(27){ }d165(28){ }d172(29){ }d179(30){ }d186(31){ }d516(102){ }d517(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[15],1[28],2[38],3[47],7[48],13[61],14[68],16[81],17[88],18[95],19[102],20[109],21[116],22[123],23[130],24[137],25[144],26[151],27[158],28[165],29[172],30[179],31[186],102[516],103[517]
;; rd  kill	(171) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],1[16,17,18,19,20,21,22,23,24,25,26,27,28],2[29,30,31,32,33,34,35,36,37,38],3[39,40,41,42,43,44,45,46,47],7[48],13[61],14[62,63,64,65,66,67,68],16[75,76,77,78,79,80,81],17[82,83,84,85,86,87,88],18[89,90,91,92,93,94,95],19[96,97,98,99,100,101,102],20[103,104,105,106,107,108,109],21[110,111,112,113,114,115,116],22[117,118,119,120,121,122,123],23[124,125,126,127,128,129,130],24[131,132,133,134,135,136,137],25[138,139,140,141,142,143,144],26[145,146,147,148,149,150,151],27[152,153,154,155,156,157,158],28[159,160,161,162,163,164,165],29[166,167,168,169,170,171,172],30[173,174,175,176,177,178,179],31[180,181,182,183,184,185,186],102[516],103[517]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[48],13[61],102[516],103[517]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d48(bb 0 insn -1) }u1(13){ d61(bb 0 insn -1) }u2(102){ d516(bb 0 insn -1) }u3(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 128 129 130 132 144 145 146 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 124 128 129 130 132 144 145 146 149
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[48],13[61],102[516],103[517]
;; rd  gen 	(10) 0[10],124[546],128[550],129[555],130[557],132[558],144[562],145[563],146[564],149[565]
;; rd  kill	(39) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[62,63,64,65,66,67,68],124[545,546],128[549,550,551,552,553],129[554,555,556],130[557],132[558],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; rd  out 	(9) 7[48],13[61],102[516],103[517],124[546],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 2 13 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u54(7){ d48(bb 0 insn -1) }u55(13){ d61(bb 0 insn -1) }u56(102){ d516(bb 0 insn -1) }u57(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;; rd  gen 	(1) 100[508]
;; rd  kill	(11) 100[499,500,501,502,503,504,505,506,507,508,509]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; rd  out 	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u62(7){ d48(bb 0 insn -1) }u63(13){ d61(bb 0 insn -1) }u64(102){ d516(bb 0 insn -1) }u65(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 145
;; lr  def 	 114 116 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  gen 	 114 116 126
;; live  kill	
;; rd  in  	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;; rd  gen 	(3) 114[537],116[541],126[548]
;; rd  kill	(6) 114[536,537],116[540,541],126[547,548]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; rd  out 	(13) 7[48],13[61],102[516],103[517],114[537],116[541],124[545,546],126[548],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u70(7){ d48(bb 0 insn -1) }u71(13){ d61(bb 0 insn -1) }u72(102){ d516(bb 0 insn -1) }u73(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 116 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 114 116 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(18) 0[9],7[48],13[61],100[506],102[516],103[517],114[536,537],116[540,541],124[545,546],126[547,548],144[562],145[563],146[564],149[565]
;; rd  gen 	(5) 0[9],100[506],114[536],116[540],126[547]
;; rd  kill	(40) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[62,63,64,65,66,67,68],100[499,500,501,502,503,504,505,506,507,508,509],114[536,537],116[540,541],126[547,548]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 124 126 144 145 146 149
;; rd  out 	(13) 7[48],13[61],102[516],103[517],114[536],116[540],124[545,546],126[547],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 5 )->[6]->( 7 13 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u90(7){ d48(bb 0 insn -1) }u91(13){ d61(bb 0 insn -1) }u92(102){ d516(bb 0 insn -1) }u93(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 124 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 124 144 145 146 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(15) 0[9],7[48],13[61],100[506],102[516],103[517],114[536],116[540],124[545,546],126[547],144[562],145[563],146[564],149[565]
;; rd  gen 	(1) 100[505]
;; rd  kill	(11) 100[499,500,501,502,503,504,505,506,507,508,509]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; rd  out 	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u96(7){ d48(bb 0 insn -1) }u97(13){ d61(bb 0 insn -1) }u98(102){ d516(bb 0 insn -1) }u99(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 115 117 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; live  gen 	 100 [cc] 115 117 137
;; live  kill	
;; rd  in  	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;; rd  gen 	(4) 100[504],115[539],117[542],137[559]
;; rd  kill	(15) 100[499,500,501,502,503,504,505,506,507,508,509],115[538,539],117[542],137[559]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; rd  out 	(9) 7[48],13[61],102[516],103[517],115[539],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u107(7){ d48(bb 0 insn -1) }u108(13){ d61(bb 0 insn -1) }u109(102){ d516(bb 0 insn -1) }u110(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 146 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; live  gen 	 0 [r0] 1 [r1] 115 120
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[48],13[61],102[516],103[517],115[539],144[562],145[563],146[564],149[565]
;; rd  gen 	(3) 0[8],115[538],120[543]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[62,63,64,65,66,67,68],115[538,539],120[543]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; rd  out 	(9) 7[48],13[61],102[516],103[517],115[538],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 8 9 7 )->[9]->( 9 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u123(7){ d48(bb 0 insn -1) }u124(13){ d61(bb 0 insn -1) }u125(102){ d516(bb 0 insn -1) }u126(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 122 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; live  gen 	 100 [cc] 122 141 142
;; live  kill	
;; rd  in  	(14) 7[48],13[61],100[499],102[516],103[517],115[538,539],122[544],141[560],142[561],144[562],145[563],146[564],149[565]
;; rd  gen 	(4) 100[499],122[544],141[560],142[561]
;; rd  kill	(14) 100[499,500,501,502,503,504,505,506,507,508,509],122[544],141[560],142[561]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 144 145 146 149
;; rd  out 	(10) 7[48],13[61],102[516],103[517],115[538,539],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 9 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u137(7){ d48(bb 0 insn -1) }u138(13){ d61(bb 0 insn -1) }u139(102){ d516(bb 0 insn -1) }u140(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145 146 149
;; live  gen 	 124
;; live  kill	
;; rd  in  	(10) 7[48],13[61],102[516],103[517],115[538,539],144[562],145[563],146[564],149[565]
;; rd  gen 	(1) 124[545]
;; rd  kill	(2) 124[545,546]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; rd  out 	(9) 7[48],13[61],102[516],103[517],124[545],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 3 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u142(7){ d48(bb 0 insn -1) }u143(13){ d61(bb 0 insn -1) }u144(102){ d516(bb 0 insn -1) }u145(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;; rd  gen 	(0) 
;; rd  kill	(7) 14[62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[48],13[61],102[516],103[517]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 11 12 )->[12]->( 12 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u148(7){ d48(bb 0 insn -1) }u149(13){ d61(bb 0 insn -1) }u150(102){ d516(bb 0 insn -1) }u151(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[48],13[61],102[516],103[517]
;; rd  gen 	(0) 
;; rd  kill	(7) 14[62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[48],13[61],102[516],103[517]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( 10 6 )->[13]->( 3 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u156(7){ d48(bb 0 insn -1) }u157(13){ d61(bb 0 insn -1) }u158(102){ d516(bb 0 insn -1) }u159(103){ d517(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;; rd  gen 	(0) 
;; rd  kill	(7) 14[62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 144 145 146 149
;; rd  out 	(10) 7[48],13[61],102[516],103[517],124[545,546],144[562],145[563],146[564],149[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d61(bb 0 insn -1) }
;;   reg 102 { d516(bb 0 insn -1) }
;;   reg 103 { d517(bb 0 insn -1) }

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 40 to worklist
  Adding insn 65 to worklist
  Adding insn 52 to worklist
  Adding insn 69 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 101 to worklist
  Adding insn 92 to worklist
  Adding insn 145 to worklist
  Adding insn 137 to worklist
  Adding insn 123 to worklist
  Adding insn 170 to worklist
  Adding insn 194 to worklist
  Adding insn 215 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 215:
Processing use of (reg 0 r0) in insn 215:
  Adding insn 259 to worklist
Processing use of (reg 13 sp) in insn 194:
Processing use of (reg 0 r0) in insn 194:
  Adding insn 255 to worklist
Processing use of (reg 13 sp) in insn 170:
Processing use of (reg 0 r0) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 115 [ prephitmp_7 ]) in insn 123:
  Adding insn 77 to worklist
  Adding insn 95 to worklist
Processing use of (reg 146) in insn 95:
  Adding insn 243 to worklist
Processing use of (reg 146) in insn 77:
Processing use of (reg 115 [ prephitmp_7 ]) in insn 137:
Processing use of (reg 122 [ val ]) in insn 137:
  Adding insn 128 to worklist
Processing use of (reg 141 [ result ]) in insn 128:
Processing use of (reg 100 cc) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 142 [ result ]) in insn 144:
Processing use of (reg 13 sp) in insn 92:
Processing use of (reg 0 r0) in insn 92:
  Adding insn 258 to worklist
Processing use of (reg 1 r1) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 144) in insn 90:
  Adding insn 244 to worklist
Processing use of (reg 102 sfp) in insn 244:
Processing use of (reg 149) in insn 258:
  Adding insn 51 to worklist
Processing use of (reg 115 [ prephitmp_7 ]) in insn 101:
Processing use of (reg 120 [ _17 ]) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 102 sfp) in insn 100:
Processing use of (reg 115 [ prephitmp_7 ]) in insn 81:
Processing use of (reg 100 cc) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 137) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 117 [ _13 ]) in insn 82:
Processing use of (reg 100 cc) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 116 [ i ]) in insn 68:
  Adding insn 57 to worklist
Processing use of (reg 116 [ i ]) in insn 57:
  Adding insn 5 to worklist
Processing use of (reg 13 sp) in insn 52:
Processing use of (reg 0 r0) in insn 52:
  Adding insn 256 to worklist
Processing use of (reg 1 r1) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 114 [ _6 ]) in insn 50:
  Adding insn 4 to worklist
  Adding insn 62 to worklist
Processing use of (reg 126 [ ivtmp.138 ]) in insn 62:
  Adding insn 240 to worklist
Processing use of (reg 145 [ ivtmp.138 ]) in insn 240:
  Adding insn 10 to worklist
Processing use of (reg 102 sfp) in insn 10:
Processing use of (reg 124 [ prephitmp_35 ]) in insn 4:
  Adding insn 3 to worklist
  Adding insn 151 to worklist
Processing use of (reg 102 sfp) in insn 151:
Processing use of (reg 149) in insn 256:
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 114 [ _6 ]) in insn 64:
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 124 [ prephitmp_35 ]) in insn 39:
Processing use of (reg 0 r0) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 1 r1) in insn 13:
Processing use of (reg 2 r2) in insn 13:
Processing use of (reg 3 r3) in insn 13:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 13:
  Adding insn 245 to worklist
Processing use of (reg 128 [ ivtmp.138 ]) in insn 13:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 13:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 13:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 13:
Processing use of (reg 145 [ ivtmp.138 ]) in insn 245:
Processing use of (reg 129) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 129) in insn 12:
Processing use of (reg 129) in insn 12:
Processing use of (reg 129) in insn 12:
Processing use of (reg 129) in insn 12:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 1 r1) in insn 15:
Processing use of (reg 2 r2) in insn 15:
Processing use of (reg 3 r3) in insn 15:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 15:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 15:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 15:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 15:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 15:
Processing use of (reg 129) in insn 14:
Processing use of (reg 129) in insn 14:
Processing use of (reg 129) in insn 14:
Processing use of (reg 129) in insn 14:
Processing use of (reg 129) in insn 14:
Processing use of (reg 0 r0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 128 [ ivtmp.138 ]) in insn 17:
Processing use of (reg 129) in insn 16:
Processing use of (reg 129) in insn 16:
Processing use of (reg 1 r1) in insn 19:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 19:
Processing use of (reg 128 [ ivtmp.138 ]) in insn 23:
Processing use of (subreg (reg 130) 0) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 1 r1) in insn 21:
Processing use of (reg 13 sp) in insn 29:
Processing use of (reg 0 r0) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 1 r1) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 2 r2) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 132) in insn 28:
  Adding insn 24 to worklist
Processing use of (reg 102 sfp) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_transmit_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={16d,9u} r1={13d,7u} r2={10d,3u} r3={9d,2u} r7={1d,13u} r12={12d} r13={1d,19u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={11d,5u} r101={6d} r102={1d,27u,4e} r103={1d,12u} r104={6d} r105={6d} r106={6d} r114={2d,2u} r115={2d,6u} r116={2d,6u} r117={1d,1u} r120={1d,1u} r122={1d,3u} r124={2d,2u} r126={2d,1u} r128={5d,13u} r129={3d,12u} r130={1d,1u} r132={1d,1u} r137={1d,1u} r141={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,2u} r146={1d,2u} r149={1d,2u} 
;;    total ref usage 728{566d,158u,4e} in 191{185 regular + 6 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 10 2 (debug_marker) "../System/SCI.c":698:2 -1
     (nil))
(insn 10 8 245 2 (set (reg/f:SI 145 [ ivtmp.138 ])
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (nil))
(insn 245 10 11 2 (set (reg/f:SI 128 [ ivtmp.138 ])
        (reg/f:SI 145 [ ivtmp.138 ])) "../System/SCI.c":698:7 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))
        (nil)))
(insn 11 245 12 2 (set (reg/f:SI 129)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg/f:SI 129)
                (plus:SI (reg/f:SI 129)
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg/f:SI 128 [ ivtmp.138 ])
                (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 4 [0x4])) [0 message+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 8 [0x8])) [0 message+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 12 [0xc])) [0 message+12 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 129)
                (plus:SI (reg/f:SI 129)
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg/f:SI 128 [ ivtmp.138 ])
                (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 4 [0x4])) [0 message+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 8 [0x8])) [0 message+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 12 [0xc])) [0 message+28 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 461 {*ldm2_}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 17 16 19 2 (set (mem/c:SI (post_inc:SI (reg/f:SI 128 [ ivtmp.138 ])) [0 message+32 S4 A32])
        (reg:SI 0 r0)) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 128 [ ivtmp.138 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))
(insn 19 17 21 2 (set (mem/c:HI (post_inc:SI (reg/f:SI 128 [ ivtmp.138 ])) [0 message+36 S2 A32])
        (reg:HI 1 r1)) "../System/SCI.c":698:7 724 {*thumb2_movhi_vfp}
     (expr_list:REG_INC (reg/f:SI 128 [ ivtmp.138 ])
        (nil)))
(insn 21 19 23 2 (set (reg:SI 130)
        (lshiftrt:SI (reg:SI 1 r1)
            (const_int 16 [0x10]))) "../System/SCI.c":698:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))
(insn 23 21 24 2 (set (mem/c:QI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+38 S1 A16])
        (subreg:QI (reg:SI 130) 0)) "../System/SCI.c":698:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/f:SI 128 [ ivtmp.138 ])
            (nil))))
(insn 24 23 26 2 (set (reg/f:SI 132)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -61 [0xffffffffffffffc3]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (nil))
(insn 26 24 27 2 (set (reg:SI 2 r2)
        (const_int 61 [0x3d])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 0 r0)
        (reg/f:SI 132)) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -61 [0xffffffffffffffc3]))
            (nil))))
(call_insn 29 28 3 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":698:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(insn 3 29 243 2 (set (reg:SI 124 [ prephitmp_35 ])
        (const_int 84 [0x54])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 3 244 2 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 244 243 51 2 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b]))) 7 {*arm_addsi3}
     (nil))
(insn 51 244 229 2 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 229 51 31 3 168 (nil) [0 uses])
(note 31 229 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 3 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 37 36 38 3 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 38 37 39 3 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 39 38 40 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ prephitmp_35 ])
            (const_int 0 [0]))) "../System/SCI.c":514:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../System/SCI.c":514:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 32182996 (nil)))
 -> 154)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 43 42 240 4 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(insn 240 43 4 4 (set (reg:SI 126 [ ivtmp.138 ])
        (reg/f:SI 145 [ ivtmp.138 ])) -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))
        (nil)))
(insn 4 240 5 4 (set (reg:SI 114 [ _6 ])
        (reg:SI 124 [ prephitmp_35 ])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 63 4 (set (reg/v:SI 116 [ i ])
        (const_int 0 [0])) "../System/SCI.c":508:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 5 45 5 163 (nil) [1 uses])
(note 45 63 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 5 (var_location:SI i (reg/v:SI 116 [ i ])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI str (plus:SI (plus:SI (reg/f:SI 102 sfp)
            (reg/v:SI 116 [ i ]))
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 48 47 50 5 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 50 48 256 5 (set (reg:SI 1 r1)
        (reg:SI 114 [ _6 ])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
        (nil)))
(insn 256 50 52 5 (set (reg:SI 0 r0)
        (reg/f:SI 149)) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 52 256 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 53 52 54 5 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI D#33 (plus:SI (plus:SI (reg/f:SI 102 sfp)
            (reg/v:SI 116 [ i ]))
        (const_int -99 [0xffffffffffffff9d]))) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI str (debug_expr:SI D#33)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 57 56 58 5 (set (reg/v:SI 116 [ i ])
        (plus:SI (reg/v:SI 116 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":518:4 7 {*arm_addsi3}
     (nil))
(debug_insn 58 57 59 5 (var_location:SI i (reg/v:SI 116 [ i ])) -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI str (debug_expr:SI D#33)) -1
     (nil))
(debug_insn 60 59 62 5 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 62 60 64 5 (set (reg:SI 114 [ _6 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 126 [ ivtmp.138 ])) [0 MEM[base: _65, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 126 [ ivtmp.138 ])
        (nil)))
(insn 64 62 65 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _6 ])
            (const_int 0 [0]))) "../System/SCI.c":514:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../System/SCI.c":514:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(insn 68 67 69 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ i ])
            (const_int 0 [0]))) "../System/SCI.c":523:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ i ])
        (nil)))
(jump_insn 69 68 70 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 199)
            (pc))) "../System/SCI.c":523:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 461158348 (nil)))
 -> 199)
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:SI D#1 (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 77 75 78 7 (set (reg/f:SI 115 [ prephitmp_7 ])
        (mem/f/c:SI (reg/f:SI 146) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 78 77 79 7 (var_location:SI USARTx (reg/f:SI 115 [ prephitmp_7 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 80 79 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 81 80 82 7 (set (reg:SI 117 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ prephitmp_7 ])
                (const_int 28 [0x1c])) [18 _12->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 7 (set (reg:SI 137)
        (and:SI (reg:SI 117 [ _13 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _13 ])
        (nil)))
(insn 83 82 84 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 84 83 85 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 143)
(note 85 84 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 87 86 90 8 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 90 87 258 8 (set (reg:SI 1 r1)
        (reg/f:SI 144)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b]))
        (nil)))
(insn 258 90 92 8 (set (reg:SI 0 r0)
        (reg/f:SI 149)) "../System/SCI.c":534:4 -1
     (nil))
(call_insn 92 258 93 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 93 92 95 8 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 95 93 96 8 (set (reg/f:SI 115 [ prephitmp_7 ])
        (mem/f/c:SI (reg/f:SI 146) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 96 95 97 8 (var_location:SI USARTx (reg/f:SI 115 [ prephitmp_7 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 98 97 99 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 120 [ _17 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -101 [0xffffffffffffff9b])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 101 100 104 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ prephitmp_7 ])
                (const_int 40 [0x28])) [18 _15->TDR+0 S4 A32])
        (reg:SI 120 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _17 ])
        (nil)))
(debug_insn 104 101 105 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 105 104 106 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 108 107 109 8 (var_location:SI D#32 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 109 108 110 8 (var_location:SI USARTx (debug_expr:SI D#32)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 110 109 143 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 143 110 112 9 166 (nil) [2 uses])
(note 112 143 113 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 117 116 118 9 (var_location:SI D#31 (debug_expr:SI D#32)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 118 117 119 9 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 119 118 120 9 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 120 119 121 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 121 120 123 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 123 121 124 9 (set (reg:SI 141 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 115 [ prephitmp_7 ]) [18 *pretmp_4+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:SI result (reg:SI 141 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 125 124 126 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 126 125 127 9 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 127 126 128 9 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 128 127 129 9 (set (reg/v:SI 122 [ val ])
        (ior:SI (reg:SI 141 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ result ])
        (nil)))
(debug_insn 129 128 130 9 (var_location:SI val (reg/v:SI 122 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 130 129 131 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 131 130 132 9 (var_location:SI value (reg/v:SI 122 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 132 131 133 9 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 133 132 134 9 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 134 133 135 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 135 134 137 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 137 135 138 9 (parallel [
            (set (reg:SI 142 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 122 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 115 [ prephitmp_7 ]) [18 *pretmp_4+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 122 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 122 [ val ])
        (nil)))
(debug_insn 138 137 139 9 (var_location:SI result (reg:SI 142 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 139 138 140 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 140 139 141 9 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 141 140 142 9 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 142 141 144 9 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 144 142 145 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ result ])
        (nil)))
(jump_insn 145 144 146 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 143)
(note 146 145 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 10 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 149 148 150 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 150 149 151 10 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(insn 151 150 154 10 (set (reg:SI 124 [ prephitmp_35 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -100 [0xffffffffffffff9c])) [0 MEM[(char *)&message]+0 S1 A32]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 13
(code_label 154 151 155 11 162 (nil) [1 uses])
(note 155 154 156 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 159 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 159 158 160 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 160 159 161 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 161 160 162 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 162 161 163 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 163 162 164 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 164 163 165 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 165 164 166 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 166 165 167 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 167 166 168 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 168 167 169 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 169 168 170 11 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 170 169 171 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 171 170 196 11 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(code_label 196 171 172 12 167 (nil) [0 uses])
(note 172 196 173 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 12 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 174 173 175 12 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 175 174 176 12 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 176 175 177 12 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 177 176 178 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 178 177 179 12 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 179 178 180 12 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(debug_insn 180 179 181 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 181 180 182 12 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 182 181 183 12 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 183 182 184 12 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 184 183 185 12 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 185 184 186 12 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 186 185 187 12 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 187 186 188 12 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 188 187 189 12 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 189 188 190 12 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 190 189 191 12 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 191 190 192 12 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 192 191 255 12 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 255 192 194 12 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 194 255 195 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 195 194 199 12 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
      ; pc falls through to BB 12
(code_label 199 195 200 13 164 (nil) [1 uses])
(note 200 199 201 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 201 200 202 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 202 201 203 13 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 203 202 204 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 204 203 205 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 205 204 206 13 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 206 205 207 13 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 207 206 208 13 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 208 207 209 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 209 208 210 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 210 209 211 13 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 211 210 212 13 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 212 211 213 13 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 213 212 259 13 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 259 213 215 13 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 215 259 216 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 216 215 217 13 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(debug_insn 217 216 218 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 218 217 219 13 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 220 219 221 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 221 220 222 13 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 222 221 223 13 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 223 222 224 13 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 224 223 225 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 225 224 226 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 226 225 227 13 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 227 226 228 13 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 228 227 0 13 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))

;; Function SCI_demo_echo_with_interrupts (SCI_demo_echo_with_interrupts, funcdef_no=622, decl_uid=11115, cgraph_uid=626, symbol_order=631) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 20 (  1.8)


SCI_demo_echo_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,5u} r1={8d,3u} r2={6d,1u} r3={5d} r7={1d,10u} r12={8d} r13={1d,14u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={9d,5u} r101={4d} r102={1d,15u,2e} r103={1d,9u} r104={4d} r105={4d} r106={4d} r114={1d,5u} r116={2d,6u} r117={2d,3u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r125={2d,2u} r132={1d,1u} r135={1d,1u} r142={1d,2u} r143={1d,2u} r145={1d,2u} r146={1d,2u} r147={1d,2u} r150={1d,2u} r151={1d,2u} 
;;    total ref usage 482{381d,99u,2e} in 140{136 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361
;;  reg->defs[] map:	0[0,8] 1[9,16] 2[17,22] 3[23,27] 7[28,28] 12[29,36] 13[37,37] 14[38,42] 15[43,46] 16[47,51] 17[52,56] 18[57,61] 19[62,66] 20[67,71] 21[72,76] 22[77,81] 23[82,86] 24[87,91] 25[92,96] 26[97,101] 27[102,106] 28[107,111] 29[112,116] 30[117,121] 31[122,126] 48[127,130] 49[131,134] 50[135,138] 51[139,142] 52[143,146] 53[147,150] 54[151,154] 55[155,158] 56[159,162] 57[163,166] 58[167,170] 59[171,174] 60[175,178] 61[179,182] 62[183,186] 63[187,190] 64[191,194] 65[195,198] 66[199,202] 67[203,206] 68[207,210] 69[211,214] 70[215,218] 71[219,222] 72[223,226] 73[227,230] 74[231,234] 75[235,238] 76[239,242] 77[243,246] 78[247,250] 79[251,254] 80[255,258] 81[259,262] 82[263,266] 83[267,270] 84[271,274] 85[275,278] 86[279,282] 87[283,286] 88[287,290] 89[291,294] 90[295,298] 91[299,302] 92[303,306] 93[307,310] 94[311,314] 95[315,318] 96[319,322] 97[323,326] 98[327,330] 99[331,334] 100[335,343] 101[344,347] 102[348,348] 103[349,349] 104[350,353] 105[354,357] 106[358,361] 114[362,362] 116[363,364] 117[365,366] 118[367,367] 121[368,368] 123[369,369] 125[370,371] 132[372,372] 135[373,373] 142[374,374] 143[375,375] 145[376,376] 146[377,377] 147[378,378] 150[379,379] 151[380,380] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d22(2){ }d27(3){ }d28(7){ }d37(13){ }d42(14){ }d51(16){ }d56(17){ }d61(18){ }d66(19){ }d71(20){ }d76(21){ }d81(22){ }d86(23){ }d91(24){ }d96(25){ }d101(26){ }d106(27){ }d111(28){ }d116(29){ }d121(30){ }d126(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[8],1[16],2[22],3[27],7[28],13[37],14[42],16[51],17[56],18[61],19[66],20[71],21[76],22[81],23[86],24[91],25[96],26[101],27[106],28[111],29[116],30[121],31[126],102[348],103[349]
;; rd  kill	(117) 0[0,1,2,3,4,5,6,7,8],1[9,10,11,12,13,14,15,16],2[17,18,19,20,21,22],3[23,24,25,26,27],7[28],13[37],14[38,39,40,41,42],16[47,48,49,50,51],17[52,53,54,55,56],18[57,58,59,60,61],19[62,63,64,65,66],20[67,68,69,70,71],21[72,73,74,75,76],22[77,78,79,80,81],23[82,83,84,85,86],24[87,88,89,90,91],25[92,93,94,95,96],26[97,98,99,100,101],27[102,103,104,105,106],28[107,108,109,110,111],29[112,113,114,115,116],30[117,118,119,120,121],31[122,123,124,125,126],102[348],103[349]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[28],13[37],102[348],103[349]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d28(bb 0 insn -1) }u1(13){ d37(bb 0 insn -1) }u2(102){ d348(bb 0 insn -1) }u3(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145 146 147 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146 147 150 151
;; live  kill	
;; rd  in  	(4) 7[28],13[37],102[348],103[349]
;; rd  gen 	(5) 145[376],146[377],147[378],150[379],151[380]
;; rd  kill	(5) 145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; rd  out 	(9) 7[28],13[37],102[348],103[349],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 10 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(7){ d28(bb 0 insn -1) }u7(13){ d37(bb 0 insn -1) }u8(102){ d348(bb 0 insn -1) }u9(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; live  gen 	 0 [r0] 100 [cc] 114
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[28],13[37],102[348],103[349],125[370],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(3) 0[7],100[342],114[362]
;; rd  kill	(24) 0[0,1,2,3,4,5,6,7,8],14[38,39,40,41,42],100[335,336,337,338,339,340,341,342,343],114[362]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145 146 147 150 151
;; rd  out 	(10) 7[28],13[37],102[348],103[349],114[362],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d28(bb 0 insn -1) }u18(13){ d37(bb 0 insn -1) }u19(102){ d348(bb 0 insn -1) }u20(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 146 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145 146 147 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 117
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[28],13[37],102[348],103[349],114[362],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(2) 0[6],117[366]
;; rd  kill	(16) 0[0,1,2,3,4,5,6,7,8],14[38,39,40,41,42],117[365,366]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; rd  out 	(11) 7[28],13[37],102[348],103[349],114[362],117[366],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ d28(bb 0 insn -1) }u32(13){ d37(bb 0 insn -1) }u33(102){ d348(bb 0 insn -1) }u34(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 146 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 117 132
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(15) 0[5],7[28],13[37],100[339],102[348],103[349],114[362],117[365,366],132[372],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(4) 0[5],100[339],117[365],132[372]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8],14[38,39,40,41,42],100[335,336,337,338,339,340,341,342,343],117[365,366],132[372]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 145 146 147 150 151
;; rd  out 	(11) 7[28],13[37],102[348],103[349],114[362],117[365],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(7){ d28(bb 0 insn -1) }u47(13){ d37(bb 0 insn -1) }u48(102){ d348(bb 0 insn -1) }u49(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 116 118 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; live  gen 	 100 [cc] 116 118 135
;; live  kill	
;; rd  in  	(14) 0[5],7[28],13[37],100[339],102[348],103[349],114[362],117[365],132[372],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(4) 100[338],116[364],118[367],135[373]
;; rd  kill	(13) 100[335,336,337,338,339,340,341,342,343],116[363,364],118[367],135[373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; rd  out 	(10) 7[28],13[37],102[348],103[349],116[364],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ d28(bb 0 insn -1) }u58(13){ d37(bb 0 insn -1) }u59(102){ d348(bb 0 insn -1) }u60(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 147 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; live  gen 	 0 [r0] 1 [r1] 116 121
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[28],13[37],102[348],103[349],116[364],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(3) 0[4],116[363],121[368]
;; rd  kill	(17) 0[0,1,2,3,4,5,6,7,8],14[38,39,40,41,42],116[363,364],121[368]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; rd  out 	(10) 7[28],13[37],102[348],103[349],116[363],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 7 8 6 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u73(7){ d28(bb 0 insn -1) }u74(13){ d37(bb 0 insn -1) }u75(102){ d348(bb 0 insn -1) }u76(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 123 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; live  gen 	 100 [cc] 123 142 143
;; live  kill	
;; rd  in  	(15) 7[28],13[37],100[335],102[348],103[349],116[363,364],123[369],142[374],143[375],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(4) 100[335],123[369],142[374],143[375]
;; rd  kill	(12) 100[335,336,337,338,339,340,341,342,343],123[369],142[374],143[375]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145 146 147 150 151
;; rd  out 	(11) 7[28],13[37],102[348],103[349],116[363,364],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 8 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u87(7){ d28(bb 0 insn -1) }u88(13){ d37(bb 0 insn -1) }u89(102){ d348(bb 0 insn -1) }u90(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 150 151
;; live  gen 	 125
;; live  kill	
;; rd  in  	(14) 0[7],7[28],13[37],100[342],102[348],103[349],114[362],116[363,364],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(1) 125[371]
;; rd  kill	(2) 125[370,371]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; rd  out 	(10) 7[28],13[37],102[348],103[349],125[371],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 9 10 )->[10]->( 10 3 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u91(7){ d28(bb 0 insn -1) }u92(13){ d37(bb 0 insn -1) }u93(102){ d348(bb 0 insn -1) }u94(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(12) 7[28],13[37],100[336],102[348],103[349],125[370,371],145[376],146[377],147[378],150[379],151[380]
;; rd  gen 	(2) 100[336],125[370]
;; rd  kill	(11) 100[335,336,337,338,339,340,341,342,343],125[370,371]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 145 146 147 150 151
;; rd  out 	(10) 7[28],13[37],102[348],103[349],125[370],145[376],146[377],147[378],150[379],151[380]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 13 { d37(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 57 to worklist
  Adding insn 50 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 94 to worklist
  Adding insn 82 to worklist
  Adding insn 138 to worklist
  Adding insn 130 to worklist
  Adding insn 116 to worklist
  Adding insn 183 to worklist
Finished finding needed instructions:
Processing use of (reg 100 cc) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 125 [ ivtmp_24 ]) in insn 182:
  Adding insn 180 to worklist
Processing use of (reg 125 [ ivtmp_24 ]) in insn 180:
  Adding insn 4 to worklist
Processing use of (reg 116 [ prephitmp_11 ]) in insn 116:
  Adding insn 67 to worklist
  Adding insn 85 to worklist
Processing use of (reg 147) in insn 85:
  Adding insn 206 to worklist
Processing use of (reg 147) in insn 67:
Processing use of (reg 116 [ prephitmp_11 ]) in insn 130:
Processing use of (reg 123 [ val ]) in insn 130:
  Adding insn 121 to worklist
Processing use of (reg 142 [ result ]) in insn 121:
Processing use of (reg 100 cc) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 143 [ result ]) in insn 137:
Processing use of (reg 13 sp) in insn 82:
Processing use of (reg 0 r0) in insn 82:
  Adding insn 223 to worklist
Processing use of (reg 1 r1) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 145) in insn 80:
  Adding insn 207 to worklist
Processing use of (reg 102 sfp) in insn 207:
Processing use of (reg 151) in insn 223:
  Adding insn 49 to worklist
Processing use of (reg 116 [ prephitmp_11 ]) in insn 94:
Processing use of (reg 121 [ _18 ]) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 145) in insn 93:
Processing use of (reg 116 [ prephitmp_11 ]) in insn 71:
Processing use of (reg 100 cc) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 135) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 118 [ _14 ]) in insn 72:
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 0 r0) in insn 50:
  Adding insn 219 to worklist
Processing use of (reg 1 r1) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 132 [ MEM[(uint8_t *)&message] ]) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 146) in insn 46:
  Adding insn 204 to worklist
Processing use of (reg 102 sfp) in insn 204:
Processing use of (reg 151) in insn 219:
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 114 [ message_size ]) in insn 56:
  Adding insn 21 to worklist
Processing use of (reg 117 [ i ]) in insn 56:
  Adding insn 52 to worklist
Processing use of (reg 117 [ i ]) in insn 52:
  Adding insn 3 to worklist
Processing use of (reg 0 r0) in insn 21:
Processing use of (reg 13 sp) in insn 33:
Processing use of (reg 0 r0) in insn 33:
  Adding insn 221 to worklist
Processing use of (reg 1 r1) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 2 r2) in insn 33:
  Adding insn 30 to worklist
Processing use of (reg 114 [ message_size ]) in insn 30:
Processing use of (reg 146) in insn 31:
Processing use of (reg 150) in insn 221:
  Adding insn 19 to worklist
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 220 to worklist
Processing use of (reg 150) in insn 220:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 114 [ message_size ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


SCI_demo_echo_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,5u} r1={8d,3u} r2={6d,1u} r3={5d} r7={1d,10u} r12={8d} r13={1d,14u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={9d,5u} r101={4d} r102={1d,15u,2e} r103={1d,9u} r104={4d} r105={4d} r106={4d} r114={1d,5u} r116={2d,6u} r117={2d,3u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r125={2d,2u} r132={1d,1u} r135={1d,1u} r142={1d,2u} r143={1d,2u} r145={1d,2u} r146={1d,2u} r147={1d,2u} r150={1d,2u} r151={1d,2u} 
;;    total ref usage 482{381d,99u,2e} in 140{136 regular + 4 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../System/SCI.c":722:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":722:8 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":723:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":724:2 -1
     (nil))
(debug_insn 11 10 204 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":724:8 -1
     (nil))
(insn 204 11 206 2 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -512 [0xfffffffffffffe00]))) 7 {*arm_addsi3}
     (nil))
(insn 206 204 207 2 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 207 206 19 2 (set (reg/f:SI 145)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff]))) 7 {*arm_addsi3}
     (nil))
(insn 19 207 49 2 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 19 184 2 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 184 49 12 3 187 (nil) [0 uses])
(note 12 184 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 14 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../System/SCI.c":728:2 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../System/SCI.c":729:2 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../System/SCI.c":733:2 -1
     (nil))
(debug_insn 17 16 220 3 (debug_marker) "../System/SCI.c":739:3 -1
     (nil))
(insn 220 17 20 3 (set (reg:SI 0 r0)
        (reg/f:SI 150)) "../System/SCI.c":739:18 -1
     (nil))
(call_insn 20 220 21 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":739:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 21 20 22 3 (set (reg/v:SI 114 [ message_size ])
        (reg:SI 0 r0)) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 22 21 23 3 (var_location:SI message_size (reg/v:SI 114 [ message_size ])) "../System/SCI.c":739:18 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/SCI.c":742:3 -1
     (nil))
(insn 24 23 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ message_size ])
            (const_int 0 [0]))) "../System/SCI.c":742:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 154)
            (pc))) "../System/SCI.c":742:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 154)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 4 (debug_marker) "../System/SCI.c":746:4 -1
     (nil))
(insn 30 27 31 4 (set (reg:SI 2 r2)
        (reg/v:SI 114 [ message_size ])) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 221 4 (set (reg:SI 1 r1)
        (reg/f:SI 146)) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -512 [0xfffffffffffffe00]))
        (nil)))
(insn 221 31 33 4 (set (reg:SI 0 r0)
        (reg/f:SI 150)) "../System/SCI.c":746:4 -1
     (nil))
(call_insn 33 221 34 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>) [0 BUF_get_bytes S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":746:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 34 33 35 4 (debug_marker) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 35 34 36 4 (var_location:SI data (plus:SI (reg/f:SI 102 sfp)
        (const_int -512 [0xfffffffffffffe00]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI size (reg/v:SI 114 [ message_size ])) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker:BLK) "../System/SCI.c":564:6 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 39 38 191 4 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(debug_insn 191 39 3 4 (var_location:SI D#36 (const_int 0 [0])) -1
     (nil))
(insn 3 191 55 4 (set (reg/v:SI 117 [ i ])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 55 3 40 5 183 (nil) [1 uses])
(note 40 55 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 42 41 46 5 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 46 42 48 5 (set (reg:SI 132 [ MEM[(uint8_t *)&message] ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 146) [0 MEM[(uint8_t *)&message]+0 S1 A64]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 48 46 219 5 (set (reg:SI 1 r1)
        (reg:SI 132 [ MEM[(uint8_t *)&message] ])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ MEM[(uint8_t *)&message] ])
        (nil)))
(insn 219 48 50 5 (set (reg:SI 0 r0)
        (reg/f:SI 151)) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 219 51 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 51 50 190 5 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 190 51 52 5 (var_location:SI D#36 (plus:SI (reg/v:SI 117 [ i ])
        (const_int 1 [0x1]))) -1
     (nil))
(insn 52 190 53 5 (set (reg/v:SI 117 [ i ])
        (plus:SI (reg/v:SI 117 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(debug_insn 53 52 54 5 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 56 54 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ message_size ])
            (reg/v:SI 117 [ i ]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032180 (nil)))
 -> 55)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI D#3 (plus:SI (reg/f:SI 102 sfp)
        (const_int -512 [0xfffffffffffffe00]))) -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI D#4 (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 63 62 64 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 65 64 67 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 67 65 68 6 (set (reg/f:SI 116 [ prephitmp_11 ])
        (mem/f/c:SI (reg/f:SI 147) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 68 67 69 6 (var_location:SI USARTx (reg/f:SI 116 [ prephitmp_11 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 69 68 70 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 71 70 72 6 (set (reg:SI 118 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ prephitmp_11 ])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 135)
        (and:SI (reg:SI 118 [ _14 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _14 ])
        (nil)))
(insn 73 72 74 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 74 73 75 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 77 76 80 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 80 77 223 7 (set (reg:SI 1 r1)
        (reg/f:SI 145)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff]))
        (nil)))
(insn 223 80 82 7 (set (reg:SI 0 r0)
        (reg/f:SI 151)) "../System/SCI.c":534:4 -1
     (nil))
(call_insn 82 223 83 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 83 82 85 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 85 83 86 7 (set (reg/f:SI 116 [ prephitmp_11 ])
        (mem/f/c:SI (reg/f:SI 147) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 86 85 87 7 (var_location:SI USARTx (reg/f:SI 116 [ prephitmp_11 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 89 88 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 93 89 94 7 (set (reg:SI 121 [ _18 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 145) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 94 93 97 7 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ prephitmp_11 ])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 121 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _18 ])
        (nil)))
(debug_insn 97 94 98 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 98 97 99 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 99 98 100 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 100 99 101 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI D#35 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:SI USARTx (debug_expr:SI D#35)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 103 102 136 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 136 103 105 8 185 (nil) [2 uses])
(note 105 136 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 108 107 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 109 108 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 8 (var_location:SI D#34 (debug_expr:SI D#35)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 8 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 114 113 116 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 116 114 117 8 (set (reg:SI 142 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 116 [ prephitmp_11 ]) [18 *pretmp_1+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 117 116 118 8 (var_location:SI result (reg:SI 142 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 118 117 119 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 119 118 120 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 120 119 121 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 121 120 122 8 (set (reg/v:SI 123 [ val ])
        (ior:SI (reg:SI 142 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ result ])
        (nil)))
(debug_insn 122 121 123 8 (var_location:SI val (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 123 122 124 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 124 123 125 8 (var_location:SI value (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 125 124 126 8 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 126 125 127 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 127 126 128 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 128 127 130 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 130 128 131 8 (parallel [
            (set (reg:SI 143 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 116 [ prephitmp_11 ]) [18 *pretmp_1+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 123 [ val ])
        (nil)))
(debug_insn 131 130 132 8 (var_location:SI result (reg:SI 143 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 132 131 133 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 133 132 134 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 134 133 135 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 135 134 137 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 137 135 138 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ result ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ result ])
        (nil)))
(jump_insn 138 137 154 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 136)
(code_label 154 138 155 9 182 (nil) [1 uses])
(note 155 154 156 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 9 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 157 156 158 9 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 158 157 159 9 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 159 158 160 9 (debug_marker) "../System/SCI.c":766:3 -1
     (nil))
(debug_insn 160 159 161 9 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":766:7 -1
     (nil))
(debug_insn 161 160 162 9 (debug_marker) "../System/SCI.c":767:3 -1
     (nil))
(debug_insn 162 161 163 9 (debug_marker) "../System/SCI.c":767:7 -1
     (nil))
(debug_insn 163 162 164 9 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 164 163 165 9 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 165 164 166 9 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 4 9 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 4 166 181 9 (set (reg:SI 125 [ ivtmp_24 ])
        (const_int 500 [0x1f4])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 181 4 167 10 186 (nil) [1 uses])
(note 167 181 168 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 10 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 169 168 170 10 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 171 10 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 10 (debug_marker) "../System/SCI.c":769:4 -1
     (nil))
(debug_insn 172 171 173 10 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":769:8 -1
     (nil))
(debug_insn 173 172 174 10 (debug_marker) "../System/SCI.c":770:4 -1
     (nil))
(debug_insn 174 173 175 10 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":770:8 -1
     (nil))
(debug_insn 175 174 176 10 (debug_marker) "../System/SCI.c":767:33 -1
     (nil))
(debug_insn 176 175 177 10 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 177 176 178 10 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 178 177 179 10 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 179 178 180 10 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 180 179 182 10 (set (reg:SI 125 [ ivtmp_24 ])
        (plus:SI (reg:SI 125 [ ivtmp_24 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":767:3 7 {*arm_addsi3}
     (nil))
(insn 182 180 183 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ ivtmp_24 ])
            (const_int 0 [0]))) "../System/SCI.c":767:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 183 182 0 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 181)
            (pc))) "../System/SCI.c":767:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 181)
