
STM_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007550  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  080076e0  080076e0  000086e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007970  08007970  00009080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007970  08007970  00008970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007978  08007978  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007978  08007978  00008978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800797c  0800797c  0000897c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08007980  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  20000080  08007a00  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  08007a00  000096f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173f7  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003706  00000000  00000000  000204a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001328  00000000  00000000  00023bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb1  00000000  00000000  00024ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba78  00000000  00000000  00025d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018486  00000000  00000000  00051801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7b83  00000000  00000000  00069c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016180a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055b4  00000000  00000000  00161850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00166e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080076c8 	.word	0x080076c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080076c8 	.word	0x080076c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08e      	sub	sp, #56	@ 0x38
 80005a0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t CLIENT_BDADDR[] = {0xbb, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80005a2:	4a73      	ldr	r2, [pc, #460]	@ (8000770 <MX_BlueNRG_MS_Init+0x1d4>)
 80005a4:	f107 031c 	add.w	r3, r7, #28
 80005a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005ac:	6018      	str	r0, [r3, #0]
 80005ae:	3304      	adds	r3, #4
 80005b0:	8019      	strh	r1, [r3, #0]
  uint8_t SERVER_BDADDR[] = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80005b2:	4a70      	ldr	r2, [pc, #448]	@ (8000774 <MX_BlueNRG_MS_Init+0x1d8>)
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005bc:	6018      	str	r0, [r3, #0]
 80005be:	3304      	adds	r3, #4
 80005c0:	8019      	strh	r1, [r3, #0]

  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80005c2:	f000 f8fd 	bl	80007c0 <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80005c6:	2000      	movs	r0, #0
 80005c8:	f001 fa86 	bl	8001ad8 <BSP_PB_GetState>
 80005cc:	4603      	mov	r3, r0
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	4b69      	ldr	r3, [pc, #420]	@ (8000778 <MX_BlueNRG_MS_Init+0x1dc>)
 80005d2:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 80005d4:	2100      	movs	r1, #0
 80005d6:	4869      	ldr	r0, [pc, #420]	@ (800077c <MX_BlueNRG_MS_Init+0x1e0>)
 80005d8:	f005 fd82 	bl	80060e0 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 80005dc:	1cba      	adds	r2, r7, #2
 80005de:	1d7b      	adds	r3, r7, #5
 80005e0:	4611      	mov	r1, r2
 80005e2:	4618      	mov	r0, r3
 80005e4:	f005 fbf1 	bl	8005dca <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 80005e8:	f005 fc31 	bl	8005e4e <hci_reset>

  HAL_Delay(100);
 80005ec:	2064      	movs	r0, #100	@ 0x64
 80005ee:	f001 fc39 	bl	8001e64 <HAL_Delay>

  printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	4619      	mov	r1, r3
 80005f6:	887b      	ldrh	r3, [r7, #2]
 80005f8:	461a      	mov	r2, r3
 80005fa:	4861      	ldr	r0, [pc, #388]	@ (8000780 <MX_BlueNRG_MS_Init+0x1e4>)
 80005fc:	f006 f9fc 	bl	80069f8 <iprintf>

  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000600:	797b      	ldrb	r3, [r7, #5]
 8000602:	2b30      	cmp	r3, #48	@ 0x30
 8000604:	d902      	bls.n	800060c <MX_BlueNRG_MS_Init+0x70>
    bnrg_expansion_board = IDB05A1;
 8000606:	4b5f      	ldr	r3, [pc, #380]	@ (8000784 <MX_BlueNRG_MS_Init+0x1e8>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]
  }

  if (BLE_Role == CLIENT) {
 800060c:	4b5e      	ldr	r3, [pc, #376]	@ (8000788 <MX_BlueNRG_MS_Init+0x1ec>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d109      	bne.n	8000628 <MX_BlueNRG_MS_Init+0x8c>
    BLUENRG_memcpy(bdaddr, CLIENT_BDADDR, sizeof(CLIENT_BDADDR));
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	f107 021c 	add.w	r2, r7, #28
 800061c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000620:	6018      	str	r0, [r3, #0]
 8000622:	3304      	adds	r3, #4
 8000624:	8019      	strh	r1, [r3, #0]
 8000626:	e008      	b.n	800063a <MX_BlueNRG_MS_Init+0x9e>
  } else {
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	f107 0214 	add.w	r2, r7, #20
 8000630:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000634:	6018      	str	r0, [r3, #0]
 8000636:	3304      	adds	r3, #4
 8000638:	8019      	strh	r1, [r3, #0]
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800063a:	f107 030c 	add.w	r3, r7, #12
 800063e:	461a      	mov	r2, r3
 8000640:	2106      	movs	r1, #6
 8000642:	2000      	movs	r0, #0
 8000644:	f005 fb2b 	bl	8005c9e <aci_hal_write_config_data>
 8000648:	4603      	mov	r3, r0
 800064a:	627b      	str	r3, [r7, #36]	@ 0x24
                                  CONFIG_DATA_PUBADDR_LEN,
                                  bdaddr);
  if (ret) {
 800064c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800064e:	2b00      	cmp	r3, #0
 8000650:	d003      	beq.n	800065a <MX_BlueNRG_MS_Init+0xbe>
    printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 8000652:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000654:	484d      	ldr	r0, [pc, #308]	@ (800078c <MX_BlueNRG_MS_Init+0x1f0>)
 8000656:	f006 f9cf 	bl	80069f8 <iprintf>
  }

  ret = aci_gatt_init();
 800065a:	f004 ffcb 	bl	80055f4 <aci_gatt_init>
 800065e:	4603      	mov	r3, r0
 8000660:	627b      	str	r3, [r7, #36]	@ 0x24
  if (ret) {
 8000662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000664:	2b00      	cmp	r3, #0
 8000666:	d002      	beq.n	800066e <MX_BlueNRG_MS_Init+0xd2>
    printf("GATT_Init failed.\n");
 8000668:	4849      	ldr	r0, [pc, #292]	@ (8000790 <MX_BlueNRG_MS_Init+0x1f4>)
 800066a:	f006 fa35 	bl	8006ad8 <puts>
  }

  if (BLE_Role == SERVER) {
 800066e:	4b46      	ldr	r3, [pc, #280]	@ (8000788 <MX_BlueNRG_MS_Init+0x1ec>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d11e      	bne.n	80006b4 <MX_BlueNRG_MS_Init+0x118>
    if (bnrg_expansion_board == IDB05A1) {
 8000676:	4b43      	ldr	r3, [pc, #268]	@ (8000784 <MX_BlueNRG_MS_Init+0x1e8>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d10f      	bne.n	800069e <MX_BlueNRG_MS_Init+0x102>
      ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800067e:	f107 020a 	add.w	r2, r7, #10
 8000682:	1dbb      	adds	r3, r7, #6
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	f107 0308 	add.w	r3, r7, #8
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	4613      	mov	r3, r2
 800068e:	2207      	movs	r2, #7
 8000690:	2100      	movs	r1, #0
 8000692:	2001      	movs	r0, #1
 8000694:	f004 fd7f 	bl	8005196 <aci_gap_init_IDB05A1>
 8000698:	4603      	mov	r3, r0
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
 800069c:	e028      	b.n	80006f0 <MX_BlueNRG_MS_Init+0x154>
    }
    else {
      ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800069e:	1dbb      	adds	r3, r7, #6
 80006a0:	f107 0208 	add.w	r2, r7, #8
 80006a4:	f107 010a 	add.w	r1, r7, #10
 80006a8:	2001      	movs	r0, #1
 80006aa:	f004 fdc4 	bl	8005236 <aci_gap_init_IDB04A1>
 80006ae:	4603      	mov	r3, r0
 80006b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80006b2:	e01d      	b.n	80006f0 <MX_BlueNRG_MS_Init+0x154>
    }
  }
  else {
    if (bnrg_expansion_board == IDB05A1) {
 80006b4:	4b33      	ldr	r3, [pc, #204]	@ (8000784 <MX_BlueNRG_MS_Init+0x1e8>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d10f      	bne.n	80006dc <MX_BlueNRG_MS_Init+0x140>
      ret = aci_gap_init_IDB05A1(GAP_CENTRAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006bc:	f107 020a 	add.w	r2, r7, #10
 80006c0:	1dbb      	adds	r3, r7, #6
 80006c2:	9301      	str	r3, [sp, #4]
 80006c4:	f107 0308 	add.w	r3, r7, #8
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	4613      	mov	r3, r2
 80006cc:	2207      	movs	r2, #7
 80006ce:	2100      	movs	r1, #0
 80006d0:	2004      	movs	r0, #4
 80006d2:	f004 fd60 	bl	8005196 <aci_gap_init_IDB05A1>
 80006d6:	4603      	mov	r3, r0
 80006d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80006da:	e009      	b.n	80006f0 <MX_BlueNRG_MS_Init+0x154>
    }
    else {
      ret = aci_gap_init_IDB04A1(GAP_CENTRAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006dc:	1dbb      	adds	r3, r7, #6
 80006de:	f107 0208 	add.w	r2, r7, #8
 80006e2:	f107 010a 	add.w	r1, r7, #10
 80006e6:	2003      	movs	r0, #3
 80006e8:	f004 fda5 	bl	8005236 <aci_gap_init_IDB04A1>
 80006ec:	4603      	mov	r3, r0
 80006ee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  if (ret != BLE_STATUS_SUCCESS) {
 80006f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d002      	beq.n	80006fc <MX_BlueNRG_MS_Init+0x160>
    printf("GAP_Init failed.\n");
 80006f6:	4827      	ldr	r0, [pc, #156]	@ (8000794 <MX_BlueNRG_MS_Init+0x1f8>)
 80006f8:	f006 f9ee 	bl	8006ad8 <puts>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 80006fc:	2301      	movs	r3, #1
 80006fe:	9303      	str	r3, [sp, #12]
 8000700:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_BlueNRG_MS_Init+0x1fc>)
 8000702:	9302      	str	r3, [sp, #8]
 8000704:	2300      	movs	r3, #0
 8000706:	9301      	str	r3, [sp, #4]
 8000708:	2310      	movs	r3, #16
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2307      	movs	r3, #7
 800070e:	2200      	movs	r2, #0
 8000710:	2100      	movs	r1, #0
 8000712:	2001      	movs	r0, #1
 8000714:	f004 fec3 	bl	800549e <aci_gap_set_auth_requirement>
 8000718:	4603      	mov	r3, r0
 800071a:	627b      	str	r3, [r7, #36]	@ 0x24
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret == BLE_STATUS_SUCCESS) {
 800071c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800071e:	2b00      	cmp	r3, #0
 8000720:	d102      	bne.n	8000728 <MX_BlueNRG_MS_Init+0x18c>
    printf("BLE Stack Initialized.\n");
 8000722:	481e      	ldr	r0, [pc, #120]	@ (800079c <MX_BlueNRG_MS_Init+0x200>)
 8000724:	f006 f9d8 	bl	8006ad8 <puts>
  }

  if (BLE_Role == SERVER) {
 8000728:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_BlueNRG_MS_Init+0x1ec>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d111      	bne.n	8000754 <MX_BlueNRG_MS_Init+0x1b8>
    printf("SERVER: BLE Stack Initialized\n");
 8000730:	481b      	ldr	r0, [pc, #108]	@ (80007a0 <MX_BlueNRG_MS_Init+0x204>)
 8000732:	f006 f9d1 	bl	8006ad8 <puts>
    ret = Add_Sample_Service();
 8000736:	f000 f8f1 	bl	800091c <Add_Sample_Service>
 800073a:	4603      	mov	r3, r0
 800073c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (ret == BLE_STATUS_SUCCESS)
 800073e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000740:	2b00      	cmp	r3, #0
 8000742:	d103      	bne.n	800074c <MX_BlueNRG_MS_Init+0x1b0>
      printf("Service added successfully.\n");
 8000744:	4817      	ldr	r0, [pc, #92]	@ (80007a4 <MX_BlueNRG_MS_Init+0x208>)
 8000746:	f006 f9c7 	bl	8006ad8 <puts>
 800074a:	e006      	b.n	800075a <MX_BlueNRG_MS_Init+0x1be>
    else
      printf("Error while adding service.\n");
 800074c:	4816      	ldr	r0, [pc, #88]	@ (80007a8 <MX_BlueNRG_MS_Init+0x20c>)
 800074e:	f006 f9c3 	bl	8006ad8 <puts>
 8000752:	e002      	b.n	800075a <MX_BlueNRG_MS_Init+0x1be>

  } else {
    printf("CLIENT: BLE Stack Initialized\n");
 8000754:	4815      	ldr	r0, [pc, #84]	@ (80007ac <MX_BlueNRG_MS_Init+0x210>)
 8000756:	f006 f9bf 	bl	8006ad8 <puts>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 800075a:	2104      	movs	r1, #4
 800075c:	2001      	movs	r0, #1
 800075e:	f005 fb03 	bl	8005d68 <aci_hal_set_tx_power_level>
 8000762:	4603      	mov	r3, r0
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000766:	bf00      	nop
 8000768:	3728      	adds	r7, #40	@ 0x28
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	080077cc 	.word	0x080077cc
 8000774:	080077d4 	.word	0x080077d4
 8000778:	20000000 	.word	0x20000000
 800077c:	08000dc5 	.word	0x08000dc5
 8000780:	080076e0 	.word	0x080076e0
 8000784:	2000009c 	.word	0x2000009c
 8000788:	20000001 	.word	0x20000001
 800078c:	080076f4 	.word	0x080076f4
 8000790:	08007714 	.word	0x08007714
 8000794:	08007728 	.word	0x08007728
 8000798:	0001e240 	.word	0x0001e240
 800079c:	0800773c 	.word	0x0800773c
 80007a0:	08007754 	.word	0x08007754
 80007a4:	08007774 	.word	0x08007774
 80007a8:	08007790 	.word	0x08007790
 80007ac:	080077ac 	.word	0x080077ac

080007b0 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 80007b4:	f000 f812 	bl	80007dc <User_Process>
  hci_user_evt_proc();
 80007b8:	f005 fe0c 	bl	80063d4 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}

080007c0 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 80007c4:	2101      	movs	r1, #1
 80007c6:	2000      	movs	r0, #0
 80007c8:	f001 f932 	bl	8001a30 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f001 f89d 	bl	800190c <BSP_LED_Init>

  BSP_COM_Init(COM1);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f001 f9de 	bl	8001b94 <BSP_COM_Init>
}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}

080007dc <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 80007dc:	b5b0      	push	{r4, r5, r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
  if (set_connectable)
 80007e2:	4b3d      	ldr	r3, [pc, #244]	@ (80008d8 <User_Process+0xfc>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d00b      	beq.n	8000804 <User_Process+0x28>
  {
    /* Establish connection with remote device */
    Make_Connection();
 80007ec:	f000 f908 	bl	8000a00 <Make_Connection>
    set_connectable = FALSE;
 80007f0:	4b39      	ldr	r3, [pc, #228]	@ (80008d8 <User_Process+0xfc>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	701a      	strb	r2, [r3, #0]
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f001 f96e 	bl	8001ad8 <BSP_PB_GetState>
 80007fc:	4603      	mov	r3, r0
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	4b36      	ldr	r3, [pc, #216]	@ (80008dc <User_Process+0x100>)
 8000802:	701a      	strb	r2, [r3, #0]
  }

  if (BLE_Role == CLIENT)
 8000804:	4b36      	ldr	r3, [pc, #216]	@ (80008e0 <User_Process+0x104>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d12e      	bne.n	800086a <User_Process+0x8e>
  {
    /* Start TX handle Characteristic dynamic discovery if not yet done */
    if (connected && !end_read_tx_char_handle){
 800080c:	4b35      	ldr	r3, [pc, #212]	@ (80008e4 <User_Process+0x108>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d007      	beq.n	8000824 <User_Process+0x48>
 8000814:	4b34      	ldr	r3, [pc, #208]	@ (80008e8 <User_Process+0x10c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	d102      	bne.n	8000824 <User_Process+0x48>
      startReadTXCharHandle();
 800081e:	f000 f959 	bl	8000ad4 <startReadTXCharHandle>
 8000822:	e00a      	b.n	800083a <User_Process+0x5e>
    }
    /* Start RX handle Characteristic dynamic discovery if not yet done */
    else if (connected && !end_read_rx_char_handle){
 8000824:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <User_Process+0x108>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d006      	beq.n	800083a <User_Process+0x5e>
 800082c:	4b2f      	ldr	r3, [pc, #188]	@ (80008ec <User_Process+0x110>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	b2db      	uxtb	r3, r3
 8000832:	2b00      	cmp	r3, #0
 8000834:	d101      	bne.n	800083a <User_Process+0x5e>
      startReadRXCharHandle();
 8000836:	f000 f973 	bl	8000b20 <startReadRXCharHandle>
    }

    if (connected && end_read_tx_char_handle && end_read_rx_char_handle && !notification_enabled)
 800083a:	4b2a      	ldr	r3, [pc, #168]	@ (80008e4 <User_Process+0x108>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d013      	beq.n	800086a <User_Process+0x8e>
 8000842:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <User_Process+0x10c>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d00e      	beq.n	800086a <User_Process+0x8e>
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <User_Process+0x110>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d009      	beq.n	800086a <User_Process+0x8e>
 8000856:	4b26      	ldr	r3, [pc, #152]	@ (80008f0 <User_Process+0x114>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	d104      	bne.n	800086a <User_Process+0x8e>
    {
      BSP_LED_Off(LED2); //end of the connection and chars discovery phase
 8000860:	2000      	movs	r0, #0
 8000862:	f001 f87b 	bl	800195c <BSP_LED_Off>
      enableNotification();
 8000866:	f000 f9d7 	bl	8000c18 <enableNotification>
    }
  }

  /* Check if the User Button has been pushed */
  if (user_button_pressed)
 800086a:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <User_Process+0x118>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	2b00      	cmp	r3, #0
 8000872:	d02c      	beq.n	80008ce <User_Process+0xf2>
  {
    /* Debouncing */
    HAL_Delay(50);
 8000874:	2032      	movs	r0, #50	@ 0x32
 8000876:	f001 faf5 	bl	8001e64 <HAL_Delay>

    /* Wait until the User Button is released */
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 800087a:	bf00      	nop
 800087c:	2000      	movs	r0, #0
 800087e:	f001 f92b 	bl	8001ad8 <BSP_PB_GetState>
 8000882:	4602      	mov	r2, r0
 8000884:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <User_Process+0x100>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b00      	cmp	r3, #0
 800088c:	bf0c      	ite	eq
 800088e:	2301      	moveq	r3, #1
 8000890:	2300      	movne	r3, #0
 8000892:	b2db      	uxtb	r3, r3
 8000894:	429a      	cmp	r2, r3
 8000896:	d0f1      	beq.n	800087c <User_Process+0xa0>

    /* Debouncing */
    HAL_Delay(50);
 8000898:	2032      	movs	r0, #50	@ 0x32
 800089a:	f001 fae3 	bl	8001e64 <HAL_Delay>

    if (connected && notification_enabled)
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <User_Process+0x108>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d010      	beq.n	80008c8 <User_Process+0xec>
 80008a6:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <User_Process+0x114>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d00b      	beq.n	80008c8 <User_Process+0xec>
    {
      /* Send a toggle command to the remote device */
      uint8_t data[20] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F','G','H','I','J'};
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <User_Process+0x11c>)
 80008b2:	1d3c      	adds	r4, r7, #4
 80008b4:	461d      	mov	r5, r3
 80008b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ba:	682b      	ldr	r3, [r5, #0]
 80008bc:	6023      	str	r3, [r4, #0]
      sendData(data, sizeof(data));
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2114      	movs	r1, #20
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 f978 	bl	8000bb8 <sendData>
                                * is called in main().
                                * E.g. it can be enabled for debugging. */
    }

    /* Reset the User Button flag */
    user_button_pressed = 0;
 80008c8:	4b0a      	ldr	r3, [pc, #40]	@ (80008f4 <User_Process+0x118>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
  }
}
 80008ce:	bf00      	nop
 80008d0:	3718      	adds	r7, #24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bdb0      	pop	{r4, r5, r7, pc}
 80008d6:	bf00      	nop
 80008d8:	20000002 	.word	0x20000002
 80008dc:	20000000 	.word	0x20000000
 80008e0:	20000001 	.word	0x20000001
 80008e4:	200000a0 	.word	0x200000a0
 80008e8:	200000a9 	.word	0x200000a9
 80008ec:	200000aa 	.word	0x200000aa
 80008f0:	200000a6 	.word	0x200000a6
 80008f4:	2000009d 	.word	0x2000009d
 80008f8:	080077dc 	.word	0x080077dc

080008fc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8000906:	4b04      	ldr	r3, [pc, #16]	@ (8000918 <BSP_PB_Callback+0x1c>)
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
}
 800090c:	bf00      	nop
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	2000009d 	.word	0x2000009d

0800091c <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 800091c:	b590      	push	{r4, r7, lr}
 800091e:	b095      	sub	sp, #84	@ 0x54
 8000920:	af06      	add	r7, sp, #24
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 8000922:	4b31      	ldr	r3, [pc, #196]	@ (80009e8 <Add_Sample_Service+0xcc>)
 8000924:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000928:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800092a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 800092e:	4b2f      	ldr	r3, [pc, #188]	@ (80009ec <Add_Sample_Service+0xd0>)
 8000930:	f107 0414 	add.w	r4, r7, #20
 8000934:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000936:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 800093a:	4b2d      	ldr	r3, [pc, #180]	@ (80009f0 <Add_Sample_Service+0xd4>)
 800093c:	1d3c      	adds	r4, r7, #4
 800093e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 8000944:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000948:	4b2a      	ldr	r3, [pc, #168]	@ (80009f4 <Add_Sample_Service+0xd8>)
 800094a:	9300      	str	r3, [sp, #0]
 800094c:	2307      	movs	r3, #7
 800094e:	2201      	movs	r2, #1
 8000950:	2002      	movs	r0, #2
 8000952:	f004 fe72 	bl	800563a <aci_gatt_add_serv>
 8000956:	4603      	mov	r3, r0
 8000958:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800095c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000960:	2b00      	cmp	r3, #0
 8000962:	d136      	bne.n	80009d2 <Add_Sample_Service+0xb6>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 8000964:	4b23      	ldr	r3, [pc, #140]	@ (80009f4 <Add_Sample_Service+0xd8>)
 8000966:	8818      	ldrh	r0, [r3, #0]
 8000968:	f107 0214 	add.w	r2, r7, #20
 800096c:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <Add_Sample_Service+0xdc>)
 800096e:	9305      	str	r3, [sp, #20]
 8000970:	2301      	movs	r3, #1
 8000972:	9304      	str	r3, [sp, #16]
 8000974:	2310      	movs	r3, #16
 8000976:	9303      	str	r3, [sp, #12]
 8000978:	2300      	movs	r3, #0
 800097a:	9302      	str	r3, [sp, #8]
 800097c:	2300      	movs	r3, #0
 800097e:	9301      	str	r3, [sp, #4]
 8000980:	2310      	movs	r3, #16
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2314      	movs	r3, #20
 8000986:	2102      	movs	r1, #2
 8000988:	f004 fee0 	bl	800574c <aci_gatt_add_char>
 800098c:	4603      	mov	r3, r0
 800098e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000992:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000996:	2b00      	cmp	r3, #0
 8000998:	d11d      	bne.n	80009d6 <Add_Sample_Service+0xba>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <Add_Sample_Service+0xd8>)
 800099c:	8818      	ldrh	r0, [r3, #0]
 800099e:	1d3a      	adds	r2, r7, #4
 80009a0:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <Add_Sample_Service+0xe0>)
 80009a2:	9305      	str	r3, [sp, #20]
 80009a4:	2301      	movs	r3, #1
 80009a6:	9304      	str	r3, [sp, #16]
 80009a8:	2310      	movs	r3, #16
 80009aa:	9303      	str	r3, [sp, #12]
 80009ac:	2301      	movs	r3, #1
 80009ae:	9302      	str	r3, [sp, #8]
 80009b0:	2300      	movs	r3, #0
 80009b2:	9301      	str	r3, [sp, #4]
 80009b4:	230c      	movs	r3, #12
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	2314      	movs	r3, #20
 80009ba:	2102      	movs	r1, #2
 80009bc:	f004 fec6 	bl	800574c <aci_gatt_add_char>
 80009c0:	4603      	mov	r3, r0
 80009c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d105      	bne.n	80009da <Add_Sample_Service+0xbe>

  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 80009ce:	2300      	movs	r3, #0
 80009d0:	e005      	b.n	80009de <Add_Sample_Service+0xc2>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009d2:	bf00      	nop
 80009d4:	e002      	b.n	80009dc <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009d6:	bf00      	nop
 80009d8:	e000      	b.n	80009dc <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009da:	bf00      	nop

fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 80009dc:	2347      	movs	r3, #71	@ 0x47
}
 80009de:	4618      	mov	r0, r3
 80009e0:	373c      	adds	r7, #60	@ 0x3c
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd90      	pop	{r4, r7, pc}
 80009e6:	bf00      	nop
 80009e8:	080077f0 	.word	0x080077f0
 80009ec:	08007800 	.word	0x08007800
 80009f0:	08007810 	.word	0x08007810
 80009f4:	200000b0 	.word	0x200000b0
 80009f8:	200000b2 	.word	0x200000b2
 80009fc:	200000b4 	.word	0x200000b4

08000a00 <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None
 * @retval None
 */
void Make_Connection(void)
{
 8000a00:	b590      	push	{r4, r7, lr}
 8000a02:	b08f      	sub	sp, #60	@ 0x3c
 8000a04:	af08      	add	r7, sp, #32
  tBleStatus ret;

  if(BLE_Role == CLIENT) {
 8000a06:	4b2e      	ldr	r3, [pc, #184]	@ (8000ac0 <Make_Connection+0xc0>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d132      	bne.n	8000a74 <Make_Connection+0x74>

    printf("Client Create Connection\n");
 8000a0e:	482d      	ldr	r0, [pc, #180]	@ (8000ac4 <Make_Connection+0xc4>)
 8000a10:	f006 f862 	bl	8006ad8 <puts>
    tBDAddr bdaddr = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000a14:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac8 <Make_Connection+0xc8>)
 8000a16:	f107 0310 	add.w	r3, r7, #16
 8000a1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a1e:	6018      	str	r0, [r3, #0]
 8000a20:	3304      	adds	r3, #4
 8000a22:	8019      	strh	r1, [r3, #0]

    BSP_LED_On(LED2); //To indicate the start of the connection and discovery phase
 8000a24:	2000      	movs	r0, #0
 8000a26:	f000 ff83 	bl	8001930 <BSP_LED_On>

    /*
    Scan_Interval, Scan_Window, Peer_Address_Type, Peer_Address, Own_Address_Type, Conn_Interval_Min,
    Conn_Interval_Max, Conn_Latency, Supervision_Timeout, Conn_Len_Min, Conn_Len_Max
    */
    ret = aci_gap_create_connection(SCAN_P, SCAN_L, PUBLIC_ADDR, bdaddr, PUBLIC_ADDR, CONN_P1, CONN_P2, 0,
 8000a2a:	f107 0310 	add.w	r3, r7, #16
 8000a2e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000a32:	9206      	str	r2, [sp, #24]
 8000a34:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000a38:	9205      	str	r2, [sp, #20]
 8000a3a:	223c      	movs	r2, #60	@ 0x3c
 8000a3c:	9204      	str	r2, [sp, #16]
 8000a3e:	2200      	movs	r2, #0
 8000a40:	9203      	str	r2, [sp, #12]
 8000a42:	2228      	movs	r2, #40	@ 0x28
 8000a44:	9202      	str	r2, [sp, #8]
 8000a46:	2228      	movs	r2, #40	@ 0x28
 8000a48:	9201      	str	r2, [sp, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	9200      	str	r2, [sp, #0]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a54:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000a58:	f004 fd78 	bl	800554c <aci_gap_create_connection>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	75fb      	strb	r3, [r7, #23]
                                    SUPERV_TIMEOUT, CONN_L1 , CONN_L2);

    if (ret != 0){
 8000a60:	7dfb      	ldrb	r3, [r7, #23]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d027      	beq.n	8000ab6 <Make_Connection+0xb6>
      printf("Error while starting connection.\n");
 8000a66:	4819      	ldr	r0, [pc, #100]	@ (8000acc <Make_Connection+0xcc>)
 8000a68:	f006 f836 	bl	8006ad8 <puts>
      HAL_Delay(100);
 8000a6c:	2064      	movs	r0, #100	@ 0x64
 8000a6e:	f001 f9f9 	bl	8001e64 <HAL_Delay>
    */
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
                                   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
    PRINTF("%d\n",ret);
  }
}
 8000a72:	e020      	b.n	8000ab6 <Make_Connection+0xb6>
    const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','l','u','e','N','R','G','_','C','h','a','t'};
 8000a74:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <Make_Connection+0xd0>)
 8000a76:	463c      	mov	r4, r7
 8000a78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a7a:	c407      	stmia	r4!, {r0, r1, r2}
 8000a7c:	7023      	strb	r3, [r4, #0]
    hci_le_set_scan_resp_data(0,NULL);
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2000      	movs	r0, #0
 8000a82:	f005 fa50 	bl	8005f26 <hci_le_set_scan_resp_data>
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8000a86:	2300      	movs	r3, #0
 8000a88:	9306      	str	r3, [sp, #24]
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	9305      	str	r3, [sp, #20]
 8000a8e:	2300      	movs	r3, #0
 8000a90:	9304      	str	r3, [sp, #16]
 8000a92:	2300      	movs	r3, #0
 8000a94:	9303      	str	r3, [sp, #12]
 8000a96:	463b      	mov	r3, r7
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	230d      	movs	r3, #13
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000aa8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000aac:	2000      	movs	r0, #0
 8000aae:	f004 fc0c 	bl	80052ca <aci_gap_set_discoverable>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	75fb      	strb	r3, [r7, #23]
}
 8000ab6:	bf00      	nop
 8000ab8:	371c      	adds	r7, #28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd90      	pop	{r4, r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000001 	.word	0x20000001
 8000ac4:	08007820 	.word	0x08007820
 8000ac8:	08007860 	.word	0x08007860
 8000acc:	0800783c 	.word	0x0800783c
 8000ad0:	08007868 	.word	0x08007868

08000ad4 <startReadTXCharHandle>:
 * @brief  Discovery TX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadTXCharHandle(void)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b087      	sub	sp, #28
 8000ad8:	af02      	add	r7, sp, #8
  if (!start_read_tx_char_handle)
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <startReadTXCharHandle+0x40>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d112      	bne.n	8000b0a <startReadTXCharHandle+0x36>
  {
    PRINTF("Start reading TX Char Handle\n");

    const uint8_t charUuid128_TX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <startReadTXCharHandle+0x44>)
 8000ae6:	463c      	mov	r4, r7
 8000ae8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000aea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_TX);
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <startReadTXCharHandle+0x48>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	b298      	uxth	r0, r3
 8000af4:	463b      	mov	r3, r7
 8000af6:	9300      	str	r3, [sp, #0]
 8000af8:	2302      	movs	r3, #2
 8000afa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000afe:	2101      	movs	r1, #1
 8000b00:	f004 ff7f 	bl	8005a02 <aci_gatt_disc_charac_by_uuid>
    start_read_tx_char_handle = TRUE;
 8000b04:	4b03      	ldr	r3, [pc, #12]	@ (8000b14 <startReadTXCharHandle+0x40>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	3714      	adds	r7, #20
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd90      	pop	{r4, r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200000a7 	.word	0x200000a7
 8000b18:	08007800 	.word	0x08007800
 8000b1c:	200000a4 	.word	0x200000a4

08000b20 <startReadRXCharHandle>:
 * @brief  Discovery RX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadRXCharHandle(void)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af02      	add	r7, sp, #8
  if (!start_read_rx_char_handle)
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <startReadRXCharHandle+0x40>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d112      	bne.n	8000b56 <startReadRXCharHandle+0x36>
  {
    PRINTF("Start reading RX Char Handle\n");

    const uint8_t charUuid128_RX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000b30:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <startReadRXCharHandle+0x44>)
 8000b32:	463c      	mov	r4, r7
 8000b34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_RX);
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <startReadRXCharHandle+0x48>)
 8000b3c:	881b      	ldrh	r3, [r3, #0]
 8000b3e:	b298      	uxth	r0, r3
 8000b40:	463b      	mov	r3, r7
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	2302      	movs	r3, #2
 8000b46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	f004 ff59 	bl	8005a02 <aci_gatt_disc_charac_by_uuid>
    start_read_rx_char_handle = TRUE;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <startReadRXCharHandle+0x40>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	701a      	strb	r2, [r3, #0]
  }
}
 8000b56:	bf00      	nop
 8000b58:	3714      	adds	r7, #20
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd90      	pop	{r4, r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200000a8 	.word	0x200000a8
 8000b64:	08007810 	.word	0x08007810
 8000b68:	200000a4 	.word	0x200000a4

08000b6c <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	460b      	mov	r3, r1
 8000b76:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8000b78:	2000      	movs	r0, #0
 8000b7a:	f000 ff05 	bl	8001988 <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	e009      	b.n	8000b98 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f005 ff45 	bl	8006a1c <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3301      	adds	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	78fb      	ldrb	r3, [r7, #3]
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	dbf1      	blt.n	8000b84 <receiveData+0x18>
  }
  fflush(stdout);
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <receiveData+0x48>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f005 fe50 	bl	800684c <fflush>
}
 8000bac:	bf00      	nop
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000030 	.word	0x20000030

08000bb8 <sendData>:
 * @param  data_buffer : pointer to data to be sent
 * @param  Nb_bytes : number of bytes to send
 * @retval None
 */
void sendData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af02      	add	r7, sp, #8
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	70fb      	strb	r3, [r7, #3]
  if(BLE_Role == SERVER) {
 8000bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c04 <sendData+0x4c>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d10b      	bne.n	8000be4 <sendData+0x2c>
    aci_gatt_update_char_value(sampleServHandle,TXCharHandle, 0, Nb_bytes, data_buffer);
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <sendData+0x50>)
 8000bce:	8818      	ldrh	r0, [r3, #0]
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <sendData+0x54>)
 8000bd2:	8819      	ldrh	r1, [r3, #0]
 8000bd4:	78fa      	ldrb	r2, [r7, #3]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	2200      	movs	r2, #0
 8000bde:	f004 fe80 	bl	80058e2 <aci_gatt_update_char_value>
  }
  else {
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
  }
}
 8000be2:	e00a      	b.n	8000bfa <sendData+0x42>
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
 8000be4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <sendData+0x58>)
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	b298      	uxth	r0, r3
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <sendData+0x5c>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	b299      	uxth	r1, r3
 8000bf2:	78fa      	ldrb	r2, [r7, #3]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f005 f80d 	bl	8005c14 <aci_gatt_write_without_response>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000001 	.word	0x20000001
 8000c08:	200000b0 	.word	0x200000b0
 8000c0c:	200000b2 	.word	0x200000b2
 8000c10:	200000a4 	.word	0x200000a4
 8000c14:	200000ae 	.word	0x200000ae

08000c18 <enableNotification>:
 * @brief  Enable notification
 * @param  None
 * @retval None
 */
void enableNotification(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
  uint8_t client_char_conf_data[] = {0x01, 0x00}; // Enable notifications
 8000c1e:	2301      	movs	r3, #1
 8000c20:	803b      	strh	r3, [r7, #0]

  uint32_t tickstart = HAL_GetTick();
 8000c22:	f001 f913 	bl	8001e4c <HAL_GetTick>
 8000c26:	6078      	str	r0, [r7, #4]

  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000c28:	e008      	b.n	8000c3c <enableNotification+0x24>
    /* Radio is busy */
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000c2a:	f001 f90f 	bl	8001e4c <HAL_GetTick>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d80e      	bhi.n	8000c5a <enableNotification+0x42>
  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c6c <enableNotification+0x54>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	b298      	uxth	r0, r3
 8000c42:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <enableNotification+0x58>)
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	3302      	adds	r3, #2
 8000c48:	b299      	uxth	r1, r3
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	f004 ff66 	bl	8005b1e <aci_gatt_write_charac_descriptor>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b46      	cmp	r3, #70	@ 0x46
 8000c56:	d0e8      	beq.n	8000c2a <enableNotification+0x12>
 8000c58:	e000      	b.n	8000c5c <enableNotification+0x44>
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000c5a:	bf00      	nop
  }
  notification_enabled = TRUE;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <enableNotification+0x5c>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200000a4 	.word	0x200000a4
 8000c70:	200000ac 	.word	0x200000ac
 8000c74:	200000a6 	.word	0x200000a6

08000c78 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	603a      	str	r2, [r7, #0]
 8000c82:	80fb      	strh	r3, [r7, #6]
 8000c84:	460b      	mov	r3, r1
 8000c86:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1){
 8000c88:	88fa      	ldrh	r2, [r7, #6]
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <Attribute_Modified_CB+0x4c>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d105      	bne.n	8000ca0 <Attribute_Modified_CB+0x28>
    receiveData(att_data, data_length);
 8000c94:	797b      	ldrb	r3, [r7, #5]
 8000c96:	4619      	mov	r1, r3
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	f7ff ff67 	bl	8000b6c <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 8000c9e:	e00c      	b.n	8000cba <Attribute_Modified_CB+0x42>
  } else if (handle == TXCharHandle + 2) {
 8000ca0:	88fa      	ldrh	r2, [r7, #6]
 8000ca2:	4b09      	ldr	r3, [pc, #36]	@ (8000cc8 <Attribute_Modified_CB+0x50>)
 8000ca4:	881b      	ldrh	r3, [r3, #0]
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d106      	bne.n	8000cba <Attribute_Modified_CB+0x42>
    if(att_data[0] == 0x01)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d102      	bne.n	8000cba <Attribute_Modified_CB+0x42>
      notification_enabled = TRUE;
 8000cb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <Attribute_Modified_CB+0x54>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	701a      	strb	r2, [r3, #0]
}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200000b4 	.word	0x200000b4
 8000cc8:	200000b2 	.word	0x200000b2
 8000ccc:	200000a6 	.word	0x200000a6

08000cd0 <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <GAP_ConnectionComplete_CB+0x54>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8000ce2:	4a11      	ldr	r2, [pc, #68]	@ (8000d28 <GAP_ConnectionComplete_CB+0x58>)
 8000ce4:	887b      	ldrh	r3, [r7, #2]
 8000ce6:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 8000ce8:	4810      	ldr	r0, [pc, #64]	@ (8000d2c <GAP_ConnectionComplete_CB+0x5c>)
 8000cea:	f005 fe85 	bl	80069f8 <iprintf>
  for(int i = 5; i > 0; i--){
 8000cee:	2305      	movs	r3, #5
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	e00a      	b.n	8000d0a <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	480c      	ldr	r0, [pc, #48]	@ (8000d30 <GAP_ConnectionComplete_CB+0x60>)
 8000d00:	f005 fe7a 	bl	80069f8 <iprintf>
  for(int i = 5; i > 0; i--){
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3b01      	subs	r3, #1
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	dcf1      	bgt.n	8000cf4 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <GAP_ConnectionComplete_CB+0x64>)
 8000d18:	f005 fe6e 	bl	80069f8 <iprintf>
}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200000a0 	.word	0x200000a0
 8000d28:	200000a4 	.word	0x200000a4
 8000d2c:	08007878 	.word	0x08007878
 8000d30:	08007890 	.word	0x08007890
 8000d34:	08007898 	.word	0x08007898

08000d38 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  connected = FALSE;
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <GAP_DisconnectionComplete_CB+0x38>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 8000d42:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <GAP_DisconnectionComplete_CB+0x3c>)
 8000d44:	f005 fec8 	bl	8006ad8 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8000d48:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <GAP_DisconnectionComplete_CB+0x40>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8000d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <GAP_DisconnectionComplete_CB+0x44>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8000d54:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <GAP_DisconnectionComplete_CB+0x48>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <GAP_DisconnectionComplete_CB+0x4c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8000d60:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <GAP_DisconnectionComplete_CB+0x50>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <GAP_DisconnectionComplete_CB+0x54>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	701a      	strb	r2, [r3, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200000a0 	.word	0x200000a0
 8000d74:	080078a0 	.word	0x080078a0
 8000d78:	20000002 	.word	0x20000002
 8000d7c:	200000a6 	.word	0x200000a6
 8000d80:	200000a7 	.word	0x200000a7
 8000d84:	200000a8 	.word	0x200000a8
 8000d88:	200000a9 	.word	0x200000a9
 8000d8c:	200000aa 	.word	0x200000aa

08000d90 <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	603a      	str	r2, [r7, #0]
 8000d9a:	80fb      	strh	r3, [r7, #6]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 8000da0:	88fa      	ldrh	r2, [r7, #6]
 8000da2:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <GATT_Notification_CB+0x30>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	3301      	adds	r3, #1
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d104      	bne.n	8000db6 <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 8000dac:	797b      	ldrb	r3, [r7, #5]
 8000dae:	4619      	mov	r1, r3
 8000db0:	6838      	ldr	r0, [r7, #0]
 8000db2:	f7ff fedb 	bl	8000b6c <receiveData>
  }
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200000ac 	.word	0x200000ac

08000dc4 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08c      	sub	sp, #48	@ 0x30
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8000dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 8000dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b04      	cmp	r3, #4
 8000ddc:	f040 80e2 	bne.w	8000fa4 <user_notify+0x1e0>
    return;

  switch(event_pckt->evt){
 8000de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2bff      	cmp	r3, #255	@ 0xff
 8000de6:	d021      	beq.n	8000e2c <user_notify+0x68>
 8000de8:	2bff      	cmp	r3, #255	@ 0xff
 8000dea:	f300 80e0 	bgt.w	8000fae <user_notify+0x1ea>
 8000dee:	2b05      	cmp	r3, #5
 8000df0:	d002      	beq.n	8000df8 <user_notify+0x34>
 8000df2:	2b3e      	cmp	r3, #62	@ 0x3e
 8000df4:	d003      	beq.n	8000dfe <user_notify+0x3a>
 8000df6:	e0da      	b.n	8000fae <user_notify+0x1ea>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8000df8:	f7ff ff9e 	bl	8000d38 <GAP_DisconnectionComplete_CB>
    }
    break;
 8000dfc:	e0d7      	b.n	8000fae <user_notify+0x1ea>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8000dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e00:	3302      	adds	r3, #2
 8000e02:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	f040 80cd 	bne.w	8000fa8 <user_notify+0x1e4>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	3301      	adds	r3, #1
 8000e12:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	1d5a      	adds	r2, r3, #5
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	4619      	mov	r1, r3
 8000e22:	4610      	mov	r0, r2
 8000e24:	f7ff ff54 	bl	8000cd0 <GAP_ConnectionComplete_CB>
        }
        break;
 8000e28:	bf00      	nop
      }
    }
    break;
 8000e2a:	e0bd      	b.n	8000fa8 <user_notify+0x1e4>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8000e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e2e:	3302      	adds	r3, #2
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blue_evt->ecode){
 8000e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8000e3c:	2b11      	cmp	r3, #17
 8000e3e:	f200 80b5 	bhi.w	8000fac <user_notify+0x1e8>
 8000e42:	a201      	add	r2, pc, #4	@ (adr r2, 8000e48 <user_notify+0x84>)
 8000e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e48:	08000e91 	.word	0x08000e91
 8000e4c:	08000fad 	.word	0x08000fad
 8000e50:	08000fad 	.word	0x08000fad
 8000e54:	08000fad 	.word	0x08000fad
 8000e58:	08000fad 	.word	0x08000fad
 8000e5c:	08000fad 	.word	0x08000fad
 8000e60:	08000fad 	.word	0x08000fad
 8000e64:	08000fad 	.word	0x08000fad
 8000e68:	08000fad 	.word	0x08000fad
 8000e6c:	08000fad 	.word	0x08000fad
 8000e70:	08000fad 	.word	0x08000fad
 8000e74:	08000fad 	.word	0x08000fad
 8000e78:	08000fad 	.word	0x08000fad
 8000e7c:	08000fad 	.word	0x08000fad
 8000e80:	08000ed1 	.word	0x08000ed1
 8000e84:	08000f5d 	.word	0x08000f5d
 8000e88:	08000fad 	.word	0x08000fad
 8000e8c:	08000ef3 	.word	0x08000ef3

      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 8000e90:	4b48      	ldr	r3, [pc, #288]	@ (8000fb4 <user_notify+0x1f0>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d10d      	bne.n	8000eb4 <user_notify+0xf0>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8000e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9a:	3302      	adds	r3, #2
 8000e9c:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	885b      	ldrh	r3, [r3, #2]
 8000ea2:	b298      	uxth	r0, r3
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	7919      	ldrb	r1, [r3, #4]
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3307      	adds	r3, #7
 8000eac:	461a      	mov	r2, r3
 8000eae:	f7ff fee3 	bl	8000c78 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 8000eb2:	e076      	b.n	8000fa2 <user_notify+0x1de>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb6:	3302      	adds	r3, #2
 8000eb8:	61bb      	str	r3, [r7, #24]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	885b      	ldrh	r3, [r3, #2]
 8000ebe:	b298      	uxth	r0, r3
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	7919      	ldrb	r1, [r3, #4]
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	3305      	adds	r3, #5
 8000ec8:	461a      	mov	r2, r3
 8000eca:	f7ff fed5 	bl	8000c78 <Attribute_Modified_CB>
        break;
 8000ece:	e068      	b.n	8000fa2 <user_notify+0x1de>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 8000ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed2:	3302      	adds	r3, #2
 8000ed4:	61fb      	str	r3, [r7, #28]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000edc:	b298      	uxth	r0, r3
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	789b      	ldrb	r3, [r3, #2]
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	b2d9      	uxtb	r1, r3
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3305      	adds	r3, #5
 8000eea:	461a      	mov	r2, r3
 8000eec:	f7ff ff50 	bl	8000d90 <GATT_Notification_CB>
        }
        break;
 8000ef0:	e057      	b.n	8000fa2 <user_notify+0x1de>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 8000ef2:	4b31      	ldr	r3, [pc, #196]	@ (8000fb8 <user_notify+0x1f4>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d150      	bne.n	8000f9c <user_notify+0x1d8>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	3302      	adds	r3, #2
 8000efe:	623b      	str	r3, [r7, #32]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8000f00:	4b2e      	ldr	r3, [pc, #184]	@ (8000fbc <user_notify+0x1f8>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d011      	beq.n	8000f2e <user_notify+0x16a>
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc0 <user_notify+0x1fc>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10c      	bne.n	8000f2e <user_notify+0x16a>
          {
            tx_handle = resp->attr_handle;
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	4b29      	ldr	r3, [pc, #164]	@ (8000fc4 <user_notify+0x200>)
 8000f1e:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <user_notify+0x200>)
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4828      	ldr	r0, [pc, #160]	@ (8000fc8 <user_notify+0x204>)
 8000f28:	f005 fd66 	bl	80069f8 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 8000f2c:	e036      	b.n	8000f9c <user_notify+0x1d8>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8000f2e:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <user_notify+0x208>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d031      	beq.n	8000f9c <user_notify+0x1d8>
 8000f38:	4b25      	ldr	r3, [pc, #148]	@ (8000fd0 <user_notify+0x20c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d12c      	bne.n	8000f9c <user_notify+0x1d8>
            rx_handle = resp->attr_handle;
 8000f42:	6a3b      	ldr	r3, [r7, #32]
 8000f44:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000f48:	b29a      	uxth	r2, r3
 8000f4a:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <user_notify+0x210>)
 8000f4c:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <user_notify+0x210>)
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	4619      	mov	r1, r3
 8000f54:	4820      	ldr	r0, [pc, #128]	@ (8000fd8 <user_notify+0x214>)
 8000f56:	f005 fd4f 	bl	80069f8 <iprintf>
        break;
 8000f5a:	e01f      	b.n	8000f9c <user_notify+0x1d8>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8000f5c:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <user_notify+0x1f4>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d11d      	bne.n	8000fa0 <user_notify+0x1dc>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8000f64:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <user_notify+0x1f8>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d008      	beq.n	8000f80 <user_notify+0x1bc>
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <user_notify+0x1fc>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d103      	bne.n	8000f80 <user_notify+0x1bc>
          {
            end_read_tx_char_handle = TRUE;
 8000f78:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <user_notify+0x1fc>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 8000f7e:	e00f      	b.n	8000fa0 <user_notify+0x1dc>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8000f80:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <user_notify+0x208>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d00a      	beq.n	8000fa0 <user_notify+0x1dc>
 8000f8a:	4b11      	ldr	r3, [pc, #68]	@ (8000fd0 <user_notify+0x20c>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d105      	bne.n	8000fa0 <user_notify+0x1dc>
            end_read_rx_char_handle = TRUE;
 8000f94:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <user_notify+0x20c>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
        break;
 8000f9a:	e001      	b.n	8000fa0 <user_notify+0x1dc>
        break;
 8000f9c:	bf00      	nop
 8000f9e:	e005      	b.n	8000fac <user_notify+0x1e8>
        break;
 8000fa0:	bf00      	nop
      }
    }
    break;
 8000fa2:	e003      	b.n	8000fac <user_notify+0x1e8>
    return;
 8000fa4:	bf00      	nop
 8000fa6:	e002      	b.n	8000fae <user_notify+0x1ea>
    break;
 8000fa8:	bf00      	nop
 8000faa:	e000      	b.n	8000fae <user_notify+0x1ea>
    break;
 8000fac:	bf00      	nop
  }
}
 8000fae:	3730      	adds	r7, #48	@ 0x30
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	2000009c 	.word	0x2000009c
 8000fb8:	20000001 	.word	0x20000001
 8000fbc:	200000a7 	.word	0x200000a7
 8000fc0:	200000a9 	.word	0x200000a9
 8000fc4:	200000ac 	.word	0x200000ac
 8000fc8:	080078b0 	.word	0x080078b0
 8000fcc:	200000a8 	.word	0x200000a8
 8000fd0:	200000aa 	.word	0x200000aa
 8000fd4:	200000ae 	.word	0x200000ae
 8000fd8:	080078c8 	.word	0x080078c8

08000fdc <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8001064 <HCI_TL_SPI_Init+0x88>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8001064 <HCI_TL_SPI_Init+0x88>)
 8000fea:	f043 0301 	orr.w	r3, r3, #1
 8000fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8001064 <HCI_TL_SPI_Init+0x88>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001000:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800100a:	f107 030c 	add.w	r3, r7, #12
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001014:	f001 f8ba 	bl	800218c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001018:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800101c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	4619      	mov	r1, r3
 8001030:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001034:	f001 f8aa 	bl	800218c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001038:	2302      	movs	r3, #2
 800103a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103c:	2301      	movs	r3, #1
 800103e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	4619      	mov	r1, r3
 800104e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001052:	f001 f89b 	bl	800218c <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8001056:	f000 fa7d 	bl	8001554 <BSP_SPI1_Init>
 800105a:	4603      	mov	r3, r0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3720      	adds	r7, #32
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40021000 	.word	0x40021000

08001068 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800106c:	2101      	movs	r1, #1
 800106e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001072:	f001 fa35 	bl	80024e0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001076:	2102      	movs	r1, #2
 8001078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107c:	f001 fa30 	bl	80024e0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001080:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001084:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001088:	f001 fa2a 	bl	80024e0 <HAL_GPIO_DeInit>
  return 0;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	bd80      	pop	{r7, pc}

08001092 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001096:	2201      	movs	r2, #1
 8001098:	2102      	movs	r1, #2
 800109a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109e:	f001 fb2b 	bl	80026f8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ac:	f001 fb24 	bl	80026f8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80010b0:	2005      	movs	r0, #5
 80010b2:	f000 fed7 	bl	8001e64 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c0:	f001 fb1a 	bl	80026f8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80010c4:	2005      	movs	r0, #5
 80010c6:	f000 fecd 	bl	8001e64 <HAL_Delay>
  return 0;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80010e0:	23ff      	movs	r3, #255	@ 0xff
 80010e2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80010e4:	230b      	movs	r3, #11
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	2300      	movs	r3, #0
 80010ea:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2102      	movs	r1, #2
 80010f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f4:	f001 fb00 	bl	80026f8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80010f8:	f107 010c 	add.w	r1, r7, #12
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2205      	movs	r2, #5
 8001102:	4618      	mov	r0, r3
 8001104:	f000 fa56 	bl	80015b4 <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 8001108:	7b3b      	ldrb	r3, [r7, #12]
 800110a:	2b02      	cmp	r3, #2
 800110c:	d12a      	bne.n	8001164 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 800110e:	7c3b      	ldrb	r3, [r7, #16]
 8001110:	b21b      	sxth	r3, r3
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	b21b      	sxth	r3, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	b21b      	sxth	r3, r3
 800111e:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001120:	8bfb      	ldrh	r3, [r7, #30]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d01e      	beq.n	8001164 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001126:	8bfa      	ldrh	r2, [r7, #30]
 8001128:	887b      	ldrh	r3, [r7, #2]
 800112a:	429a      	cmp	r2, r3
 800112c:	d901      	bls.n	8001132 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 800112e:	887b      	ldrh	r3, [r7, #2]
 8001130:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001132:	2300      	movs	r3, #0
 8001134:	777b      	strb	r3, [r7, #29]
 8001136:	e010      	b.n	800115a <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001138:	f107 011b 	add.w	r1, r7, #27
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	2201      	movs	r2, #1
 8001142:	4618      	mov	r0, r3
 8001144:	f000 fa36 	bl	80015b4 <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8001148:	7f7b      	ldrb	r3, [r7, #29]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	7efa      	ldrb	r2, [r7, #27]
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001154:	7f7b      	ldrb	r3, [r7, #29]
 8001156:	3301      	adds	r3, #1
 8001158:	777b      	strb	r3, [r7, #29]
 800115a:	7f7b      	ldrb	r3, [r7, #29]
 800115c:	b29b      	uxth	r3, r3
 800115e:	8bfa      	ldrh	r2, [r7, #30]
 8001160:	429a      	cmp	r2, r3
 8001162:	d8e9      	bhi.n	8001138 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001164:	2201      	movs	r2, #1
 8001166:	2102      	movs	r1, #2
 8001168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800116c:	f001 fac4 	bl	80026f8 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001170:	7f7b      	ldrb	r3, [r7, #29]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3720      	adds	r7, #32
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001188:	230a      	movs	r3, #10
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	2300      	movs	r3, #0
 800118e:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001190:	f000 fe5c 	bl	8001e4c <HAL_GetTick>
 8001194:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2102      	movs	r1, #2
 800119e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a2:	f001 faa9 	bl	80026f8 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80011a6:	f107 0108 	add.w	r1, r7, #8
 80011aa:	f107 0310 	add.w	r3, r7, #16
 80011ae:	2205      	movs	r2, #5
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 f9ff 	bl	80015b4 <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 80011b6:	7a3b      	ldrb	r3, [r7, #8]
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d10f      	bne.n	80011dc <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80011bc:	7a7b      	ldrb	r3, [r7, #9]
 80011be:	461a      	mov	r2, r3
 80011c0:	887b      	ldrh	r3, [r7, #2]
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d806      	bhi.n	80011d4 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4912      	ldr	r1, [pc, #72]	@ (8001214 <HCI_TL_SPI_Send+0x98>)
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 f9f1 	bl	80015b4 <BSP_SPI1_SendRecv>
 80011d2:	e006      	b.n	80011e2 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80011d4:	f06f 0301 	mvn.w	r3, #1
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	e002      	b.n	80011e2 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011e0:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80011e2:	2201      	movs	r2, #1
 80011e4:	2102      	movs	r1, #2
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ea:	f001 fa85 	bl	80026f8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80011ee:	f000 fe2d 	bl	8001e4c <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b0f      	cmp	r3, #15
 80011fa:	d903      	bls.n	8001204 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80011fc:	f06f 0302 	mvn.w	r3, #2
 8001200:	61fb      	str	r3, [r7, #28]
      break;
 8001202:	e002      	b.n	800120a <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	2b00      	cmp	r3, #0
 8001208:	dbc5      	blt.n	8001196 <HCI_TL_SPI_Send+0x1a>

  return result;
 800120a:	69fb      	ldr	r3, [r7, #28]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3720      	adds	r7, #32
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200000c0 	.word	0x200000c0

08001218 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 800121c:	2101      	movs	r1, #1
 800121e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001222:	f001 fa51 	bl	80026c8 <HAL_GPIO_ReadPin>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	bf0c      	ite	eq
 800122c:	2301      	moveq	r3, #1
 800122e:	2300      	movne	r3, #0
 8001230:	b2db      	uxtb	r3, r3
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <hci_tl_lowlevel_init+0x54>)
 8001240:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <hci_tl_lowlevel_init+0x58>)
 8001244:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001246:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <hci_tl_lowlevel_init+0x5c>)
 8001248:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800124a:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <hci_tl_lowlevel_init+0x60>)
 800124c:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800124e:	4b13      	ldr	r3, [pc, #76]	@ (800129c <hci_tl_lowlevel_init+0x64>)
 8001250:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001252:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <hci_tl_lowlevel_init+0x68>)
 8001254:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4618      	mov	r0, r3
 800125a:	f004 ff83 	bl	8006164 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800125e:	f04f 51b0 	mov.w	r1, #369098752	@ 0x16000000
 8001262:	4810      	ldr	r0, [pc, #64]	@ (80012a4 <hci_tl_lowlevel_init+0x6c>)
 8001264:	f000 ff4d 	bl	8002102 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001268:	4a0f      	ldr	r2, [pc, #60]	@ (80012a8 <hci_tl_lowlevel_init+0x70>)
 800126a:	2100      	movs	r1, #0
 800126c:	480d      	ldr	r0, [pc, #52]	@ (80012a4 <hci_tl_lowlevel_init+0x6c>)
 800126e:	f000 ff2e 	bl	80020ce <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	2006      	movs	r0, #6
 8001278:	f000 fef3 	bl	8002062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800127c:	2006      	movs	r0, #6
 800127e:	f000 ff0c 	bl	800209a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001282:	bf00      	nop
 8001284:	3720      	adds	r7, #32
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	08000fdd 	.word	0x08000fdd
 8001290:	08001069 	.word	0x08001069
 8001294:	0800117d 	.word	0x0800117d
 8001298:	080010d1 	.word	0x080010d1
 800129c:	08001093 	.word	0x08001093
 80012a0:	080015f5 	.word	0x080015f5
 80012a4:	200000b8 	.word	0x200000b8
 80012a8:	080012ad 	.word	0x080012ad

080012ac <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80012b0:	e005      	b.n	80012be <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80012b2:	2000      	movs	r0, #0
 80012b4:	f005 f8ba 	bl	800642c <hci_notify_asynch_evt>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d105      	bne.n	80012ca <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80012be:	f7ff ffab 	bl	8001218 <IsDataAvailable>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f4      	bne.n	80012b2 <hci_tl_lowlevel_isr+0x6>
 80012c8:	e000      	b.n	80012cc <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80012ca:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80012cc:	bd80      	pop	{r7, pc}

080012ce <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d2:	f000 fd4b 	bl	8001d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d6:	f000 f807 	bl	80012e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012da:	f000 f857 	bl	800138c <MX_GPIO_Init>
  MX_BlueNRG_MS_Init();
 80012de:	f7ff f95d 	bl	800059c <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 80012e2:	f7ff fa65 	bl	80007b0 <MX_BlueNRG_MS_Process>
 80012e6:	e7fc      	b.n	80012e2 <main+0x14>

080012e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	@ 0x58
 80012ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2244      	movs	r2, #68	@ 0x44
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f005 fcce 	bl	8006c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012fc:	463b      	mov	r3, r7
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800130a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800130e:	f001 fa33 	bl	8002778 <HAL_PWREx_ControlVoltageScaling>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001318:	f000 f8ae 	bl	8001478 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800131c:	2302      	movs	r3, #2
 800131e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001320:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001324:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001326:	2310      	movs	r3, #16
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800132e:	2302      	movs	r3, #2
 8001330:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001332:	2301      	movs	r3, #1
 8001334:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001336:	230a      	movs	r3, #10
 8001338:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800133a:	2307      	movs	r3, #7
 800133c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800133e:	2302      	movs	r3, #2
 8001340:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001342:	2302      	movs	r3, #2
 8001344:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4618      	mov	r0, r3
 800134c:	f001 fa6a 	bl	8002824 <HAL_RCC_OscConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001356:	f000 f88f 	bl	8001478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800135a:	230f      	movs	r3, #15
 800135c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135e:	2303      	movs	r3, #3
 8001360:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800136e:	463b      	mov	r3, r7
 8001370:	2104      	movs	r1, #4
 8001372:	4618      	mov	r0, r3
 8001374:	f001 fe32 	bl	8002fdc <HAL_RCC_ClockConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800137e:	f000 f87b 	bl	8001478 <Error_Handler>
  }
}
 8001382:	bf00      	nop
 8001384:	3758      	adds	r7, #88	@ 0x58
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	@ 0x28
 8001390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a2:	4b34      	ldr	r3, [pc, #208]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	4a33      	ldr	r2, [pc, #204]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013a8:	f043 0304 	orr.w	r3, r3, #4
 80013ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ae:	4b31      	ldr	r3, [pc, #196]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	f003 0304 	and.w	r3, r3, #4
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	4a2d      	ldr	r2, [pc, #180]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	4b28      	ldr	r3, [pc, #160]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013de:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	4a21      	ldr	r2, [pc, #132]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_GPIO_Init+0xe8>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001408:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800140c:	f001 f974 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001410:	2301      	movs	r3, #1
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001414:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001428:	f000 feb0 	bl	800218c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 800142c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001432:	2301      	movs	r3, #1
 8001434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	4619      	mov	r1, r3
 8001444:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001448:	f000 fea0 	bl	800218c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	2100      	movs	r1, #0
 8001450:	2006      	movs	r0, #6
 8001452:	f000 fe06 	bl	8002062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001456:	2006      	movs	r0, #6
 8001458:	f000 fe1f 	bl	800209a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800145c:	2200      	movs	r2, #0
 800145e:	2100      	movs	r1, #0
 8001460:	2028      	movs	r0, #40	@ 0x28
 8001462:	f000 fdfe 	bl	8002062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001466:	2028      	movs	r0, #40	@ 0x28
 8001468:	f000 fe17 	bl	800209a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800146c:	bf00      	nop
 800146e:	3728      	adds	r7, #40	@ 0x28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40021000 	.word	0x40021000

08001478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800147c:	b672      	cpsid	i
}
 800147e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <Error_Handler+0x8>

08001484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148a:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <HAL_MspInit+0x44>)
 800148c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148e:	4a0e      	ldr	r2, [pc, #56]	@ (80014c8 <HAL_MspInit+0x44>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6613      	str	r3, [r2, #96]	@ 0x60
 8001496:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <HAL_MspInit+0x44>)
 8001498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_MspInit+0x44>)
 80014a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a6:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <HAL_MspInit+0x44>)
 80014a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_MspInit+0x44>)
 80014b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	40021000 	.word	0x40021000

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <NMI_Handler+0x4>

080014d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <MemManage_Handler+0x4>

080014e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <BusFault_Handler+0x4>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <UsageFault_Handler+0x4>

080014f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001522:	f000 fc7f 	bl	8001e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001530:	4802      	ldr	r0, [pc, #8]	@ (800153c <EXTI0_IRQHandler+0x10>)
 8001532:	f000 fdfb 	bl	800212c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200000b8 	.word	0x200000b8

08001540 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <EXTI15_10_IRQHandler+0x10>)
 8001546:	f000 fdf1 	bl	800212c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000010 	.word	0x20000010

08001554 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 800155e:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <BSP_SPI1_Init+0x54>)
 8001560:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <BSP_SPI1_Init+0x58>)
 8001562:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8001564:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <BSP_SPI1_Init+0x5c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	4911      	ldr	r1, [pc, #68]	@ (80015b0 <BSP_SPI1_Init+0x5c>)
 800156c:	600a      	str	r2, [r1, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d114      	bne.n	800159c <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <BSP_SPI1_Init+0x54>)
 8001574:	f002 fede 	bl	8004334 <HAL_SPI_GetState>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10e      	bne.n	800159c <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 800157e:	480a      	ldr	r0, [pc, #40]	@ (80015a8 <BSP_SPI1_Init+0x54>)
 8001580:	f000 f882 	bl	8001688 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d108      	bne.n	800159c <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 800158a:	4807      	ldr	r0, [pc, #28]	@ (80015a8 <BSP_SPI1_Init+0x54>)
 800158c:	f000 f83a 	bl	8001604 <MX_SPI1_Init>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8001596:	f06f 0307 	mvn.w	r3, #7
 800159a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 800159c:	687b      	ldr	r3, [r7, #4]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200001c0 	.word	0x200001c0
 80015ac:	40013000 	.word	0x40013000
 80015b0:	20000224 	.word	0x20000224

080015b4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af02      	add	r7, sp, #8
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	4613      	mov	r3, r2
 80015c0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	68f9      	ldr	r1, [r7, #12]
 80015d2:	4807      	ldr	r0, [pc, #28]	@ (80015f0 <BSP_SPI1_SendRecv+0x3c>)
 80015d4:	f002 fc8f 	bl	8003ef6 <HAL_SPI_TransmitReceive>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 80015de:	f06f 0305 	mvn.w	r3, #5
 80015e2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80015e4:	697b      	ldr	r3, [r7, #20]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200001c0 	.word	0x200001c0

080015f4 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80015f8:	f000 fc28 	bl	8001e4c <HAL_GetTick>
 80015fc:	4603      	mov	r3, r0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4a1c      	ldr	r2, [pc, #112]	@ (8001684 <MX_SPI1_Init+0x80>)
 8001614:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800161c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800162a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800163e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2218      	movs	r2, #24
 8001644:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2207      	movs	r2, #7
 800165c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2208      	movs	r2, #8
 8001668:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f002 fb96 	bl	8003d9c <HAL_SPI_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800167a:	7bfb      	ldrb	r3, [r7, #15]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40013000 	.word	0x40013000

08001688 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	@ 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001690:	4b2c      	ldr	r3, [pc, #176]	@ (8001744 <SPI1_MspInit+0xbc>)
 8001692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001694:	4a2b      	ldr	r2, [pc, #172]	@ (8001744 <SPI1_MspInit+0xbc>)
 8001696:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800169a:	6613      	str	r3, [r2, #96]	@ 0x60
 800169c:	4b29      	ldr	r3, [pc, #164]	@ (8001744 <SPI1_MspInit+0xbc>)
 800169e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a8:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ac:	4a25      	ldr	r2, [pc, #148]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b4:	4b23      	ldr	r3, [pc, #140]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c0:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016c6:	f043 0302 	orr.w	r3, r3, #2
 80016ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <SPI1_MspInit+0xbc>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80016d8:	2340      	movs	r3, #64	@ 0x40
 80016da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016dc:	2302      	movs	r3, #2
 80016de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80016e8:	2305      	movs	r3, #5
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f6:	f000 fd49 	bl	800218c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fe:	2302      	movs	r3, #2
 8001700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001706:	2303      	movs	r3, #3
 8001708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 800170a:	2305      	movs	r3, #5
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800170e:	f107 0314 	add.w	r3, r7, #20
 8001712:	4619      	mov	r1, r3
 8001714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001718:	f000 fd38 	bl	800218c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800171c:	2308      	movs	r3, #8
 800171e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001728:	2303      	movs	r3, #3
 800172a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 800172c:	2305      	movs	r3, #5
 800172e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4619      	mov	r1, r3
 8001736:	4804      	ldr	r0, [pc, #16]	@ (8001748 <SPI1_MspInit+0xc0>)
 8001738:	f000 fd28 	bl	800218c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800173c:	bf00      	nop
 800173e:	3728      	adds	r7, #40	@ 0x28
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40021000 	.word	0x40021000
 8001748:	48000400 	.word	0x48000400

0800174c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	e00a      	b.n	8001774 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800175e:	f3af 8000 	nop.w
 8001762:	4601      	mov	r1, r0
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	1c5a      	adds	r2, r3, #1
 8001768:	60ba      	str	r2, [r7, #8]
 800176a:	b2ca      	uxtb	r2, r1
 800176c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	3301      	adds	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	429a      	cmp	r2, r3
 800177a:	dbf0      	blt.n	800175e <_read+0x12>
  }

  return len;
 800177c:	687b      	ldr	r3, [r7, #4]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af00      	add	r7, sp, #0
 800178c:	60f8      	str	r0, [r7, #12]
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	e009      	b.n	80017ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	60ba      	str	r2, [r7, #8]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 fa69 	bl	8001c78 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbf1      	blt.n	8001798 <_write+0x12>
  }
  return len;
 80017b4:	687b      	ldr	r3, [r7, #4]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <_close>:

int _close(int file)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b083      	sub	sp, #12
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017e6:	605a      	str	r2, [r3, #4]
  return 0;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <_isatty>:

int _isatty(int file)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001830:	4a14      	ldr	r2, [pc, #80]	@ (8001884 <_sbrk+0x5c>)
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <_sbrk+0x60>)
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d102      	bne.n	800184a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <_sbrk+0x64>)
 8001846:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <_sbrk+0x68>)
 8001848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800184a:	4b10      	ldr	r3, [pc, #64]	@ (800188c <_sbrk+0x64>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	429a      	cmp	r2, r3
 8001856:	d207      	bcs.n	8001868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001858:	f005 fa6c 	bl	8006d34 <__errno>
 800185c:	4603      	mov	r3, r0
 800185e:	220c      	movs	r2, #12
 8001860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001866:	e009      	b.n	800187c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001868:	4b08      	ldr	r3, [pc, #32]	@ (800188c <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800186e:	4b07      	ldr	r3, [pc, #28]	@ (800188c <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	4a05      	ldr	r2, [pc, #20]	@ (800188c <_sbrk+0x64>)
 8001878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800187a:	68fb      	ldr	r3, [r7, #12]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20018000 	.word	0x20018000
 8001888:	00000400 	.word	0x00000400
 800188c:	20000228 	.word	0x20000228
 8001890:	200006f8 	.word	0x200006f8

08001894 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <SystemInit+0x20>)
 800189a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189e:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <SystemInit+0x20>)
 80018a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018bc:	f7ff ffea 	bl	8001894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80018c2:	490d      	ldr	r1, [pc, #52]	@ (80018f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018c4:	4a0d      	ldr	r2, [pc, #52]	@ (80018fc <LoopForever+0xe>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001904 <LoopForever+0x16>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e6:	f005 fa2b 	bl	8006d40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ea:	f7ff fcf0 	bl	80012ce <main>

080018ee <LoopForever>:

LoopForever:
    b LoopForever
 80018ee:	e7fe      	b.n	80018ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80018fc:	08007980 	.word	0x08007980
  ldr r2, =_sbss
 8001900:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001904:	200006f4 	.word	0x200006f4

08001908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC1_2_IRQHandler>
	...

0800190c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	4a04      	ldr	r2, [pc, #16]	@ (800192c <BSP_LED_Init+0x20>)
 800191a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	08007928 	.word	0x08007928

08001930 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4a06      	ldr	r2, [pc, #24]	@ (8001958 <BSP_LED_On+0x28>)
 800193e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001942:	2120      	movs	r1, #32
 8001944:	2201      	movs	r2, #1
 8001946:	4618      	mov	r0, r3
 8001948:	f000 fed6 	bl	80026f8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000008 	.word	0x20000008

0800195c <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	4a06      	ldr	r2, [pc, #24]	@ (8001984 <BSP_LED_Off+0x28>)
 800196a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196e:	2120      	movs	r1, #32
 8001970:	2200      	movs	r2, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f000 fec0 	bl	80026f8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000008 	.word	0x20000008

08001988 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	4a06      	ldr	r2, [pc, #24]	@ (80019b0 <BSP_LED_Toggle+0x28>)
 8001996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199a:	2220      	movs	r2, #32
 800199c:	4611      	mov	r1, r2
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 fec2 	bl	8002728 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000008 	.word	0x20000008

080019b4 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	4b1c      	ldr	r3, [pc, #112]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019be:	4a1b      	ldr	r2, [pc, #108]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c6:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
 80019e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	4a11      	ldr	r2, [pc, #68]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <LED_USER_GPIO_Init+0x78>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2120      	movs	r1, #32
 80019fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a02:	f000 fe79 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8001a06:	2320      	movs	r3, #32
 8001a08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a20:	f000 fbb4 	bl	800218c <HAL_GPIO_Init>

}
 8001a24:	bf00      	nop
 8001a26:	3720      	adds	r7, #32
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000

08001a30 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	460a      	mov	r2, r1
 8001a3a:	71fb      	strb	r3, [r7, #7]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac4 <BSP_PB_Init+0x94>)
 8001a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4c:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8001a4e:	79bb      	ldrb	r3, [r7, #6]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d132      	bne.n	8001aba <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <BSP_PB_Init+0x98>)
 8001a5a:	441a      	add	r2, r3
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	491b      	ldr	r1, [pc, #108]	@ (8001acc <BSP_PB_Init+0x9c>)
 8001a60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a64:	4619      	mov	r1, r3
 8001a66:	4610      	mov	r0, r2
 8001a68:	f000 fb4b 	bl	8002102 <HAL_EXTI_GetHandle>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001a72:	f06f 0303 	mvn.w	r3, #3
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	e01f      	b.n	8001aba <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ac8 <BSP_PB_Init+0x98>)
 8001a80:	1898      	adds	r0, r3, r2
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	4a12      	ldr	r2, [pc, #72]	@ (8001ad0 <BSP_PB_Init+0xa0>)
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	f000 fb1e 	bl	80020ce <HAL_EXTI_RegisterCallback>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d003      	beq.n	8001aa0 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001a98:	f06f 0303 	mvn.w	r3, #3
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	e00c      	b.n	8001aba <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001aa0:	2028      	movs	r0, #40	@ 0x28
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ad4 <BSP_PB_Init+0xa4>)
 8001aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	4619      	mov	r1, r3
 8001aae:	f000 fad8 	bl	8002062 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001ab2:	2328      	movs	r3, #40	@ 0x28
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 faf0 	bl	800209a <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001aba:	68fb      	ldr	r3, [r7, #12]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	0800792c 	.word	0x0800792c
 8001ac8:	20000010 	.word	0x20000010
 8001acc:	08007930 	.word	0x08007930
 8001ad0:	08007934 	.word	0x08007934
 8001ad4:	08007938 	.word	0x08007938

08001ad8 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	4a09      	ldr	r2, [pc, #36]	@ (8001b0c <BSP_PB_GetState+0x34>)
 8001ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aee:	4611      	mov	r1, r2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 fde9 	bl	80026c8 <HAL_GPIO_ReadPin>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	bf0c      	ite	eq
 8001afc:	2301      	moveq	r3, #1
 8001afe:	2300      	movne	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000000c 	.word	0x2000000c

08001b10 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7fe fef1 	bl	80008fc <BSP_PB_Callback>
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b26:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2a:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
 8001b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b32:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b52:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <BUTTON_USER_GPIO_Init+0x6c>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8001b66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b6c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4804      	ldr	r0, [pc, #16]	@ (8001b90 <BUTTON_USER_GPIO_Init+0x70>)
 8001b7e:	f000 fb05 	bl	800218c <HAL_GPIO_Init>

}
 8001b82:	bf00      	nop
 8001b84:	3720      	adds	r7, #32
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	48000800 	.word	0x48000800

08001b94 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d903      	bls.n	8001bb0 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001ba8:	f06f 0301 	mvn.w	r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	e025      	b.n	8001bfc <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	79fa      	ldrb	r2, [r7, #7]
 8001bb4:	4914      	ldr	r1, [pc, #80]	@ (8001c08 <BSP_COM_Init+0x74>)
 8001bb6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001bba:	4814      	ldr	r0, [pc, #80]	@ (8001c0c <BSP_COM_Init+0x78>)
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	4413      	add	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4403      	add	r3, r0
 8001bc6:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8001bc8:	79fa      	ldrb	r2, [r7, #7]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	011b      	lsls	r3, r3, #4
 8001bce:	4413      	add	r3, r2
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001c0c <BSP_COM_Init+0x78>)
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f86a 	bl	8001cb0 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8001bdc:	79fa      	ldrb	r2, [r7, #7]
 8001bde:	4613      	mov	r3, r2
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	4413      	add	r3, r2
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	4a09      	ldr	r2, [pc, #36]	@ (8001c0c <BSP_COM_Init+0x78>)
 8001be8:	4413      	add	r3, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 f810 	bl	8001c10 <MX_USART2_UART_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001bf6:	f06f 0303 	mvn.w	r3, #3
 8001bfa:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000018 	.word	0x20000018
 8001c0c:	2000022c 	.word	0x2000022c

08001c10 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a15      	ldr	r2, [pc, #84]	@ (8001c74 <MX_USART2_UART_Init+0x64>)
 8001c20:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c28:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	220c      	movs	r2, #12
 8001c40:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f002 fcdc 	bl	8004618 <HAL_UART_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40004400 	.word	0x40004400

08001c78 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <__io_putchar+0x30>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4613      	mov	r3, r2
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4413      	add	r3, r2
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	4a07      	ldr	r2, [pc, #28]	@ (8001cac <__io_putchar+0x34>)
 8001c90:	1898      	adds	r0, r3, r2
 8001c92:	1d39      	adds	r1, r7, #4
 8001c94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f002 fd15 	bl	80046c8 <HAL_UART_Transmit>
  return ch;
 8001c9e:	687b      	ldr	r3, [r7, #4]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200002b4 	.word	0x200002b4
 8001cac:	2000022c 	.word	0x2000022c

08001cb0 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b0ac      	sub	sp, #176	@ 0xb0
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	2288      	movs	r2, #136	@ 0x88
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f004 ffe9 	bl	8006c98 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fba6 	bl	8003424 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cd8:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cdc:	4a22      	ldr	r2, [pc, #136]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ce2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ce4:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cec:	613b      	str	r3, [r7, #16]
 8001cee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <USART2_MspInit+0xb8>)
 8001cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8001d08:	2304      	movs	r3, #4
 8001d0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8001d20:	2307      	movs	r3, #7
 8001d22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8001d26:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d30:	f000 fa2c 	bl	800218c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8001d34:	2308      	movs	r3, #8
 8001d36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8001d4c:	2307      	movs	r3, #7
 8001d4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8001d52:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d56:	4619      	mov	r1, r3
 8001d58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d5c:	f000 fa16 	bl	800218c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8001d60:	bf00      	nop
 8001d62:	37b0      	adds	r7, #176	@ 0xb0
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40021000 	.word	0x40021000

08001d6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d72:	2300      	movs	r3, #0
 8001d74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d76:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <HAL_Init+0x3c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001da8 <HAL_Init+0x3c>)
 8001d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d82:	2003      	movs	r0, #3
 8001d84:	f000 f962 	bl	800204c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f000 f80f 	bl	8001dac <HAL_InitTick>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	e001      	b.n	8001d9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d9a:	f7ff fb73 	bl	8001484 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40022000 	.word	0x40022000

08001dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001db8:	4b17      	ldr	r3, [pc, #92]	@ (8001e18 <HAL_InitTick+0x6c>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d023      	beq.n	8001e08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001dc0:	4b16      	ldr	r3, [pc, #88]	@ (8001e1c <HAL_InitTick+0x70>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <HAL_InitTick+0x6c>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 f96d 	bl	80020b6 <HAL_SYSTICK_Config>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10f      	bne.n	8001e02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b0f      	cmp	r3, #15
 8001de6:	d809      	bhi.n	8001dfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de8:	2200      	movs	r2, #0
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001df0:	f000 f937 	bl	8002062 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001df4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e20 <HAL_InitTick+0x74>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	e007      	b.n	8001e0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	73fb      	strb	r3, [r7, #15]
 8001e00:	e004      	b.n	8001e0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	73fb      	strb	r3, [r7, #15]
 8001e06:	e001      	b.n	8001e0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000020 	.word	0x20000020
 8001e1c:	20000004 	.word	0x20000004
 8001e20:	2000001c 	.word	0x2000001c

08001e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e28:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_IncTick+0x20>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_IncTick+0x24>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	4a04      	ldr	r2, [pc, #16]	@ (8001e48 <HAL_IncTick+0x24>)
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	20000020 	.word	0x20000020
 8001e48:	200002b8 	.word	0x200002b8

08001e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e50:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <HAL_GetTick+0x14>)
 8001e52:	681b      	ldr	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	200002b8 	.word	0x200002b8

08001e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e6c:	f7ff ffee 	bl	8001e4c <HAL_GetTick>
 8001e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e7c:	d005      	beq.n	8001e8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <HAL_Delay+0x44>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	461a      	mov	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4413      	add	r3, r2
 8001e88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e8a:	bf00      	nop
 8001e8c:	f7ff ffde 	bl	8001e4c <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d8f7      	bhi.n	8001e8c <HAL_Delay+0x28>
  {
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000020 	.word	0x20000020

08001eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ed8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ede:	4a04      	ldr	r2, [pc, #16]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <__NVIC_GetPriorityGrouping+0x18>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	f003 0307 	and.w	r3, r3, #7
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db0b      	blt.n	8001f3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	f003 021f 	and.w	r2, r3, #31
 8001f28:	4907      	ldr	r1, [pc, #28]	@ (8001f48 <__NVIC_EnableIRQ+0x38>)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	095b      	lsrs	r3, r3, #5
 8001f30:	2001      	movs	r0, #1
 8001f32:	fa00 f202 	lsl.w	r2, r0, r2
 8001f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000e100 	.word	0xe000e100

08001f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	db0a      	blt.n	8001f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	490c      	ldr	r1, [pc, #48]	@ (8001f98 <__NVIC_SetPriority+0x4c>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	0112      	lsls	r2, r2, #4
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f74:	e00a      	b.n	8001f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4908      	ldr	r1, [pc, #32]	@ (8001f9c <__NVIC_SetPriority+0x50>)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	3b04      	subs	r3, #4
 8001f84:	0112      	lsls	r2, r2, #4
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	440b      	add	r3, r1
 8001f8a:	761a      	strb	r2, [r3, #24]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	@ 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	bf28      	it	cs
 8001fbe:	2304      	movcs	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d902      	bls.n	8001fd0 <NVIC_EncodePriority+0x30>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3b03      	subs	r3, #3
 8001fce:	e000      	b.n	8001fd2 <NVIC_EncodePriority+0x32>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43d9      	mvns	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	4313      	orrs	r3, r2
         );
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3724      	adds	r7, #36	@ 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002018:	d301      	bcc.n	800201e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800201a:	2301      	movs	r3, #1
 800201c:	e00f      	b.n	800203e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <SysTick_Config+0x40>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3b01      	subs	r3, #1
 8002024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002026:	210f      	movs	r1, #15
 8002028:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800202c:	f7ff ff8e 	bl	8001f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <SysTick_Config+0x40>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002036:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <SysTick_Config+0x40>)
 8002038:	2207      	movs	r2, #7
 800203a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	e000e010 	.word	0xe000e010

0800204c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff29 	bl	8001eac <__NVIC_SetPriorityGrouping>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	60b9      	str	r1, [r7, #8]
 800206c:	607a      	str	r2, [r7, #4]
 800206e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002074:	f7ff ff3e 	bl	8001ef4 <__NVIC_GetPriorityGrouping>
 8002078:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	6978      	ldr	r0, [r7, #20]
 8002080:	f7ff ff8e 	bl	8001fa0 <NVIC_EncodePriority>
 8002084:	4602      	mov	r2, r0
 8002086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ff5d 	bl	8001f4c <__NVIC_SetPriority>
}
 8002092:	bf00      	nop
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff31 	bl	8001f10 <__NVIC_EnableIRQ>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff ffa2 	bl	8002008 <SysTick_Config>
 80020c4:	4603      	mov	r3, r0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80020ce:	b480      	push	{r7}
 80020d0:	b087      	sub	sp, #28
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	460b      	mov	r3, r1
 80020d8:	607a      	str	r2, [r7, #4]
 80020da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80020e0:	7afb      	ldrb	r3, [r7, #11]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d103      	bne.n	80020ee <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	605a      	str	r2, [r3, #4]
      break;
 80020ec:	e002      	b.n	80020f4 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	75fb      	strb	r3, [r7, #23]
      break;
 80020f2:	bf00      	nop
  }

  return status;
 80020f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e003      	b.n	800211e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800211c:	2300      	movs	r3, #0
  }
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	0c1b      	lsrs	r3, r3, #16
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 031f 	and.w	r3, r3, #31
 8002148:	2201      	movs	r2, #1
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <HAL_EXTI_IRQHandler+0x5c>)
 8002156:	4413      	add	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4013      	ands	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d009      	beq.n	800217e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	4798      	blx	r3
    }
  }
}
 800217e:	bf00      	nop
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40010414 	.word	0x40010414

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b087      	sub	sp, #28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219a:	e17f      	b.n	800249c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2101      	movs	r1, #1
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	4013      	ands	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8171 	beq.w	8002496 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d005      	beq.n	80021cc <HAL_GPIO_Init+0x40>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d130      	bne.n	800222e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	2203      	movs	r2, #3
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4013      	ands	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002202:	2201      	movs	r2, #1
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	f003 0201 	and.w	r2, r3, #1
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b03      	cmp	r3, #3
 8002238:	d118      	bne.n	800226c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002240:	2201      	movs	r2, #1
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	08db      	lsrs	r3, r3, #3
 8002256:	f003 0201 	and.w	r2, r3, #1
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b03      	cmp	r3, #3
 8002276:	d017      	beq.n	80022a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	2203      	movs	r2, #3
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d123      	bne.n	80022fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	220f      	movs	r2, #15
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	08da      	lsrs	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3208      	adds	r2, #8
 80022f6:	6939      	ldr	r1, [r7, #16]
 80022f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2203      	movs	r2, #3
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 0203 	and.w	r2, r3, #3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80ac 	beq.w	8002496 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800233e:	4b5f      	ldr	r3, [pc, #380]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002342:	4a5e      	ldr	r2, [pc, #376]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6613      	str	r3, [r2, #96]	@ 0x60
 800234a:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <HAL_GPIO_Init+0x330>)
 800234c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	3302      	adds	r3, #2
 800235e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002362:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	220f      	movs	r2, #15
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4013      	ands	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002380:	d025      	beq.n	80023ce <HAL_GPIO_Init+0x242>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4f      	ldr	r2, [pc, #316]	@ (80024c4 <HAL_GPIO_Init+0x338>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d01f      	beq.n	80023ca <HAL_GPIO_Init+0x23e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4e      	ldr	r2, [pc, #312]	@ (80024c8 <HAL_GPIO_Init+0x33c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d019      	beq.n	80023c6 <HAL_GPIO_Init+0x23a>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a4d      	ldr	r2, [pc, #308]	@ (80024cc <HAL_GPIO_Init+0x340>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d013      	beq.n	80023c2 <HAL_GPIO_Init+0x236>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a4c      	ldr	r2, [pc, #304]	@ (80024d0 <HAL_GPIO_Init+0x344>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d00d      	beq.n	80023be <HAL_GPIO_Init+0x232>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a4b      	ldr	r2, [pc, #300]	@ (80024d4 <HAL_GPIO_Init+0x348>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d007      	beq.n	80023ba <HAL_GPIO_Init+0x22e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4a      	ldr	r2, [pc, #296]	@ (80024d8 <HAL_GPIO_Init+0x34c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d101      	bne.n	80023b6 <HAL_GPIO_Init+0x22a>
 80023b2:	2306      	movs	r3, #6
 80023b4:	e00c      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023b6:	2307      	movs	r3, #7
 80023b8:	e00a      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ba:	2305      	movs	r3, #5
 80023bc:	e008      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023be:	2304      	movs	r3, #4
 80023c0:	e006      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023c2:	2303      	movs	r3, #3
 80023c4:	e004      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e002      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <HAL_GPIO_Init+0x244>
 80023ce:	2300      	movs	r3, #0
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	f002 0203 	and.w	r2, r2, #3
 80023d6:	0092      	lsls	r2, r2, #2
 80023d8:	4093      	lsls	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023e0:	4937      	ldr	r1, [pc, #220]	@ (80024c0 <HAL_GPIO_Init+0x334>)
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ee:	4b3b      	ldr	r3, [pc, #236]	@ (80024dc <HAL_GPIO_Init+0x350>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002412:	4a32      	ldr	r2, [pc, #200]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002418:	4b30      	ldr	r3, [pc, #192]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	43db      	mvns	r3, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800243c:	4a27      	ldr	r2, [pc, #156]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002466:	4a1d      	ldr	r2, [pc, #116]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800246c:	4b1b      	ldr	r3, [pc, #108]	@ (80024dc <HAL_GPIO_Init+0x350>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002490:	4a12      	ldr	r2, [pc, #72]	@ (80024dc <HAL_GPIO_Init+0x350>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	fa22 f303 	lsr.w	r3, r2, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f47f ae78 	bne.w	800219c <HAL_GPIO_Init+0x10>
  }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	371c      	adds	r7, #28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40010000 	.word	0x40010000
 80024c4:	48000400 	.word	0x48000400
 80024c8:	48000800 	.word	0x48000800
 80024cc:	48000c00 	.word	0x48000c00
 80024d0:	48001000 	.word	0x48001000
 80024d4:	48001400 	.word	0x48001400
 80024d8:	48001800 	.word	0x48001800
 80024dc:	40010400 	.word	0x40010400

080024e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b087      	sub	sp, #28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80024ee:	e0cd      	b.n	800268c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80024f0:	2201      	movs	r2, #1
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 80c0 	beq.w	8002686 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002506:	4a68      	ldr	r2, [pc, #416]	@ (80026a8 <HAL_GPIO_DeInit+0x1c8>)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	089b      	lsrs	r3, r3, #2
 800250c:	3302      	adds	r3, #2
 800250e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002512:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	220f      	movs	r2, #15
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4013      	ands	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800252e:	d025      	beq.n	800257c <HAL_GPIO_DeInit+0x9c>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a5e      	ldr	r2, [pc, #376]	@ (80026ac <HAL_GPIO_DeInit+0x1cc>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d01f      	beq.n	8002578 <HAL_GPIO_DeInit+0x98>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a5d      	ldr	r2, [pc, #372]	@ (80026b0 <HAL_GPIO_DeInit+0x1d0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d019      	beq.n	8002574 <HAL_GPIO_DeInit+0x94>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a5c      	ldr	r2, [pc, #368]	@ (80026b4 <HAL_GPIO_DeInit+0x1d4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d013      	beq.n	8002570 <HAL_GPIO_DeInit+0x90>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a5b      	ldr	r2, [pc, #364]	@ (80026b8 <HAL_GPIO_DeInit+0x1d8>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d00d      	beq.n	800256c <HAL_GPIO_DeInit+0x8c>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a5a      	ldr	r2, [pc, #360]	@ (80026bc <HAL_GPIO_DeInit+0x1dc>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d007      	beq.n	8002568 <HAL_GPIO_DeInit+0x88>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a59      	ldr	r2, [pc, #356]	@ (80026c0 <HAL_GPIO_DeInit+0x1e0>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d101      	bne.n	8002564 <HAL_GPIO_DeInit+0x84>
 8002560:	2306      	movs	r3, #6
 8002562:	e00c      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 8002564:	2307      	movs	r3, #7
 8002566:	e00a      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 8002568:	2305      	movs	r3, #5
 800256a:	e008      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 800256c:	2304      	movs	r3, #4
 800256e:	e006      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 8002570:	2303      	movs	r3, #3
 8002572:	e004      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 8002574:	2302      	movs	r3, #2
 8002576:	e002      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 8002578:	2301      	movs	r3, #1
 800257a:	e000      	b.n	800257e <HAL_GPIO_DeInit+0x9e>
 800257c:	2300      	movs	r3, #0
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	f002 0203 	and.w	r2, r2, #3
 8002584:	0092      	lsls	r2, r2, #2
 8002586:	4093      	lsls	r3, r2
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	429a      	cmp	r2, r3
 800258c:	d132      	bne.n	80025f4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800258e:	4b4d      	ldr	r3, [pc, #308]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	43db      	mvns	r3, r3
 8002596:	494b      	ldr	r1, [pc, #300]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 8002598:	4013      	ands	r3, r2
 800259a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800259c:	4b49      	ldr	r3, [pc, #292]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	43db      	mvns	r3, r3
 80025a4:	4947      	ldr	r1, [pc, #284]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 80025a6:	4013      	ands	r3, r2
 80025a8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80025aa:	4b46      	ldr	r3, [pc, #280]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	4944      	ldr	r1, [pc, #272]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80025b8:	4b42      	ldr	r3, [pc, #264]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	43db      	mvns	r3, r3
 80025c0:	4940      	ldr	r1, [pc, #256]	@ (80026c4 <HAL_GPIO_DeInit+0x1e4>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	220f      	movs	r2, #15
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80025d6:	4a34      	ldr	r2, [pc, #208]	@ (80026a8 <HAL_GPIO_DeInit+0x1c8>)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	3302      	adds	r3, #2
 80025de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	43da      	mvns	r2, r3
 80025e6:	4830      	ldr	r0, [pc, #192]	@ (80026a8 <HAL_GPIO_DeInit+0x1c8>)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	089b      	lsrs	r3, r3, #2
 80025ec:	400a      	ands	r2, r1
 80025ee:	3302      	adds	r3, #2
 80025f0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	2103      	movs	r1, #3
 80025fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	08da      	lsrs	r2, r3, #3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3208      	adds	r2, #8
 8002610:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	220f      	movs	r2, #15
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43db      	mvns	r3, r3
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	08d2      	lsrs	r2, r2, #3
 8002628:	4019      	ands	r1, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3208      	adds	r2, #8
 800262e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	2103      	movs	r1, #3
 800263c:	fa01 f303 	lsl.w	r3, r1, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	401a      	ands	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	2101      	movs	r1, #1
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	fa01 f303 	lsl.w	r3, r1, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	401a      	ands	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2103      	movs	r1, #3
 8002666:	fa01 f303 	lsl.w	r3, r1, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	401a      	ands	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002676:	2101      	movs	r1, #1
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	43db      	mvns	r3, r3
 8002680:	401a      	ands	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	fa22 f303 	lsr.w	r3, r2, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	f47f af2b 	bne.w	80024f0 <HAL_GPIO_DeInit+0x10>
  }
}
 800269a:	bf00      	nop
 800269c:	bf00      	nop
 800269e:	371c      	adds	r7, #28
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40010000 	.word	0x40010000
 80026ac:	48000400 	.word	0x48000400
 80026b0:	48000800 	.word	0x48000800
 80026b4:	48000c00 	.word	0x48000c00
 80026b8:	48001000 	.word	0x48001000
 80026bc:	48001400 	.word	0x48001400
 80026c0:	48001800 	.word	0x48001800
 80026c4:	40010400 	.word	0x40010400

080026c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d002      	beq.n	80026e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026e0:	2301      	movs	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	e001      	b.n	80026ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
 8002704:	4613      	mov	r3, r2
 8002706:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002708:	787b      	ldrb	r3, [r7, #1]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800270e:	887a      	ldrh	r2, [r7, #2]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002714:	e002      	b.n	800271c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002716:	887a      	ldrh	r2, [r7, #2]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800273a:	887a      	ldrh	r2, [r7, #2]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4013      	ands	r3, r2
 8002740:	041a      	lsls	r2, r3, #16
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43d9      	mvns	r1, r3
 8002746:	887b      	ldrh	r3, [r7, #2]
 8002748:	400b      	ands	r3, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	619a      	str	r2, [r3, #24]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002760:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <HAL_PWREx_GetVoltageRange+0x18>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002768:	4618      	mov	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40007000 	.word	0x40007000

08002778 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002786:	d130      	bne.n	80027ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002788:	4b23      	ldr	r3, [pc, #140]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002790:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002794:	d038      	beq.n	8002808 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002796:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800279e:	4a1e      	ldr	r2, [pc, #120]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027a6:	4b1d      	ldr	r3, [pc, #116]	@ (800281c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2232      	movs	r2, #50	@ 0x32
 80027ac:	fb02 f303 	mul.w	r3, r2, r3
 80027b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002820 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027b2:	fba2 2303 	umull	r2, r3, r2, r3
 80027b6:	0c9b      	lsrs	r3, r3, #18
 80027b8:	3301      	adds	r3, #1
 80027ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027bc:	e002      	b.n	80027c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027c4:	4b14      	ldr	r3, [pc, #80]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027d0:	d102      	bne.n	80027d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f2      	bne.n	80027be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027e4:	d110      	bne.n	8002808 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e00f      	b.n	800280a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027f6:	d007      	beq.n	8002808 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027f8:	4b07      	ldr	r3, [pc, #28]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002800:	4a05      	ldr	r2, [pc, #20]	@ (8002818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002802:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002806:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40007000 	.word	0x40007000
 800281c:	20000004 	.word	0x20000004
 8002820:	431bde83 	.word	0x431bde83

08002824 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e3ca      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002836:	4b97      	ldr	r3, [pc, #604]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002840:	4b94      	ldr	r3, [pc, #592]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0303 	and.w	r3, r3, #3
 8002848:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 80e4 	beq.w	8002a20 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_RCC_OscConfig+0x4a>
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	2b0c      	cmp	r3, #12
 8002862:	f040 808b 	bne.w	800297c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b01      	cmp	r3, #1
 800286a:	f040 8087 	bne.w	800297c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800286e:	4b89      	ldr	r3, [pc, #548]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_RCC_OscConfig+0x62>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e3a2      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a1a      	ldr	r2, [r3, #32]
 800288a:	4b82      	ldr	r3, [pc, #520]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d004      	beq.n	80028a0 <HAL_RCC_OscConfig+0x7c>
 8002896:	4b7f      	ldr	r3, [pc, #508]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800289e:	e005      	b.n	80028ac <HAL_RCC_OscConfig+0x88>
 80028a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d223      	bcs.n	80028f8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fd55 	bl	8003364 <RCC_SetFlashLatencyFromMSIRange>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e383      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c4:	4b73      	ldr	r3, [pc, #460]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a72      	ldr	r2, [pc, #456]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028ca:	f043 0308 	orr.w	r3, r3, #8
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b70      	ldr	r3, [pc, #448]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	496d      	ldr	r1, [pc, #436]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e2:	4b6c      	ldr	r3, [pc, #432]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	4968      	ldr	r1, [pc, #416]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]
 80028f6:	e025      	b.n	8002944 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f8:	4b66      	ldr	r3, [pc, #408]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a65      	ldr	r2, [pc, #404]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028fe:	f043 0308 	orr.w	r3, r3, #8
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	4960      	ldr	r1, [pc, #384]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002912:	4313      	orrs	r3, r2
 8002914:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002916:	4b5f      	ldr	r3, [pc, #380]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	021b      	lsls	r3, r3, #8
 8002924:	495b      	ldr	r1, [pc, #364]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002926:	4313      	orrs	r3, r2
 8002928:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d109      	bne.n	8002944 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	4618      	mov	r0, r3
 8002936:	f000 fd15 	bl	8003364 <RCC_SetFlashLatencyFromMSIRange>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e343      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002944:	f000 fc4a 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b52      	ldr	r3, [pc, #328]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	4950      	ldr	r1, [pc, #320]	@ (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
 8002960:	4a4e      	ldr	r2, [pc, #312]	@ (8002a9c <HAL_RCC_OscConfig+0x278>)
 8002962:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002964:	4b4e      	ldr	r3, [pc, #312]	@ (8002aa0 <HAL_RCC_OscConfig+0x27c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff fa1f 	bl	8001dac <HAL_InitTick>
 800296e:	4603      	mov	r3, r0
 8002970:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002972:	7bfb      	ldrb	r3, [r7, #15]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d052      	beq.n	8002a1e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	e327      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d032      	beq.n	80029ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002984:	4b43      	ldr	r3, [pc, #268]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a42      	ldr	r2, [pc, #264]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002990:	f7ff fa5c 	bl	8001e4c <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002998:	f7ff fa58 	bl	8001e4c <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e310      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029b6:	4b37      	ldr	r3, [pc, #220]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a36      	ldr	r2, [pc, #216]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029bc:	f043 0308 	orr.w	r3, r3, #8
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	4b34      	ldr	r3, [pc, #208]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	4931      	ldr	r1, [pc, #196]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	021b      	lsls	r3, r3, #8
 80029e2:	492c      	ldr	r1, [pc, #176]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	604b      	str	r3, [r1, #4]
 80029e8:	e01a      	b.n	8002a20 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a29      	ldr	r2, [pc, #164]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029f0:	f023 0301 	bic.w	r3, r3, #1
 80029f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029f6:	f7ff fa29 	bl	8001e4c <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029fe:	f7ff fa25 	bl	8001e4c <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e2dd      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a10:	4b20      	ldr	r3, [pc, #128]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f0      	bne.n	80029fe <HAL_RCC_OscConfig+0x1da>
 8002a1c:	e000      	b.n	8002a20 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a1e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d074      	beq.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d005      	beq.n	8002a3e <HAL_RCC_OscConfig+0x21a>
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2b0c      	cmp	r3, #12
 8002a36:	d10e      	bne.n	8002a56 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d10b      	bne.n	8002a56 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d064      	beq.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d160      	bne.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e2ba      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5e:	d106      	bne.n	8002a6e <HAL_RCC_OscConfig+0x24a>
 8002a60:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0b      	ldr	r2, [pc, #44]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	e026      	b.n	8002abc <HAL_RCC_OscConfig+0x298>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a76:	d115      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x280>
 8002a78:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a05      	ldr	r2, [pc, #20]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a7e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	4b03      	ldr	r3, [pc, #12]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a02      	ldr	r2, [pc, #8]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	e014      	b.n	8002abc <HAL_RCC_OscConfig+0x298>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	080078e0 	.word	0x080078e0
 8002a9c:	20000004 	.word	0x20000004
 8002aa0:	2000001c 	.word	0x2000001c
 8002aa4:	4ba0      	ldr	r3, [pc, #640]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a9f      	ldr	r2, [pc, #636]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b9d      	ldr	r3, [pc, #628]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a9c      	ldr	r2, [pc, #624]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d013      	beq.n	8002aec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f9c2 	bl	8001e4c <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7ff f9be 	bl	8001e4c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e276      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ade:	4b92      	ldr	r3, [pc, #584]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x2a8>
 8002aea:	e014      	b.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7ff f9ae 	bl	8001e4c <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af4:	f7ff f9aa 	bl	8001e4c <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	@ 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e262      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b06:	4b88      	ldr	r3, [pc, #544]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x2d0>
 8002b12:	e000      	b.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d060      	beq.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d005      	beq.n	8002b34 <HAL_RCC_OscConfig+0x310>
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d119      	bne.n	8002b62 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d116      	bne.n	8002b62 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b34:	4b7c      	ldr	r3, [pc, #496]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_OscConfig+0x328>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e23f      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4c:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	061b      	lsls	r3, r3, #24
 8002b5a:	4973      	ldr	r1, [pc, #460]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b60:	e040      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d023      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7ff f969 	bl	8001e4c <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7ff f965 	bl	8001e4c <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e21d      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b90:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b62      	ldr	r3, [pc, #392]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	061b      	lsls	r3, r3, #24
 8002baa:	495f      	ldr	r1, [pc, #380]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
 8002bb0:	e018      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbe:	f7ff f945 	bl	8001e4c <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7ff f941 	bl	8001e4c <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1f9      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bd8:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1f0      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d03c      	beq.n	8002c6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01c      	beq.n	8002c32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c08:	f7ff f920 	bl	8001e4c <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c10:	f7ff f91c 	bl	8001e4c <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e1d4      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c22:	4b41      	ldr	r3, [pc, #260]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ef      	beq.n	8002c10 <HAL_RCC_OscConfig+0x3ec>
 8002c30:	e01b      	b.n	8002c6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c32:	4b3d      	ldr	r3, [pc, #244]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c38:	4a3b      	ldr	r2, [pc, #236]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
 8002c3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c42:	f7ff f903 	bl	8001e4c <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c4a:	f7ff f8ff 	bl	8001e4c <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e1b7      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c5c:	4b32      	ldr	r3, [pc, #200]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1ef      	bne.n	8002c4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80a6 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10d      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8c:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c94:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca4:	4b21      	ldr	r3, [pc, #132]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d118      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cbc:	f7ff f8c6 	bl	8001e4c <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc4:	f7ff f8c2 	bl	8001e4c <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e17a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d108      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4d8>
 8002cea:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cfa:	e029      	b.n	8002d50 <HAL_RCC_OscConfig+0x52c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d115      	bne.n	8002d30 <HAL_RCC_OscConfig+0x50c>
 8002d04:	4b08      	ldr	r3, [pc, #32]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0a:	4a07      	ldr	r2, [pc, #28]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d0c:	f043 0304 	orr.w	r3, r3, #4
 8002d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1a:	4a03      	ldr	r2, [pc, #12]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d24:	e014      	b.n	8002d50 <HAL_RCC_OscConfig+0x52c>
 8002d26:	bf00      	nop
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40007000 	.word	0x40007000
 8002d30:	4b9c      	ldr	r3, [pc, #624]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d36:	4a9b      	ldr	r2, [pc, #620]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d38:	f023 0301 	bic.w	r3, r3, #1
 8002d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d40:	4b98      	ldr	r3, [pc, #608]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d46:	4a97      	ldr	r2, [pc, #604]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d48:	f023 0304 	bic.w	r3, r3, #4
 8002d4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d016      	beq.n	8002d86 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7ff f878 	bl	8001e4c <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7ff f874 	bl	8001e4c <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e12a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d76:	4b8b      	ldr	r3, [pc, #556]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0ed      	beq.n	8002d60 <HAL_RCC_OscConfig+0x53c>
 8002d84:	e015      	b.n	8002db2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d86:	f7ff f861 	bl	8001e4c <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d8c:	e00a      	b.n	8002da4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8e:	f7ff f85d 	bl	8001e4c <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e113      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da4:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1ed      	bne.n	8002d8e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db2:	7ffb      	ldrb	r3, [r7, #31]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d105      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db8:	4b7a      	ldr	r3, [pc, #488]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbc:	4a79      	ldr	r2, [pc, #484]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dc2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80fe 	beq.w	8002fca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	f040 80d0 	bne.w	8002f78 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002dd8:	4b72      	ldr	r3, [pc, #456]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0203 	and.w	r2, r3, #3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d130      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	3b01      	subs	r3, #1
 8002df8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d127      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e08:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d11f      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e18:	2a07      	cmp	r2, #7
 8002e1a:	bf14      	ite	ne
 8002e1c:	2201      	movne	r2, #1
 8002e1e:	2200      	moveq	r2, #0
 8002e20:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d113      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	085b      	lsrs	r3, r3, #1
 8002e32:	3b01      	subs	r3, #1
 8002e34:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d109      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	085b      	lsrs	r3, r3, #1
 8002e46:	3b01      	subs	r3, #1
 8002e48:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d06e      	beq.n	8002f2c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b0c      	cmp	r3, #12
 8002e52:	d069      	beq.n	8002f28 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e54:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d105      	bne.n	8002e6c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e60:	4b50      	ldr	r3, [pc, #320]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0ad      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e70:	4b4c      	ldr	r3, [pc, #304]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e7c:	f7fe ffe6 	bl	8001e4c <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e84:	f7fe ffe2 	bl	8001e4c <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e09a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e96:	4b43      	ldr	r3, [pc, #268]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ea2:	4b40      	ldr	r3, [pc, #256]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	4b40      	ldr	r3, [pc, #256]	@ (8002fa8 <HAL_RCC_OscConfig+0x784>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002eb2:	3a01      	subs	r2, #1
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	4311      	orrs	r1, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ebc:	0212      	lsls	r2, r2, #8
 8002ebe:	4311      	orrs	r1, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ec4:	0852      	lsrs	r2, r2, #1
 8002ec6:	3a01      	subs	r2, #1
 8002ec8:	0552      	lsls	r2, r2, #21
 8002eca:	4311      	orrs	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ed0:	0852      	lsrs	r2, r2, #1
 8002ed2:	3a01      	subs	r2, #1
 8002ed4:	0652      	lsls	r2, r2, #25
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002edc:	0912      	lsrs	r2, r2, #4
 8002ede:	0452      	lsls	r2, r2, #17
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	4930      	ldr	r1, [pc, #192]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a2d      	ldr	r2, [pc, #180]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f00:	f7fe ffa4 	bl	8001e4c <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f08:	f7fe ffa0 	bl	8001e4c <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e058      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f1a:	4b22      	ldr	r3, [pc, #136]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f26:	e050      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e04f      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d148      	bne.n	8002fca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f38:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a19      	ldr	r2, [pc, #100]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f44:	4b17      	ldr	r3, [pc, #92]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	4a16      	ldr	r2, [pc, #88]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f50:	f7fe ff7c 	bl	8001e4c <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f58:	f7fe ff78 	bl	8001e4c <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e030      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x734>
 8002f76:	e028      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2b0c      	cmp	r3, #12
 8002f7c:	d023      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7e:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a08      	ldr	r2, [pc, #32]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7fe ff5f 	bl	8001e4c <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f90:	e00c      	b.n	8002fac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f92:	f7fe ff5b 	bl	8001e4c <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d905      	bls.n	8002fac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e013      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fac:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1ec      	bne.n	8002f92 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fb8:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	4905      	ldr	r1, [pc, #20]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_RCC_OscConfig+0x7b4>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	60cb      	str	r3, [r1, #12]
 8002fc4:	e001      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3720      	adds	r7, #32
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	feeefffc 	.word	0xfeeefffc

08002fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0e7      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff0:	4b75      	ldr	r3, [pc, #468]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0307 	and.w	r3, r3, #7
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d910      	bls.n	8003020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffe:	4b72      	ldr	r3, [pc, #456]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 0207 	bic.w	r2, r3, #7
 8003006:	4970      	ldr	r1, [pc, #448]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	4313      	orrs	r3, r2
 800300c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800300e:	4b6e      	ldr	r3, [pc, #440]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d001      	beq.n	8003020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0cf      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d010      	beq.n	800304e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	4b66      	ldr	r3, [pc, #408]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003038:	429a      	cmp	r2, r3
 800303a:	d908      	bls.n	800304e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800303c:	4b63      	ldr	r3, [pc, #396]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4960      	ldr	r1, [pc, #384]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800304a:	4313      	orrs	r3, r2
 800304c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d04c      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b03      	cmp	r3, #3
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003062:	4b5a      	ldr	r3, [pc, #360]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d121      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0a6      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d107      	bne.n	800308a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800307a:	4b54      	ldr	r3, [pc, #336]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d115      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e09a      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d107      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003092:	4b4e      	ldr	r3, [pc, #312]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e08e      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030a2:	4b4a      	ldr	r3, [pc, #296]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e086      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030b2:	4b46      	ldr	r3, [pc, #280]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4943      	ldr	r1, [pc, #268]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030c4:	f7fe fec2 	bl	8001e4c <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	e00a      	b.n	80030e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030cc:	f7fe febe 	bl	8001e4c <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030da:	4293      	cmp	r3, r2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e06e      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	4b3a      	ldr	r3, [pc, #232]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 020c 	and.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d1eb      	bne.n	80030cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d010      	beq.n	8003122 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	4b31      	ldr	r3, [pc, #196]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800310c:	429a      	cmp	r2, r3
 800310e:	d208      	bcs.n	8003122 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003110:	4b2e      	ldr	r3, [pc, #184]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	492b      	ldr	r1, [pc, #172]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003122:	4b29      	ldr	r3, [pc, #164]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d210      	bcs.n	8003152 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003130:	4b25      	ldr	r3, [pc, #148]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 0207 	bic.w	r2, r3, #7
 8003138:	4923      	ldr	r1, [pc, #140]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	4313      	orrs	r3, r2
 800313e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003140:	4b21      	ldr	r3, [pc, #132]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d001      	beq.n	8003152 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e036      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0304 	and.w	r3, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800315e:	4b1b      	ldr	r3, [pc, #108]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	4918      	ldr	r1, [pc, #96]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d009      	beq.n	8003190 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800317c:	4b13      	ldr	r3, [pc, #76]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	4910      	ldr	r1, [pc, #64]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	4313      	orrs	r3, r2
 800318e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003190:	f000 f824 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8003194:	4602      	mov	r2, r0
 8003196:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	091b      	lsrs	r3, r3, #4
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	490b      	ldr	r1, [pc, #44]	@ (80031d0 <HAL_RCC_ClockConfig+0x1f4>)
 80031a2:	5ccb      	ldrb	r3, [r1, r3]
 80031a4:	f003 031f 	and.w	r3, r3, #31
 80031a8:	fa22 f303 	lsr.w	r3, r2, r3
 80031ac:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1f8>)
 80031ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031b0:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1fc>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe fdf9 	bl	8001dac <HAL_InitTick>
 80031ba:	4603      	mov	r3, r0
 80031bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80031be:	7afb      	ldrb	r3, [r7, #11]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40022000 	.word	0x40022000
 80031cc:	40021000 	.word	0x40021000
 80031d0:	080078e0 	.word	0x080078e0
 80031d4:	20000004 	.word	0x20000004
 80031d8:	2000001c 	.word	0x2000001c

080031dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	@ 0x24
 80031e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	2300      	movs	r3, #0
 80031e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ea:	4b3e      	ldr	r3, [pc, #248]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031f4:	4b3b      	ldr	r3, [pc, #236]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x34>
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	2b0c      	cmp	r3, #12
 8003208:	d121      	bne.n	800324e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d11e      	bne.n	800324e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003210:	4b34      	ldr	r3, [pc, #208]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800321c:	4b31      	ldr	r3, [pc, #196]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800321e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	e005      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800322c:	4b2d      	ldr	r3, [pc, #180]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003238:	4a2b      	ldr	r2, [pc, #172]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003240:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10d      	bne.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800324c:	e00a      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b04      	cmp	r3, #4
 8003252:	d102      	bne.n	800325a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003254:	4b25      	ldr	r3, [pc, #148]	@ (80032ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003256:	61bb      	str	r3, [r7, #24]
 8003258:	e004      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	2b08      	cmp	r3, #8
 800325e:	d101      	bne.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003260:	4b23      	ldr	r3, [pc, #140]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003262:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	2b0c      	cmp	r3, #12
 8003268:	d134      	bne.n	80032d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800326a:	4b1e      	ldr	r3, [pc, #120]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d003      	beq.n	8003282 <HAL_RCC_GetSysClockFreq+0xa6>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d003      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0xac>
 8003280:	e005      	b.n	800328e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003282:	4b1a      	ldr	r3, [pc, #104]	@ (80032ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003284:	617b      	str	r3, [r7, #20]
      break;
 8003286:	e005      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003288:	4b19      	ldr	r3, [pc, #100]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800328a:	617b      	str	r3, [r7, #20]
      break;
 800328c:	e002      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	617b      	str	r3, [r7, #20]
      break;
 8003292:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	3301      	adds	r3, #1
 80032a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032a2:	4b10      	ldr	r3, [pc, #64]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	0a1b      	lsrs	r3, r3, #8
 80032a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	fb03 f202 	mul.w	r2, r3, r2
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032ba:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	0e5b      	lsrs	r3, r3, #25
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	3301      	adds	r3, #1
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032d4:	69bb      	ldr	r3, [r7, #24]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	@ 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40021000 	.word	0x40021000
 80032e8:	080078f8 	.word	0x080078f8
 80032ec:	00f42400 	.word	0x00f42400
 80032f0:	007a1200 	.word	0x007a1200

080032f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032f8:	4b03      	ldr	r3, [pc, #12]	@ (8003308 <HAL_RCC_GetHCLKFreq+0x14>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000004 	.word	0x20000004

0800330c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003310:	f7ff fff0 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003314:	4602      	mov	r2, r0
 8003316:	4b06      	ldr	r3, [pc, #24]	@ (8003330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	0a1b      	lsrs	r3, r3, #8
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	4904      	ldr	r1, [pc, #16]	@ (8003334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003322:	5ccb      	ldrb	r3, [r1, r3]
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800332c:	4618      	mov	r0, r3
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40021000 	.word	0x40021000
 8003334:	080078f0 	.word	0x080078f0

08003338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800333c:	f7ff ffda 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003340:	4602      	mov	r2, r0
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	0adb      	lsrs	r3, r3, #11
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	4904      	ldr	r1, [pc, #16]	@ (8003360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800334e:	5ccb      	ldrb	r3, [r1, r3]
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	080078f0 	.word	0x080078f0

08003364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800336c:	2300      	movs	r3, #0
 800336e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003370:	4b2a      	ldr	r3, [pc, #168]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d003      	beq.n	8003384 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800337c:	f7ff f9ee 	bl	800275c <HAL_PWREx_GetVoltageRange>
 8003380:	6178      	str	r0, [r7, #20]
 8003382:	e014      	b.n	80033ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003384:	4b25      	ldr	r3, [pc, #148]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003388:	4a24      	ldr	r2, [pc, #144]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800338a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800338e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003390:	4b22      	ldr	r3, [pc, #136]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800339c:	f7ff f9de 	bl	800275c <HAL_PWREx_GetVoltageRange>
 80033a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033a2:	4b1e      	ldr	r3, [pc, #120]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a6:	4a1d      	ldr	r2, [pc, #116]	@ (800341c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b4:	d10b      	bne.n	80033ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b80      	cmp	r3, #128	@ 0x80
 80033ba:	d919      	bls.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2ba0      	cmp	r3, #160	@ 0xa0
 80033c0:	d902      	bls.n	80033c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033c2:	2302      	movs	r3, #2
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	e013      	b.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033c8:	2301      	movs	r3, #1
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	e010      	b.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b80      	cmp	r3, #128	@ 0x80
 80033d2:	d902      	bls.n	80033da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033d4:	2303      	movs	r3, #3
 80033d6:	613b      	str	r3, [r7, #16]
 80033d8:	e00a      	b.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b80      	cmp	r3, #128	@ 0x80
 80033de:	d102      	bne.n	80033e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033e0:	2302      	movs	r3, #2
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	e004      	b.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b70      	cmp	r3, #112	@ 0x70
 80033ea:	d101      	bne.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033ec:	2301      	movs	r3, #1
 80033ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 0207 	bic.w	r2, r3, #7
 80033f8:	4909      	ldr	r1, [pc, #36]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003400:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0307 	and.w	r3, r3, #7
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	429a      	cmp	r2, r3
 800340c:	d001      	beq.n	8003412 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40021000 	.word	0x40021000
 8003420:	40022000 	.word	0x40022000

08003424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800342c:	2300      	movs	r3, #0
 800342e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003430:	2300      	movs	r3, #0
 8003432:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800343c:	2b00      	cmp	r3, #0
 800343e:	d041      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003444:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003448:	d02a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800344a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800344e:	d824      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003450:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003454:	d008      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003456:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800345a:	d81e      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00a      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003460:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003464:	d010      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003466:	e018      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003468:	4b86      	ldr	r3, [pc, #536]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a85      	ldr	r2, [pc, #532]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003472:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003474:	e015      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3304      	adds	r3, #4
 800347a:	2100      	movs	r1, #0
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fabb 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003486:	e00c      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3320      	adds	r3, #32
 800348c:	2100      	movs	r1, #0
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fba6 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 8003494:	4603      	mov	r3, r0
 8003496:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003498:	e003      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	74fb      	strb	r3, [r7, #19]
      break;
 800349e:	e000      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80034a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034a2:	7cfb      	ldrb	r3, [r7, #19]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10b      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034a8:	4b76      	ldr	r3, [pc, #472]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034b6:	4973      	ldr	r1, [pc, #460]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80034be:	e001      	b.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d041      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034d8:	d02a      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80034da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034de:	d824      	bhi.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80034e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034e4:	d008      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80034e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034ea:	d81e      	bhi.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80034f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f4:	d010      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80034f6:	e018      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034f8:	4b62      	ldr	r3, [pc, #392]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	4a61      	ldr	r2, [pc, #388]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003502:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003504:	e015      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3304      	adds	r3, #4
 800350a:	2100      	movs	r1, #0
 800350c:	4618      	mov	r0, r3
 800350e:	f000 fa73 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 8003512:	4603      	mov	r3, r0
 8003514:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003516:	e00c      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3320      	adds	r3, #32
 800351c:	2100      	movs	r1, #0
 800351e:	4618      	mov	r0, r3
 8003520:	f000 fb5e 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 8003524:	4603      	mov	r3, r0
 8003526:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003528:	e003      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	74fb      	strb	r3, [r7, #19]
      break;
 800352e:	e000      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003530:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003532:	7cfb      	ldrb	r3, [r7, #19]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10b      	bne.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003538:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003546:	494f      	ldr	r1, [pc, #316]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800354e:	e001      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003550:	7cfb      	ldrb	r3, [r7, #19]
 8003552:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 80a0 	beq.w	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003562:	2300      	movs	r3, #0
 8003564:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003566:	4b47      	ldr	r3, [pc, #284]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003572:	2301      	movs	r3, #1
 8003574:	e000      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003576:	2300      	movs	r3, #0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00d      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800357c:	4b41      	ldr	r3, [pc, #260]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003580:	4a40      	ldr	r2, [pc, #256]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003586:	6593      	str	r3, [r2, #88]	@ 0x58
 8003588:	4b3e      	ldr	r3, [pc, #248]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003594:	2301      	movs	r3, #1
 8003596:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003598:	4b3b      	ldr	r3, [pc, #236]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a3a      	ldr	r2, [pc, #232]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800359e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035a4:	f7fe fc52 	bl	8001e4c <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035aa:	e009      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ac:	f7fe fc4e 	bl	8001e4c <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d902      	bls.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	74fb      	strb	r3, [r7, #19]
        break;
 80035be:	e005      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035c0:	4b31      	ldr	r3, [pc, #196]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ef      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80035cc:	7cfb      	ldrb	r3, [r7, #19]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d15c      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01f      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d019      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035f0:	4b24      	ldr	r3, [pc, #144]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035fc:	4b21      	ldr	r3, [pc, #132]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003602:	4a20      	ldr	r2, [pc, #128]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800360c:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003612:	4a1c      	ldr	r2, [pc, #112]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003614:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800361c:	4a19      	ldr	r2, [pc, #100]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d016      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362e:	f7fe fc0d 	bl	8001e4c <HAL_GetTick>
 8003632:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003634:	e00b      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003636:	f7fe fc09 	bl	8001e4c <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003644:	4293      	cmp	r3, r2
 8003646:	d902      	bls.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	74fb      	strb	r3, [r7, #19]
            break;
 800364c:	e006      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0ec      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800365c:	7cfb      	ldrb	r3, [r7, #19]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10c      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003662:	4b08      	ldr	r3, [pc, #32]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003668:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003672:	4904      	ldr	r1, [pc, #16]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003674:	4313      	orrs	r3, r2
 8003676:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800367a:	e009      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800367c:	7cfb      	ldrb	r3, [r7, #19]
 800367e:	74bb      	strb	r3, [r7, #18]
 8003680:	e006      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003682:	bf00      	nop
 8003684:	40021000 	.word	0x40021000
 8003688:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800368c:	7cfb      	ldrb	r3, [r7, #19]
 800368e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003690:	7c7b      	ldrb	r3, [r7, #17]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d105      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003696:	4b9e      	ldr	r3, [pc, #632]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	4a9d      	ldr	r2, [pc, #628]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036ae:	4b98      	ldr	r3, [pc, #608]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b4:	f023 0203 	bic.w	r2, r3, #3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	4994      	ldr	r1, [pc, #592]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036d0:	4b8f      	ldr	r3, [pc, #572]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d6:	f023 020c 	bic.w	r2, r3, #12
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036de:	498c      	ldr	r1, [pc, #560]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036f2:	4b87      	ldr	r3, [pc, #540]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003700:	4983      	ldr	r1, [pc, #524]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003714:	4b7e      	ldr	r3, [pc, #504]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003722:	497b      	ldr	r1, [pc, #492]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0310 	and.w	r3, r3, #16
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003736:	4b76      	ldr	r3, [pc, #472]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003744:	4972      	ldr	r1, [pc, #456]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0320 	and.w	r3, r3, #32
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003758:	4b6d      	ldr	r3, [pc, #436]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	496a      	ldr	r1, [pc, #424]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800377a:	4b65      	ldr	r3, [pc, #404]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003780:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003788:	4961      	ldr	r1, [pc, #388]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800379c:	4b5c      	ldr	r3, [pc, #368]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037aa:	4959      	ldr	r1, [pc, #356]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037be:	4b54      	ldr	r3, [pc, #336]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037cc:	4950      	ldr	r1, [pc, #320]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ee:	4948      	ldr	r1, [pc, #288]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003802:	4b43      	ldr	r3, [pc, #268]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003810:	493f      	ldr	r1, [pc, #252]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d028      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003824:	4b3a      	ldr	r3, [pc, #232]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003832:	4937      	ldr	r1, [pc, #220]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800383e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003842:	d106      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003844:	4b32      	ldr	r3, [pc, #200]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	4a31      	ldr	r2, [pc, #196]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800384e:	60d3      	str	r3, [r2, #12]
 8003850:	e011      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003856:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800385a:	d10c      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3304      	adds	r3, #4
 8003860:	2101      	movs	r1, #1
 8003862:	4618      	mov	r0, r3
 8003864:	f000 f8c8 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 8003868:	4603      	mov	r3, r0
 800386a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800386c:	7cfb      	ldrb	r3, [r7, #19]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d028      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003882:	4b23      	ldr	r3, [pc, #140]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003888:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003890:	491f      	ldr	r1, [pc, #124]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038a0:	d106      	bne.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	4a1a      	ldr	r2, [pc, #104]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038ac:	60d3      	str	r3, [r2, #12]
 80038ae:	e011      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038b8:	d10c      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3304      	adds	r3, #4
 80038be:	2101      	movs	r1, #1
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 f899 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 80038c6:	4603      	mov	r3, r0
 80038c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038ca:	7cfb      	ldrb	r3, [r7, #19]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80038d0:	7cfb      	ldrb	r3, [r7, #19]
 80038d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d02b      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ee:	4908      	ldr	r1, [pc, #32]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038fe:	d109      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003900:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	4a02      	ldr	r2, [pc, #8]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800390a:	60d3      	str	r3, [r2, #12]
 800390c:	e014      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800390e:	bf00      	nop
 8003910:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003918:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800391c:	d10c      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3304      	adds	r3, #4
 8003922:	2101      	movs	r1, #1
 8003924:	4618      	mov	r0, r3
 8003926:	f000 f867 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 800392a:	4603      	mov	r3, r0
 800392c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800392e:	7cfb      	ldrb	r3, [r7, #19]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003934:	7cfb      	ldrb	r3, [r7, #19]
 8003936:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d02f      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003944:	4b2b      	ldr	r3, [pc, #172]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003952:	4928      	ldr	r1, [pc, #160]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800395e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003962:	d10d      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3304      	adds	r3, #4
 8003968:	2102      	movs	r1, #2
 800396a:	4618      	mov	r0, r3
 800396c:	f000 f844 	bl	80039f8 <RCCEx_PLLSAI1_Config>
 8003970:	4603      	mov	r3, r0
 8003972:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003974:	7cfb      	ldrb	r3, [r7, #19]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d014      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800397a:	7cfb      	ldrb	r3, [r7, #19]
 800397c:	74bb      	strb	r3, [r7, #18]
 800397e:	e011      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003984:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003988:	d10c      	bne.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3320      	adds	r3, #32
 800398e:	2102      	movs	r1, #2
 8003990:	4618      	mov	r0, r3
 8003992:	f000 f925 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 8003996:	4603      	mov	r3, r0
 8003998:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00a      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039b0:	4b10      	ldr	r3, [pc, #64]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039be:	490d      	ldr	r1, [pc, #52]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00b      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039d2:	4b08      	ldr	r3, [pc, #32]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e2:	4904      	ldr	r1, [pc, #16]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80039ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40021000 	.word	0x40021000

080039f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a06:	4b75      	ldr	r3, [pc, #468]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d018      	beq.n	8003a44 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a12:	4b72      	ldr	r3, [pc, #456]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f003 0203 	and.w	r2, r3, #3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d10d      	bne.n	8003a3e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
       ||
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d009      	beq.n	8003a3e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a2a:	4b6c      	ldr	r3, [pc, #432]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	091b      	lsrs	r3, r3, #4
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
       ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d047      	beq.n	8003ace <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	73fb      	strb	r3, [r7, #15]
 8003a42:	e044      	b.n	8003ace <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d018      	beq.n	8003a7e <RCCEx_PLLSAI1_Config+0x86>
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d825      	bhi.n	8003a9c <RCCEx_PLLSAI1_Config+0xa4>
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d002      	beq.n	8003a5a <RCCEx_PLLSAI1_Config+0x62>
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d009      	beq.n	8003a6c <RCCEx_PLLSAI1_Config+0x74>
 8003a58:	e020      	b.n	8003a9c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a5a:	4b60      	ldr	r3, [pc, #384]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d11d      	bne.n	8003aa2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a6a:	e01a      	b.n	8003aa2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a6c:	4b5b      	ldr	r3, [pc, #364]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d116      	bne.n	8003aa6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a7c:	e013      	b.n	8003aa6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a7e:	4b57      	ldr	r3, [pc, #348]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10f      	bne.n	8003aaa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a8a:	4b54      	ldr	r3, [pc, #336]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d109      	bne.n	8003aaa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a9a:	e006      	b.n	8003aaa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa0:	e004      	b.n	8003aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003aa2:	bf00      	nop
 8003aa4:	e002      	b.n	8003aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003aa6:	bf00      	nop
 8003aa8:	e000      	b.n	8003aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003aaa:	bf00      	nop
    }

    if(status == HAL_OK)
 8003aac:	7bfb      	ldrb	r3, [r7, #15]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ab2:	4b4a      	ldr	r3, [pc, #296]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6819      	ldr	r1, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	4944      	ldr	r1, [pc, #272]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d17d      	bne.n	8003bd0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ad4:	4b41      	ldr	r3, [pc, #260]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a40      	ldr	r2, [pc, #256]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ada:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ade:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae0:	f7fe f9b4 	bl	8001e4c <HAL_GetTick>
 8003ae4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ae6:	e009      	b.n	8003afc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ae8:	f7fe f9b0 	bl	8001e4c <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d902      	bls.n	8003afc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	73fb      	strb	r3, [r7, #15]
        break;
 8003afa:	e005      	b.n	8003b08 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003afc:	4b37      	ldr	r3, [pc, #220]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1ef      	bne.n	8003ae8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b08:	7bfb      	ldrb	r3, [r7, #15]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d160      	bne.n	8003bd0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d111      	bne.n	8003b38 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b14:	4b31      	ldr	r3, [pc, #196]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6892      	ldr	r2, [r2, #8]
 8003b24:	0211      	lsls	r1, r2, #8
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	68d2      	ldr	r2, [r2, #12]
 8003b2a:	0912      	lsrs	r2, r2, #4
 8003b2c:	0452      	lsls	r2, r2, #17
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	492a      	ldr	r1, [pc, #168]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	610b      	str	r3, [r1, #16]
 8003b36:	e027      	b.n	8003b88 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d112      	bne.n	8003b64 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b3e:	4b27      	ldr	r3, [pc, #156]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003b46:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	6892      	ldr	r2, [r2, #8]
 8003b4e:	0211      	lsls	r1, r2, #8
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6912      	ldr	r2, [r2, #16]
 8003b54:	0852      	lsrs	r2, r2, #1
 8003b56:	3a01      	subs	r2, #1
 8003b58:	0552      	lsls	r2, r2, #21
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	491f      	ldr	r1, [pc, #124]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	610b      	str	r3, [r1, #16]
 8003b62:	e011      	b.n	8003b88 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b64:	4b1d      	ldr	r3, [pc, #116]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b6c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	6892      	ldr	r2, [r2, #8]
 8003b74:	0211      	lsls	r1, r2, #8
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6952      	ldr	r2, [r2, #20]
 8003b7a:	0852      	lsrs	r2, r2, #1
 8003b7c:	3a01      	subs	r2, #1
 8003b7e:	0652      	lsls	r2, r2, #25
 8003b80:	430a      	orrs	r2, r1
 8003b82:	4916      	ldr	r1, [pc, #88]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b88:	4b14      	ldr	r3, [pc, #80]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a13      	ldr	r2, [pc, #76]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b94:	f7fe f95a 	bl	8001e4c <HAL_GetTick>
 8003b98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b9a:	e009      	b.n	8003bb0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b9c:	f7fe f956 	bl	8001e4c <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d902      	bls.n	8003bb0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	73fb      	strb	r3, [r7, #15]
          break;
 8003bae:	e005      	b.n	8003bbc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0ef      	beq.n	8003b9c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d106      	bne.n	8003bd0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003bc2:	4b06      	ldr	r3, [pc, #24]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc4:	691a      	ldr	r2, [r3, #16]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	4904      	ldr	r1, [pc, #16]	@ (8003bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40021000 	.word	0x40021000

08003be0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bee:	4b6a      	ldr	r3, [pc, #424]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d018      	beq.n	8003c2c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bfa:	4b67      	ldr	r3, [pc, #412]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f003 0203 	and.w	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d10d      	bne.n	8003c26 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
       ||
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c12:	4b61      	ldr	r3, [pc, #388]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
       ||
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d047      	beq.n	8003cb6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
 8003c2a:	e044      	b.n	8003cb6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d018      	beq.n	8003c66 <RCCEx_PLLSAI2_Config+0x86>
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d825      	bhi.n	8003c84 <RCCEx_PLLSAI2_Config+0xa4>
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d002      	beq.n	8003c42 <RCCEx_PLLSAI2_Config+0x62>
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d009      	beq.n	8003c54 <RCCEx_PLLSAI2_Config+0x74>
 8003c40:	e020      	b.n	8003c84 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c42:	4b55      	ldr	r3, [pc, #340]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d11d      	bne.n	8003c8a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c52:	e01a      	b.n	8003c8a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c54:	4b50      	ldr	r3, [pc, #320]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d116      	bne.n	8003c8e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c64:	e013      	b.n	8003c8e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c66:	4b4c      	ldr	r3, [pc, #304]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10f      	bne.n	8003c92 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c72:	4b49      	ldr	r3, [pc, #292]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c82:	e006      	b.n	8003c92 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
      break;
 8003c88:	e004      	b.n	8003c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e002      	b.n	8003c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e000      	b.n	8003c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c92:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10d      	bne.n	8003cb6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6819      	ldr	r1, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	430b      	orrs	r3, r1
 8003cb0:	4939      	ldr	r1, [pc, #228]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cb6:	7bfb      	ldrb	r3, [r7, #15]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d167      	bne.n	8003d8c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003cbc:	4b36      	ldr	r3, [pc, #216]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a35      	ldr	r2, [pc, #212]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc8:	f7fe f8c0 	bl	8001e4c <HAL_GetTick>
 8003ccc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cce:	e009      	b.n	8003ce4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cd0:	f7fe f8bc 	bl	8001e4c <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d902      	bls.n	8003ce4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ce2:	e005      	b.n	8003cf0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ce4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1ef      	bne.n	8003cd0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d14a      	bne.n	8003d8c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d111      	bne.n	8003d20 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cfc:	4b26      	ldr	r3, [pc, #152]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6892      	ldr	r2, [r2, #8]
 8003d0c:	0211      	lsls	r1, r2, #8
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	68d2      	ldr	r2, [r2, #12]
 8003d12:	0912      	lsrs	r2, r2, #4
 8003d14:	0452      	lsls	r2, r2, #17
 8003d16:	430a      	orrs	r2, r1
 8003d18:	491f      	ldr	r1, [pc, #124]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	614b      	str	r3, [r1, #20]
 8003d1e:	e011      	b.n	8003d44 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d20:	4b1d      	ldr	r3, [pc, #116]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003d28:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6892      	ldr	r2, [r2, #8]
 8003d30:	0211      	lsls	r1, r2, #8
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6912      	ldr	r2, [r2, #16]
 8003d36:	0852      	lsrs	r2, r2, #1
 8003d38:	3a01      	subs	r2, #1
 8003d3a:	0652      	lsls	r2, r2, #25
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	4916      	ldr	r1, [pc, #88]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d44:	4b14      	ldr	r3, [pc, #80]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a13      	ldr	r2, [pc, #76]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d50:	f7fe f87c 	bl	8001e4c <HAL_GetTick>
 8003d54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d56:	e009      	b.n	8003d6c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d58:	f7fe f878 	bl	8001e4c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d902      	bls.n	8003d6c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	73fb      	strb	r3, [r7, #15]
          break;
 8003d6a:	e005      	b.n	8003d78 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0ef      	beq.n	8003d58 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d106      	bne.n	8003d8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d7e:	4b06      	ldr	r3, [pc, #24]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	4904      	ldr	r1, [pc, #16]	@ (8003d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40021000 	.word	0x40021000

08003d9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e095      	b.n	8003eda <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d108      	bne.n	8003dc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dbe:	d009      	beq.n	8003dd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	61da      	str	r2, [r3, #28]
 8003dc6:	e005      	b.n	8003dd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d106      	bne.n	8003df4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f877 	bl	8003ee2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e14:	d902      	bls.n	8003e1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e16:	2300      	movs	r3, #0
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	e002      	b.n	8003e22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003e2a:	d007      	beq.n	8003e3c <HAL_SPI_Init+0xa0>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e34:	d002      	beq.n	8003e3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e74:	431a      	orrs	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7e:	ea42 0103 	orr.w	r1, r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e86:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	0c1b      	lsrs	r3, r3, #16
 8003e98:	f003 0204 	and.w	r2, r3, #4
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	f003 0310 	and.w	r3, r3, #16
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eaa:	f003 0308 	and.w	r3, r3, #8
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003eb8:	ea42 0103 	orr.w	r1, r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b08a      	sub	sp, #40	@ 0x28
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	60f8      	str	r0, [r7, #12]
 8003efe:	60b9      	str	r1, [r7, #8]
 8003f00:	607a      	str	r2, [r7, #4]
 8003f02:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f04:	2301      	movs	r3, #1
 8003f06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f08:	f7fd ffa0 	bl	8001e4c <HAL_GetTick>
 8003f0c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f14:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f1c:	887b      	ldrh	r3, [r7, #2]
 8003f1e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003f20:	887b      	ldrh	r3, [r7, #2]
 8003f22:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f24:	7ffb      	ldrb	r3, [r7, #31]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d00c      	beq.n	8003f44 <HAL_SPI_TransmitReceive+0x4e>
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f30:	d106      	bne.n	8003f40 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d102      	bne.n	8003f40 <HAL_SPI_TransmitReceive+0x4a>
 8003f3a:	7ffb      	ldrb	r3, [r7, #31]
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d001      	beq.n	8003f44 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	e1f3      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <HAL_SPI_TransmitReceive+0x60>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d002      	beq.n	8003f56 <HAL_SPI_TransmitReceive+0x60>
 8003f50:	887b      	ldrh	r3, [r7, #2]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e1e8      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_SPI_TransmitReceive+0x72>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e1e1      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d003      	beq.n	8003f84 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2205      	movs	r2, #5
 8003f80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	887a      	ldrh	r2, [r7, #2]
 8003f9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	887a      	ldrh	r2, [r7, #2]
 8003faa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	887a      	ldrh	r2, [r7, #2]
 8003fb0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fc6:	d802      	bhi.n	8003fce <HAL_SPI_TransmitReceive+0xd8>
 8003fc8:	8abb      	ldrh	r3, [r7, #20]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d908      	bls.n	8003fe0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003fdc:	605a      	str	r2, [r3, #4]
 8003fde:	e007      	b.n	8003ff0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003fee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ffa:	2b40      	cmp	r3, #64	@ 0x40
 8003ffc:	d007      	beq.n	800400e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800400c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004016:	f240 8083 	bls.w	8004120 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_SPI_TransmitReceive+0x132>
 8004022:	8afb      	ldrh	r3, [r7, #22]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d16f      	bne.n	8004108 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402c:	881a      	ldrh	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004038:	1c9a      	adds	r2, r3, #2
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800404c:	e05c      	b.n	8004108 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b02      	cmp	r3, #2
 800405a:	d11b      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x19e>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d016      	beq.n	8004094 <HAL_SPI_TransmitReceive+0x19e>
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	2b01      	cmp	r3, #1
 800406a:	d113      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	881a      	ldrh	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407c:	1c9a      	adds	r2, r3, #2
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d11c      	bne.n	80040dc <HAL_SPI_TransmitReceive+0x1e6>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d016      	beq.n	80040dc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	b292      	uxth	r2, r2
 80040ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c0:	1c9a      	adds	r2, r3, #2
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040d8:	2301      	movs	r3, #1
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80040dc:	f7fd feb6 	bl	8001e4c <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d80d      	bhi.n	8004108 <HAL_SPI_TransmitReceive+0x212>
 80040ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040f2:	d009      	beq.n	8004108 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e111      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d19d      	bne.n	800404e <HAL_SPI_TransmitReceive+0x158>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d197      	bne.n	800404e <HAL_SPI_TransmitReceive+0x158>
 800411e:	e0e5      	b.n	80042ec <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_SPI_TransmitReceive+0x23a>
 8004128:	8afb      	ldrh	r3, [r7, #22]
 800412a:	2b01      	cmp	r3, #1
 800412c:	f040 80d1 	bne.w	80042d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d912      	bls.n	8004160 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413e:	881a      	ldrh	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414a:	1c9a      	adds	r2, r3, #2
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004154:	b29b      	uxth	r3, r3
 8004156:	3b02      	subs	r3, #2
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800415e:	e0b8      	b.n	80042d2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	7812      	ldrb	r2, [r2, #0]
 800416c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004186:	e0a4      	b.n	80042d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b02      	cmp	r3, #2
 8004194:	d134      	bne.n	8004200 <HAL_SPI_TransmitReceive+0x30a>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800419a:	b29b      	uxth	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d02f      	beq.n	8004200 <HAL_SPI_TransmitReceive+0x30a>
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d12c      	bne.n	8004200 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d912      	bls.n	80041d6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	881a      	ldrh	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	1c9a      	adds	r2, r3, #2
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b02      	subs	r3, #2
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041d4:	e012      	b.n	80041fc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	330c      	adds	r3, #12
 80041e0:	7812      	ldrb	r2, [r2, #0]
 80041e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	1c5a      	adds	r2, r3, #1
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b01      	cmp	r3, #1
 800420c:	d148      	bne.n	80042a0 <HAL_SPI_TransmitReceive+0x3aa>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004214:	b29b      	uxth	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d042      	beq.n	80042a0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b01      	cmp	r3, #1
 8004224:	d923      	bls.n	800426e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	b292      	uxth	r2, r2
 8004232:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004238:	1c9a      	adds	r2, r3, #2
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004244:	b29b      	uxth	r3, r3
 8004246:	3b02      	subs	r3, #2
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004256:	b29b      	uxth	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d81f      	bhi.n	800429c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800426a:	605a      	str	r2, [r3, #4]
 800426c:	e016      	b.n	800429c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f103 020c 	add.w	r2, r3, #12
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	7812      	ldrb	r2, [r2, #0]
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004290:	b29b      	uxth	r3, r3
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800429c:	2301      	movs	r3, #1
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042a0:	f7fd fdd4 	bl	8001e4c <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6a3b      	ldr	r3, [r7, #32]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d803      	bhi.n	80042b8 <HAL_SPI_TransmitReceive+0x3c2>
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042b6:	d102      	bne.n	80042be <HAL_SPI_TransmitReceive+0x3c8>
 80042b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d109      	bne.n	80042d2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e02c      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f47f af55 	bne.w	8004188 <HAL_SPI_TransmitReceive+0x292>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f47f af4e 	bne.w	8004188 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042ec:	6a3a      	ldr	r2, [r7, #32]
 80042ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f94b 	bl	800458c <SPI_EndRxTxTransaction>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e00e      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800432a:	2300      	movs	r3, #0
  }
}
 800432c:	4618      	mov	r0, r3
 800432e:	3728      	adds	r7, #40	@ 0x28
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004342:	b2db      	uxtb	r3, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b088      	sub	sp, #32
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	4613      	mov	r3, r2
 800435e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004360:	f7fd fd74 	bl	8001e4c <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	4413      	add	r3, r2
 800436e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004370:	f7fd fd6c 	bl	8001e4c <HAL_GetTick>
 8004374:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004376:	4b39      	ldr	r3, [pc, #228]	@ (800445c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	015b      	lsls	r3, r3, #5
 800437c:	0d1b      	lsrs	r3, r3, #20
 800437e:	69fa      	ldr	r2, [r7, #28]
 8004380:	fb02 f303 	mul.w	r3, r2, r3
 8004384:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004386:	e055      	b.n	8004434 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800438e:	d051      	beq.n	8004434 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004390:	f7fd fd5c 	bl	8001e4c <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	69fa      	ldr	r2, [r7, #28]
 800439c:	429a      	cmp	r2, r3
 800439e:	d902      	bls.n	80043a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d13d      	bne.n	8004422 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043be:	d111      	bne.n	80043e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043c8:	d004      	beq.n	80043d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043d2:	d107      	bne.n	80043e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ec:	d10f      	bne.n	800440e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800440c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e018      	b.n	8004454 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004428:	2300      	movs	r3, #0
 800442a:	61fb      	str	r3, [r7, #28]
 800442c:	e002      	b.n	8004434 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	3b01      	subs	r3, #1
 8004432:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4013      	ands	r3, r2
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	429a      	cmp	r2, r3
 8004442:	bf0c      	ite	eq
 8004444:	2301      	moveq	r3, #1
 8004446:	2300      	movne	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	429a      	cmp	r2, r3
 8004450:	d19a      	bne.n	8004388 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3720      	adds	r7, #32
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	20000004 	.word	0x20000004

08004460 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08a      	sub	sp, #40	@ 0x28
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
 800446c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004472:	f7fd fceb 	bl	8001e4c <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800447a:	1a9b      	subs	r3, r3, r2
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	4413      	add	r3, r2
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004482:	f7fd fce3 	bl	8001e4c <HAL_GetTick>
 8004486:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004490:	4b3d      	ldr	r3, [pc, #244]	@ (8004588 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	00da      	lsls	r2, r3, #3
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	0d1b      	lsrs	r3, r3, #20
 80044a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a2:	fb02 f303 	mul.w	r3, r2, r3
 80044a6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80044a8:	e061      	b.n	800456e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80044b0:	d107      	bne.n	80044c2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d104      	bne.n	80044c2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80044c0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044c8:	d051      	beq.n	800456e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044ca:	f7fd fcbf 	bl	8001e4c <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d902      	bls.n	80044e0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d13d      	bne.n	800455c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044f8:	d111      	bne.n	800451e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004502:	d004      	beq.n	800450e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800450c:	d107      	bne.n	800451e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800451c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004526:	d10f      	bne.n	8004548 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004536:	601a      	str	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004546:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e011      	b.n	8004580 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d102      	bne.n	8004568 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	627b      	str	r3, [r7, #36]	@ 0x24
 8004566:	e002      	b.n	800456e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	3b01      	subs	r3, #1
 800456c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689a      	ldr	r2, [r3, #8]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	4013      	ands	r3, r2
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	429a      	cmp	r2, r3
 800457c:	d195      	bne.n	80044aa <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3728      	adds	r7, #40	@ 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	20000004 	.word	0x20000004

0800458c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	9300      	str	r3, [sp, #0]
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2200      	movs	r2, #0
 80045a0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f7ff ff5b 	bl	8004460 <SPI_WaitFifoStateUntilTimeout>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045b4:	f043 0220 	orr.w	r2, r3, #32
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e027      	b.n	8004610 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2200      	movs	r2, #0
 80045c8:	2180      	movs	r1, #128	@ 0x80
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f7ff fec0 	bl	8004350 <SPI_WaitFlagStateUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d007      	beq.n	80045e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045da:	f043 0220 	orr.w	r2, r3, #32
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e014      	b.n	8004610 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f7ff ff34 	bl	8004460 <SPI_WaitFifoStateUntilTimeout>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d007      	beq.n	800460e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004602:	f043 0220 	orr.w	r2, r3, #32
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e000      	b.n	8004610 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e040      	b.n	80046ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800462e:	2b00      	cmp	r3, #0
 8004630:	d106      	bne.n	8004640 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f83a 	bl	80046b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2224      	movs	r2, #36	@ 0x24
 8004644:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0201 	bic.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fb7e 	bl	8004d60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f8c3 	bl	80047f0 <UART_SetConfig>
 800466a:	4603      	mov	r3, r0
 800466c:	2b01      	cmp	r3, #1
 800466e:	d101      	bne.n	8004674 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e01b      	b.n	80046ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689a      	ldr	r2, [r3, #8]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0201 	orr.w	r2, r2, #1
 80046a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fbfd 	bl	8004ea4 <UART_CheckIdleState>
 80046aa:	4603      	mov	r3, r0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	@ 0x28
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	4613      	mov	r3, r2
 80046d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046dc:	2b20      	cmp	r3, #32
 80046de:	f040 8081 	bne.w	80047e4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_UART_Transmit+0x26>
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e079      	b.n	80047e6 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2221      	movs	r2, #33	@ 0x21
 80046fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004700:	f7fd fba4 	bl	8001e4c <HAL_GetTick>
 8004704:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	88fa      	ldrh	r2, [r7, #6]
 800470a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	88fa      	ldrh	r2, [r7, #6]
 8004712:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800471e:	d108      	bne.n	8004732 <HAL_UART_Transmit+0x6a>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d104      	bne.n	8004732 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8004728:	2300      	movs	r3, #0
 800472a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	61bb      	str	r3, [r7, #24]
 8004730:	e003      	b.n	800473a <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004736:	2300      	movs	r3, #0
 8004738:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800473a:	e038      	b.n	80047ae <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	2200      	movs	r2, #0
 8004744:	2180      	movs	r1, #128	@ 0x80
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 fc54 	bl	8004ff4 <UART_WaitOnFlagUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d004      	beq.n	800475c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2220      	movs	r2, #32
 8004756:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e044      	b.n	80047e6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d10b      	bne.n	800477a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	881b      	ldrh	r3, [r3, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004770:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	3302      	adds	r3, #2
 8004776:	61bb      	str	r3, [r7, #24]
 8004778:	e007      	b.n	800478a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	781a      	ldrb	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	3301      	adds	r3, #1
 8004788:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800478e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004792:	2b21      	cmp	r3, #33	@ 0x21
 8004794:	d109      	bne.n	80047aa <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80047a8:	e001      	b.n	80047ae <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e01b      	b.n	80047e6 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1c0      	bne.n	800473c <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2200      	movs	r2, #0
 80047c2:	2140      	movs	r1, #64	@ 0x40
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 fc15 	bl	8004ff4 <UART_WaitOnFlagUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d004      	beq.n	80047da <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2220      	movs	r2, #32
 80047d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e005      	b.n	80047e6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2220      	movs	r2, #32
 80047de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	e000      	b.n	80047e6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80047e4:	2302      	movs	r3, #2
  }
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3720      	adds	r7, #32
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
	...

080047f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047f4:	b08a      	sub	sp, #40	@ 0x28
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	431a      	orrs	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	431a      	orrs	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	4313      	orrs	r3, r2
 8004816:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	4ba4      	ldr	r3, [pc, #656]	@ (8004ab0 <UART_SetConfig+0x2c0>)
 8004820:	4013      	ands	r3, r2
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	6812      	ldr	r2, [r2, #0]
 8004826:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004828:	430b      	orrs	r3, r1
 800482a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a99      	ldr	r2, [pc, #612]	@ (8004ab4 <UART_SetConfig+0x2c4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d004      	beq.n	800485c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004858:	4313      	orrs	r3, r2
 800485a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486c:	430a      	orrs	r2, r1
 800486e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a90      	ldr	r2, [pc, #576]	@ (8004ab8 <UART_SetConfig+0x2c8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d126      	bne.n	80048c8 <UART_SetConfig+0xd8>
 800487a:	4b90      	ldr	r3, [pc, #576]	@ (8004abc <UART_SetConfig+0x2cc>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	2b03      	cmp	r3, #3
 8004886:	d81b      	bhi.n	80048c0 <UART_SetConfig+0xd0>
 8004888:	a201      	add	r2, pc, #4	@ (adr r2, 8004890 <UART_SetConfig+0xa0>)
 800488a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488e:	bf00      	nop
 8004890:	080048a1 	.word	0x080048a1
 8004894:	080048b1 	.word	0x080048b1
 8004898:	080048a9 	.word	0x080048a9
 800489c:	080048b9 	.word	0x080048b9
 80048a0:	2301      	movs	r3, #1
 80048a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a6:	e116      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80048a8:	2302      	movs	r3, #2
 80048aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ae:	e112      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80048b0:	2304      	movs	r3, #4
 80048b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048b6:	e10e      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80048b8:	2308      	movs	r3, #8
 80048ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048be:	e10a      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80048c0:	2310      	movs	r3, #16
 80048c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c6:	e106      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a7c      	ldr	r2, [pc, #496]	@ (8004ac0 <UART_SetConfig+0x2d0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d138      	bne.n	8004944 <UART_SetConfig+0x154>
 80048d2:	4b7a      	ldr	r3, [pc, #488]	@ (8004abc <UART_SetConfig+0x2cc>)
 80048d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d8:	f003 030c 	and.w	r3, r3, #12
 80048dc:	2b0c      	cmp	r3, #12
 80048de:	d82d      	bhi.n	800493c <UART_SetConfig+0x14c>
 80048e0:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <UART_SetConfig+0xf8>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	0800491d 	.word	0x0800491d
 80048ec:	0800493d 	.word	0x0800493d
 80048f0:	0800493d 	.word	0x0800493d
 80048f4:	0800493d 	.word	0x0800493d
 80048f8:	0800492d 	.word	0x0800492d
 80048fc:	0800493d 	.word	0x0800493d
 8004900:	0800493d 	.word	0x0800493d
 8004904:	0800493d 	.word	0x0800493d
 8004908:	08004925 	.word	0x08004925
 800490c:	0800493d 	.word	0x0800493d
 8004910:	0800493d 	.word	0x0800493d
 8004914:	0800493d 	.word	0x0800493d
 8004918:	08004935 	.word	0x08004935
 800491c:	2300      	movs	r3, #0
 800491e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004922:	e0d8      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004924:	2302      	movs	r3, #2
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492a:	e0d4      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 800492c:	2304      	movs	r3, #4
 800492e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004932:	e0d0      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004934:	2308      	movs	r3, #8
 8004936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493a:	e0cc      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 800493c:	2310      	movs	r3, #16
 800493e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004942:	e0c8      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a5e      	ldr	r2, [pc, #376]	@ (8004ac4 <UART_SetConfig+0x2d4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d125      	bne.n	800499a <UART_SetConfig+0x1aa>
 800494e:	4b5b      	ldr	r3, [pc, #364]	@ (8004abc <UART_SetConfig+0x2cc>)
 8004950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004954:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004958:	2b30      	cmp	r3, #48	@ 0x30
 800495a:	d016      	beq.n	800498a <UART_SetConfig+0x19a>
 800495c:	2b30      	cmp	r3, #48	@ 0x30
 800495e:	d818      	bhi.n	8004992 <UART_SetConfig+0x1a2>
 8004960:	2b20      	cmp	r3, #32
 8004962:	d00a      	beq.n	800497a <UART_SetConfig+0x18a>
 8004964:	2b20      	cmp	r3, #32
 8004966:	d814      	bhi.n	8004992 <UART_SetConfig+0x1a2>
 8004968:	2b00      	cmp	r3, #0
 800496a:	d002      	beq.n	8004972 <UART_SetConfig+0x182>
 800496c:	2b10      	cmp	r3, #16
 800496e:	d008      	beq.n	8004982 <UART_SetConfig+0x192>
 8004970:	e00f      	b.n	8004992 <UART_SetConfig+0x1a2>
 8004972:	2300      	movs	r3, #0
 8004974:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004978:	e0ad      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 800497a:	2302      	movs	r3, #2
 800497c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004980:	e0a9      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004982:	2304      	movs	r3, #4
 8004984:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004988:	e0a5      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 800498a:	2308      	movs	r3, #8
 800498c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004990:	e0a1      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004992:	2310      	movs	r3, #16
 8004994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004998:	e09d      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a4a      	ldr	r2, [pc, #296]	@ (8004ac8 <UART_SetConfig+0x2d8>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d125      	bne.n	80049f0 <UART_SetConfig+0x200>
 80049a4:	4b45      	ldr	r3, [pc, #276]	@ (8004abc <UART_SetConfig+0x2cc>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80049ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80049b0:	d016      	beq.n	80049e0 <UART_SetConfig+0x1f0>
 80049b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80049b4:	d818      	bhi.n	80049e8 <UART_SetConfig+0x1f8>
 80049b6:	2b80      	cmp	r3, #128	@ 0x80
 80049b8:	d00a      	beq.n	80049d0 <UART_SetConfig+0x1e0>
 80049ba:	2b80      	cmp	r3, #128	@ 0x80
 80049bc:	d814      	bhi.n	80049e8 <UART_SetConfig+0x1f8>
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <UART_SetConfig+0x1d8>
 80049c2:	2b40      	cmp	r3, #64	@ 0x40
 80049c4:	d008      	beq.n	80049d8 <UART_SetConfig+0x1e8>
 80049c6:	e00f      	b.n	80049e8 <UART_SetConfig+0x1f8>
 80049c8:	2300      	movs	r3, #0
 80049ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ce:	e082      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80049d0:	2302      	movs	r3, #2
 80049d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049d6:	e07e      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80049d8:	2304      	movs	r3, #4
 80049da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049de:	e07a      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80049e0:	2308      	movs	r3, #8
 80049e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049e6:	e076      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80049e8:	2310      	movs	r3, #16
 80049ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ee:	e072      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a35      	ldr	r2, [pc, #212]	@ (8004acc <UART_SetConfig+0x2dc>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d12a      	bne.n	8004a50 <UART_SetConfig+0x260>
 80049fa:	4b30      	ldr	r3, [pc, #192]	@ (8004abc <UART_SetConfig+0x2cc>)
 80049fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a08:	d01a      	beq.n	8004a40 <UART_SetConfig+0x250>
 8004a0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a0e:	d81b      	bhi.n	8004a48 <UART_SetConfig+0x258>
 8004a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a14:	d00c      	beq.n	8004a30 <UART_SetConfig+0x240>
 8004a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a1a:	d815      	bhi.n	8004a48 <UART_SetConfig+0x258>
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <UART_SetConfig+0x238>
 8004a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a24:	d008      	beq.n	8004a38 <UART_SetConfig+0x248>
 8004a26:	e00f      	b.n	8004a48 <UART_SetConfig+0x258>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a2e:	e052      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a30:	2302      	movs	r3, #2
 8004a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a36:	e04e      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a38:	2304      	movs	r3, #4
 8004a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3e:	e04a      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a40:	2308      	movs	r3, #8
 8004a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a46:	e046      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a48:	2310      	movs	r3, #16
 8004a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4e:	e042      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a17      	ldr	r2, [pc, #92]	@ (8004ab4 <UART_SetConfig+0x2c4>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d13a      	bne.n	8004ad0 <UART_SetConfig+0x2e0>
 8004a5a:	4b18      	ldr	r3, [pc, #96]	@ (8004abc <UART_SetConfig+0x2cc>)
 8004a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a68:	d01a      	beq.n	8004aa0 <UART_SetConfig+0x2b0>
 8004a6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a6e:	d81b      	bhi.n	8004aa8 <UART_SetConfig+0x2b8>
 8004a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a74:	d00c      	beq.n	8004a90 <UART_SetConfig+0x2a0>
 8004a76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a7a:	d815      	bhi.n	8004aa8 <UART_SetConfig+0x2b8>
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <UART_SetConfig+0x298>
 8004a80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a84:	d008      	beq.n	8004a98 <UART_SetConfig+0x2a8>
 8004a86:	e00f      	b.n	8004aa8 <UART_SetConfig+0x2b8>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a8e:	e022      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a90:	2302      	movs	r3, #2
 8004a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a96:	e01e      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004a98:	2304      	movs	r3, #4
 8004a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a9e:	e01a      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004aa0:	2308      	movs	r3, #8
 8004aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aa6:	e016      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004aa8:	2310      	movs	r3, #16
 8004aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aae:	e012      	b.n	8004ad6 <UART_SetConfig+0x2e6>
 8004ab0:	efff69f3 	.word	0xefff69f3
 8004ab4:	40008000 	.word	0x40008000
 8004ab8:	40013800 	.word	0x40013800
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	40004400 	.word	0x40004400
 8004ac4:	40004800 	.word	0x40004800
 8004ac8:	40004c00 	.word	0x40004c00
 8004acc:	40005000 	.word	0x40005000
 8004ad0:	2310      	movs	r3, #16
 8004ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a9f      	ldr	r2, [pc, #636]	@ (8004d58 <UART_SetConfig+0x568>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d17a      	bne.n	8004bd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ae0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d824      	bhi.n	8004b32 <UART_SetConfig+0x342>
 8004ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8004af0 <UART_SetConfig+0x300>)
 8004aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aee:	bf00      	nop
 8004af0:	08004b15 	.word	0x08004b15
 8004af4:	08004b33 	.word	0x08004b33
 8004af8:	08004b1d 	.word	0x08004b1d
 8004afc:	08004b33 	.word	0x08004b33
 8004b00:	08004b23 	.word	0x08004b23
 8004b04:	08004b33 	.word	0x08004b33
 8004b08:	08004b33 	.word	0x08004b33
 8004b0c:	08004b33 	.word	0x08004b33
 8004b10:	08004b2b 	.word	0x08004b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b14:	f7fe fbfa 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8004b18:	61f8      	str	r0, [r7, #28]
        break;
 8004b1a:	e010      	b.n	8004b3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b1c:	4b8f      	ldr	r3, [pc, #572]	@ (8004d5c <UART_SetConfig+0x56c>)
 8004b1e:	61fb      	str	r3, [r7, #28]
        break;
 8004b20:	e00d      	b.n	8004b3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b22:	f7fe fb5b 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8004b26:	61f8      	str	r0, [r7, #28]
        break;
 8004b28:	e009      	b.n	8004b3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b2e:	61fb      	str	r3, [r7, #28]
        break;
 8004b30:	e005      	b.n	8004b3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 80fb 	beq.w	8004d3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	69fa      	ldr	r2, [r7, #28]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d305      	bcc.n	8004b62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d903      	bls.n	8004b6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b68:	e0e8      	b.n	8004d3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	461c      	mov	r4, r3
 8004b70:	4615      	mov	r5, r2
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	022b      	lsls	r3, r5, #8
 8004b7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004b80:	0222      	lsls	r2, r4, #8
 8004b82:	68f9      	ldr	r1, [r7, #12]
 8004b84:	6849      	ldr	r1, [r1, #4]
 8004b86:	0849      	lsrs	r1, r1, #1
 8004b88:	2000      	movs	r0, #0
 8004b8a:	4688      	mov	r8, r1
 8004b8c:	4681      	mov	r9, r0
 8004b8e:	eb12 0a08 	adds.w	sl, r2, r8
 8004b92:	eb43 0b09 	adc.w	fp, r3, r9
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	603b      	str	r3, [r7, #0]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ba4:	4650      	mov	r0, sl
 8004ba6:	4659      	mov	r1, fp
 8004ba8:	f7fb fb62 	bl	8000270 <__aeabi_uldivmod>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bba:	d308      	bcc.n	8004bce <UART_SetConfig+0x3de>
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bc2:	d204      	bcs.n	8004bce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	60da      	str	r2, [r3, #12]
 8004bcc:	e0b6      	b.n	8004d3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bd4:	e0b2      	b.n	8004d3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bde:	d15e      	bne.n	8004c9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004be0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d828      	bhi.n	8004c3a <UART_SetConfig+0x44a>
 8004be8:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf0 <UART_SetConfig+0x400>)
 8004bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bee:	bf00      	nop
 8004bf0:	08004c15 	.word	0x08004c15
 8004bf4:	08004c1d 	.word	0x08004c1d
 8004bf8:	08004c25 	.word	0x08004c25
 8004bfc:	08004c3b 	.word	0x08004c3b
 8004c00:	08004c2b 	.word	0x08004c2b
 8004c04:	08004c3b 	.word	0x08004c3b
 8004c08:	08004c3b 	.word	0x08004c3b
 8004c0c:	08004c3b 	.word	0x08004c3b
 8004c10:	08004c33 	.word	0x08004c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c14:	f7fe fb7a 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8004c18:	61f8      	str	r0, [r7, #28]
        break;
 8004c1a:	e014      	b.n	8004c46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c1c:	f7fe fb8c 	bl	8003338 <HAL_RCC_GetPCLK2Freq>
 8004c20:	61f8      	str	r0, [r7, #28]
        break;
 8004c22:	e010      	b.n	8004c46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c24:	4b4d      	ldr	r3, [pc, #308]	@ (8004d5c <UART_SetConfig+0x56c>)
 8004c26:	61fb      	str	r3, [r7, #28]
        break;
 8004c28:	e00d      	b.n	8004c46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2a:	f7fe fad7 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8004c2e:	61f8      	str	r0, [r7, #28]
        break;
 8004c30:	e009      	b.n	8004c46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c36:	61fb      	str	r3, [r7, #28]
        break;
 8004c38:	e005      	b.n	8004c46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d077      	beq.n	8004d3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	005a      	lsls	r2, r3, #1
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	085b      	lsrs	r3, r3, #1
 8004c56:	441a      	add	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	2b0f      	cmp	r3, #15
 8004c66:	d916      	bls.n	8004c96 <UART_SetConfig+0x4a6>
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c6e:	d212      	bcs.n	8004c96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f023 030f 	bic.w	r3, r3, #15
 8004c78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	085b      	lsrs	r3, r3, #1
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	f003 0307 	and.w	r3, r3, #7
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	8afb      	ldrh	r3, [r7, #22]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	8afa      	ldrh	r2, [r7, #22]
 8004c92:	60da      	str	r2, [r3, #12]
 8004c94:	e052      	b.n	8004d3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c9c:	e04e      	b.n	8004d3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d827      	bhi.n	8004cf6 <UART_SetConfig+0x506>
 8004ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cac <UART_SetConfig+0x4bc>)
 8004ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cac:	08004cd1 	.word	0x08004cd1
 8004cb0:	08004cd9 	.word	0x08004cd9
 8004cb4:	08004ce1 	.word	0x08004ce1
 8004cb8:	08004cf7 	.word	0x08004cf7
 8004cbc:	08004ce7 	.word	0x08004ce7
 8004cc0:	08004cf7 	.word	0x08004cf7
 8004cc4:	08004cf7 	.word	0x08004cf7
 8004cc8:	08004cf7 	.word	0x08004cf7
 8004ccc:	08004cef 	.word	0x08004cef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cd0:	f7fe fb1c 	bl	800330c <HAL_RCC_GetPCLK1Freq>
 8004cd4:	61f8      	str	r0, [r7, #28]
        break;
 8004cd6:	e014      	b.n	8004d02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cd8:	f7fe fb2e 	bl	8003338 <HAL_RCC_GetPCLK2Freq>
 8004cdc:	61f8      	str	r0, [r7, #28]
        break;
 8004cde:	e010      	b.n	8004d02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d5c <UART_SetConfig+0x56c>)
 8004ce2:	61fb      	str	r3, [r7, #28]
        break;
 8004ce4:	e00d      	b.n	8004d02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ce6:	f7fe fa79 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8004cea:	61f8      	str	r0, [r7, #28]
        break;
 8004cec:	e009      	b.n	8004d02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cf2:	61fb      	str	r3, [r7, #28]
        break;
 8004cf4:	e005      	b.n	8004d02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d00:	bf00      	nop
    }

    if (pclk != 0U)
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d019      	beq.n	8004d3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	085a      	lsrs	r2, r3, #1
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	441a      	add	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	2b0f      	cmp	r3, #15
 8004d20:	d909      	bls.n	8004d36 <UART_SetConfig+0x546>
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d28:	d205      	bcs.n	8004d36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	60da      	str	r2, [r3, #12]
 8004d34:	e002      	b.n	8004d3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3728      	adds	r7, #40	@ 0x28
 8004d50:	46bd      	mov	sp, r7
 8004d52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d56:	bf00      	nop
 8004d58:	40008000 	.word	0x40008000
 8004d5c:	00f42400 	.word	0x00f42400

08004d60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00a      	beq.n	8004d8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00a      	beq.n	8004dce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	f003 0304 	and.w	r3, r3, #4
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00a      	beq.n	8004df0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	f003 0310 	and.w	r3, r3, #16
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00a      	beq.n	8004e12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00a      	beq.n	8004e34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d01a      	beq.n	8004e76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e5e:	d10a      	bne.n	8004e76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	605a      	str	r2, [r3, #4]
  }
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b098      	sub	sp, #96	@ 0x60
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004eb4:	f7fc ffca 	bl	8001e4c <HAL_GetTick>
 8004eb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b08      	cmp	r3, #8
 8004ec6:	d12e      	bne.n	8004f26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ec8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f88c 	bl	8004ff4 <UART_WaitOnFlagUntilTimeout>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d021      	beq.n	8004f26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eea:	e853 3f00 	ldrex	r3, [r3]
 8004eee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ef2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ef6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	461a      	mov	r2, r3
 8004efe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f00:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f08:	e841 2300 	strex	r3, r2, [r1]
 8004f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1e6      	bne.n	8004ee2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2220      	movs	r2, #32
 8004f18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e062      	b.n	8004fec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d149      	bne.n	8004fc8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f856 	bl	8004ff4 <UART_WaitOnFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d03c      	beq.n	8004fc8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f56:	e853 3f00 	ldrex	r3, [r3]
 8004f5a:	623b      	str	r3, [r7, #32]
   return(result);
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f74:	e841 2300 	strex	r3, r2, [r1]
 8004f78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1e6      	bne.n	8004f4e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3308      	adds	r3, #8
 8004f86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	e853 3f00 	ldrex	r3, [r3]
 8004f8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 0301 	bic.w	r3, r3, #1
 8004f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3308      	adds	r3, #8
 8004f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fa0:	61fa      	str	r2, [r7, #28]
 8004fa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa4:	69b9      	ldr	r1, [r7, #24]
 8004fa6:	69fa      	ldr	r2, [r7, #28]
 8004fa8:	e841 2300 	strex	r3, r2, [r1]
 8004fac:	617b      	str	r3, [r7, #20]
   return(result);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1e5      	bne.n	8004f80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e011      	b.n	8004fec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3758      	adds	r7, #88	@ 0x58
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005004:	e04f      	b.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800500c:	d04b      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500e:	f7fc ff1d 	bl	8001e4c <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	429a      	cmp	r2, r3
 800501c:	d302      	bcc.n	8005024 <UART_WaitOnFlagUntilTimeout+0x30>
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e04e      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0304 	and.w	r3, r3, #4
 8005032:	2b00      	cmp	r3, #0
 8005034:	d037      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b80      	cmp	r3, #128	@ 0x80
 800503a:	d034      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b40      	cmp	r3, #64	@ 0x40
 8005040:	d031      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	f003 0308 	and.w	r3, r3, #8
 800504c:	2b08      	cmp	r3, #8
 800504e:	d110      	bne.n	8005072 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2208      	movs	r2, #8
 8005056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f838 	bl	80050ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2208      	movs	r2, #8
 8005062:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e029      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	69db      	ldr	r3, [r3, #28]
 8005078:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800507c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005080:	d111      	bne.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800508a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 f81e 	bl	80050ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2220      	movs	r2, #32
 8005096:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e00f      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69da      	ldr	r2, [r3, #28]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	bf0c      	ite	eq
 80050b6:	2301      	moveq	r3, #1
 80050b8:	2300      	movne	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	79fb      	ldrb	r3, [r7, #7]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d0a0      	beq.n	8005006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b095      	sub	sp, #84	@ 0x54
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050de:	e853 3f00 	ldrex	r3, [r3]
 80050e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80050f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050fc:	e841 2300 	strex	r3, r2, [r1]
 8005100:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1e6      	bne.n	80050d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3308      	adds	r3, #8
 800510e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	61fb      	str	r3, [r7, #28]
   return(result);
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	f023 0301 	bic.w	r3, r3, #1
 800511e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3308      	adds	r3, #8
 8005126:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005128:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800512a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800512e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005130:	e841 2300 	strex	r3, r2, [r1]
 8005134:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1e5      	bne.n	8005108 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005140:	2b01      	cmp	r3, #1
 8005142:	d118      	bne.n	8005176 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	e853 3f00 	ldrex	r3, [r3]
 8005150:	60bb      	str	r3, [r7, #8]
   return(result);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f023 0310 	bic.w	r3, r3, #16
 8005158:	647b      	str	r3, [r7, #68]	@ 0x44
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005162:	61bb      	str	r3, [r7, #24]
 8005164:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005166:	6979      	ldr	r1, [r7, #20]
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	e841 2300 	strex	r3, r2, [r1]
 800516e:	613b      	str	r3, [r7, #16]
   return(result);
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1e6      	bne.n	8005144 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2220      	movs	r2, #32
 800517a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800518a:	bf00      	nop
 800518c:	3754      	adds	r7, #84	@ 0x54
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b08c      	sub	sp, #48	@ 0x30
 800519a:	af00      	add	r7, sp, #0
 800519c:	603b      	str	r3, [r7, #0]
 800519e:	4603      	mov	r3, r0
 80051a0:	71fb      	strb	r3, [r7, #7]
 80051a2:	460b      	mov	r3, r1
 80051a4:	71bb      	strb	r3, [r7, #6]
 80051a6:	4613      	mov	r3, r2
 80051a8:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80051ae:	79bb      	ldrb	r3, [r7, #6]
 80051b0:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80051b2:	797b      	ldrb	r3, [r7, #5]
 80051b4:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80051b6:	f107 030c 	add.w	r3, r7, #12
 80051ba:	2207      	movs	r2, #7
 80051bc:	2100      	movs	r1, #0
 80051be:	4618      	mov	r0, r3
 80051c0:	f001 fd6a 	bl	8006c98 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80051c4:	f107 0318 	add.w	r3, r7, #24
 80051c8:	2218      	movs	r2, #24
 80051ca:	2100      	movs	r1, #0
 80051cc:	4618      	mov	r0, r3
 80051ce:	f001 fd63 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80051d2:	233f      	movs	r3, #63	@ 0x3f
 80051d4:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80051d6:	238a      	movs	r3, #138	@ 0x8a
 80051d8:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80051da:	f107 0314 	add.w	r3, r7, #20
 80051de:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80051e0:	2303      	movs	r3, #3
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 80051e4:	f107 030c 	add.w	r3, r7, #12
 80051e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80051ea:	2307      	movs	r3, #7
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80051ee:	f107 0318 	add.w	r3, r7, #24
 80051f2:	2100      	movs	r1, #0
 80051f4:	4618      	mov	r0, r3
 80051f6:	f000 ffd5 	bl	80061a4 <hci_send_req>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	da01      	bge.n	8005204 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8005200:	23ff      	movs	r3, #255	@ 0xff
 8005202:	e014      	b.n	800522e <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8005204:	7b3b      	ldrb	r3, [r7, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800520a:	7b3b      	ldrb	r3, [r7, #12]
 800520c:	e00f      	b.n	800522e <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800520e:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8005212:	b29a      	uxth	r2, r3
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8005218:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800521c:	b29a      	uxth	r2, r3
 800521e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005220:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8005222:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8005226:	b29a      	uxth	r2, r3
 8005228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800522a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3730      	adds	r7, #48	@ 0x30
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b08e      	sub	sp, #56	@ 0x38
 800523a:	af00      	add	r7, sp, #0
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]
 8005242:	4603      	mov	r3, r0
 8005244:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800524a:	f107 0314 	add.w	r3, r7, #20
 800524e:	2207      	movs	r2, #7
 8005250:	2100      	movs	r1, #0
 8005252:	4618      	mov	r0, r3
 8005254:	f001 fd20 	bl	8006c98 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005258:	f107 0320 	add.w	r3, r7, #32
 800525c:	2218      	movs	r2, #24
 800525e:	2100      	movs	r1, #0
 8005260:	4618      	mov	r0, r3
 8005262:	f001 fd19 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005266:	233f      	movs	r3, #63	@ 0x3f
 8005268:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800526a:	238a      	movs	r3, #138	@ 0x8a
 800526c:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 800526e:	f107 031c 	add.w	r3, r7, #28
 8005272:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8005274:	2301      	movs	r3, #1
 8005276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8005278:	f107 0314 	add.w	r3, r7, #20
 800527c:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 800527e:	2307      	movs	r3, #7
 8005280:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8005282:	f107 0320 	add.w	r3, r7, #32
 8005286:	2100      	movs	r1, #0
 8005288:	4618      	mov	r0, r3
 800528a:	f000 ff8b 	bl	80061a4 <hci_send_req>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	da01      	bge.n	8005298 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8005294:	23ff      	movs	r3, #255	@ 0xff
 8005296:	e014      	b.n	80052c2 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8005298:	7d3b      	ldrb	r3, [r7, #20]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 800529e:	7d3b      	ldrb	r3, [r7, #20]
 80052a0:	e00f      	b.n	80052c2 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 80052a2:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80052ac:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80052b6:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3738      	adds	r7, #56	@ 0x38
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80052ca:	b590      	push	{r4, r7, lr}
 80052cc:	b095      	sub	sp, #84	@ 0x54
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	4604      	mov	r4, r0
 80052d2:	4608      	mov	r0, r1
 80052d4:	4611      	mov	r1, r2
 80052d6:	461a      	mov	r2, r3
 80052d8:	4623      	mov	r3, r4
 80052da:	71fb      	strb	r3, [r7, #7]
 80052dc:	4603      	mov	r3, r0
 80052de:	80bb      	strh	r3, [r7, #4]
 80052e0:	460b      	mov	r3, r1
 80052e2:	807b      	strh	r3, [r7, #2]
 80052e4:	4613      	mov	r3, r2
 80052e6:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 80052ee:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80052f2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80052f6:	4413      	add	r3, r2
 80052f8:	330e      	adds	r3, #14
 80052fa:	2b28      	cmp	r3, #40	@ 0x28
 80052fc:	d901      	bls.n	8005302 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 80052fe:	2342      	movs	r3, #66	@ 0x42
 8005300:	e0c9      	b.n	8005496 <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 8005302:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005306:	3350      	adds	r3, #80	@ 0x50
 8005308:	443b      	add	r3, r7
 800530a:	79fa      	ldrb	r2, [r7, #7]
 800530c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8005310:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005314:	3301      	adds	r3, #1
 8005316:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800531a:	88bb      	ldrh	r3, [r7, #4]
 800531c:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 800531e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005322:	f107 0208 	add.w	r2, r7, #8
 8005326:	4413      	add	r3, r2
 8005328:	88ba      	ldrh	r2, [r7, #4]
 800532a:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800532c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005330:	3302      	adds	r3, #2
 8005332:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8005336:	887b      	ldrh	r3, [r7, #2]
 8005338:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800533a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800533e:	f107 0208 	add.w	r2, r7, #8
 8005342:	4413      	add	r3, r2
 8005344:	887a      	ldrh	r2, [r7, #2]
 8005346:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8005348:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800534c:	3302      	adds	r3, #2
 800534e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 8005352:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005356:	3350      	adds	r3, #80	@ 0x50
 8005358:	443b      	add	r3, r7
 800535a:	79ba      	ldrb	r2, [r7, #6]
 800535c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8005360:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005364:	3301      	adds	r3, #1
 8005366:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800536a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800536e:	3350      	adds	r3, #80	@ 0x50
 8005370:	443b      	add	r3, r7
 8005372:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8005376:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800537a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800537e:	3301      	adds	r3, #1
 8005380:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 8005384:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005388:	3350      	adds	r3, #80	@ 0x50
 800538a:	443b      	add	r3, r7
 800538c:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8005390:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8005394:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005398:	3301      	adds	r3, #1
 800539a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 800539e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80053a2:	f107 0208 	add.w	r2, r7, #8
 80053a6:	4413      	add	r3, r2
 80053a8:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80053ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053ae:	4618      	mov	r0, r3
 80053b0:	f001 fced 	bl	8006d8e <memcpy>
  indx +=  LocalNameLen;
 80053b4:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80053b8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80053bc:	4413      	add	r3, r2
 80053be:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 80053c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80053c6:	3350      	adds	r3, #80	@ 0x50
 80053c8:	443b      	add	r3, r7
 80053ca:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80053ce:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80053d2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80053d6:	3301      	adds	r3, #1
 80053d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 80053dc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80053e0:	f107 0208 	add.w	r2, r7, #8
 80053e4:	4413      	add	r3, r2
 80053e6:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80053ea:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80053ec:	4618      	mov	r0, r3
 80053ee:	f001 fcce 	bl	8006d8e <memcpy>
  indx +=  ServiceUUIDLen;  
 80053f2:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80053f6:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80053fa:	4413      	add	r3, r2
 80053fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8005400:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8005404:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8005408:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800540c:	f107 0208 	add.w	r2, r7, #8
 8005410:	4413      	add	r3, r2
 8005412:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8005416:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8005418:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800541c:	3302      	adds	r3, #2
 800541e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8005422:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8005426:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800542a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800542e:	f107 0208 	add.w	r2, r7, #8
 8005432:	4413      	add	r3, r2
 8005434:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8005438:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800543a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800543e:	3302      	adds	r3, #2
 8005440:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005444:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005448:	2218      	movs	r2, #24
 800544a:	2100      	movs	r1, #0
 800544c:	4618      	mov	r0, r3
 800544e:	f001 fc23 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005452:	233f      	movs	r3, #63	@ 0x3f
 8005454:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8005456:	2383      	movs	r3, #131	@ 0x83
 8005458:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800545a:	f107 0308 	add.w	r3, r7, #8
 800545e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 8005460:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005464:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 8005466:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800546a:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800546c:	2301      	movs	r3, #1
 800546e:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8005470:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005474:	2100      	movs	r1, #0
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fe94 	bl	80061a4 <hci_send_req>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	da01      	bge.n	8005486 <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 8005482:	23ff      	movs	r3, #255	@ 0xff
 8005484:	e007      	b.n	8005496 <aci_gap_set_discoverable+0x1cc>

  if (status) {
 8005486:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <aci_gap_set_discoverable+0x1ca>
    return status;
 800548e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005492:	e000      	b.n	8005496 <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3754      	adds	r7, #84	@ 0x54
 800549a:	46bd      	mov	sp, r7
 800549c:	bd90      	pop	{r4, r7, pc}

0800549e <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800549e:	b590      	push	{r4, r7, lr}
 80054a0:	b091      	sub	sp, #68	@ 0x44
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	603a      	str	r2, [r7, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	4603      	mov	r3, r0
 80054aa:	71fb      	strb	r3, [r7, #7]
 80054ac:	460b      	mov	r3, r1
 80054ae:	71bb      	strb	r3, [r7, #6]
 80054b0:	4613      	mov	r3, r2
 80054b2:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80054b4:	79fb      	ldrb	r3, [r7, #7]
 80054b6:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 80054b8:	79bb      	ldrb	r3, [r7, #6]
 80054ba:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 80054bc:	79bb      	ldrb	r3, [r7, #6]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00a      	beq.n	80054d8 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	f107 030e 	add.w	r3, r7, #14
 80054c8:	6814      	ldr	r4, [r2, #0]
 80054ca:	6850      	ldr	r0, [r2, #4]
 80054cc:	6891      	ldr	r1, [r2, #8]
 80054ce:	68d2      	ldr	r2, [r2, #12]
 80054d0:	601c      	str	r4, [r3, #0]
 80054d2:	6058      	str	r0, [r3, #4]
 80054d4:	6099      	str	r1, [r3, #8]
 80054d6:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 80054d8:	797b      	ldrb	r3, [r7, #5]
 80054da:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 80054dc:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80054e0:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 80054e2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80054e6:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 80054ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80054ec:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 80054f0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80054f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80054f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054fc:	2218      	movs	r2, #24
 80054fe:	2100      	movs	r1, #0
 8005500:	4618      	mov	r0, r3
 8005502:	f001 fbc9 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005506:	233f      	movs	r3, #63	@ 0x3f
 8005508:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800550a:	2386      	movs	r3, #134	@ 0x86
 800550c:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800550e:	f107 030c 	add.w	r3, r7, #12
 8005512:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 8005514:	231a      	movs	r3, #26
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8005518:	f107 030b 	add.w	r3, r7, #11
 800551c:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800551e:	2301      	movs	r3, #1
 8005520:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8005522:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005526:	2100      	movs	r1, #0
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fe3b 	bl	80061a4 <hci_send_req>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	da01      	bge.n	8005538 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 8005534:	23ff      	movs	r3, #255	@ 0xff
 8005536:	e005      	b.n	8005544 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8005538:	7afb      	ldrb	r3, [r7, #11]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <aci_gap_set_auth_requirement+0xa4>
    return status;
 800553e:	7afb      	ldrb	r3, [r7, #11]
 8005540:	e000      	b.n	8005544 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3744      	adds	r7, #68	@ 0x44
 8005548:	46bd      	mov	sp, r7
 800554a:	bd90      	pop	{r4, r7, pc}

0800554c <aci_gap_create_connection>:
				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
				     uint16_t conn_max_interval, uint16_t conn_latency,	
				     uint16_t supervision_timeout, uint16_t min_conn_length, 
				     uint16_t max_conn_length)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b092      	sub	sp, #72	@ 0x48
 8005550:	af00      	add	r7, sp, #0
 8005552:	607b      	str	r3, [r7, #4]
 8005554:	4603      	mov	r3, r0
 8005556:	81fb      	strh	r3, [r7, #14]
 8005558:	460b      	mov	r3, r1
 800555a:	81bb      	strh	r3, [r7, #12]
 800555c:	4613      	mov	r3, r2
 800555e:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gap_create_connection_cp cp;
  uint8_t status;  

  cp.scanInterval = htobs(scanInterval);
 8005560:	89fb      	ldrh	r3, [r7, #14]
 8005562:	833b      	strh	r3, [r7, #24]
  cp.scanWindow = htobs(scanWindow);
 8005564:	89bb      	ldrh	r3, [r7, #12]
 8005566:	837b      	strh	r3, [r7, #26]
  cp.peer_bdaddr_type = peer_bdaddr_type;
 8005568:	7afb      	ldrb	r3, [r7, #11]
 800556a:	773b      	strb	r3, [r7, #28]
  BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	f107 031d 	add.w	r3, r7, #29
 8005572:	6811      	ldr	r1, [r2, #0]
 8005574:	6019      	str	r1, [r3, #0]
 8005576:	8892      	ldrh	r2, [r2, #4]
 8005578:	809a      	strh	r2, [r3, #4]
  cp.own_bdaddr_type = own_bdaddr_type;
 800557a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800557e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  cp.conn_min_interval = htobs(conn_min_interval);
 8005582:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8005586:	84bb      	strh	r3, [r7, #36]	@ 0x24
  cp.conn_max_interval = htobs(conn_max_interval);
 8005588:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800558c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  cp.conn_latency = htobs(conn_latency);
 800558e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005592:	853b      	strh	r3, [r7, #40]	@ 0x28
  cp.supervision_timeout = htobs(supervision_timeout);
 8005594:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005598:	857b      	strh	r3, [r7, #42]	@ 0x2a
  cp.min_conn_length = htobs(min_conn_length);
 800559a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800559e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  cp.max_conn_length = htobs(max_conn_length);
 80055a0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80055a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80055a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055aa:	2218      	movs	r2, #24
 80055ac:	2100      	movs	r1, #0
 80055ae:	4618      	mov	r0, r3
 80055b0:	f001 fb72 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80055b4:	233f      	movs	r3, #63	@ 0x3f
 80055b6:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_GAP_CREATE_CONNECTION;
 80055b8:	239c      	movs	r3, #156	@ 0x9c
 80055ba:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &cp;
 80055bc:	f107 0318 	add.w	r3, r7, #24
 80055c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = sizeof(cp);
 80055c2:	2318      	movs	r3, #24
 80055c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.event = EVT_CMD_STATUS;
 80055c6:	230f      	movs	r3, #15
 80055c8:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 80055ca:	f107 0317 	add.w	r3, r7, #23
 80055ce:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 80055d0:	2301      	movs	r3, #1
 80055d2:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 80055d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055d8:	2100      	movs	r1, #0
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 fde2 	bl	80061a4 <hci_send_req>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	da01      	bge.n	80055ea <aci_gap_create_connection+0x9e>
    return BLE_STATUS_TIMEOUT;
 80055e6:	23ff      	movs	r3, #255	@ 0xff
 80055e8:	e000      	b.n	80055ec <aci_gap_create_connection+0xa0>

  return status;
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3748      	adds	r7, #72	@ 0x48
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80055fa:	f107 0308 	add.w	r3, r7, #8
 80055fe:	2218      	movs	r2, #24
 8005600:	2100      	movs	r1, #0
 8005602:	4618      	mov	r0, r3
 8005604:	f001 fb48 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005608:	233f      	movs	r3, #63	@ 0x3f
 800560a:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800560c:	f240 1301 	movw	r3, #257	@ 0x101
 8005610:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005612:	1dfb      	adds	r3, r7, #7
 8005614:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005616:	2301      	movs	r3, #1
 8005618:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800561a:	f107 0308 	add.w	r3, r7, #8
 800561e:	2100      	movs	r1, #0
 8005620:	4618      	mov	r0, r3
 8005622:	f000 fdbf 	bl	80061a4 <hci_send_req>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	da01      	bge.n	8005630 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800562c:	23ff      	movs	r3, #255	@ 0xff
 800562e:	e000      	b.n	8005632 <aci_gatt_init+0x3e>

  return status;
 8005630:	79fb      	ldrb	r3, [r7, #7]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b090      	sub	sp, #64	@ 0x40
 800563e:	af00      	add	r7, sp, #0
 8005640:	6039      	str	r1, [r7, #0]
 8005642:	4611      	mov	r1, r2
 8005644:	461a      	mov	r2, r3
 8005646:	4603      	mov	r3, r0
 8005648:	71fb      	strb	r3, [r7, #7]
 800564a:	460b      	mov	r3, r1
 800564c:	71bb      	strb	r3, [r7, #6]
 800564e:	4613      	mov	r3, r2
 8005650:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8005652:	2300      	movs	r3, #0
 8005654:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8005658:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800565c:	3340      	adds	r3, #64	@ 0x40
 800565e:	443b      	add	r3, r7
 8005660:	79fa      	ldrb	r2, [r7, #7]
 8005662:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8005666:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800566a:	3301      	adds	r3, #1
 800566c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8005670:	79fb      	ldrb	r3, [r7, #7]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d103      	bne.n	800567e <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8005676:	2302      	movs	r3, #2
 8005678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800567c:	e002      	b.n	8005684 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800567e:	2310      	movs	r3, #16
 8005680:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8005684:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005688:	f107 020c 	add.w	r2, r7, #12
 800568c:	4413      	add	r3, r2
 800568e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005692:	6839      	ldr	r1, [r7, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f001 fb7a 	bl	8006d8e <memcpy>
  indx +=  uuid_len;
 800569a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800569e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80056a2:	4413      	add	r3, r2
 80056a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 80056a8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056ac:	3340      	adds	r3, #64	@ 0x40
 80056ae:	443b      	add	r3, r7
 80056b0:	79ba      	ldrb	r2, [r7, #6]
 80056b2:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80056b6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056ba:	3301      	adds	r3, #1
 80056bc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 80056c0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056c4:	3340      	adds	r3, #64	@ 0x40
 80056c6:	443b      	add	r3, r7
 80056c8:	797a      	ldrb	r2, [r7, #5]
 80056ca:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80056ce:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056d2:	3301      	adds	r3, #1
 80056d4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80056d8:	f107 0320 	add.w	r3, r7, #32
 80056dc:	2203      	movs	r2, #3
 80056de:	2100      	movs	r1, #0
 80056e0:	4618      	mov	r0, r3
 80056e2:	f001 fad9 	bl	8006c98 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80056e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056ea:	2218      	movs	r2, #24
 80056ec:	2100      	movs	r1, #0
 80056ee:	4618      	mov	r0, r3
 80056f0:	f001 fad2 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80056f4:	233f      	movs	r3, #63	@ 0x3f
 80056f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80056f8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80056fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 80056fe:	f107 030c 	add.w	r3, r7, #12
 8005702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8005704:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800570a:	f107 0320 	add.w	r3, r7, #32
 800570e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8005710:	2303      	movs	r3, #3
 8005712:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8005714:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005718:	2100      	movs	r1, #0
 800571a:	4618      	mov	r0, r3
 800571c:	f000 fd42 	bl	80061a4 <hci_send_req>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	da01      	bge.n	800572a <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8005726:	23ff      	movs	r3, #255	@ 0xff
 8005728:	e00c      	b.n	8005744 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800572a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <aci_gatt_add_serv+0xfe>
    return resp.status;
 8005732:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005736:	e005      	b.n	8005744 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 8005738:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800573c:	b29a      	uxth	r2, r3
 800573e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005740:	801a      	strh	r2, [r3, #0]

  return 0;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3740      	adds	r7, #64	@ 0x40
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b092      	sub	sp, #72	@ 0x48
 8005750:	af00      	add	r7, sp, #0
 8005752:	603a      	str	r2, [r7, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	4603      	mov	r3, r0
 8005758:	80fb      	strh	r3, [r7, #6]
 800575a:	460b      	mov	r3, r1
 800575c:	717b      	strb	r3, [r7, #5]
 800575e:	4613      	mov	r3, r2
 8005760:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8005762:	2300      	movs	r3, #0
 8005764:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8005768:	88fb      	ldrh	r3, [r7, #6]
 800576a:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800576c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005770:	f107 020c 	add.w	r2, r7, #12
 8005774:	4413      	add	r3, r2
 8005776:	88fa      	ldrh	r2, [r7, #6]
 8005778:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800577a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800577e:	3302      	adds	r3, #2
 8005780:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8005784:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005788:	3348      	adds	r3, #72	@ 0x48
 800578a:	443b      	add	r3, r7
 800578c:	797a      	ldrb	r2, [r7, #5]
 800578e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8005792:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005796:	3301      	adds	r3, #1
 8005798:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800579c:	797b      	ldrb	r3, [r7, #5]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d103      	bne.n	80057aa <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 80057a2:	2302      	movs	r3, #2
 80057a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80057a8:	e002      	b.n	80057b0 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 80057aa:	2310      	movs	r3, #16
 80057ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80057b0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80057b4:	f107 020c 	add.w	r2, r7, #12
 80057b8:	4413      	add	r3, r2
 80057ba:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80057be:	6839      	ldr	r1, [r7, #0]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f001 fae4 	bl	8006d8e <memcpy>
  indx +=  uuid_len;
 80057c6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80057ca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80057ce:	4413      	add	r3, r2
 80057d0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 80057d4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80057d8:	3348      	adds	r3, #72	@ 0x48
 80057da:	443b      	add	r3, r7
 80057dc:	793a      	ldrb	r2, [r7, #4]
 80057de:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80057e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80057e6:	3301      	adds	r3, #1
 80057e8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 80057ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80057f0:	3348      	adds	r3, #72	@ 0x48
 80057f2:	443b      	add	r3, r7
 80057f4:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80057f8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80057fc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005800:	3301      	adds	r3, #1
 8005802:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8005806:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800580a:	3348      	adds	r3, #72	@ 0x48
 800580c:	443b      	add	r3, r7
 800580e:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8005812:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8005816:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800581a:	3301      	adds	r3, #1
 800581c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8005820:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005824:	3348      	adds	r3, #72	@ 0x48
 8005826:	443b      	add	r3, r7
 8005828:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800582c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8005830:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005834:	3301      	adds	r3, #1
 8005836:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800583a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800583e:	3348      	adds	r3, #72	@ 0x48
 8005840:	443b      	add	r3, r7
 8005842:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8005846:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800584a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800584e:	3301      	adds	r3, #1
 8005850:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8005854:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005858:	3348      	adds	r3, #72	@ 0x48
 800585a:	443b      	add	r3, r7
 800585c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8005860:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8005864:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005868:	3301      	adds	r3, #1
 800586a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800586e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005872:	2203      	movs	r2, #3
 8005874:	2100      	movs	r1, #0
 8005876:	4618      	mov	r0, r3
 8005878:	f001 fa0e 	bl	8006c98 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800587c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005880:	2218      	movs	r2, #24
 8005882:	2100      	movs	r1, #0
 8005884:	4618      	mov	r0, r3
 8005886:	f001 fa07 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800588a:	233f      	movs	r3, #63	@ 0x3f
 800588c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800588e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8005892:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8005894:	f107 030c 	add.w	r3, r7, #12
 8005898:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800589a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800589e:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 80058a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80058a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80058a6:	2303      	movs	r3, #3
 80058a8:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80058aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80058ae:	2100      	movs	r1, #0
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 fc77 	bl	80061a4 <hci_send_req>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	da01      	bge.n	80058c0 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 80058bc:	23ff      	movs	r3, #255	@ 0xff
 80058be:	e00c      	b.n	80058da <aci_gatt_add_char+0x18e>

  if (resp.status) {
 80058c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <aci_gatt_add_char+0x182>
    return resp.status;
 80058c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058cc:	e005      	b.n	80058da <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 80058ce:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058d6:	801a      	strh	r2, [r3, #0]

  return 0;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3748      	adds	r7, #72	@ 0x48
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 80058e2:	b590      	push	{r4, r7, lr}
 80058e4:	b0ab      	sub	sp, #172	@ 0xac
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	4604      	mov	r4, r0
 80058ea:	4608      	mov	r0, r1
 80058ec:	4611      	mov	r1, r2
 80058ee:	461a      	mov	r2, r3
 80058f0:	4623      	mov	r3, r4
 80058f2:	80fb      	strh	r3, [r7, #6]
 80058f4:	4603      	mov	r3, r0
 80058f6:	80bb      	strh	r3, [r7, #4]
 80058f8:	460b      	mov	r3, r1
 80058fa:	70fb      	strb	r3, [r7, #3]
 80058fc:	4613      	mov	r3, r2
 80058fe:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8005900:	2300      	movs	r3, #0
 8005902:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8005906:	78bb      	ldrb	r3, [r7, #2]
 8005908:	2b7a      	cmp	r3, #122	@ 0x7a
 800590a:	d901      	bls.n	8005910 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800590c:	2342      	movs	r3, #66	@ 0x42
 800590e:	e074      	b.n	80059fa <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8005910:	88fb      	ldrh	r3, [r7, #6]
 8005912:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8005914:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005918:	f107 0208 	add.w	r2, r7, #8
 800591c:	4413      	add	r3, r2
 800591e:	88fa      	ldrh	r2, [r7, #6]
 8005920:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005922:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005926:	3302      	adds	r3, #2
 8005928:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800592c:	88bb      	ldrh	r3, [r7, #4]
 800592e:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8005930:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005934:	f107 0208 	add.w	r2, r7, #8
 8005938:	4413      	add	r3, r2
 800593a:	88ba      	ldrh	r2, [r7, #4]
 800593c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800593e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005942:	3302      	adds	r3, #2
 8005944:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 8005948:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800594c:	33a8      	adds	r3, #168	@ 0xa8
 800594e:	443b      	add	r3, r7
 8005950:	78fa      	ldrb	r2, [r7, #3]
 8005952:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8005956:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800595a:	3301      	adds	r3, #1
 800595c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8005960:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005964:	33a8      	adds	r3, #168	@ 0xa8
 8005966:	443b      	add	r3, r7
 8005968:	78ba      	ldrb	r2, [r7, #2]
 800596a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800596e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005972:	3301      	adds	r3, #1
 8005974:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8005978:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800597c:	f107 0208 	add.w	r2, r7, #8
 8005980:	4413      	add	r3, r2
 8005982:	78ba      	ldrb	r2, [r7, #2]
 8005984:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8005988:	4618      	mov	r0, r3
 800598a:	f001 fa00 	bl	8006d8e <memcpy>
  indx +=  charValueLen;
 800598e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8005992:	78bb      	ldrb	r3, [r7, #2]
 8005994:	4413      	add	r3, r2
 8005996:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800599a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800599e:	2218      	movs	r2, #24
 80059a0:	2100      	movs	r1, #0
 80059a2:	4618      	mov	r0, r3
 80059a4:	f001 f978 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80059a8:	233f      	movs	r3, #63	@ 0x3f
 80059aa:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80059ae:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80059b2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 80059b6:	f107 0308 	add.w	r3, r7, #8
 80059ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 80059be:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80059c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 80059c6:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 80059ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 80059ce:	2301      	movs	r3, #1
 80059d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80059d4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fbe2 	bl	80061a4 <hci_send_req>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	da01      	bge.n	80059ea <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 80059e6:	23ff      	movs	r3, #255	@ 0xff
 80059e8:	e007      	b.n	80059fa <aci_gatt_update_char_value+0x118>

  if (status) {
 80059ea:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d002      	beq.n	80059f8 <aci_gatt_update_char_value+0x116>
    return status;
 80059f2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80059f6:	e000      	b.n	80059fa <aci_gatt_update_char_value+0x118>
  }

  return 0;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	37ac      	adds	r7, #172	@ 0xac
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd90      	pop	{r4, r7, pc}

08005a02 <aci_gatt_disc_charac_by_uuid>:
}

tBleStatus aci_gatt_disc_charac_by_uuid(uint16_t conn_handle, uint16_t start_handle,
				                     uint16_t end_handle, uint8_t charUuidType,
                                                     const uint8_t* charUuid)
{
 8005a02:	b590      	push	{r4, r7, lr}
 8005a04:	b091      	sub	sp, #68	@ 0x44
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	4604      	mov	r4, r0
 8005a0a:	4608      	mov	r0, r1
 8005a0c:	4611      	mov	r1, r2
 8005a0e:	461a      	mov	r2, r3
 8005a10:	4623      	mov	r3, r4
 8005a12:	80fb      	strh	r3, [r7, #6]
 8005a14:	4603      	mov	r3, r0
 8005a16:	80bb      	strh	r3, [r7, #4]
 8005a18:	460b      	mov	r3, r1
 8005a1a:	807b      	strh	r3, [r7, #2]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	707b      	strb	r3, [r7, #1]
  struct hci_request rq;
  uint8_t status;
  
  uint8_t buffer[23];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  conn_handle = htobs(conn_handle);
 8005a26:	88fb      	ldrh	r3, [r7, #6]
 8005a28:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8005a2a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a2e:	f107 020c 	add.w	r2, r7, #12
 8005a32:	4413      	add	r3, r2
 8005a34:	88fa      	ldrh	r2, [r7, #6]
 8005a36:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005a38:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a3c:	3302      	adds	r3, #2
 8005a3e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  start_handle = htobs(start_handle);
 8005a42:	88bb      	ldrh	r3, [r7, #4]
 8005a44:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &start_handle, 2);
 8005a46:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a4a:	f107 020c 	add.w	r2, r7, #12
 8005a4e:	4413      	add	r3, r2
 8005a50:	88ba      	ldrh	r2, [r7, #4]
 8005a52:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005a54:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a58:	3302      	adds	r3, #2
 8005a5a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  
  end_handle = htobs(end_handle);
 8005a5e:	887b      	ldrh	r3, [r7, #2]
 8005a60:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &end_handle, 2);
 8005a62:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a66:	f107 020c 	add.w	r2, r7, #12
 8005a6a:	4413      	add	r3, r2
 8005a6c:	887a      	ldrh	r2, [r7, #2]
 8005a6e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005a70:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a74:	3302      	adds	r3, #2
 8005a76:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  
  buffer[indx] = charUuidType;
 8005a7a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a7e:	3340      	adds	r3, #64	@ 0x40
 8005a80:	443b      	add	r3, r7
 8005a82:	787a      	ldrb	r2, [r7, #1]
 8005a84:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8005a88:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(charUuidType == 0x01){
 8005a92:	787b      	ldrb	r3, [r7, #1]
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d103      	bne.n	8005aa0 <aci_gatt_disc_charac_by_uuid+0x9e>
    uuid_len = 2;
 8005a98:	2302      	movs	r3, #2
 8005a9a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005a9e:	e002      	b.n	8005aa6 <aci_gatt_disc_charac_by_uuid+0xa4>
  }
  else {
    uuid_len = 16;
 8005aa0:	2310      	movs	r3, #16
 8005aa2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8005aa6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005aaa:	f107 020c 	add.w	r2, r7, #12
 8005aae:	4413      	add	r3, r2
 8005ab0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005ab4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f001 f969 	bl	8006d8e <memcpy>
  indx +=  uuid_len;
 8005abc:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8005ac0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ace:	2218      	movs	r2, #24
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f001 f8e0 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005ad8:	233f      	movs	r3, #63	@ 0x3f
 8005ada:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_DISC_CHARAC_BY_UUID;
 8005adc:	f44f 738b 	mov.w	r3, #278	@ 0x116
 8005ae0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8005ae2:	f107 030c 	add.w	r3, r7, #12
 8005ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8005ae8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005aec:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.event = EVT_CMD_STATUS;
 8005aee:	230f      	movs	r3, #15
 8005af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rparam = &status;
 8005af2:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8005af6:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = 1;
 8005af8:	2301      	movs	r3, #1
 8005afa:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8005afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b00:	2100      	movs	r1, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 fb4e 	bl	80061a4 <hci_send_req>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	da01      	bge.n	8005b12 <aci_gatt_disc_charac_by_uuid+0x110>
    return BLE_STATUS_TIMEOUT;
 8005b0e:	23ff      	movs	r3, #255	@ 0xff
 8005b10:	e001      	b.n	8005b16 <aci_gatt_disc_charac_by_uuid+0x114>

  return status;
 8005b12:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3744      	adds	r7, #68	@ 0x44
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd90      	pop	{r4, r7, pc}

08005b1e <aci_gatt_write_charac_descriptor>:
  return status;
}

tBleStatus aci_gatt_write_charac_descriptor(uint16_t conn_handle, uint16_t attr_handle, 
					   uint8_t value_len, uint8_t *attr_value)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b0ac      	sub	sp, #176	@ 0xb0
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	607b      	str	r3, [r7, #4]
 8005b26:	4603      	mov	r3, r0
 8005b28:	81fb      	strh	r3, [r7, #14]
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	81bb      	strh	r3, [r7, #12]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8005b32:	2300      	movs	r3, #0
 8005b34:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    
  if ((value_len+5) > HCI_MAX_PAYLOAD_SIZE)
 8005b38:	7afb      	ldrb	r3, [r7, #11]
 8005b3a:	2b7b      	cmp	r3, #123	@ 0x7b
 8005b3c:	d901      	bls.n	8005b42 <aci_gatt_write_charac_descriptor+0x24>
    return BLE_STATUS_INVALID_PARAMS;
 8005b3e:	2342      	movs	r3, #66	@ 0x42
 8005b40:	e064      	b.n	8005c0c <aci_gatt_write_charac_descriptor+0xee>

  conn_handle = htobs(conn_handle);
 8005b42:	89fb      	ldrh	r3, [r7, #14]
 8005b44:	81fb      	strh	r3, [r7, #14]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8005b46:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b4a:	f107 0210 	add.w	r2, r7, #16
 8005b4e:	4413      	add	r3, r2
 8005b50:	89fa      	ldrh	r2, [r7, #14]
 8005b52:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005b54:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b58:	3302      	adds	r3, #2
 8005b5a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    
  attr_handle = htobs(attr_handle);
 8005b5e:	89bb      	ldrh	r3, [r7, #12]
 8005b60:	81bb      	strh	r3, [r7, #12]
  BLUENRG_memcpy(buffer + indx, &attr_handle, 2);
 8005b62:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b66:	f107 0210 	add.w	r2, r7, #16
 8005b6a:	4413      	add	r3, r2
 8005b6c:	89ba      	ldrh	r2, [r7, #12]
 8005b6e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8005b70:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b74:	3302      	adds	r3, #2
 8005b76:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

  buffer[indx] = value_len;
 8005b7a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b7e:	33b0      	adds	r3, #176	@ 0xb0
 8005b80:	443b      	add	r3, r7
 8005b82:	7afa      	ldrb	r2, [r7, #11]
 8005b84:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8005b88:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
        
  BLUENRG_memcpy(buffer + indx, attr_value, value_len);
 8005b92:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b96:	f107 0210 	add.w	r2, r7, #16
 8005b9a:	4413      	add	r3, r2
 8005b9c:	7afa      	ldrb	r2, [r7, #11]
 8005b9e:	6879      	ldr	r1, [r7, #4]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f001 f8f4 	bl	8006d8e <memcpy>
  indx +=  value_len;
 8005ba6:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8005baa:	7afb      	ldrb	r3, [r7, #11]
 8005bac:	4413      	add	r3, r2
 8005bae:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005bb2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005bb6:	2218      	movs	r2, #24
 8005bb8:	2100      	movs	r1, #0
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f001 f86c 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005bc0:	233f      	movs	r3, #63	@ 0x3f
 8005bc2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
  rq.ocf = OCF_GATT_WRITE_CHAR_DESCRIPTOR;
 8005bc6:	f240 1321 	movw	r3, #289	@ 0x121
 8005bca:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
  rq.cparam = (void *)buffer;
 8005bce:	f107 0310 	add.w	r3, r7, #16
 8005bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.clen = indx;
 8005bd6:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.event = EVT_CMD_STATUS; 
 8005bde:	230f      	movs	r3, #15
 8005be0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8005be4:	f107 0393 	add.w	r3, r7, #147	@ 0x93
 8005be8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rlen = 1;
 8005bec:	2301      	movs	r3, #1
 8005bee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  if (hci_send_req(&rq, FALSE) < 0)
 8005bf2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 fad3 	bl	80061a4 <hci_send_req>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	da01      	bge.n	8005c08 <aci_gatt_write_charac_descriptor+0xea>
    return BLE_STATUS_TIMEOUT;
 8005c04:	23ff      	movs	r3, #255	@ 0xff
 8005c06:	e001      	b.n	8005c0c <aci_gatt_write_charac_descriptor+0xee>

  return status;
 8005c08:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	37b0      	adds	r7, #176	@ 0xb0
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <aci_gatt_write_without_response>:
  return status;
}

tBleStatus aci_gatt_write_without_response(uint16_t conn_handle, uint16_t attr_handle,
                                              uint8_t val_len, const uint8_t* attr_val)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b092      	sub	sp, #72	@ 0x48
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	607b      	str	r3, [r7, #4]
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	81fb      	strh	r3, [r7, #14]
 8005c20:	460b      	mov	r3, r1
 8005c22:	81bb      	strh	r3, [r7, #12]
 8005c24:	4613      	mov	r3, r2
 8005c26:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  gatt_write_without_resp_cp cp;
  
  if(val_len > sizeof(cp.attr_val))
 8005c28:	7afb      	ldrb	r3, [r7, #11]
 8005c2a:	2b14      	cmp	r3, #20
 8005c2c:	d901      	bls.n	8005c32 <aci_gatt_write_without_response+0x1e>
    return BLE_STATUS_INVALID_PARAMS;
 8005c2e:	2342      	movs	r3, #66	@ 0x42
 8005c30:	e031      	b.n	8005c96 <aci_gatt_write_without_response+0x82>

  cp.conn_handle = htobs(conn_handle);
 8005c32:	89fb      	ldrh	r3, [r7, #14]
 8005c34:	82bb      	strh	r3, [r7, #20]
  cp.attr_handle = htobs(attr_handle);
 8005c36:	89bb      	ldrh	r3, [r7, #12]
 8005c38:	82fb      	strh	r3, [r7, #22]
  cp.val_len = val_len;
 8005c3a:	7afb      	ldrb	r3, [r7, #11]
 8005c3c:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(cp.attr_val, attr_val, val_len);
 8005c3e:	7afa      	ldrb	r2, [r7, #11]
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	3305      	adds	r3, #5
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f001 f8a0 	bl	8006d8e <memcpy>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005c4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005c52:	2218      	movs	r2, #24
 8005c54:	2100      	movs	r1, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	f001 f81e 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005c5c:	233f      	movs	r3, #63	@ 0x3f
 8005c5e:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_GATT_WRITE_WITHOUT_RESPONSE;
 8005c60:	f240 1323 	movw	r3, #291	@ 0x123
 8005c64:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &cp;
 8005c66:	f107 0314 	add.w	r3, r7, #20
 8005c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = GATT_WRITE_WITHOUT_RESPONSE_CP_SIZE + val_len; 
 8005c6c:	7afb      	ldrb	r3, [r7, #11]
 8005c6e:	3305      	adds	r3, #5
 8005c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 8005c72:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8005c76:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (hci_send_req(&rq, FALSE) < 0)
 8005c7c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005c80:	2100      	movs	r1, #0
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 fa8e 	bl	80061a4 <hci_send_req>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	da01      	bge.n	8005c92 <aci_gatt_write_without_response+0x7e>
    return BLE_STATUS_TIMEOUT;
 8005c8e:	23ff      	movs	r3, #255	@ 0xff
 8005c90:	e001      	b.n	8005c96 <aci_gatt_write_without_response+0x82>

  return status;
 8005c92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3748      	adds	r7, #72	@ 0x48
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b0aa      	sub	sp, #168	@ 0xa8
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	603a      	str	r2, [r7, #0]
 8005ca8:	71fb      	strb	r3, [r7, #7]
 8005caa:	460b      	mov	r3, r1
 8005cac:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8005cb4:	79bb      	ldrb	r3, [r7, #6]
 8005cb6:	2b7e      	cmp	r3, #126	@ 0x7e
 8005cb8:	d901      	bls.n	8005cbe <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 8005cba:	2342      	movs	r3, #66	@ 0x42
 8005cbc:	e050      	b.n	8005d60 <aci_hal_write_config_data+0xc2>

  buffer[indx] = offset;
 8005cbe:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005cc2:	33a8      	adds	r3, #168	@ 0xa8
 8005cc4:	443b      	add	r3, r7
 8005cc6:	79fa      	ldrb	r2, [r7, #7]
 8005cc8:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8005ccc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = len;
 8005cd6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005cda:	33a8      	adds	r3, #168	@ 0xa8
 8005cdc:	443b      	add	r3, r7
 8005cde:	79ba      	ldrb	r2, [r7, #6]
 8005ce0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8005ce4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005ce8:	3301      	adds	r3, #1
 8005cea:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8005cee:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005cf2:	f107 0208 	add.w	r2, r7, #8
 8005cf6:	4413      	add	r3, r2
 8005cf8:	79ba      	ldrb	r2, [r7, #6]
 8005cfa:	6839      	ldr	r1, [r7, #0]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f001 f846 	bl	8006d8e <memcpy>
  indx +=  len;
 8005d02:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8005d06:	79bb      	ldrb	r3, [r7, #6]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005d0e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8005d12:	2218      	movs	r2, #24
 8005d14:	2100      	movs	r1, #0
 8005d16:	4618      	mov	r0, r3
 8005d18:	f000 ffbe 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005d1c:	233f      	movs	r3, #63	@ 0x3f
 8005d1e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8005d22:	230c      	movs	r3, #12
 8005d24:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8005d28:	f107 0308 	add.w	r3, r7, #8
 8005d2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8005d30:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8005d34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8005d38:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8005d3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8005d40:	2301      	movs	r3, #1
 8005d42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8005d46:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fa29 	bl	80061a4 <hci_send_req>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	da01      	bge.n	8005d5c <aci_hal_write_config_data+0xbe>
    return BLE_STATUS_TIMEOUT;
 8005d58:	23ff      	movs	r3, #255	@ 0xff
 8005d5a:	e001      	b.n	8005d60 <aci_hal_write_config_data+0xc2>

  return status;
 8005d5c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	37a8      	adds	r7, #168	@ 0xa8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08a      	sub	sp, #40	@ 0x28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	460a      	mov	r2, r1
 8005d72:	71fb      	strb	r3, [r7, #7]
 8005d74:	4613      	mov	r3, r2
 8005d76:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8005d78:	79fb      	ldrb	r3, [r7, #7]
 8005d7a:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8005d7c:	79bb      	ldrb	r3, [r7, #6]
 8005d7e:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005d80:	f107 0310 	add.w	r3, r7, #16
 8005d84:	2218      	movs	r2, #24
 8005d86:	2100      	movs	r1, #0
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f000 ff85 	bl	8006c98 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8005d8e:	233f      	movs	r3, #63	@ 0x3f
 8005d90:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8005d92:	230f      	movs	r3, #15
 8005d94:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8005d96:	f107 030c 	add.w	r3, r7, #12
 8005d9a:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8005da0:	f107 030b 	add.w	r3, r7, #11
 8005da4:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8005da6:	2301      	movs	r3, #1
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8005daa:	f107 0310 	add.w	r3, r7, #16
 8005dae:	2100      	movs	r1, #0
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 f9f7 	bl	80061a4 <hci_send_req>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	da01      	bge.n	8005dc0 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8005dbc:	23ff      	movs	r3, #255	@ 0xff
 8005dbe:	e000      	b.n	8005dc2 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8005dc0:	7afb      	ldrb	r3, [r7, #11]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3728      	adds	r7, #40	@ 0x28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8005dca:	b590      	push	{r4, r7, lr}
 8005dcc:	b089      	sub	sp, #36	@ 0x24
 8005dce:	af02      	add	r7, sp, #8
 8005dd0:	6078      	str	r0, [r7, #4]
 8005dd2:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8005dd4:	f107 0410 	add.w	r4, r7, #16
 8005dd8:	f107 0215 	add.w	r2, r7, #21
 8005ddc:	f107 0112 	add.w	r1, r7, #18
 8005de0:	f107 0016 	add.w	r0, r7, #22
 8005de4:	f107 030e 	add.w	r3, r7, #14
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	4623      	mov	r3, r4
 8005dec:	f000 f851 	bl	8005e92 <hci_le_read_local_version>
 8005df0:	4603      	mov	r3, r0
 8005df2:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8005df4:	7dfb      	ldrb	r3, [r7, #23]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d124      	bne.n	8005e44 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 8005dfa:	8a7b      	ldrh	r3, [r7, #18]
 8005dfc:	0a1b      	lsrs	r3, r3, #8
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8005e06:	8a7b      	ldrh	r3, [r7, #18]
 8005e08:	021b      	lsls	r3, r3, #8
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	b21a      	sxth	r2, r3
 8005e16:	89fb      	ldrh	r3, [r7, #14]
 8005e18:	b21b      	sxth	r3, r3
 8005e1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e1e:	b21b      	sxth	r3, r3
 8005e20:	4313      	orrs	r3, r2
 8005e22:	b21b      	sxth	r3, r3
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	881b      	ldrh	r3, [r3, #0]
 8005e2e:	b21a      	sxth	r2, r3
 8005e30:	89fb      	ldrh	r3, [r7, #14]
 8005e32:	b21b      	sxth	r3, r3
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	b21b      	sxth	r3, r3
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	b21b      	sxth	r3, r3
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8005e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd90      	pop	{r4, r7, pc}

08005e4e <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b088      	sub	sp, #32
 8005e52:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005e54:	f107 0308 	add.w	r3, r7, #8
 8005e58:	2218      	movs	r2, #24
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 ff1b 	bl	8006c98 <memset>
  rq.ogf = OGF_HOST_CTL;
 8005e62:	2303      	movs	r3, #3
 8005e64:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8005e66:	2303      	movs	r3, #3
 8005e68:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005e6a:	1dfb      	adds	r3, r7, #7
 8005e6c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8005e72:	f107 0308 	add.w	r3, r7, #8
 8005e76:	2100      	movs	r1, #0
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 f993 	bl	80061a4 <hci_send_req>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	da01      	bge.n	8005e88 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8005e84:	23ff      	movs	r3, #255	@ 0xff
 8005e86:	e000      	b.n	8005e8a <hci_reset+0x3c>
  
  return status;  
 8005e88:	79fb      	ldrb	r3, [r7, #7]
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3720      	adds	r7, #32
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b08e      	sub	sp, #56	@ 0x38
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	60f8      	str	r0, [r7, #12]
 8005e9a:	60b9      	str	r1, [r7, #8]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005ea0:	f107 0314 	add.w	r3, r7, #20
 8005ea4:	2209      	movs	r2, #9
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 fef5 	bl	8006c98 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005eae:	f107 0320 	add.w	r3, r7, #32
 8005eb2:	2218      	movs	r2, #24
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 feee 	bl	8006c98 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8005ebc:	2304      	movs	r3, #4
 8005ebe:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8005ecc:	f107 0314 	add.w	r3, r7, #20
 8005ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8005ed2:	2309      	movs	r3, #9
 8005ed4:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8005ed6:	f107 0320 	add.w	r3, r7, #32
 8005eda:	2100      	movs	r1, #0
 8005edc:	4618      	mov	r0, r3
 8005ede:	f000 f961 	bl	80061a4 <hci_send_req>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	da01      	bge.n	8005eec <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8005ee8:	23ff      	movs	r3, #255	@ 0xff
 8005eea:	e018      	b.n	8005f1e <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8005eec:	7d3b      	ldrb	r3, [r7, #20]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <hci_le_read_local_version+0x64>
    return resp.status;
 8005ef2:	7d3b      	ldrb	r3, [r7, #20]
 8005ef4:	e013      	b.n	8005f1e <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8005ef6:	7d7a      	ldrb	r2, [r7, #21]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8005efc:	8afa      	ldrh	r2, [r7, #22]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8005f02:	7e3a      	ldrb	r2, [r7, #24]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8005f08:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8005f12:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f1a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3738      	adds	r7, #56	@ 0x38
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b092      	sub	sp, #72	@ 0x48
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	6039      	str	r1, [r7, #0]
 8005f30:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8005f32:	f107 0310 	add.w	r3, r7, #16
 8005f36:	2220      	movs	r2, #32
 8005f38:	2100      	movs	r1, #0
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 feac 	bl	8006c98 <memset>
  scan_resp_cp.length = length;
 8005f40:	79fb      	ldrb	r3, [r7, #7]
 8005f42:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8005f44:	79fb      	ldrb	r3, [r7, #7]
 8005f46:	2b1f      	cmp	r3, #31
 8005f48:	bf28      	it	cs
 8005f4a:	231f      	movcs	r3, #31
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f107 0310 	add.w	r3, r7, #16
 8005f54:	3301      	adds	r3, #1
 8005f56:	6839      	ldr	r1, [r7, #0]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 ff18 	bl	8006d8e <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005f5e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005f62:	2218      	movs	r2, #24
 8005f64:	2100      	movs	r1, #0
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 fe96 	bl	8006c98 <memset>
  rq.ogf = OGF_LE_CTL;
 8005f6c:	2308      	movs	r3, #8
 8005f6e:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8005f70:	2309      	movs	r3, #9
 8005f72:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 8005f74:	f107 0310 	add.w	r3, r7, #16
 8005f78:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8005f7a:	2320      	movs	r3, #32
 8005f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 8005f7e:	f107 030f 	add.w	r3, r7, #15
 8005f82:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 8005f84:	2301      	movs	r3, #1
 8005f86:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8005f88:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 f908 	bl	80061a4 <hci_send_req>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	da01      	bge.n	8005f9e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8005f9a:	23ff      	movs	r3, #255	@ 0xff
 8005f9c:	e000      	b.n	8005fa0 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3748      	adds	r7, #72	@ 0x48
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	2b04      	cmp	r3, #4
 8005fbc:	d001      	beq.n	8005fc2 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e00c      	b.n	8005fdc <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	3302      	adds	r3, #2
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8005fd0:	3b03      	subs	r3, #3
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d001      	beq.n	8005fda <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	e000      	b.n	8005fdc <verify_packet+0x34>
  
  return 0;      
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3714      	adds	r7, #20
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b0a6      	sub	sp, #152	@ 0x98
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	607b      	str	r3, [r7, #4]
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	81fb      	strh	r3, [r7, #14]
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	81bb      	strh	r3, [r7, #12]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8005ffc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006000:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006004:	b21a      	sxth	r2, r3
 8006006:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800600a:	029b      	lsls	r3, r3, #10
 800600c:	b21b      	sxth	r3, r3
 800600e:	4313      	orrs	r3, r2
 8006010:	b21b      	sxth	r3, r3
 8006012:	b29b      	uxth	r3, r3
 8006014:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8006016:	7afb      	ldrb	r3, [r7, #11]
 8006018:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800601a:	2301      	movs	r3, #1
 800601c:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800601e:	f107 0318 	add.w	r3, r7, #24
 8006022:	3301      	adds	r3, #1
 8006024:	461a      	mov	r2, r3
 8006026:	f107 0314 	add.w	r3, r7, #20
 800602a:	8819      	ldrh	r1, [r3, #0]
 800602c:	789b      	ldrb	r3, [r3, #2]
 800602e:	8011      	strh	r1, [r2, #0]
 8006030:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006032:	f107 0318 	add.w	r3, r7, #24
 8006036:	3304      	adds	r3, #4
 8006038:	7afa      	ldrb	r2, [r7, #11]
 800603a:	6879      	ldr	r1, [r7, #4]
 800603c:	4618      	mov	r0, r3
 800603e:	f000 fea6 	bl	8006d8e <memcpy>
  
  if (hciContext.io.Send)
 8006042:	4b09      	ldr	r3, [pc, #36]	@ (8006068 <send_cmd+0x80>)
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d009      	beq.n	800605e <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800604a:	4b07      	ldr	r3, [pc, #28]	@ (8006068 <send_cmd+0x80>)
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	7afa      	ldrb	r2, [r7, #11]
 8006050:	b292      	uxth	r2, r2
 8006052:	3204      	adds	r2, #4
 8006054:	b291      	uxth	r1, r2
 8006056:	f107 0218 	add.w	r2, r7, #24
 800605a:	4610      	mov	r0, r2
 800605c:	4798      	blx	r3
  }
}
 800605e:	bf00      	nop
 8006060:	3798      	adds	r7, #152	@ 0x98
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20000588 	.word	0x20000588

0800606c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8006076:	e00a      	b.n	800608e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8006078:	f107 030c 	add.w	r3, r7, #12
 800607c:	4619      	mov	r1, r3
 800607e:	6838      	ldr	r0, [r7, #0]
 8006080:	f000 fae8 	bl	8006654 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4619      	mov	r1, r3
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fa4f 	bl	800652c <list_insert_head>
  while (!list_is_empty(src_list))
 800608e:	6838      	ldr	r0, [r7, #0]
 8006090:	f000 fa2a 	bl	80064e8 <list_is_empty>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0ee      	beq.n	8006078 <move_list+0xc>
  }
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80060aa:	e009      	b.n	80060c0 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80060ac:	1d3b      	adds	r3, r7, #4
 80060ae:	4619      	mov	r1, r3
 80060b0:	4809      	ldr	r0, [pc, #36]	@ (80060d8 <free_event_list+0x34>)
 80060b2:	f000 faa8 	bl	8006606 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4619      	mov	r1, r3
 80060ba:	4808      	ldr	r0, [pc, #32]	@ (80060dc <free_event_list+0x38>)
 80060bc:	f000 fa5c 	bl	8006578 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80060c0:	4806      	ldr	r0, [pc, #24]	@ (80060dc <free_event_list+0x38>)
 80060c2:	f000 faee 	bl	80066a2 <list_get_size>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	ddef      	ble.n	80060ac <free_event_list+0x8>
  }
}
 80060cc:	bf00      	nop
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	200002c4 	.word	0x200002c4
 80060dc:	200002bc 	.word	0x200002bc

080060e0 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d002      	beq.n	80060f6 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 80060f0:	4a18      	ldr	r2, [pc, #96]	@ (8006154 <hci_init+0x74>)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80060f6:	4818      	ldr	r0, [pc, #96]	@ (8006158 <hci_init+0x78>)
 80060f8:	f000 f9e6 	bl	80064c8 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80060fc:	4817      	ldr	r0, [pc, #92]	@ (800615c <hci_init+0x7c>)
 80060fe:	f000 f9e3 	bl	80064c8 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8006102:	f7fb f899 	bl	8001238 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]
 800610a:	e00c      	b.n	8006126 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800610c:	7bfb      	ldrb	r3, [r7, #15]
 800610e:	228c      	movs	r2, #140	@ 0x8c
 8006110:	fb02 f303 	mul.w	r3, r2, r3
 8006114:	4a12      	ldr	r2, [pc, #72]	@ (8006160 <hci_init+0x80>)
 8006116:	4413      	add	r3, r2
 8006118:	4619      	mov	r1, r3
 800611a:	480f      	ldr	r0, [pc, #60]	@ (8006158 <hci_init+0x78>)
 800611c:	f000 fa2c 	bl	8006578 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006120:	7bfb      	ldrb	r3, [r7, #15]
 8006122:	3301      	adds	r3, #1
 8006124:	73fb      	strb	r3, [r7, #15]
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	2b04      	cmp	r3, #4
 800612a:	d9ef      	bls.n	800610c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800612c:	4b09      	ldr	r3, [pc, #36]	@ (8006154 <hci_init+0x74>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d003      	beq.n	800613c <hci_init+0x5c>
 8006134:	4b07      	ldr	r3, [pc, #28]	@ (8006154 <hci_init+0x74>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2000      	movs	r0, #0
 800613a:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800613c:	4b05      	ldr	r3, [pc, #20]	@ (8006154 <hci_init+0x74>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d002      	beq.n	800614a <hci_init+0x6a>
 8006144:	4b03      	ldr	r3, [pc, #12]	@ (8006154 <hci_init+0x74>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	4798      	blx	r3
}
 800614a:	bf00      	nop
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000588 	.word	0x20000588
 8006158:	200002bc 	.word	0x200002bc
 800615c:	200002c4 	.word	0x200002c4
 8006160:	200002cc 	.word	0x200002cc

08006164 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a0b      	ldr	r2, [pc, #44]	@ (80061a0 <hci_register_io_bus+0x3c>)
 8006172:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	4a09      	ldr	r2, [pc, #36]	@ (80061a0 <hci_register_io_bus+0x3c>)
 800617a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	4a07      	ldr	r2, [pc, #28]	@ (80061a0 <hci_register_io_bus+0x3c>)
 8006182:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	4a05      	ldr	r2, [pc, #20]	@ (80061a0 <hci_register_io_bus+0x3c>)
 800618a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	4a03      	ldr	r2, [pc, #12]	@ (80061a0 <hci_register_io_bus+0x3c>)
 8006192:	6093      	str	r3, [r2, #8]
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	20000588 	.word	0x20000588

080061a4 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b08e      	sub	sp, #56	@ 0x38
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	885b      	ldrh	r3, [r3, #2]
 80061b4:	b21b      	sxth	r3, r3
 80061b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061ba:	b21a      	sxth	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	881b      	ldrh	r3, [r3, #0]
 80061c0:	b21b      	sxth	r3, r3
 80061c2:	029b      	lsls	r3, r3, #10
 80061c4:	b21b      	sxth	r3, r3
 80061c6:	4313      	orrs	r3, r2
 80061c8:	b21b      	sxth	r3, r3
 80061ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80061cc:	2300      	movs	r3, #0
 80061ce:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80061d0:	f107 0308 	add.w	r3, r7, #8
 80061d4:	4618      	mov	r0, r3
 80061d6:	f000 f977 	bl	80064c8 <list_init_head>

  free_event_list();
 80061da:	f7ff ff63 	bl	80060a4 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	8818      	ldrh	r0, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	8859      	ldrh	r1, [r3, #2]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f7ff fefa 	bl	8005fe8 <send_cmd>
  
  if (async)
 80061f4:	78fb      	ldrb	r3, [r7, #3]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <hci_send_req+0x5a>
  {
    return 0;
 80061fa:	2300      	movs	r3, #0
 80061fc:	e0e2      	b.n	80063c4 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 80061fe:	f7fb fe25 	bl	8001e4c <HAL_GetTick>
 8006202:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006204:	f7fb fe22 	bl	8001e4c <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006212:	f200 80b3 	bhi.w	800637c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006216:	486d      	ldr	r0, [pc, #436]	@ (80063cc <hci_send_req+0x228>)
 8006218:	f000 f966 	bl	80064e8 <list_is_empty>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d000      	beq.n	8006224 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006222:	e7ef      	b.n	8006204 <hci_send_req+0x60>
      {
        break;
 8006224:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8006226:	f107 0310 	add.w	r3, r7, #16
 800622a:	4619      	mov	r1, r3
 800622c:	4867      	ldr	r0, [pc, #412]	@ (80063cc <hci_send_req+0x228>)
 800622e:	f000 f9ea 	bl	8006606 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	3308      	adds	r3, #8
 8006236:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b04      	cmp	r3, #4
 800623e:	d17f      	bne.n	8006340 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	3301      	adds	r3, #1
 8006244:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	3308      	adds	r3, #8
 800624a:	3303      	adds	r3, #3
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006254:	3b03      	subs	r3, #3
 8006256:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8006258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	2b3e      	cmp	r3, #62	@ 0x3e
 800625e:	d04c      	beq.n	80062fa <hci_send_req+0x156>
 8006260:	2b3e      	cmp	r3, #62	@ 0x3e
 8006262:	dc68      	bgt.n	8006336 <hci_send_req+0x192>
 8006264:	2b10      	cmp	r3, #16
 8006266:	f000 808b 	beq.w	8006380 <hci_send_req+0x1dc>
 800626a:	2b10      	cmp	r3, #16
 800626c:	dc63      	bgt.n	8006336 <hci_send_req+0x192>
 800626e:	2b0e      	cmp	r3, #14
 8006270:	d023      	beq.n	80062ba <hci_send_req+0x116>
 8006272:	2b0f      	cmp	r3, #15
 8006274:	d15f      	bne.n	8006336 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	885b      	ldrh	r3, [r3, #2]
 800627e:	b29b      	uxth	r3, r3
 8006280:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006282:	429a      	cmp	r2, r3
 8006284:	d17e      	bne.n	8006384 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2b0f      	cmp	r3, #15
 800628c:	d004      	beq.n	8006298 <hci_send_req+0xf4>
          if (cs->status) {
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	781b      	ldrb	r3, [r3, #0]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d051      	beq.n	800633a <hci_send_req+0x196>
            goto failed;
 8006296:	e078      	b.n	800638a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	695a      	ldr	r2, [r3, #20]
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	429a      	cmp	r2, r3
 80062a0:	bf28      	it	cs
 80062a2:	461a      	movcs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6918      	ldr	r0, [r3, #16]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	461a      	mov	r2, r3
 80062b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062b4:	f000 fd6b 	bl	8006d8e <memcpy>
        goto done;
 80062b8:	e078      	b.n	80063ac <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d15d      	bne.n	8006388 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	3303      	adds	r3, #3
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	3b03      	subs	r3, #3
 80062d6:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	695a      	ldr	r2, [r3, #20]
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	429a      	cmp	r2, r3
 80062e0:	bf28      	it	cs
 80062e2:	461a      	movcs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6918      	ldr	r0, [r3, #16]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	461a      	mov	r2, r3
 80062f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062f4:	f000 fd4b 	bl	8006d8e <memcpy>
        goto done;
 80062f8:	e058      	b.n	80063ac <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	461a      	mov	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	429a      	cmp	r2, r3
 800630a:	d118      	bne.n	800633e <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	3b01      	subs	r3, #1
 8006310:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	695a      	ldr	r2, [r3, #20]
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	429a      	cmp	r2, r3
 800631a:	bf28      	it	cs
 800631c:	461a      	movcs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6918      	ldr	r0, [r3, #16]
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	1c59      	adds	r1, r3, #1
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	695b      	ldr	r3, [r3, #20]
 800632e:	461a      	mov	r2, r3
 8006330:	f000 fd2d 	bl	8006d8e <memcpy>
        goto done;
 8006334:	e03a      	b.n	80063ac <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8006336:	bf00      	nop
 8006338:	e002      	b.n	8006340 <hci_send_req+0x19c>
          break;
 800633a:	bf00      	nop
 800633c:	e000      	b.n	8006340 <hci_send_req+0x19c>
          break;
 800633e:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8006340:	4823      	ldr	r0, [pc, #140]	@ (80063d0 <hci_send_req+0x22c>)
 8006342:	f000 f8d1 	bl	80064e8 <list_is_empty>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00d      	beq.n	8006368 <hci_send_req+0x1c4>
 800634c:	481f      	ldr	r0, [pc, #124]	@ (80063cc <hci_send_req+0x228>)
 800634e:	f000 f8cb 	bl	80064e8 <list_is_empty>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	4619      	mov	r1, r3
 800635c:	481c      	ldr	r0, [pc, #112]	@ (80063d0 <hci_send_req+0x22c>)
 800635e:	f000 f90b 	bl	8006578 <list_insert_tail>
      hciReadPacket=NULL;
 8006362:	2300      	movs	r3, #0
 8006364:	613b      	str	r3, [r7, #16]
 8006366:	e008      	b.n	800637a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	f107 0308 	add.w	r3, r7, #8
 800636e:	4611      	mov	r1, r2
 8006370:	4618      	mov	r0, r3
 8006372:	f000 f901 	bl	8006578 <list_insert_tail>
      hciReadPacket=NULL;
 8006376:	2300      	movs	r3, #0
 8006378:	613b      	str	r3, [r7, #16]
  {
 800637a:	e740      	b.n	80061fe <hci_send_req+0x5a>
        goto failed;
 800637c:	bf00      	nop
 800637e:	e004      	b.n	800638a <hci_send_req+0x1e6>
        goto failed;
 8006380:	bf00      	nop
 8006382:	e002      	b.n	800638a <hci_send_req+0x1e6>
          goto failed;
 8006384:	bf00      	nop
 8006386:	e000      	b.n	800638a <hci_send_req+0x1e6>
          goto failed;
 8006388:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	4619      	mov	r1, r3
 8006394:	480e      	ldr	r0, [pc, #56]	@ (80063d0 <hci_send_req+0x22c>)
 8006396:	f000 f8c9 	bl	800652c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800639a:	f107 0308 	add.w	r3, r7, #8
 800639e:	4619      	mov	r1, r3
 80063a0:	480a      	ldr	r0, [pc, #40]	@ (80063cc <hci_send_req+0x228>)
 80063a2:	f7ff fe63 	bl	800606c <move_list>

  return -1;
 80063a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063aa:	e00b      	b.n	80063c4 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	4619      	mov	r1, r3
 80063b0:	4807      	ldr	r0, [pc, #28]	@ (80063d0 <hci_send_req+0x22c>)
 80063b2:	f000 f8bb 	bl	800652c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80063b6:	f107 0308 	add.w	r3, r7, #8
 80063ba:	4619      	mov	r1, r3
 80063bc:	4803      	ldr	r0, [pc, #12]	@ (80063cc <hci_send_req+0x228>)
 80063be:	f7ff fe55 	bl	800606c <move_list>

  return 0;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3738      	adds	r7, #56	@ 0x38
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	200002c4 	.word	0x200002c4
 80063d0:	200002bc 	.word	0x200002bc

080063d4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80063de:	e013      	b.n	8006408 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80063e0:	1d3b      	adds	r3, r7, #4
 80063e2:	4619      	mov	r1, r3
 80063e4:	480e      	ldr	r0, [pc, #56]	@ (8006420 <hci_user_evt_proc+0x4c>)
 80063e6:	f000 f90e 	bl	8006606 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80063ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006424 <hci_user_evt_proc+0x50>)
 80063ec:	69db      	ldr	r3, [r3, #28]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d005      	beq.n	80063fe <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 80063f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006424 <hci_user_evt_proc+0x50>)
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	3208      	adds	r2, #8
 80063fa:	4610      	mov	r0, r2
 80063fc:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4619      	mov	r1, r3
 8006402:	4809      	ldr	r0, [pc, #36]	@ (8006428 <hci_user_evt_proc+0x54>)
 8006404:	f000 f8b8 	bl	8006578 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8006408:	4805      	ldr	r0, [pc, #20]	@ (8006420 <hci_user_evt_proc+0x4c>)
 800640a:	f000 f86d 	bl	80064e8 <list_is_empty>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d0e5      	beq.n	80063e0 <hci_user_evt_proc+0xc>
  }
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	200002c4 	.word	0x200002c4
 8006424:	20000588 	.word	0x20000588
 8006428:	200002bc 	.word	0x200002bc

0800642c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8006434:	2300      	movs	r3, #0
 8006436:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8006438:	2300      	movs	r3, #0
 800643a:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800643c:	481f      	ldr	r0, [pc, #124]	@ (80064bc <hci_notify_asynch_evt+0x90>)
 800643e:	f000 f853 	bl	80064e8 <list_is_empty>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d132      	bne.n	80064ae <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	4619      	mov	r1, r3
 800644e:	481b      	ldr	r0, [pc, #108]	@ (80064bc <hci_notify_asynch_evt+0x90>)
 8006450:	f000 f8d9 	bl	8006606 <list_remove_head>
    
    if (hciContext.io.Receive)
 8006454:	4b1a      	ldr	r3, [pc, #104]	@ (80064c0 <hci_notify_asynch_evt+0x94>)
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d02a      	beq.n	80064b2 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800645c:	4b18      	ldr	r3, [pc, #96]	@ (80064c0 <hci_notify_asynch_evt+0x94>)
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	3208      	adds	r2, #8
 8006464:	2180      	movs	r1, #128	@ 0x80
 8006466:	4610      	mov	r0, r2
 8006468:	4798      	blx	r3
 800646a:	4603      	mov	r3, r0
 800646c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800646e:	7cfb      	ldrb	r3, [r7, #19]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d016      	beq.n	80064a2 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	7cfa      	ldrb	r2, [r7, #19]
 8006478:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff fd92 	bl	8005fa8 <verify_packet>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d105      	bne.n	8006496 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	4619      	mov	r1, r3
 800648e:	480d      	ldr	r0, [pc, #52]	@ (80064c4 <hci_notify_asynch_evt+0x98>)
 8006490:	f000 f872 	bl	8006578 <list_insert_tail>
 8006494:	e00d      	b.n	80064b2 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4619      	mov	r1, r3
 800649a:	4808      	ldr	r0, [pc, #32]	@ (80064bc <hci_notify_asynch_evt+0x90>)
 800649c:	f000 f846 	bl	800652c <list_insert_head>
 80064a0:	e007      	b.n	80064b2 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	4619      	mov	r1, r3
 80064a6:	4805      	ldr	r0, [pc, #20]	@ (80064bc <hci_notify_asynch_evt+0x90>)
 80064a8:	f000 f840 	bl	800652c <list_insert_head>
 80064ac:	e001      	b.n	80064b2 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 80064ae:	2301      	movs	r3, #1
 80064b0:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80064b2:	697b      	ldr	r3, [r7, #20]

}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	200002bc 	.word	0x200002bc
 80064c0:	20000588 	.word	0x20000588
 80064c4:	200002c4 	.word	0x200002c4

080064c8 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	605a      	str	r2, [r3, #4]
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b087      	sub	sp, #28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064f0:	f3ef 8310 	mrs	r3, PRIMASK
 80064f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80064f6:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80064f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80064fa:	b672      	cpsid	i
}
 80064fc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	429a      	cmp	r2, r3
 8006506:	d102      	bne.n	800650e <list_is_empty+0x26>
  {
    return_value = 1;
 8006508:	2301      	movs	r3, #1
 800650a:	75fb      	strb	r3, [r7, #23]
 800650c:	e001      	b.n	8006512 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	75fb      	strb	r3, [r7, #23]
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	f383 8810 	msr	PRIMASK, r3
}
 800651c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800651e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006520:	4618      	mov	r0, r3
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006536:	f3ef 8310 	mrs	r3, PRIMASK
 800653a:	60fb      	str	r3, [r7, #12]
  return(result);
 800653c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800653e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006540:	b672      	cpsid	i
}
 8006542:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	683a      	ldr	r2, [r7, #0]
 8006556:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	605a      	str	r2, [r3, #4]
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	f383 8810 	msr	PRIMASK, r3
}
 800656a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800656c:	bf00      	nop
 800656e:	371c      	adds	r7, #28
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006582:	f3ef 8310 	mrs	r3, PRIMASK
 8006586:	60fb      	str	r3, [r7, #12]
  return(result);
 8006588:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800658a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800658c:	b672      	cpsid	i
}
 800658e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	601a      	str	r2, [r3, #0]
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	f383 8810 	msr	PRIMASK, r3
}
 80065b6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80065b8:	bf00      	nop
 80065ba:	371c      	adds	r7, #28
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b087      	sub	sp, #28
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065cc:	f3ef 8310 	mrs	r3, PRIMASK
 80065d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80065d2:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80065d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80065d6:	b672      	cpsid	i
}
 80065d8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6812      	ldr	r2, [r2, #0]
 80065e2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	6852      	ldr	r2, [r2, #4]
 80065ec:	605a      	str	r2, [r3, #4]
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f383 8810 	msr	PRIMASK, r3
}
 80065f8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8006606:	b580      	push	{r7, lr}
 8006608:	b086      	sub	sp, #24
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
 800660e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006610:	f3ef 8310 	mrs	r3, PRIMASK
 8006614:	60fb      	str	r3, [r7, #12]
  return(result);
 8006616:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006618:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800661a:	b672      	cpsid	i
}
 800661c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4618      	mov	r0, r3
 800662c:	f7ff ffca 	bl	80065c4 <list_remove_node>
  (*node)->next = NULL;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2200      	movs	r2, #0
 800663e:	605a      	str	r2, [r3, #4]
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f383 8810 	msr	PRIMASK, r3
}
 800664a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800664c:	bf00      	nop
 800664e:	3718      	adds	r7, #24
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800665e:	f3ef 8310 	mrs	r3, PRIMASK
 8006662:	60fb      	str	r3, [r7, #12]
  return(result);
 8006664:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006666:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006668:	b672      	cpsid	i
}
 800666a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff ffa3 	bl	80065c4 <list_remove_node>
  (*node)->next = NULL;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2200      	movs	r2, #0
 800668c:	605a      	str	r2, [r3, #4]
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f383 8810 	msr	PRIMASK, r3
}
 8006698:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800669a:	bf00      	nop
 800669c:	3718      	adds	r7, #24
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b089      	sub	sp, #36	@ 0x24
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  int size = 0;
 80066aa:	2300      	movs	r3, #0
 80066ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066ae:	f3ef 8310 	mrs	r3, PRIMASK
 80066b2:	613b      	str	r3, [r7, #16]
  return(result);
 80066b4:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80066b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80066b8:	b672      	cpsid	i
}
 80066ba:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80066c2:	e005      	b.n	80066d0 <list_get_size+0x2e>
  {
    size++;
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	3301      	adds	r3, #1
 80066c8:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80066d0:	69ba      	ldr	r2, [r7, #24]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d1f5      	bne.n	80066c4 <list_get_size+0x22>
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f383 8810 	msr	PRIMASK, r3
}
 80066e2:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80066e4:	69fb      	ldr	r3, [r7, #28]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3724      	adds	r7, #36	@ 0x24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
	...

080066f4 <__sflush_r>:
 80066f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066fc:	0716      	lsls	r6, r2, #28
 80066fe:	4605      	mov	r5, r0
 8006700:	460c      	mov	r4, r1
 8006702:	d454      	bmi.n	80067ae <__sflush_r+0xba>
 8006704:	684b      	ldr	r3, [r1, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	dc02      	bgt.n	8006710 <__sflush_r+0x1c>
 800670a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	dd48      	ble.n	80067a2 <__sflush_r+0xae>
 8006710:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006712:	2e00      	cmp	r6, #0
 8006714:	d045      	beq.n	80067a2 <__sflush_r+0xae>
 8006716:	2300      	movs	r3, #0
 8006718:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800671c:	682f      	ldr	r7, [r5, #0]
 800671e:	6a21      	ldr	r1, [r4, #32]
 8006720:	602b      	str	r3, [r5, #0]
 8006722:	d030      	beq.n	8006786 <__sflush_r+0x92>
 8006724:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	0759      	lsls	r1, r3, #29
 800672a:	d505      	bpl.n	8006738 <__sflush_r+0x44>
 800672c:	6863      	ldr	r3, [r4, #4]
 800672e:	1ad2      	subs	r2, r2, r3
 8006730:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006732:	b10b      	cbz	r3, 8006738 <__sflush_r+0x44>
 8006734:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006736:	1ad2      	subs	r2, r2, r3
 8006738:	2300      	movs	r3, #0
 800673a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800673c:	6a21      	ldr	r1, [r4, #32]
 800673e:	4628      	mov	r0, r5
 8006740:	47b0      	blx	r6
 8006742:	1c43      	adds	r3, r0, #1
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	d106      	bne.n	8006756 <__sflush_r+0x62>
 8006748:	6829      	ldr	r1, [r5, #0]
 800674a:	291d      	cmp	r1, #29
 800674c:	d82b      	bhi.n	80067a6 <__sflush_r+0xb2>
 800674e:	4a2a      	ldr	r2, [pc, #168]	@ (80067f8 <__sflush_r+0x104>)
 8006750:	40ca      	lsrs	r2, r1
 8006752:	07d6      	lsls	r6, r2, #31
 8006754:	d527      	bpl.n	80067a6 <__sflush_r+0xb2>
 8006756:	2200      	movs	r2, #0
 8006758:	6062      	str	r2, [r4, #4]
 800675a:	04d9      	lsls	r1, r3, #19
 800675c:	6922      	ldr	r2, [r4, #16]
 800675e:	6022      	str	r2, [r4, #0]
 8006760:	d504      	bpl.n	800676c <__sflush_r+0x78>
 8006762:	1c42      	adds	r2, r0, #1
 8006764:	d101      	bne.n	800676a <__sflush_r+0x76>
 8006766:	682b      	ldr	r3, [r5, #0]
 8006768:	b903      	cbnz	r3, 800676c <__sflush_r+0x78>
 800676a:	6560      	str	r0, [r4, #84]	@ 0x54
 800676c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800676e:	602f      	str	r7, [r5, #0]
 8006770:	b1b9      	cbz	r1, 80067a2 <__sflush_r+0xae>
 8006772:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006776:	4299      	cmp	r1, r3
 8006778:	d002      	beq.n	8006780 <__sflush_r+0x8c>
 800677a:	4628      	mov	r0, r5
 800677c:	f000 fb16 	bl	8006dac <_free_r>
 8006780:	2300      	movs	r3, #0
 8006782:	6363      	str	r3, [r4, #52]	@ 0x34
 8006784:	e00d      	b.n	80067a2 <__sflush_r+0xae>
 8006786:	2301      	movs	r3, #1
 8006788:	4628      	mov	r0, r5
 800678a:	47b0      	blx	r6
 800678c:	4602      	mov	r2, r0
 800678e:	1c50      	adds	r0, r2, #1
 8006790:	d1c9      	bne.n	8006726 <__sflush_r+0x32>
 8006792:	682b      	ldr	r3, [r5, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d0c6      	beq.n	8006726 <__sflush_r+0x32>
 8006798:	2b1d      	cmp	r3, #29
 800679a:	d001      	beq.n	80067a0 <__sflush_r+0xac>
 800679c:	2b16      	cmp	r3, #22
 800679e:	d11e      	bne.n	80067de <__sflush_r+0xea>
 80067a0:	602f      	str	r7, [r5, #0]
 80067a2:	2000      	movs	r0, #0
 80067a4:	e022      	b.n	80067ec <__sflush_r+0xf8>
 80067a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067aa:	b21b      	sxth	r3, r3
 80067ac:	e01b      	b.n	80067e6 <__sflush_r+0xf2>
 80067ae:	690f      	ldr	r7, [r1, #16]
 80067b0:	2f00      	cmp	r7, #0
 80067b2:	d0f6      	beq.n	80067a2 <__sflush_r+0xae>
 80067b4:	0793      	lsls	r3, r2, #30
 80067b6:	680e      	ldr	r6, [r1, #0]
 80067b8:	bf08      	it	eq
 80067ba:	694b      	ldreq	r3, [r1, #20]
 80067bc:	600f      	str	r7, [r1, #0]
 80067be:	bf18      	it	ne
 80067c0:	2300      	movne	r3, #0
 80067c2:	eba6 0807 	sub.w	r8, r6, r7
 80067c6:	608b      	str	r3, [r1, #8]
 80067c8:	f1b8 0f00 	cmp.w	r8, #0
 80067cc:	dde9      	ble.n	80067a2 <__sflush_r+0xae>
 80067ce:	6a21      	ldr	r1, [r4, #32]
 80067d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80067d2:	4643      	mov	r3, r8
 80067d4:	463a      	mov	r2, r7
 80067d6:	4628      	mov	r0, r5
 80067d8:	47b0      	blx	r6
 80067da:	2800      	cmp	r0, #0
 80067dc:	dc08      	bgt.n	80067f0 <__sflush_r+0xfc>
 80067de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067e6:	81a3      	strh	r3, [r4, #12]
 80067e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067f0:	4407      	add	r7, r0
 80067f2:	eba8 0800 	sub.w	r8, r8, r0
 80067f6:	e7e7      	b.n	80067c8 <__sflush_r+0xd4>
 80067f8:	20400001 	.word	0x20400001

080067fc <_fflush_r>:
 80067fc:	b538      	push	{r3, r4, r5, lr}
 80067fe:	690b      	ldr	r3, [r1, #16]
 8006800:	4605      	mov	r5, r0
 8006802:	460c      	mov	r4, r1
 8006804:	b913      	cbnz	r3, 800680c <_fflush_r+0x10>
 8006806:	2500      	movs	r5, #0
 8006808:	4628      	mov	r0, r5
 800680a:	bd38      	pop	{r3, r4, r5, pc}
 800680c:	b118      	cbz	r0, 8006816 <_fflush_r+0x1a>
 800680e:	6a03      	ldr	r3, [r0, #32]
 8006810:	b90b      	cbnz	r3, 8006816 <_fflush_r+0x1a>
 8006812:	f000 f8bb 	bl	800698c <__sinit>
 8006816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0f3      	beq.n	8006806 <_fflush_r+0xa>
 800681e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006820:	07d0      	lsls	r0, r2, #31
 8006822:	d404      	bmi.n	800682e <_fflush_r+0x32>
 8006824:	0599      	lsls	r1, r3, #22
 8006826:	d402      	bmi.n	800682e <_fflush_r+0x32>
 8006828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800682a:	f000 faae 	bl	8006d8a <__retarget_lock_acquire_recursive>
 800682e:	4628      	mov	r0, r5
 8006830:	4621      	mov	r1, r4
 8006832:	f7ff ff5f 	bl	80066f4 <__sflush_r>
 8006836:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006838:	07da      	lsls	r2, r3, #31
 800683a:	4605      	mov	r5, r0
 800683c:	d4e4      	bmi.n	8006808 <_fflush_r+0xc>
 800683e:	89a3      	ldrh	r3, [r4, #12]
 8006840:	059b      	lsls	r3, r3, #22
 8006842:	d4e1      	bmi.n	8006808 <_fflush_r+0xc>
 8006844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006846:	f000 faa1 	bl	8006d8c <__retarget_lock_release_recursive>
 800684a:	e7dd      	b.n	8006808 <_fflush_r+0xc>

0800684c <fflush>:
 800684c:	4601      	mov	r1, r0
 800684e:	b920      	cbnz	r0, 800685a <fflush+0xe>
 8006850:	4a04      	ldr	r2, [pc, #16]	@ (8006864 <fflush+0x18>)
 8006852:	4905      	ldr	r1, [pc, #20]	@ (8006868 <fflush+0x1c>)
 8006854:	4805      	ldr	r0, [pc, #20]	@ (800686c <fflush+0x20>)
 8006856:	f000 b8b1 	b.w	80069bc <_fwalk_sglue>
 800685a:	4b05      	ldr	r3, [pc, #20]	@ (8006870 <fflush+0x24>)
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f7ff bfcd 	b.w	80067fc <_fflush_r>
 8006862:	bf00      	nop
 8006864:	20000024 	.word	0x20000024
 8006868:	080067fd 	.word	0x080067fd
 800686c:	20000034 	.word	0x20000034
 8006870:	20000030 	.word	0x20000030

08006874 <std>:
 8006874:	2300      	movs	r3, #0
 8006876:	b510      	push	{r4, lr}
 8006878:	4604      	mov	r4, r0
 800687a:	e9c0 3300 	strd	r3, r3, [r0]
 800687e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006882:	6083      	str	r3, [r0, #8]
 8006884:	8181      	strh	r1, [r0, #12]
 8006886:	6643      	str	r3, [r0, #100]	@ 0x64
 8006888:	81c2      	strh	r2, [r0, #14]
 800688a:	6183      	str	r3, [r0, #24]
 800688c:	4619      	mov	r1, r3
 800688e:	2208      	movs	r2, #8
 8006890:	305c      	adds	r0, #92	@ 0x5c
 8006892:	f000 fa01 	bl	8006c98 <memset>
 8006896:	4b0d      	ldr	r3, [pc, #52]	@ (80068cc <std+0x58>)
 8006898:	6263      	str	r3, [r4, #36]	@ 0x24
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <std+0x5c>)
 800689c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800689e:	4b0d      	ldr	r3, [pc, #52]	@ (80068d4 <std+0x60>)
 80068a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068a2:	4b0d      	ldr	r3, [pc, #52]	@ (80068d8 <std+0x64>)
 80068a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80068a6:	4b0d      	ldr	r3, [pc, #52]	@ (80068dc <std+0x68>)
 80068a8:	6224      	str	r4, [r4, #32]
 80068aa:	429c      	cmp	r4, r3
 80068ac:	d006      	beq.n	80068bc <std+0x48>
 80068ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80068b2:	4294      	cmp	r4, r2
 80068b4:	d002      	beq.n	80068bc <std+0x48>
 80068b6:	33d0      	adds	r3, #208	@ 0xd0
 80068b8:	429c      	cmp	r4, r3
 80068ba:	d105      	bne.n	80068c8 <std+0x54>
 80068bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c4:	f000 ba60 	b.w	8006d88 <__retarget_lock_init_recursive>
 80068c8:	bd10      	pop	{r4, pc}
 80068ca:	bf00      	nop
 80068cc:	08006ae9 	.word	0x08006ae9
 80068d0:	08006b0b 	.word	0x08006b0b
 80068d4:	08006b43 	.word	0x08006b43
 80068d8:	08006b67 	.word	0x08006b67
 80068dc:	200005a8 	.word	0x200005a8

080068e0 <stdio_exit_handler>:
 80068e0:	4a02      	ldr	r2, [pc, #8]	@ (80068ec <stdio_exit_handler+0xc>)
 80068e2:	4903      	ldr	r1, [pc, #12]	@ (80068f0 <stdio_exit_handler+0x10>)
 80068e4:	4803      	ldr	r0, [pc, #12]	@ (80068f4 <stdio_exit_handler+0x14>)
 80068e6:	f000 b869 	b.w	80069bc <_fwalk_sglue>
 80068ea:	bf00      	nop
 80068ec:	20000024 	.word	0x20000024
 80068f0:	080067fd 	.word	0x080067fd
 80068f4:	20000034 	.word	0x20000034

080068f8 <cleanup_stdio>:
 80068f8:	6841      	ldr	r1, [r0, #4]
 80068fa:	4b0c      	ldr	r3, [pc, #48]	@ (800692c <cleanup_stdio+0x34>)
 80068fc:	4299      	cmp	r1, r3
 80068fe:	b510      	push	{r4, lr}
 8006900:	4604      	mov	r4, r0
 8006902:	d001      	beq.n	8006908 <cleanup_stdio+0x10>
 8006904:	f7ff ff7a 	bl	80067fc <_fflush_r>
 8006908:	68a1      	ldr	r1, [r4, #8]
 800690a:	4b09      	ldr	r3, [pc, #36]	@ (8006930 <cleanup_stdio+0x38>)
 800690c:	4299      	cmp	r1, r3
 800690e:	d002      	beq.n	8006916 <cleanup_stdio+0x1e>
 8006910:	4620      	mov	r0, r4
 8006912:	f7ff ff73 	bl	80067fc <_fflush_r>
 8006916:	68e1      	ldr	r1, [r4, #12]
 8006918:	4b06      	ldr	r3, [pc, #24]	@ (8006934 <cleanup_stdio+0x3c>)
 800691a:	4299      	cmp	r1, r3
 800691c:	d004      	beq.n	8006928 <cleanup_stdio+0x30>
 800691e:	4620      	mov	r0, r4
 8006920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006924:	f7ff bf6a 	b.w	80067fc <_fflush_r>
 8006928:	bd10      	pop	{r4, pc}
 800692a:	bf00      	nop
 800692c:	200005a8 	.word	0x200005a8
 8006930:	20000610 	.word	0x20000610
 8006934:	20000678 	.word	0x20000678

08006938 <global_stdio_init.part.0>:
 8006938:	b510      	push	{r4, lr}
 800693a:	4b0b      	ldr	r3, [pc, #44]	@ (8006968 <global_stdio_init.part.0+0x30>)
 800693c:	4c0b      	ldr	r4, [pc, #44]	@ (800696c <global_stdio_init.part.0+0x34>)
 800693e:	4a0c      	ldr	r2, [pc, #48]	@ (8006970 <global_stdio_init.part.0+0x38>)
 8006940:	601a      	str	r2, [r3, #0]
 8006942:	4620      	mov	r0, r4
 8006944:	2200      	movs	r2, #0
 8006946:	2104      	movs	r1, #4
 8006948:	f7ff ff94 	bl	8006874 <std>
 800694c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006950:	2201      	movs	r2, #1
 8006952:	2109      	movs	r1, #9
 8006954:	f7ff ff8e 	bl	8006874 <std>
 8006958:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800695c:	2202      	movs	r2, #2
 800695e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006962:	2112      	movs	r1, #18
 8006964:	f7ff bf86 	b.w	8006874 <std>
 8006968:	200006e0 	.word	0x200006e0
 800696c:	200005a8 	.word	0x200005a8
 8006970:	080068e1 	.word	0x080068e1

08006974 <__sfp_lock_acquire>:
 8006974:	4801      	ldr	r0, [pc, #4]	@ (800697c <__sfp_lock_acquire+0x8>)
 8006976:	f000 ba08 	b.w	8006d8a <__retarget_lock_acquire_recursive>
 800697a:	bf00      	nop
 800697c:	200006e9 	.word	0x200006e9

08006980 <__sfp_lock_release>:
 8006980:	4801      	ldr	r0, [pc, #4]	@ (8006988 <__sfp_lock_release+0x8>)
 8006982:	f000 ba03 	b.w	8006d8c <__retarget_lock_release_recursive>
 8006986:	bf00      	nop
 8006988:	200006e9 	.word	0x200006e9

0800698c <__sinit>:
 800698c:	b510      	push	{r4, lr}
 800698e:	4604      	mov	r4, r0
 8006990:	f7ff fff0 	bl	8006974 <__sfp_lock_acquire>
 8006994:	6a23      	ldr	r3, [r4, #32]
 8006996:	b11b      	cbz	r3, 80069a0 <__sinit+0x14>
 8006998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800699c:	f7ff bff0 	b.w	8006980 <__sfp_lock_release>
 80069a0:	4b04      	ldr	r3, [pc, #16]	@ (80069b4 <__sinit+0x28>)
 80069a2:	6223      	str	r3, [r4, #32]
 80069a4:	4b04      	ldr	r3, [pc, #16]	@ (80069b8 <__sinit+0x2c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1f5      	bne.n	8006998 <__sinit+0xc>
 80069ac:	f7ff ffc4 	bl	8006938 <global_stdio_init.part.0>
 80069b0:	e7f2      	b.n	8006998 <__sinit+0xc>
 80069b2:	bf00      	nop
 80069b4:	080068f9 	.word	0x080068f9
 80069b8:	200006e0 	.word	0x200006e0

080069bc <_fwalk_sglue>:
 80069bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069c0:	4607      	mov	r7, r0
 80069c2:	4688      	mov	r8, r1
 80069c4:	4614      	mov	r4, r2
 80069c6:	2600      	movs	r6, #0
 80069c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069cc:	f1b9 0901 	subs.w	r9, r9, #1
 80069d0:	d505      	bpl.n	80069de <_fwalk_sglue+0x22>
 80069d2:	6824      	ldr	r4, [r4, #0]
 80069d4:	2c00      	cmp	r4, #0
 80069d6:	d1f7      	bne.n	80069c8 <_fwalk_sglue+0xc>
 80069d8:	4630      	mov	r0, r6
 80069da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069de:	89ab      	ldrh	r3, [r5, #12]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d907      	bls.n	80069f4 <_fwalk_sglue+0x38>
 80069e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069e8:	3301      	adds	r3, #1
 80069ea:	d003      	beq.n	80069f4 <_fwalk_sglue+0x38>
 80069ec:	4629      	mov	r1, r5
 80069ee:	4638      	mov	r0, r7
 80069f0:	47c0      	blx	r8
 80069f2:	4306      	orrs	r6, r0
 80069f4:	3568      	adds	r5, #104	@ 0x68
 80069f6:	e7e9      	b.n	80069cc <_fwalk_sglue+0x10>

080069f8 <iprintf>:
 80069f8:	b40f      	push	{r0, r1, r2, r3}
 80069fa:	b507      	push	{r0, r1, r2, lr}
 80069fc:	4906      	ldr	r1, [pc, #24]	@ (8006a18 <iprintf+0x20>)
 80069fe:	ab04      	add	r3, sp, #16
 8006a00:	6808      	ldr	r0, [r1, #0]
 8006a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a06:	6881      	ldr	r1, [r0, #8]
 8006a08:	9301      	str	r3, [sp, #4]
 8006a0a:	f000 faf1 	bl	8006ff0 <_vfiprintf_r>
 8006a0e:	b003      	add	sp, #12
 8006a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a14:	b004      	add	sp, #16
 8006a16:	4770      	bx	lr
 8006a18:	20000030 	.word	0x20000030

08006a1c <putchar>:
 8006a1c:	4b02      	ldr	r3, [pc, #8]	@ (8006a28 <putchar+0xc>)
 8006a1e:	4601      	mov	r1, r0
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	6882      	ldr	r2, [r0, #8]
 8006a24:	f000 bdea 	b.w	80075fc <_putc_r>
 8006a28:	20000030 	.word	0x20000030

08006a2c <_puts_r>:
 8006a2c:	6a03      	ldr	r3, [r0, #32]
 8006a2e:	b570      	push	{r4, r5, r6, lr}
 8006a30:	6884      	ldr	r4, [r0, #8]
 8006a32:	4605      	mov	r5, r0
 8006a34:	460e      	mov	r6, r1
 8006a36:	b90b      	cbnz	r3, 8006a3c <_puts_r+0x10>
 8006a38:	f7ff ffa8 	bl	800698c <__sinit>
 8006a3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a3e:	07db      	lsls	r3, r3, #31
 8006a40:	d405      	bmi.n	8006a4e <_puts_r+0x22>
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	0598      	lsls	r0, r3, #22
 8006a46:	d402      	bmi.n	8006a4e <_puts_r+0x22>
 8006a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a4a:	f000 f99e 	bl	8006d8a <__retarget_lock_acquire_recursive>
 8006a4e:	89a3      	ldrh	r3, [r4, #12]
 8006a50:	0719      	lsls	r1, r3, #28
 8006a52:	d502      	bpl.n	8006a5a <_puts_r+0x2e>
 8006a54:	6923      	ldr	r3, [r4, #16]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d135      	bne.n	8006ac6 <_puts_r+0x9a>
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	f000 f8c5 	bl	8006bec <__swsetup_r>
 8006a62:	b380      	cbz	r0, 8006ac6 <_puts_r+0x9a>
 8006a64:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a6a:	07da      	lsls	r2, r3, #31
 8006a6c:	d405      	bmi.n	8006a7a <_puts_r+0x4e>
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	059b      	lsls	r3, r3, #22
 8006a72:	d402      	bmi.n	8006a7a <_puts_r+0x4e>
 8006a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a76:	f000 f989 	bl	8006d8c <__retarget_lock_release_recursive>
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	bd70      	pop	{r4, r5, r6, pc}
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	da04      	bge.n	8006a8c <_puts_r+0x60>
 8006a82:	69a2      	ldr	r2, [r4, #24]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	dc17      	bgt.n	8006ab8 <_puts_r+0x8c>
 8006a88:	290a      	cmp	r1, #10
 8006a8a:	d015      	beq.n	8006ab8 <_puts_r+0x8c>
 8006a8c:	6823      	ldr	r3, [r4, #0]
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	6022      	str	r2, [r4, #0]
 8006a92:	7019      	strb	r1, [r3, #0]
 8006a94:	68a3      	ldr	r3, [r4, #8]
 8006a96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	60a3      	str	r3, [r4, #8]
 8006a9e:	2900      	cmp	r1, #0
 8006aa0:	d1ed      	bne.n	8006a7e <_puts_r+0x52>
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	da11      	bge.n	8006aca <_puts_r+0x9e>
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	210a      	movs	r1, #10
 8006aaa:	4628      	mov	r0, r5
 8006aac:	f000 f85f 	bl	8006b6e <__swbuf_r>
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d0d7      	beq.n	8006a64 <_puts_r+0x38>
 8006ab4:	250a      	movs	r5, #10
 8006ab6:	e7d7      	b.n	8006a68 <_puts_r+0x3c>
 8006ab8:	4622      	mov	r2, r4
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 f857 	bl	8006b6e <__swbuf_r>
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d1e7      	bne.n	8006a94 <_puts_r+0x68>
 8006ac4:	e7ce      	b.n	8006a64 <_puts_r+0x38>
 8006ac6:	3e01      	subs	r6, #1
 8006ac8:	e7e4      	b.n	8006a94 <_puts_r+0x68>
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	1c5a      	adds	r2, r3, #1
 8006ace:	6022      	str	r2, [r4, #0]
 8006ad0:	220a      	movs	r2, #10
 8006ad2:	701a      	strb	r2, [r3, #0]
 8006ad4:	e7ee      	b.n	8006ab4 <_puts_r+0x88>
	...

08006ad8 <puts>:
 8006ad8:	4b02      	ldr	r3, [pc, #8]	@ (8006ae4 <puts+0xc>)
 8006ada:	4601      	mov	r1, r0
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	f7ff bfa5 	b.w	8006a2c <_puts_r>
 8006ae2:	bf00      	nop
 8006ae4:	20000030 	.word	0x20000030

08006ae8 <__sread>:
 8006ae8:	b510      	push	{r4, lr}
 8006aea:	460c      	mov	r4, r1
 8006aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af0:	f000 f8fc 	bl	8006cec <_read_r>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	bfab      	itete	ge
 8006af8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006afa:	89a3      	ldrhlt	r3, [r4, #12]
 8006afc:	181b      	addge	r3, r3, r0
 8006afe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b02:	bfac      	ite	ge
 8006b04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b06:	81a3      	strhlt	r3, [r4, #12]
 8006b08:	bd10      	pop	{r4, pc}

08006b0a <__swrite>:
 8006b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b0e:	461f      	mov	r7, r3
 8006b10:	898b      	ldrh	r3, [r1, #12]
 8006b12:	05db      	lsls	r3, r3, #23
 8006b14:	4605      	mov	r5, r0
 8006b16:	460c      	mov	r4, r1
 8006b18:	4616      	mov	r6, r2
 8006b1a:	d505      	bpl.n	8006b28 <__swrite+0x1e>
 8006b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b20:	2302      	movs	r3, #2
 8006b22:	2200      	movs	r2, #0
 8006b24:	f000 f8d0 	bl	8006cc8 <_lseek_r>
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	4632      	mov	r2, r6
 8006b36:	463b      	mov	r3, r7
 8006b38:	4628      	mov	r0, r5
 8006b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b3e:	f000 b8e7 	b.w	8006d10 <_write_r>

08006b42 <__sseek>:
 8006b42:	b510      	push	{r4, lr}
 8006b44:	460c      	mov	r4, r1
 8006b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b4a:	f000 f8bd 	bl	8006cc8 <_lseek_r>
 8006b4e:	1c43      	adds	r3, r0, #1
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	bf15      	itete	ne
 8006b54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b5e:	81a3      	strheq	r3, [r4, #12]
 8006b60:	bf18      	it	ne
 8006b62:	81a3      	strhne	r3, [r4, #12]
 8006b64:	bd10      	pop	{r4, pc}

08006b66 <__sclose>:
 8006b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b6a:	f000 b89d 	b.w	8006ca8 <_close_r>

08006b6e <__swbuf_r>:
 8006b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b70:	460e      	mov	r6, r1
 8006b72:	4614      	mov	r4, r2
 8006b74:	4605      	mov	r5, r0
 8006b76:	b118      	cbz	r0, 8006b80 <__swbuf_r+0x12>
 8006b78:	6a03      	ldr	r3, [r0, #32]
 8006b7a:	b90b      	cbnz	r3, 8006b80 <__swbuf_r+0x12>
 8006b7c:	f7ff ff06 	bl	800698c <__sinit>
 8006b80:	69a3      	ldr	r3, [r4, #24]
 8006b82:	60a3      	str	r3, [r4, #8]
 8006b84:	89a3      	ldrh	r3, [r4, #12]
 8006b86:	071a      	lsls	r2, r3, #28
 8006b88:	d501      	bpl.n	8006b8e <__swbuf_r+0x20>
 8006b8a:	6923      	ldr	r3, [r4, #16]
 8006b8c:	b943      	cbnz	r3, 8006ba0 <__swbuf_r+0x32>
 8006b8e:	4621      	mov	r1, r4
 8006b90:	4628      	mov	r0, r5
 8006b92:	f000 f82b 	bl	8006bec <__swsetup_r>
 8006b96:	b118      	cbz	r0, 8006ba0 <__swbuf_r+0x32>
 8006b98:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006b9c:	4638      	mov	r0, r7
 8006b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	6922      	ldr	r2, [r4, #16]
 8006ba4:	1a98      	subs	r0, r3, r2
 8006ba6:	6963      	ldr	r3, [r4, #20]
 8006ba8:	b2f6      	uxtb	r6, r6
 8006baa:	4283      	cmp	r3, r0
 8006bac:	4637      	mov	r7, r6
 8006bae:	dc05      	bgt.n	8006bbc <__swbuf_r+0x4e>
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	f7ff fe22 	bl	80067fc <_fflush_r>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	d1ed      	bne.n	8006b98 <__swbuf_r+0x2a>
 8006bbc:	68a3      	ldr	r3, [r4, #8]
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	60a3      	str	r3, [r4, #8]
 8006bc2:	6823      	ldr	r3, [r4, #0]
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	6022      	str	r2, [r4, #0]
 8006bc8:	701e      	strb	r6, [r3, #0]
 8006bca:	6962      	ldr	r2, [r4, #20]
 8006bcc:	1c43      	adds	r3, r0, #1
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d004      	beq.n	8006bdc <__swbuf_r+0x6e>
 8006bd2:	89a3      	ldrh	r3, [r4, #12]
 8006bd4:	07db      	lsls	r3, r3, #31
 8006bd6:	d5e1      	bpl.n	8006b9c <__swbuf_r+0x2e>
 8006bd8:	2e0a      	cmp	r6, #10
 8006bda:	d1df      	bne.n	8006b9c <__swbuf_r+0x2e>
 8006bdc:	4621      	mov	r1, r4
 8006bde:	4628      	mov	r0, r5
 8006be0:	f7ff fe0c 	bl	80067fc <_fflush_r>
 8006be4:	2800      	cmp	r0, #0
 8006be6:	d0d9      	beq.n	8006b9c <__swbuf_r+0x2e>
 8006be8:	e7d6      	b.n	8006b98 <__swbuf_r+0x2a>
	...

08006bec <__swsetup_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	4b29      	ldr	r3, [pc, #164]	@ (8006c94 <__swsetup_r+0xa8>)
 8006bf0:	4605      	mov	r5, r0
 8006bf2:	6818      	ldr	r0, [r3, #0]
 8006bf4:	460c      	mov	r4, r1
 8006bf6:	b118      	cbz	r0, 8006c00 <__swsetup_r+0x14>
 8006bf8:	6a03      	ldr	r3, [r0, #32]
 8006bfa:	b90b      	cbnz	r3, 8006c00 <__swsetup_r+0x14>
 8006bfc:	f7ff fec6 	bl	800698c <__sinit>
 8006c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c04:	0719      	lsls	r1, r3, #28
 8006c06:	d422      	bmi.n	8006c4e <__swsetup_r+0x62>
 8006c08:	06da      	lsls	r2, r3, #27
 8006c0a:	d407      	bmi.n	8006c1c <__swsetup_r+0x30>
 8006c0c:	2209      	movs	r2, #9
 8006c0e:	602a      	str	r2, [r5, #0]
 8006c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c14:	81a3      	strh	r3, [r4, #12]
 8006c16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c1a:	e033      	b.n	8006c84 <__swsetup_r+0x98>
 8006c1c:	0758      	lsls	r0, r3, #29
 8006c1e:	d512      	bpl.n	8006c46 <__swsetup_r+0x5a>
 8006c20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c22:	b141      	cbz	r1, 8006c36 <__swsetup_r+0x4a>
 8006c24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c28:	4299      	cmp	r1, r3
 8006c2a:	d002      	beq.n	8006c32 <__swsetup_r+0x46>
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	f000 f8bd 	bl	8006dac <_free_r>
 8006c32:	2300      	movs	r3, #0
 8006c34:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c36:	89a3      	ldrh	r3, [r4, #12]
 8006c38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c3c:	81a3      	strh	r3, [r4, #12]
 8006c3e:	2300      	movs	r3, #0
 8006c40:	6063      	str	r3, [r4, #4]
 8006c42:	6923      	ldr	r3, [r4, #16]
 8006c44:	6023      	str	r3, [r4, #0]
 8006c46:	89a3      	ldrh	r3, [r4, #12]
 8006c48:	f043 0308 	orr.w	r3, r3, #8
 8006c4c:	81a3      	strh	r3, [r4, #12]
 8006c4e:	6923      	ldr	r3, [r4, #16]
 8006c50:	b94b      	cbnz	r3, 8006c66 <__swsetup_r+0x7a>
 8006c52:	89a3      	ldrh	r3, [r4, #12]
 8006c54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c5c:	d003      	beq.n	8006c66 <__swsetup_r+0x7a>
 8006c5e:	4621      	mov	r1, r4
 8006c60:	4628      	mov	r0, r5
 8006c62:	f000 fc8f 	bl	8007584 <__smakebuf_r>
 8006c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c6a:	f013 0201 	ands.w	r2, r3, #1
 8006c6e:	d00a      	beq.n	8006c86 <__swsetup_r+0x9a>
 8006c70:	2200      	movs	r2, #0
 8006c72:	60a2      	str	r2, [r4, #8]
 8006c74:	6962      	ldr	r2, [r4, #20]
 8006c76:	4252      	negs	r2, r2
 8006c78:	61a2      	str	r2, [r4, #24]
 8006c7a:	6922      	ldr	r2, [r4, #16]
 8006c7c:	b942      	cbnz	r2, 8006c90 <__swsetup_r+0xa4>
 8006c7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c82:	d1c5      	bne.n	8006c10 <__swsetup_r+0x24>
 8006c84:	bd38      	pop	{r3, r4, r5, pc}
 8006c86:	0799      	lsls	r1, r3, #30
 8006c88:	bf58      	it	pl
 8006c8a:	6962      	ldrpl	r2, [r4, #20]
 8006c8c:	60a2      	str	r2, [r4, #8]
 8006c8e:	e7f4      	b.n	8006c7a <__swsetup_r+0x8e>
 8006c90:	2000      	movs	r0, #0
 8006c92:	e7f7      	b.n	8006c84 <__swsetup_r+0x98>
 8006c94:	20000030 	.word	0x20000030

08006c98 <memset>:
 8006c98:	4402      	add	r2, r0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d100      	bne.n	8006ca2 <memset+0xa>
 8006ca0:	4770      	bx	lr
 8006ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ca6:	e7f9      	b.n	8006c9c <memset+0x4>

08006ca8 <_close_r>:
 8006ca8:	b538      	push	{r3, r4, r5, lr}
 8006caa:	4d06      	ldr	r5, [pc, #24]	@ (8006cc4 <_close_r+0x1c>)
 8006cac:	2300      	movs	r3, #0
 8006cae:	4604      	mov	r4, r0
 8006cb0:	4608      	mov	r0, r1
 8006cb2:	602b      	str	r3, [r5, #0]
 8006cb4:	f7fa fd83 	bl	80017be <_close>
 8006cb8:	1c43      	adds	r3, r0, #1
 8006cba:	d102      	bne.n	8006cc2 <_close_r+0x1a>
 8006cbc:	682b      	ldr	r3, [r5, #0]
 8006cbe:	b103      	cbz	r3, 8006cc2 <_close_r+0x1a>
 8006cc0:	6023      	str	r3, [r4, #0]
 8006cc2:	bd38      	pop	{r3, r4, r5, pc}
 8006cc4:	200006e4 	.word	0x200006e4

08006cc8 <_lseek_r>:
 8006cc8:	b538      	push	{r3, r4, r5, lr}
 8006cca:	4d07      	ldr	r5, [pc, #28]	@ (8006ce8 <_lseek_r+0x20>)
 8006ccc:	4604      	mov	r4, r0
 8006cce:	4608      	mov	r0, r1
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	602a      	str	r2, [r5, #0]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f7fa fd98 	bl	800180c <_lseek>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d102      	bne.n	8006ce6 <_lseek_r+0x1e>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	b103      	cbz	r3, 8006ce6 <_lseek_r+0x1e>
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	200006e4 	.word	0x200006e4

08006cec <_read_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4d07      	ldr	r5, [pc, #28]	@ (8006d0c <_read_r+0x20>)
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	4608      	mov	r0, r1
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	602a      	str	r2, [r5, #0]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	f7fa fd26 	bl	800174c <_read>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d102      	bne.n	8006d0a <_read_r+0x1e>
 8006d04:	682b      	ldr	r3, [r5, #0]
 8006d06:	b103      	cbz	r3, 8006d0a <_read_r+0x1e>
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	200006e4 	.word	0x200006e4

08006d10 <_write_r>:
 8006d10:	b538      	push	{r3, r4, r5, lr}
 8006d12:	4d07      	ldr	r5, [pc, #28]	@ (8006d30 <_write_r+0x20>)
 8006d14:	4604      	mov	r4, r0
 8006d16:	4608      	mov	r0, r1
 8006d18:	4611      	mov	r1, r2
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	602a      	str	r2, [r5, #0]
 8006d1e:	461a      	mov	r2, r3
 8006d20:	f7fa fd31 	bl	8001786 <_write>
 8006d24:	1c43      	adds	r3, r0, #1
 8006d26:	d102      	bne.n	8006d2e <_write_r+0x1e>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	b103      	cbz	r3, 8006d2e <_write_r+0x1e>
 8006d2c:	6023      	str	r3, [r4, #0]
 8006d2e:	bd38      	pop	{r3, r4, r5, pc}
 8006d30:	200006e4 	.word	0x200006e4

08006d34 <__errno>:
 8006d34:	4b01      	ldr	r3, [pc, #4]	@ (8006d3c <__errno+0x8>)
 8006d36:	6818      	ldr	r0, [r3, #0]
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	20000030 	.word	0x20000030

08006d40 <__libc_init_array>:
 8006d40:	b570      	push	{r4, r5, r6, lr}
 8006d42:	4d0d      	ldr	r5, [pc, #52]	@ (8006d78 <__libc_init_array+0x38>)
 8006d44:	4c0d      	ldr	r4, [pc, #52]	@ (8006d7c <__libc_init_array+0x3c>)
 8006d46:	1b64      	subs	r4, r4, r5
 8006d48:	10a4      	asrs	r4, r4, #2
 8006d4a:	2600      	movs	r6, #0
 8006d4c:	42a6      	cmp	r6, r4
 8006d4e:	d109      	bne.n	8006d64 <__libc_init_array+0x24>
 8006d50:	4d0b      	ldr	r5, [pc, #44]	@ (8006d80 <__libc_init_array+0x40>)
 8006d52:	4c0c      	ldr	r4, [pc, #48]	@ (8006d84 <__libc_init_array+0x44>)
 8006d54:	f000 fcb8 	bl	80076c8 <_init>
 8006d58:	1b64      	subs	r4, r4, r5
 8006d5a:	10a4      	asrs	r4, r4, #2
 8006d5c:	2600      	movs	r6, #0
 8006d5e:	42a6      	cmp	r6, r4
 8006d60:	d105      	bne.n	8006d6e <__libc_init_array+0x2e>
 8006d62:	bd70      	pop	{r4, r5, r6, pc}
 8006d64:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d68:	4798      	blx	r3
 8006d6a:	3601      	adds	r6, #1
 8006d6c:	e7ee      	b.n	8006d4c <__libc_init_array+0xc>
 8006d6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d72:	4798      	blx	r3
 8006d74:	3601      	adds	r6, #1
 8006d76:	e7f2      	b.n	8006d5e <__libc_init_array+0x1e>
 8006d78:	08007978 	.word	0x08007978
 8006d7c:	08007978 	.word	0x08007978
 8006d80:	08007978 	.word	0x08007978
 8006d84:	0800797c 	.word	0x0800797c

08006d88 <__retarget_lock_init_recursive>:
 8006d88:	4770      	bx	lr

08006d8a <__retarget_lock_acquire_recursive>:
 8006d8a:	4770      	bx	lr

08006d8c <__retarget_lock_release_recursive>:
 8006d8c:	4770      	bx	lr

08006d8e <memcpy>:
 8006d8e:	440a      	add	r2, r1
 8006d90:	4291      	cmp	r1, r2
 8006d92:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006d96:	d100      	bne.n	8006d9a <memcpy+0xc>
 8006d98:	4770      	bx	lr
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006da4:	4291      	cmp	r1, r2
 8006da6:	d1f9      	bne.n	8006d9c <memcpy+0xe>
 8006da8:	bd10      	pop	{r4, pc}
	...

08006dac <_free_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	4605      	mov	r5, r0
 8006db0:	2900      	cmp	r1, #0
 8006db2:	d041      	beq.n	8006e38 <_free_r+0x8c>
 8006db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006db8:	1f0c      	subs	r4, r1, #4
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	bfb8      	it	lt
 8006dbe:	18e4      	addlt	r4, r4, r3
 8006dc0:	f000 f8e0 	bl	8006f84 <__malloc_lock>
 8006dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e3c <_free_r+0x90>)
 8006dc6:	6813      	ldr	r3, [r2, #0]
 8006dc8:	b933      	cbnz	r3, 8006dd8 <_free_r+0x2c>
 8006dca:	6063      	str	r3, [r4, #4]
 8006dcc:	6014      	str	r4, [r2, #0]
 8006dce:	4628      	mov	r0, r5
 8006dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dd4:	f000 b8dc 	b.w	8006f90 <__malloc_unlock>
 8006dd8:	42a3      	cmp	r3, r4
 8006dda:	d908      	bls.n	8006dee <_free_r+0x42>
 8006ddc:	6820      	ldr	r0, [r4, #0]
 8006dde:	1821      	adds	r1, r4, r0
 8006de0:	428b      	cmp	r3, r1
 8006de2:	bf01      	itttt	eq
 8006de4:	6819      	ldreq	r1, [r3, #0]
 8006de6:	685b      	ldreq	r3, [r3, #4]
 8006de8:	1809      	addeq	r1, r1, r0
 8006dea:	6021      	streq	r1, [r4, #0]
 8006dec:	e7ed      	b.n	8006dca <_free_r+0x1e>
 8006dee:	461a      	mov	r2, r3
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	b10b      	cbz	r3, 8006df8 <_free_r+0x4c>
 8006df4:	42a3      	cmp	r3, r4
 8006df6:	d9fa      	bls.n	8006dee <_free_r+0x42>
 8006df8:	6811      	ldr	r1, [r2, #0]
 8006dfa:	1850      	adds	r0, r2, r1
 8006dfc:	42a0      	cmp	r0, r4
 8006dfe:	d10b      	bne.n	8006e18 <_free_r+0x6c>
 8006e00:	6820      	ldr	r0, [r4, #0]
 8006e02:	4401      	add	r1, r0
 8006e04:	1850      	adds	r0, r2, r1
 8006e06:	4283      	cmp	r3, r0
 8006e08:	6011      	str	r1, [r2, #0]
 8006e0a:	d1e0      	bne.n	8006dce <_free_r+0x22>
 8006e0c:	6818      	ldr	r0, [r3, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	6053      	str	r3, [r2, #4]
 8006e12:	4408      	add	r0, r1
 8006e14:	6010      	str	r0, [r2, #0]
 8006e16:	e7da      	b.n	8006dce <_free_r+0x22>
 8006e18:	d902      	bls.n	8006e20 <_free_r+0x74>
 8006e1a:	230c      	movs	r3, #12
 8006e1c:	602b      	str	r3, [r5, #0]
 8006e1e:	e7d6      	b.n	8006dce <_free_r+0x22>
 8006e20:	6820      	ldr	r0, [r4, #0]
 8006e22:	1821      	adds	r1, r4, r0
 8006e24:	428b      	cmp	r3, r1
 8006e26:	bf04      	itt	eq
 8006e28:	6819      	ldreq	r1, [r3, #0]
 8006e2a:	685b      	ldreq	r3, [r3, #4]
 8006e2c:	6063      	str	r3, [r4, #4]
 8006e2e:	bf04      	itt	eq
 8006e30:	1809      	addeq	r1, r1, r0
 8006e32:	6021      	streq	r1, [r4, #0]
 8006e34:	6054      	str	r4, [r2, #4]
 8006e36:	e7ca      	b.n	8006dce <_free_r+0x22>
 8006e38:	bd38      	pop	{r3, r4, r5, pc}
 8006e3a:	bf00      	nop
 8006e3c:	200006f0 	.word	0x200006f0

08006e40 <sbrk_aligned>:
 8006e40:	b570      	push	{r4, r5, r6, lr}
 8006e42:	4e0f      	ldr	r6, [pc, #60]	@ (8006e80 <sbrk_aligned+0x40>)
 8006e44:	460c      	mov	r4, r1
 8006e46:	6831      	ldr	r1, [r6, #0]
 8006e48:	4605      	mov	r5, r0
 8006e4a:	b911      	cbnz	r1, 8006e52 <sbrk_aligned+0x12>
 8006e4c:	f000 fc2c 	bl	80076a8 <_sbrk_r>
 8006e50:	6030      	str	r0, [r6, #0]
 8006e52:	4621      	mov	r1, r4
 8006e54:	4628      	mov	r0, r5
 8006e56:	f000 fc27 	bl	80076a8 <_sbrk_r>
 8006e5a:	1c43      	adds	r3, r0, #1
 8006e5c:	d103      	bne.n	8006e66 <sbrk_aligned+0x26>
 8006e5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006e62:	4620      	mov	r0, r4
 8006e64:	bd70      	pop	{r4, r5, r6, pc}
 8006e66:	1cc4      	adds	r4, r0, #3
 8006e68:	f024 0403 	bic.w	r4, r4, #3
 8006e6c:	42a0      	cmp	r0, r4
 8006e6e:	d0f8      	beq.n	8006e62 <sbrk_aligned+0x22>
 8006e70:	1a21      	subs	r1, r4, r0
 8006e72:	4628      	mov	r0, r5
 8006e74:	f000 fc18 	bl	80076a8 <_sbrk_r>
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d1f2      	bne.n	8006e62 <sbrk_aligned+0x22>
 8006e7c:	e7ef      	b.n	8006e5e <sbrk_aligned+0x1e>
 8006e7e:	bf00      	nop
 8006e80:	200006ec 	.word	0x200006ec

08006e84 <_malloc_r>:
 8006e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e88:	1ccd      	adds	r5, r1, #3
 8006e8a:	f025 0503 	bic.w	r5, r5, #3
 8006e8e:	3508      	adds	r5, #8
 8006e90:	2d0c      	cmp	r5, #12
 8006e92:	bf38      	it	cc
 8006e94:	250c      	movcc	r5, #12
 8006e96:	2d00      	cmp	r5, #0
 8006e98:	4606      	mov	r6, r0
 8006e9a:	db01      	blt.n	8006ea0 <_malloc_r+0x1c>
 8006e9c:	42a9      	cmp	r1, r5
 8006e9e:	d904      	bls.n	8006eaa <_malloc_r+0x26>
 8006ea0:	230c      	movs	r3, #12
 8006ea2:	6033      	str	r3, [r6, #0]
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f80 <_malloc_r+0xfc>
 8006eae:	f000 f869 	bl	8006f84 <__malloc_lock>
 8006eb2:	f8d8 3000 	ldr.w	r3, [r8]
 8006eb6:	461c      	mov	r4, r3
 8006eb8:	bb44      	cbnz	r4, 8006f0c <_malloc_r+0x88>
 8006eba:	4629      	mov	r1, r5
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	f7ff ffbf 	bl	8006e40 <sbrk_aligned>
 8006ec2:	1c43      	adds	r3, r0, #1
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	d158      	bne.n	8006f7a <_malloc_r+0xf6>
 8006ec8:	f8d8 4000 	ldr.w	r4, [r8]
 8006ecc:	4627      	mov	r7, r4
 8006ece:	2f00      	cmp	r7, #0
 8006ed0:	d143      	bne.n	8006f5a <_malloc_r+0xd6>
 8006ed2:	2c00      	cmp	r4, #0
 8006ed4:	d04b      	beq.n	8006f6e <_malloc_r+0xea>
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	4639      	mov	r1, r7
 8006eda:	4630      	mov	r0, r6
 8006edc:	eb04 0903 	add.w	r9, r4, r3
 8006ee0:	f000 fbe2 	bl	80076a8 <_sbrk_r>
 8006ee4:	4581      	cmp	r9, r0
 8006ee6:	d142      	bne.n	8006f6e <_malloc_r+0xea>
 8006ee8:	6821      	ldr	r1, [r4, #0]
 8006eea:	1a6d      	subs	r5, r5, r1
 8006eec:	4629      	mov	r1, r5
 8006eee:	4630      	mov	r0, r6
 8006ef0:	f7ff ffa6 	bl	8006e40 <sbrk_aligned>
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d03a      	beq.n	8006f6e <_malloc_r+0xea>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	442b      	add	r3, r5
 8006efc:	6023      	str	r3, [r4, #0]
 8006efe:	f8d8 3000 	ldr.w	r3, [r8]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	bb62      	cbnz	r2, 8006f60 <_malloc_r+0xdc>
 8006f06:	f8c8 7000 	str.w	r7, [r8]
 8006f0a:	e00f      	b.n	8006f2c <_malloc_r+0xa8>
 8006f0c:	6822      	ldr	r2, [r4, #0]
 8006f0e:	1b52      	subs	r2, r2, r5
 8006f10:	d420      	bmi.n	8006f54 <_malloc_r+0xd0>
 8006f12:	2a0b      	cmp	r2, #11
 8006f14:	d917      	bls.n	8006f46 <_malloc_r+0xc2>
 8006f16:	1961      	adds	r1, r4, r5
 8006f18:	42a3      	cmp	r3, r4
 8006f1a:	6025      	str	r5, [r4, #0]
 8006f1c:	bf18      	it	ne
 8006f1e:	6059      	strne	r1, [r3, #4]
 8006f20:	6863      	ldr	r3, [r4, #4]
 8006f22:	bf08      	it	eq
 8006f24:	f8c8 1000 	streq.w	r1, [r8]
 8006f28:	5162      	str	r2, [r4, r5]
 8006f2a:	604b      	str	r3, [r1, #4]
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f000 f82f 	bl	8006f90 <__malloc_unlock>
 8006f32:	f104 000b 	add.w	r0, r4, #11
 8006f36:	1d23      	adds	r3, r4, #4
 8006f38:	f020 0007 	bic.w	r0, r0, #7
 8006f3c:	1ac2      	subs	r2, r0, r3
 8006f3e:	bf1c      	itt	ne
 8006f40:	1a1b      	subne	r3, r3, r0
 8006f42:	50a3      	strne	r3, [r4, r2]
 8006f44:	e7af      	b.n	8006ea6 <_malloc_r+0x22>
 8006f46:	6862      	ldr	r2, [r4, #4]
 8006f48:	42a3      	cmp	r3, r4
 8006f4a:	bf0c      	ite	eq
 8006f4c:	f8c8 2000 	streq.w	r2, [r8]
 8006f50:	605a      	strne	r2, [r3, #4]
 8006f52:	e7eb      	b.n	8006f2c <_malloc_r+0xa8>
 8006f54:	4623      	mov	r3, r4
 8006f56:	6864      	ldr	r4, [r4, #4]
 8006f58:	e7ae      	b.n	8006eb8 <_malloc_r+0x34>
 8006f5a:	463c      	mov	r4, r7
 8006f5c:	687f      	ldr	r7, [r7, #4]
 8006f5e:	e7b6      	b.n	8006ece <_malloc_r+0x4a>
 8006f60:	461a      	mov	r2, r3
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	42a3      	cmp	r3, r4
 8006f66:	d1fb      	bne.n	8006f60 <_malloc_r+0xdc>
 8006f68:	2300      	movs	r3, #0
 8006f6a:	6053      	str	r3, [r2, #4]
 8006f6c:	e7de      	b.n	8006f2c <_malloc_r+0xa8>
 8006f6e:	230c      	movs	r3, #12
 8006f70:	6033      	str	r3, [r6, #0]
 8006f72:	4630      	mov	r0, r6
 8006f74:	f000 f80c 	bl	8006f90 <__malloc_unlock>
 8006f78:	e794      	b.n	8006ea4 <_malloc_r+0x20>
 8006f7a:	6005      	str	r5, [r0, #0]
 8006f7c:	e7d6      	b.n	8006f2c <_malloc_r+0xa8>
 8006f7e:	bf00      	nop
 8006f80:	200006f0 	.word	0x200006f0

08006f84 <__malloc_lock>:
 8006f84:	4801      	ldr	r0, [pc, #4]	@ (8006f8c <__malloc_lock+0x8>)
 8006f86:	f7ff bf00 	b.w	8006d8a <__retarget_lock_acquire_recursive>
 8006f8a:	bf00      	nop
 8006f8c:	200006e8 	.word	0x200006e8

08006f90 <__malloc_unlock>:
 8006f90:	4801      	ldr	r0, [pc, #4]	@ (8006f98 <__malloc_unlock+0x8>)
 8006f92:	f7ff befb 	b.w	8006d8c <__retarget_lock_release_recursive>
 8006f96:	bf00      	nop
 8006f98:	200006e8 	.word	0x200006e8

08006f9c <__sfputc_r>:
 8006f9c:	6893      	ldr	r3, [r2, #8]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	b410      	push	{r4}
 8006fa4:	6093      	str	r3, [r2, #8]
 8006fa6:	da08      	bge.n	8006fba <__sfputc_r+0x1e>
 8006fa8:	6994      	ldr	r4, [r2, #24]
 8006faa:	42a3      	cmp	r3, r4
 8006fac:	db01      	blt.n	8006fb2 <__sfputc_r+0x16>
 8006fae:	290a      	cmp	r1, #10
 8006fb0:	d103      	bne.n	8006fba <__sfputc_r+0x1e>
 8006fb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fb6:	f7ff bdda 	b.w	8006b6e <__swbuf_r>
 8006fba:	6813      	ldr	r3, [r2, #0]
 8006fbc:	1c58      	adds	r0, r3, #1
 8006fbe:	6010      	str	r0, [r2, #0]
 8006fc0:	7019      	strb	r1, [r3, #0]
 8006fc2:	4608      	mov	r0, r1
 8006fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <__sfputs_r>:
 8006fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fcc:	4606      	mov	r6, r0
 8006fce:	460f      	mov	r7, r1
 8006fd0:	4614      	mov	r4, r2
 8006fd2:	18d5      	adds	r5, r2, r3
 8006fd4:	42ac      	cmp	r4, r5
 8006fd6:	d101      	bne.n	8006fdc <__sfputs_r+0x12>
 8006fd8:	2000      	movs	r0, #0
 8006fda:	e007      	b.n	8006fec <__sfputs_r+0x22>
 8006fdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fe0:	463a      	mov	r2, r7
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7ff ffda 	bl	8006f9c <__sfputc_r>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d1f3      	bne.n	8006fd4 <__sfputs_r+0xa>
 8006fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ff0 <_vfiprintf_r>:
 8006ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	460d      	mov	r5, r1
 8006ff6:	b09d      	sub	sp, #116	@ 0x74
 8006ff8:	4614      	mov	r4, r2
 8006ffa:	4698      	mov	r8, r3
 8006ffc:	4606      	mov	r6, r0
 8006ffe:	b118      	cbz	r0, 8007008 <_vfiprintf_r+0x18>
 8007000:	6a03      	ldr	r3, [r0, #32]
 8007002:	b90b      	cbnz	r3, 8007008 <_vfiprintf_r+0x18>
 8007004:	f7ff fcc2 	bl	800698c <__sinit>
 8007008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800700a:	07d9      	lsls	r1, r3, #31
 800700c:	d405      	bmi.n	800701a <_vfiprintf_r+0x2a>
 800700e:	89ab      	ldrh	r3, [r5, #12]
 8007010:	059a      	lsls	r2, r3, #22
 8007012:	d402      	bmi.n	800701a <_vfiprintf_r+0x2a>
 8007014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007016:	f7ff feb8 	bl	8006d8a <__retarget_lock_acquire_recursive>
 800701a:	89ab      	ldrh	r3, [r5, #12]
 800701c:	071b      	lsls	r3, r3, #28
 800701e:	d501      	bpl.n	8007024 <_vfiprintf_r+0x34>
 8007020:	692b      	ldr	r3, [r5, #16]
 8007022:	b99b      	cbnz	r3, 800704c <_vfiprintf_r+0x5c>
 8007024:	4629      	mov	r1, r5
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff fde0 	bl	8006bec <__swsetup_r>
 800702c:	b170      	cbz	r0, 800704c <_vfiprintf_r+0x5c>
 800702e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007030:	07dc      	lsls	r4, r3, #31
 8007032:	d504      	bpl.n	800703e <_vfiprintf_r+0x4e>
 8007034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007038:	b01d      	add	sp, #116	@ 0x74
 800703a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800703e:	89ab      	ldrh	r3, [r5, #12]
 8007040:	0598      	lsls	r0, r3, #22
 8007042:	d4f7      	bmi.n	8007034 <_vfiprintf_r+0x44>
 8007044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007046:	f7ff fea1 	bl	8006d8c <__retarget_lock_release_recursive>
 800704a:	e7f3      	b.n	8007034 <_vfiprintf_r+0x44>
 800704c:	2300      	movs	r3, #0
 800704e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007050:	2320      	movs	r3, #32
 8007052:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007056:	f8cd 800c 	str.w	r8, [sp, #12]
 800705a:	2330      	movs	r3, #48	@ 0x30
 800705c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800720c <_vfiprintf_r+0x21c>
 8007060:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007064:	f04f 0901 	mov.w	r9, #1
 8007068:	4623      	mov	r3, r4
 800706a:	469a      	mov	sl, r3
 800706c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007070:	b10a      	cbz	r2, 8007076 <_vfiprintf_r+0x86>
 8007072:	2a25      	cmp	r2, #37	@ 0x25
 8007074:	d1f9      	bne.n	800706a <_vfiprintf_r+0x7a>
 8007076:	ebba 0b04 	subs.w	fp, sl, r4
 800707a:	d00b      	beq.n	8007094 <_vfiprintf_r+0xa4>
 800707c:	465b      	mov	r3, fp
 800707e:	4622      	mov	r2, r4
 8007080:	4629      	mov	r1, r5
 8007082:	4630      	mov	r0, r6
 8007084:	f7ff ffa1 	bl	8006fca <__sfputs_r>
 8007088:	3001      	adds	r0, #1
 800708a:	f000 80a7 	beq.w	80071dc <_vfiprintf_r+0x1ec>
 800708e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007090:	445a      	add	r2, fp
 8007092:	9209      	str	r2, [sp, #36]	@ 0x24
 8007094:	f89a 3000 	ldrb.w	r3, [sl]
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 809f 	beq.w	80071dc <_vfiprintf_r+0x1ec>
 800709e:	2300      	movs	r3, #0
 80070a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070a8:	f10a 0a01 	add.w	sl, sl, #1
 80070ac:	9304      	str	r3, [sp, #16]
 80070ae:	9307      	str	r3, [sp, #28]
 80070b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80070b6:	4654      	mov	r4, sl
 80070b8:	2205      	movs	r2, #5
 80070ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070be:	4853      	ldr	r0, [pc, #332]	@ (800720c <_vfiprintf_r+0x21c>)
 80070c0:	f7f9 f886 	bl	80001d0 <memchr>
 80070c4:	9a04      	ldr	r2, [sp, #16]
 80070c6:	b9d8      	cbnz	r0, 8007100 <_vfiprintf_r+0x110>
 80070c8:	06d1      	lsls	r1, r2, #27
 80070ca:	bf44      	itt	mi
 80070cc:	2320      	movmi	r3, #32
 80070ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070d2:	0713      	lsls	r3, r2, #28
 80070d4:	bf44      	itt	mi
 80070d6:	232b      	movmi	r3, #43	@ 0x2b
 80070d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070dc:	f89a 3000 	ldrb.w	r3, [sl]
 80070e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80070e2:	d015      	beq.n	8007110 <_vfiprintf_r+0x120>
 80070e4:	9a07      	ldr	r2, [sp, #28]
 80070e6:	4654      	mov	r4, sl
 80070e8:	2000      	movs	r0, #0
 80070ea:	f04f 0c0a 	mov.w	ip, #10
 80070ee:	4621      	mov	r1, r4
 80070f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070f4:	3b30      	subs	r3, #48	@ 0x30
 80070f6:	2b09      	cmp	r3, #9
 80070f8:	d94b      	bls.n	8007192 <_vfiprintf_r+0x1a2>
 80070fa:	b1b0      	cbz	r0, 800712a <_vfiprintf_r+0x13a>
 80070fc:	9207      	str	r2, [sp, #28]
 80070fe:	e014      	b.n	800712a <_vfiprintf_r+0x13a>
 8007100:	eba0 0308 	sub.w	r3, r0, r8
 8007104:	fa09 f303 	lsl.w	r3, r9, r3
 8007108:	4313      	orrs	r3, r2
 800710a:	9304      	str	r3, [sp, #16]
 800710c:	46a2      	mov	sl, r4
 800710e:	e7d2      	b.n	80070b6 <_vfiprintf_r+0xc6>
 8007110:	9b03      	ldr	r3, [sp, #12]
 8007112:	1d19      	adds	r1, r3, #4
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	9103      	str	r1, [sp, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	bfbb      	ittet	lt
 800711c:	425b      	neglt	r3, r3
 800711e:	f042 0202 	orrlt.w	r2, r2, #2
 8007122:	9307      	strge	r3, [sp, #28]
 8007124:	9307      	strlt	r3, [sp, #28]
 8007126:	bfb8      	it	lt
 8007128:	9204      	strlt	r2, [sp, #16]
 800712a:	7823      	ldrb	r3, [r4, #0]
 800712c:	2b2e      	cmp	r3, #46	@ 0x2e
 800712e:	d10a      	bne.n	8007146 <_vfiprintf_r+0x156>
 8007130:	7863      	ldrb	r3, [r4, #1]
 8007132:	2b2a      	cmp	r3, #42	@ 0x2a
 8007134:	d132      	bne.n	800719c <_vfiprintf_r+0x1ac>
 8007136:	9b03      	ldr	r3, [sp, #12]
 8007138:	1d1a      	adds	r2, r3, #4
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	9203      	str	r2, [sp, #12]
 800713e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007142:	3402      	adds	r4, #2
 8007144:	9305      	str	r3, [sp, #20]
 8007146:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800721c <_vfiprintf_r+0x22c>
 800714a:	7821      	ldrb	r1, [r4, #0]
 800714c:	2203      	movs	r2, #3
 800714e:	4650      	mov	r0, sl
 8007150:	f7f9 f83e 	bl	80001d0 <memchr>
 8007154:	b138      	cbz	r0, 8007166 <_vfiprintf_r+0x176>
 8007156:	9b04      	ldr	r3, [sp, #16]
 8007158:	eba0 000a 	sub.w	r0, r0, sl
 800715c:	2240      	movs	r2, #64	@ 0x40
 800715e:	4082      	lsls	r2, r0
 8007160:	4313      	orrs	r3, r2
 8007162:	3401      	adds	r4, #1
 8007164:	9304      	str	r3, [sp, #16]
 8007166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800716a:	4829      	ldr	r0, [pc, #164]	@ (8007210 <_vfiprintf_r+0x220>)
 800716c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007170:	2206      	movs	r2, #6
 8007172:	f7f9 f82d 	bl	80001d0 <memchr>
 8007176:	2800      	cmp	r0, #0
 8007178:	d03f      	beq.n	80071fa <_vfiprintf_r+0x20a>
 800717a:	4b26      	ldr	r3, [pc, #152]	@ (8007214 <_vfiprintf_r+0x224>)
 800717c:	bb1b      	cbnz	r3, 80071c6 <_vfiprintf_r+0x1d6>
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	3307      	adds	r3, #7
 8007182:	f023 0307 	bic.w	r3, r3, #7
 8007186:	3308      	adds	r3, #8
 8007188:	9303      	str	r3, [sp, #12]
 800718a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800718c:	443b      	add	r3, r7
 800718e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007190:	e76a      	b.n	8007068 <_vfiprintf_r+0x78>
 8007192:	fb0c 3202 	mla	r2, ip, r2, r3
 8007196:	460c      	mov	r4, r1
 8007198:	2001      	movs	r0, #1
 800719a:	e7a8      	b.n	80070ee <_vfiprintf_r+0xfe>
 800719c:	2300      	movs	r3, #0
 800719e:	3401      	adds	r4, #1
 80071a0:	9305      	str	r3, [sp, #20]
 80071a2:	4619      	mov	r1, r3
 80071a4:	f04f 0c0a 	mov.w	ip, #10
 80071a8:	4620      	mov	r0, r4
 80071aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ae:	3a30      	subs	r2, #48	@ 0x30
 80071b0:	2a09      	cmp	r2, #9
 80071b2:	d903      	bls.n	80071bc <_vfiprintf_r+0x1cc>
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0c6      	beq.n	8007146 <_vfiprintf_r+0x156>
 80071b8:	9105      	str	r1, [sp, #20]
 80071ba:	e7c4      	b.n	8007146 <_vfiprintf_r+0x156>
 80071bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80071c0:	4604      	mov	r4, r0
 80071c2:	2301      	movs	r3, #1
 80071c4:	e7f0      	b.n	80071a8 <_vfiprintf_r+0x1b8>
 80071c6:	ab03      	add	r3, sp, #12
 80071c8:	9300      	str	r3, [sp, #0]
 80071ca:	462a      	mov	r2, r5
 80071cc:	4b12      	ldr	r3, [pc, #72]	@ (8007218 <_vfiprintf_r+0x228>)
 80071ce:	a904      	add	r1, sp, #16
 80071d0:	4630      	mov	r0, r6
 80071d2:	f3af 8000 	nop.w
 80071d6:	4607      	mov	r7, r0
 80071d8:	1c78      	adds	r0, r7, #1
 80071da:	d1d6      	bne.n	800718a <_vfiprintf_r+0x19a>
 80071dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071de:	07d9      	lsls	r1, r3, #31
 80071e0:	d405      	bmi.n	80071ee <_vfiprintf_r+0x1fe>
 80071e2:	89ab      	ldrh	r3, [r5, #12]
 80071e4:	059a      	lsls	r2, r3, #22
 80071e6:	d402      	bmi.n	80071ee <_vfiprintf_r+0x1fe>
 80071e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071ea:	f7ff fdcf 	bl	8006d8c <__retarget_lock_release_recursive>
 80071ee:	89ab      	ldrh	r3, [r5, #12]
 80071f0:	065b      	lsls	r3, r3, #25
 80071f2:	f53f af1f 	bmi.w	8007034 <_vfiprintf_r+0x44>
 80071f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071f8:	e71e      	b.n	8007038 <_vfiprintf_r+0x48>
 80071fa:	ab03      	add	r3, sp, #12
 80071fc:	9300      	str	r3, [sp, #0]
 80071fe:	462a      	mov	r2, r5
 8007200:	4b05      	ldr	r3, [pc, #20]	@ (8007218 <_vfiprintf_r+0x228>)
 8007202:	a904      	add	r1, sp, #16
 8007204:	4630      	mov	r0, r6
 8007206:	f000 f879 	bl	80072fc <_printf_i>
 800720a:	e7e4      	b.n	80071d6 <_vfiprintf_r+0x1e6>
 800720c:	0800793c 	.word	0x0800793c
 8007210:	08007946 	.word	0x08007946
 8007214:	00000000 	.word	0x00000000
 8007218:	08006fcb 	.word	0x08006fcb
 800721c:	08007942 	.word	0x08007942

08007220 <_printf_common>:
 8007220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007224:	4616      	mov	r6, r2
 8007226:	4698      	mov	r8, r3
 8007228:	688a      	ldr	r2, [r1, #8]
 800722a:	690b      	ldr	r3, [r1, #16]
 800722c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007230:	4293      	cmp	r3, r2
 8007232:	bfb8      	it	lt
 8007234:	4613      	movlt	r3, r2
 8007236:	6033      	str	r3, [r6, #0]
 8007238:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800723c:	4607      	mov	r7, r0
 800723e:	460c      	mov	r4, r1
 8007240:	b10a      	cbz	r2, 8007246 <_printf_common+0x26>
 8007242:	3301      	adds	r3, #1
 8007244:	6033      	str	r3, [r6, #0]
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	0699      	lsls	r1, r3, #26
 800724a:	bf42      	ittt	mi
 800724c:	6833      	ldrmi	r3, [r6, #0]
 800724e:	3302      	addmi	r3, #2
 8007250:	6033      	strmi	r3, [r6, #0]
 8007252:	6825      	ldr	r5, [r4, #0]
 8007254:	f015 0506 	ands.w	r5, r5, #6
 8007258:	d106      	bne.n	8007268 <_printf_common+0x48>
 800725a:	f104 0a19 	add.w	sl, r4, #25
 800725e:	68e3      	ldr	r3, [r4, #12]
 8007260:	6832      	ldr	r2, [r6, #0]
 8007262:	1a9b      	subs	r3, r3, r2
 8007264:	42ab      	cmp	r3, r5
 8007266:	dc26      	bgt.n	80072b6 <_printf_common+0x96>
 8007268:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800726c:	6822      	ldr	r2, [r4, #0]
 800726e:	3b00      	subs	r3, #0
 8007270:	bf18      	it	ne
 8007272:	2301      	movne	r3, #1
 8007274:	0692      	lsls	r2, r2, #26
 8007276:	d42b      	bmi.n	80072d0 <_printf_common+0xb0>
 8007278:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800727c:	4641      	mov	r1, r8
 800727e:	4638      	mov	r0, r7
 8007280:	47c8      	blx	r9
 8007282:	3001      	adds	r0, #1
 8007284:	d01e      	beq.n	80072c4 <_printf_common+0xa4>
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	6922      	ldr	r2, [r4, #16]
 800728a:	f003 0306 	and.w	r3, r3, #6
 800728e:	2b04      	cmp	r3, #4
 8007290:	bf02      	ittt	eq
 8007292:	68e5      	ldreq	r5, [r4, #12]
 8007294:	6833      	ldreq	r3, [r6, #0]
 8007296:	1aed      	subeq	r5, r5, r3
 8007298:	68a3      	ldr	r3, [r4, #8]
 800729a:	bf0c      	ite	eq
 800729c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072a0:	2500      	movne	r5, #0
 80072a2:	4293      	cmp	r3, r2
 80072a4:	bfc4      	itt	gt
 80072a6:	1a9b      	subgt	r3, r3, r2
 80072a8:	18ed      	addgt	r5, r5, r3
 80072aa:	2600      	movs	r6, #0
 80072ac:	341a      	adds	r4, #26
 80072ae:	42b5      	cmp	r5, r6
 80072b0:	d11a      	bne.n	80072e8 <_printf_common+0xc8>
 80072b2:	2000      	movs	r0, #0
 80072b4:	e008      	b.n	80072c8 <_printf_common+0xa8>
 80072b6:	2301      	movs	r3, #1
 80072b8:	4652      	mov	r2, sl
 80072ba:	4641      	mov	r1, r8
 80072bc:	4638      	mov	r0, r7
 80072be:	47c8      	blx	r9
 80072c0:	3001      	adds	r0, #1
 80072c2:	d103      	bne.n	80072cc <_printf_common+0xac>
 80072c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072cc:	3501      	adds	r5, #1
 80072ce:	e7c6      	b.n	800725e <_printf_common+0x3e>
 80072d0:	18e1      	adds	r1, r4, r3
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	2030      	movs	r0, #48	@ 0x30
 80072d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072da:	4422      	add	r2, r4
 80072dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072e4:	3302      	adds	r3, #2
 80072e6:	e7c7      	b.n	8007278 <_printf_common+0x58>
 80072e8:	2301      	movs	r3, #1
 80072ea:	4622      	mov	r2, r4
 80072ec:	4641      	mov	r1, r8
 80072ee:	4638      	mov	r0, r7
 80072f0:	47c8      	blx	r9
 80072f2:	3001      	adds	r0, #1
 80072f4:	d0e6      	beq.n	80072c4 <_printf_common+0xa4>
 80072f6:	3601      	adds	r6, #1
 80072f8:	e7d9      	b.n	80072ae <_printf_common+0x8e>
	...

080072fc <_printf_i>:
 80072fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007300:	7e0f      	ldrb	r7, [r1, #24]
 8007302:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007304:	2f78      	cmp	r7, #120	@ 0x78
 8007306:	4691      	mov	r9, r2
 8007308:	4680      	mov	r8, r0
 800730a:	460c      	mov	r4, r1
 800730c:	469a      	mov	sl, r3
 800730e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007312:	d807      	bhi.n	8007324 <_printf_i+0x28>
 8007314:	2f62      	cmp	r7, #98	@ 0x62
 8007316:	d80a      	bhi.n	800732e <_printf_i+0x32>
 8007318:	2f00      	cmp	r7, #0
 800731a:	f000 80d1 	beq.w	80074c0 <_printf_i+0x1c4>
 800731e:	2f58      	cmp	r7, #88	@ 0x58
 8007320:	f000 80b8 	beq.w	8007494 <_printf_i+0x198>
 8007324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007328:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800732c:	e03a      	b.n	80073a4 <_printf_i+0xa8>
 800732e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007332:	2b15      	cmp	r3, #21
 8007334:	d8f6      	bhi.n	8007324 <_printf_i+0x28>
 8007336:	a101      	add	r1, pc, #4	@ (adr r1, 800733c <_printf_i+0x40>)
 8007338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800733c:	08007395 	.word	0x08007395
 8007340:	080073a9 	.word	0x080073a9
 8007344:	08007325 	.word	0x08007325
 8007348:	08007325 	.word	0x08007325
 800734c:	08007325 	.word	0x08007325
 8007350:	08007325 	.word	0x08007325
 8007354:	080073a9 	.word	0x080073a9
 8007358:	08007325 	.word	0x08007325
 800735c:	08007325 	.word	0x08007325
 8007360:	08007325 	.word	0x08007325
 8007364:	08007325 	.word	0x08007325
 8007368:	080074a7 	.word	0x080074a7
 800736c:	080073d3 	.word	0x080073d3
 8007370:	08007461 	.word	0x08007461
 8007374:	08007325 	.word	0x08007325
 8007378:	08007325 	.word	0x08007325
 800737c:	080074c9 	.word	0x080074c9
 8007380:	08007325 	.word	0x08007325
 8007384:	080073d3 	.word	0x080073d3
 8007388:	08007325 	.word	0x08007325
 800738c:	08007325 	.word	0x08007325
 8007390:	08007469 	.word	0x08007469
 8007394:	6833      	ldr	r3, [r6, #0]
 8007396:	1d1a      	adds	r2, r3, #4
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	6032      	str	r2, [r6, #0]
 800739c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073a4:	2301      	movs	r3, #1
 80073a6:	e09c      	b.n	80074e2 <_printf_i+0x1e6>
 80073a8:	6833      	ldr	r3, [r6, #0]
 80073aa:	6820      	ldr	r0, [r4, #0]
 80073ac:	1d19      	adds	r1, r3, #4
 80073ae:	6031      	str	r1, [r6, #0]
 80073b0:	0606      	lsls	r6, r0, #24
 80073b2:	d501      	bpl.n	80073b8 <_printf_i+0xbc>
 80073b4:	681d      	ldr	r5, [r3, #0]
 80073b6:	e003      	b.n	80073c0 <_printf_i+0xc4>
 80073b8:	0645      	lsls	r5, r0, #25
 80073ba:	d5fb      	bpl.n	80073b4 <_printf_i+0xb8>
 80073bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073c0:	2d00      	cmp	r5, #0
 80073c2:	da03      	bge.n	80073cc <_printf_i+0xd0>
 80073c4:	232d      	movs	r3, #45	@ 0x2d
 80073c6:	426d      	negs	r5, r5
 80073c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073cc:	4858      	ldr	r0, [pc, #352]	@ (8007530 <_printf_i+0x234>)
 80073ce:	230a      	movs	r3, #10
 80073d0:	e011      	b.n	80073f6 <_printf_i+0xfa>
 80073d2:	6821      	ldr	r1, [r4, #0]
 80073d4:	6833      	ldr	r3, [r6, #0]
 80073d6:	0608      	lsls	r0, r1, #24
 80073d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80073dc:	d402      	bmi.n	80073e4 <_printf_i+0xe8>
 80073de:	0649      	lsls	r1, r1, #25
 80073e0:	bf48      	it	mi
 80073e2:	b2ad      	uxthmi	r5, r5
 80073e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80073e6:	4852      	ldr	r0, [pc, #328]	@ (8007530 <_printf_i+0x234>)
 80073e8:	6033      	str	r3, [r6, #0]
 80073ea:	bf14      	ite	ne
 80073ec:	230a      	movne	r3, #10
 80073ee:	2308      	moveq	r3, #8
 80073f0:	2100      	movs	r1, #0
 80073f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073f6:	6866      	ldr	r6, [r4, #4]
 80073f8:	60a6      	str	r6, [r4, #8]
 80073fa:	2e00      	cmp	r6, #0
 80073fc:	db05      	blt.n	800740a <_printf_i+0x10e>
 80073fe:	6821      	ldr	r1, [r4, #0]
 8007400:	432e      	orrs	r6, r5
 8007402:	f021 0104 	bic.w	r1, r1, #4
 8007406:	6021      	str	r1, [r4, #0]
 8007408:	d04b      	beq.n	80074a2 <_printf_i+0x1a6>
 800740a:	4616      	mov	r6, r2
 800740c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007410:	fb03 5711 	mls	r7, r3, r1, r5
 8007414:	5dc7      	ldrb	r7, [r0, r7]
 8007416:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800741a:	462f      	mov	r7, r5
 800741c:	42bb      	cmp	r3, r7
 800741e:	460d      	mov	r5, r1
 8007420:	d9f4      	bls.n	800740c <_printf_i+0x110>
 8007422:	2b08      	cmp	r3, #8
 8007424:	d10b      	bne.n	800743e <_printf_i+0x142>
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	07df      	lsls	r7, r3, #31
 800742a:	d508      	bpl.n	800743e <_printf_i+0x142>
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	6861      	ldr	r1, [r4, #4]
 8007430:	4299      	cmp	r1, r3
 8007432:	bfde      	ittt	le
 8007434:	2330      	movle	r3, #48	@ 0x30
 8007436:	f806 3c01 	strble.w	r3, [r6, #-1]
 800743a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800743e:	1b92      	subs	r2, r2, r6
 8007440:	6122      	str	r2, [r4, #16]
 8007442:	f8cd a000 	str.w	sl, [sp]
 8007446:	464b      	mov	r3, r9
 8007448:	aa03      	add	r2, sp, #12
 800744a:	4621      	mov	r1, r4
 800744c:	4640      	mov	r0, r8
 800744e:	f7ff fee7 	bl	8007220 <_printf_common>
 8007452:	3001      	adds	r0, #1
 8007454:	d14a      	bne.n	80074ec <_printf_i+0x1f0>
 8007456:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800745a:	b004      	add	sp, #16
 800745c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	f043 0320 	orr.w	r3, r3, #32
 8007466:	6023      	str	r3, [r4, #0]
 8007468:	4832      	ldr	r0, [pc, #200]	@ (8007534 <_printf_i+0x238>)
 800746a:	2778      	movs	r7, #120	@ 0x78
 800746c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	6831      	ldr	r1, [r6, #0]
 8007474:	061f      	lsls	r7, r3, #24
 8007476:	f851 5b04 	ldr.w	r5, [r1], #4
 800747a:	d402      	bmi.n	8007482 <_printf_i+0x186>
 800747c:	065f      	lsls	r7, r3, #25
 800747e:	bf48      	it	mi
 8007480:	b2ad      	uxthmi	r5, r5
 8007482:	6031      	str	r1, [r6, #0]
 8007484:	07d9      	lsls	r1, r3, #31
 8007486:	bf44      	itt	mi
 8007488:	f043 0320 	orrmi.w	r3, r3, #32
 800748c:	6023      	strmi	r3, [r4, #0]
 800748e:	b11d      	cbz	r5, 8007498 <_printf_i+0x19c>
 8007490:	2310      	movs	r3, #16
 8007492:	e7ad      	b.n	80073f0 <_printf_i+0xf4>
 8007494:	4826      	ldr	r0, [pc, #152]	@ (8007530 <_printf_i+0x234>)
 8007496:	e7e9      	b.n	800746c <_printf_i+0x170>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	f023 0320 	bic.w	r3, r3, #32
 800749e:	6023      	str	r3, [r4, #0]
 80074a0:	e7f6      	b.n	8007490 <_printf_i+0x194>
 80074a2:	4616      	mov	r6, r2
 80074a4:	e7bd      	b.n	8007422 <_printf_i+0x126>
 80074a6:	6833      	ldr	r3, [r6, #0]
 80074a8:	6825      	ldr	r5, [r4, #0]
 80074aa:	6961      	ldr	r1, [r4, #20]
 80074ac:	1d18      	adds	r0, r3, #4
 80074ae:	6030      	str	r0, [r6, #0]
 80074b0:	062e      	lsls	r6, r5, #24
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	d501      	bpl.n	80074ba <_printf_i+0x1be>
 80074b6:	6019      	str	r1, [r3, #0]
 80074b8:	e002      	b.n	80074c0 <_printf_i+0x1c4>
 80074ba:	0668      	lsls	r0, r5, #25
 80074bc:	d5fb      	bpl.n	80074b6 <_printf_i+0x1ba>
 80074be:	8019      	strh	r1, [r3, #0]
 80074c0:	2300      	movs	r3, #0
 80074c2:	6123      	str	r3, [r4, #16]
 80074c4:	4616      	mov	r6, r2
 80074c6:	e7bc      	b.n	8007442 <_printf_i+0x146>
 80074c8:	6833      	ldr	r3, [r6, #0]
 80074ca:	1d1a      	adds	r2, r3, #4
 80074cc:	6032      	str	r2, [r6, #0]
 80074ce:	681e      	ldr	r6, [r3, #0]
 80074d0:	6862      	ldr	r2, [r4, #4]
 80074d2:	2100      	movs	r1, #0
 80074d4:	4630      	mov	r0, r6
 80074d6:	f7f8 fe7b 	bl	80001d0 <memchr>
 80074da:	b108      	cbz	r0, 80074e0 <_printf_i+0x1e4>
 80074dc:	1b80      	subs	r0, r0, r6
 80074de:	6060      	str	r0, [r4, #4]
 80074e0:	6863      	ldr	r3, [r4, #4]
 80074e2:	6123      	str	r3, [r4, #16]
 80074e4:	2300      	movs	r3, #0
 80074e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074ea:	e7aa      	b.n	8007442 <_printf_i+0x146>
 80074ec:	6923      	ldr	r3, [r4, #16]
 80074ee:	4632      	mov	r2, r6
 80074f0:	4649      	mov	r1, r9
 80074f2:	4640      	mov	r0, r8
 80074f4:	47d0      	blx	sl
 80074f6:	3001      	adds	r0, #1
 80074f8:	d0ad      	beq.n	8007456 <_printf_i+0x15a>
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	079b      	lsls	r3, r3, #30
 80074fe:	d413      	bmi.n	8007528 <_printf_i+0x22c>
 8007500:	68e0      	ldr	r0, [r4, #12]
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	4298      	cmp	r0, r3
 8007506:	bfb8      	it	lt
 8007508:	4618      	movlt	r0, r3
 800750a:	e7a6      	b.n	800745a <_printf_i+0x15e>
 800750c:	2301      	movs	r3, #1
 800750e:	4632      	mov	r2, r6
 8007510:	4649      	mov	r1, r9
 8007512:	4640      	mov	r0, r8
 8007514:	47d0      	blx	sl
 8007516:	3001      	adds	r0, #1
 8007518:	d09d      	beq.n	8007456 <_printf_i+0x15a>
 800751a:	3501      	adds	r5, #1
 800751c:	68e3      	ldr	r3, [r4, #12]
 800751e:	9903      	ldr	r1, [sp, #12]
 8007520:	1a5b      	subs	r3, r3, r1
 8007522:	42ab      	cmp	r3, r5
 8007524:	dcf2      	bgt.n	800750c <_printf_i+0x210>
 8007526:	e7eb      	b.n	8007500 <_printf_i+0x204>
 8007528:	2500      	movs	r5, #0
 800752a:	f104 0619 	add.w	r6, r4, #25
 800752e:	e7f5      	b.n	800751c <_printf_i+0x220>
 8007530:	0800794d 	.word	0x0800794d
 8007534:	0800795e 	.word	0x0800795e

08007538 <__swhatbuf_r>:
 8007538:	b570      	push	{r4, r5, r6, lr}
 800753a:	460c      	mov	r4, r1
 800753c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007540:	2900      	cmp	r1, #0
 8007542:	b096      	sub	sp, #88	@ 0x58
 8007544:	4615      	mov	r5, r2
 8007546:	461e      	mov	r6, r3
 8007548:	da0d      	bge.n	8007566 <__swhatbuf_r+0x2e>
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007550:	f04f 0100 	mov.w	r1, #0
 8007554:	bf14      	ite	ne
 8007556:	2340      	movne	r3, #64	@ 0x40
 8007558:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800755c:	2000      	movs	r0, #0
 800755e:	6031      	str	r1, [r6, #0]
 8007560:	602b      	str	r3, [r5, #0]
 8007562:	b016      	add	sp, #88	@ 0x58
 8007564:	bd70      	pop	{r4, r5, r6, pc}
 8007566:	466a      	mov	r2, sp
 8007568:	f000 f87c 	bl	8007664 <_fstat_r>
 800756c:	2800      	cmp	r0, #0
 800756e:	dbec      	blt.n	800754a <__swhatbuf_r+0x12>
 8007570:	9901      	ldr	r1, [sp, #4]
 8007572:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007576:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800757a:	4259      	negs	r1, r3
 800757c:	4159      	adcs	r1, r3
 800757e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007582:	e7eb      	b.n	800755c <__swhatbuf_r+0x24>

08007584 <__smakebuf_r>:
 8007584:	898b      	ldrh	r3, [r1, #12]
 8007586:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007588:	079d      	lsls	r5, r3, #30
 800758a:	4606      	mov	r6, r0
 800758c:	460c      	mov	r4, r1
 800758e:	d507      	bpl.n	80075a0 <__smakebuf_r+0x1c>
 8007590:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	6123      	str	r3, [r4, #16]
 8007598:	2301      	movs	r3, #1
 800759a:	6163      	str	r3, [r4, #20]
 800759c:	b003      	add	sp, #12
 800759e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075a0:	ab01      	add	r3, sp, #4
 80075a2:	466a      	mov	r2, sp
 80075a4:	f7ff ffc8 	bl	8007538 <__swhatbuf_r>
 80075a8:	9f00      	ldr	r7, [sp, #0]
 80075aa:	4605      	mov	r5, r0
 80075ac:	4639      	mov	r1, r7
 80075ae:	4630      	mov	r0, r6
 80075b0:	f7ff fc68 	bl	8006e84 <_malloc_r>
 80075b4:	b948      	cbnz	r0, 80075ca <__smakebuf_r+0x46>
 80075b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ba:	059a      	lsls	r2, r3, #22
 80075bc:	d4ee      	bmi.n	800759c <__smakebuf_r+0x18>
 80075be:	f023 0303 	bic.w	r3, r3, #3
 80075c2:	f043 0302 	orr.w	r3, r3, #2
 80075c6:	81a3      	strh	r3, [r4, #12]
 80075c8:	e7e2      	b.n	8007590 <__smakebuf_r+0xc>
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	6020      	str	r0, [r4, #0]
 80075ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075d2:	81a3      	strh	r3, [r4, #12]
 80075d4:	9b01      	ldr	r3, [sp, #4]
 80075d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075da:	b15b      	cbz	r3, 80075f4 <__smakebuf_r+0x70>
 80075dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075e0:	4630      	mov	r0, r6
 80075e2:	f000 f851 	bl	8007688 <_isatty_r>
 80075e6:	b128      	cbz	r0, 80075f4 <__smakebuf_r+0x70>
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	f023 0303 	bic.w	r3, r3, #3
 80075ee:	f043 0301 	orr.w	r3, r3, #1
 80075f2:	81a3      	strh	r3, [r4, #12]
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	431d      	orrs	r5, r3
 80075f8:	81a5      	strh	r5, [r4, #12]
 80075fa:	e7cf      	b.n	800759c <__smakebuf_r+0x18>

080075fc <_putc_r>:
 80075fc:	b570      	push	{r4, r5, r6, lr}
 80075fe:	460d      	mov	r5, r1
 8007600:	4614      	mov	r4, r2
 8007602:	4606      	mov	r6, r0
 8007604:	b118      	cbz	r0, 800760e <_putc_r+0x12>
 8007606:	6a03      	ldr	r3, [r0, #32]
 8007608:	b90b      	cbnz	r3, 800760e <_putc_r+0x12>
 800760a:	f7ff f9bf 	bl	800698c <__sinit>
 800760e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007610:	07d8      	lsls	r0, r3, #31
 8007612:	d405      	bmi.n	8007620 <_putc_r+0x24>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	0599      	lsls	r1, r3, #22
 8007618:	d402      	bmi.n	8007620 <_putc_r+0x24>
 800761a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800761c:	f7ff fbb5 	bl	8006d8a <__retarget_lock_acquire_recursive>
 8007620:	68a3      	ldr	r3, [r4, #8]
 8007622:	3b01      	subs	r3, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	60a3      	str	r3, [r4, #8]
 8007628:	da05      	bge.n	8007636 <_putc_r+0x3a>
 800762a:	69a2      	ldr	r2, [r4, #24]
 800762c:	4293      	cmp	r3, r2
 800762e:	db12      	blt.n	8007656 <_putc_r+0x5a>
 8007630:	b2eb      	uxtb	r3, r5
 8007632:	2b0a      	cmp	r3, #10
 8007634:	d00f      	beq.n	8007656 <_putc_r+0x5a>
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	1c5a      	adds	r2, r3, #1
 800763a:	6022      	str	r2, [r4, #0]
 800763c:	701d      	strb	r5, [r3, #0]
 800763e:	b2ed      	uxtb	r5, r5
 8007640:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007642:	07da      	lsls	r2, r3, #31
 8007644:	d405      	bmi.n	8007652 <_putc_r+0x56>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	059b      	lsls	r3, r3, #22
 800764a:	d402      	bmi.n	8007652 <_putc_r+0x56>
 800764c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800764e:	f7ff fb9d 	bl	8006d8c <__retarget_lock_release_recursive>
 8007652:	4628      	mov	r0, r5
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	4629      	mov	r1, r5
 8007658:	4622      	mov	r2, r4
 800765a:	4630      	mov	r0, r6
 800765c:	f7ff fa87 	bl	8006b6e <__swbuf_r>
 8007660:	4605      	mov	r5, r0
 8007662:	e7ed      	b.n	8007640 <_putc_r+0x44>

08007664 <_fstat_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4d07      	ldr	r5, [pc, #28]	@ (8007684 <_fstat_r+0x20>)
 8007668:	2300      	movs	r3, #0
 800766a:	4604      	mov	r4, r0
 800766c:	4608      	mov	r0, r1
 800766e:	4611      	mov	r1, r2
 8007670:	602b      	str	r3, [r5, #0]
 8007672:	f7fa f8b0 	bl	80017d6 <_fstat>
 8007676:	1c43      	adds	r3, r0, #1
 8007678:	d102      	bne.n	8007680 <_fstat_r+0x1c>
 800767a:	682b      	ldr	r3, [r5, #0]
 800767c:	b103      	cbz	r3, 8007680 <_fstat_r+0x1c>
 800767e:	6023      	str	r3, [r4, #0]
 8007680:	bd38      	pop	{r3, r4, r5, pc}
 8007682:	bf00      	nop
 8007684:	200006e4 	.word	0x200006e4

08007688 <_isatty_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d06      	ldr	r5, [pc, #24]	@ (80076a4 <_isatty_r+0x1c>)
 800768c:	2300      	movs	r3, #0
 800768e:	4604      	mov	r4, r0
 8007690:	4608      	mov	r0, r1
 8007692:	602b      	str	r3, [r5, #0]
 8007694:	f7fa f8af 	bl	80017f6 <_isatty>
 8007698:	1c43      	adds	r3, r0, #1
 800769a:	d102      	bne.n	80076a2 <_isatty_r+0x1a>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	b103      	cbz	r3, 80076a2 <_isatty_r+0x1a>
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	bd38      	pop	{r3, r4, r5, pc}
 80076a4:	200006e4 	.word	0x200006e4

080076a8 <_sbrk_r>:
 80076a8:	b538      	push	{r3, r4, r5, lr}
 80076aa:	4d06      	ldr	r5, [pc, #24]	@ (80076c4 <_sbrk_r+0x1c>)
 80076ac:	2300      	movs	r3, #0
 80076ae:	4604      	mov	r4, r0
 80076b0:	4608      	mov	r0, r1
 80076b2:	602b      	str	r3, [r5, #0]
 80076b4:	f7fa f8b8 	bl	8001828 <_sbrk>
 80076b8:	1c43      	adds	r3, r0, #1
 80076ba:	d102      	bne.n	80076c2 <_sbrk_r+0x1a>
 80076bc:	682b      	ldr	r3, [r5, #0]
 80076be:	b103      	cbz	r3, 80076c2 <_sbrk_r+0x1a>
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	200006e4 	.word	0x200006e4

080076c8 <_init>:
 80076c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ca:	bf00      	nop
 80076cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ce:	bc08      	pop	{r3}
 80076d0:	469e      	mov	lr, r3
 80076d2:	4770      	bx	lr

080076d4 <_fini>:
 80076d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d6:	bf00      	nop
 80076d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076da:	bc08      	pop	{r3}
 80076dc:	469e      	mov	lr, r3
 80076de:	4770      	bx	lr
