// Seed: 3354018141
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4
);
  logic id_6;
  ;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    inout uwire id_3,
    input wand id_4,
    inout wand id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10
);
  assign id_7 = ~-1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_9,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = (1'b0);
endmodule
