

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Mon May 14 14:57:11 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_unroll
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  381217|  381371|  381217|  381371|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_pool_layer2_fu_429  |pool_layer2  |   3001|   3096|   3001|   3096|   none  |
        |grp_conv_layer2_fu_437  |conv_layer2  |  43270|  43270|  43270|  43270|   none  |
        |grp_pool_layer1_fu_511  |pool_layer1  |   7393|   7452|   7393|   7452|   none  |
        |grp_conv_layer1_fu_519  |conv_layer1  |   6741|   6741|   6741|   6741|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- fc_layer1_label2   |  276840|  276840|      2307|          -|          -|   120|    no    |
        | + fc_layer1_label5  |    2304|    2304|         4|          -|          -|   576|    no    |
        |- fc_layer2_label1   |   40572|   40572|       483|          -|          -|    84|    no    |
        | + fc_layer2_label6  |     480|     480|         4|          -|          -|   120|    no    |
        |- fc_layer3_label0   |    3390|    3390|       339|          -|          -|    10|    no    |
        | + fc_layer3_label7  |     336|     336|         4|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     48|    9529|  14990|
|Memory           |      165|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    521|
|Register         |        -|      -|     505|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      181|     51|   10034|  16069|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       64|     23|       9|     30|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_conv_layer1_fu_519  |conv_layer1  |       16|     16|  2457|  1942|
    |grp_conv_layer2_fu_437  |conv_layer2  |        0|     32|  3567|  4488|
    |grp_pool_layer1_fu_511  |pool_layer1  |        0|      0|  1345|  3109|
    |grp_pool_layer2_fu_429  |pool_layer2  |        0|      0|  2160|  5451|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |       16|     48|  9529| 14990|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |nnet_mul_mul_24s_4jc_U109  |nnet_mul_mul_24s_4jc  |  i0 * i1  |
    |nnet_mul_mul_24s_5jm_U110  |nnet_mul_mul_24s_5jm  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |nnet_fc_layer1_we1iI  |      144|  0|   0|  69120|   18|     1|      1244160|
    |fc_layer2_weights_V_U  |nnet_fc_layer2_we2iS  |       19|  0|   0|  10080|   19|     1|       191520|
    |fc_layer3_weights_V_U  |nnet_fc_layer3_we3i2  |        2|  0|   0|    840|   20|     1|        16800|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |      165|  0|   0|  80040|   57|     3|      1452480|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_7_fu_889_p2     |     *    |      1|  0|  40|          24|          20|
    |i_3_fu_701_p2          |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_811_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_567_p2            |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_722_p2          |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_832_p2          |     +    |      0|  0|  15|           7|           1|
    |j_fu_588_p2            |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_733_p2     |     +    |      0|  0|  21|          14|           7|
    |p_Val2_2_fu_656_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_5_fu_766_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_8_fu_906_p2     |     +    |      0|  0|  51|          44|          44|
    |tmp_3_fu_629_p2        |     +    |      0|  0|  11|          18|          18|
    |tmp_5_fu_739_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_8_fu_867_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_9_fu_873_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_2_fu_623_p2        |     -    |      0|  0|  11|          18|          18|
    |exitcond5_i_fu_805_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_i_fu_695_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_i_fu_561_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_716_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_826_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_582_p2   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_i_i1_fu_786_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i2_fu_926_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i_fu_676_p2      |   icmp   |      0|  0|  18|          24|           1|
    |a_V_i_i1_fu_792_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i2_fu_932_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i_fu_682_p3      |  select  |      0|  0|  23|           1|          23|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      1|  0| 558|         401|         347|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  125|         27|    1|         27|
    |conv_layer1_out_V_address0  |   15|          3|   13|         39|
    |conv_layer1_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer1_out_V_ce1       |    9|          2|    1|          2|
    |conv_layer1_out_V_we0       |    9|          2|    1|          2|
    |conv_layer2_out_V_address0  |   15|          3|   12|         36|
    |conv_layer2_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer2_out_V_ce1       |    9|          2|    1|          2|
    |conv_layer2_out_V_we0       |    9|          2|    1|          2|
    |fc_layer1_out_V_address0    |   15|          3|    7|         21|
    |fc_layer1_out_V_d0          |   15|          3|   24|         72|
    |fc_layer2_out_V_address0    |   15|          3|    7|         21|
    |fc_layer2_out_V_d0          |   15|          3|   24|         72|
    |fc_layer3_out_V_d0          |   15|          3|   24|         72|
    |i_i1_reg_394                |    9|          2|    4|          8|
    |i_i7_reg_348                |    9|          2|    7|         14|
    |i_i_reg_313                 |    9|          2|    7|         14|
    |j_i1_reg_372                |    9|          2|    7|         14|
    |j_i2_reg_418                |    9|          2|    7|         14|
    |j_i_reg_337                 |    9|          2|   10|         20|
    |p_Val2_3_reg_359            |    9|          2|   24|         48|
    |p_Val2_6_reg_405            |    9|          2|   24|         48|
    |p_Val2_s_reg_324            |    9|          2|   24|         48|
    |phi_mul_reg_383             |    9|          2|   14|         28|
    |pool_layer1_out_V_address0  |   15|          3|   11|         33|
    |pool_layer1_out_V_address1  |   15|          3|   11|         33|
    |pool_layer1_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer1_out_V_ce1       |   15|          3|    1|          3|
    |pool_layer1_out_V_we0       |    9|          2|    1|          2|
    |pool_layer1_out_V_we1       |    9|          2|    1|          2|
    |pool_layer2_out_V_address0  |   15|          3|   10|         30|
    |pool_layer2_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer2_out_V_ce1       |    9|          2|    1|          2|
    |pool_layer2_out_V_we0       |    9|          2|    1|          2|
    |pool_layer2_out_V_we1       |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  521|        110|  286|        745|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  26|   0|   26|          0|
    |ap_reg_grp_conv_layer1_fu_519_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_437_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_511_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_429_ap_start  |   1|   0|    1|          0|
    |fc_layer1_out_V_addr_reg_970            |   7|   0|    7|          0|
    |fc_layer1_out_V_load_reg_1059           |  24|   0|   24|          0|
    |fc_layer1_weights_V_1_reg_993           |  18|   0|   18|          0|
    |fc_layer2_out_V_addr_reg_1026           |   7|   0|    7|          0|
    |fc_layer2_out_V_load_reg_1115           |  24|   0|   24|          0|
    |fc_layer2_weights_V_1_reg_1054          |  19|   0|   19|          0|
    |fc_layer3_out_V_addr_reg_1087           |   4|   0|    4|          0|
    |fc_layer3_weights_V_1_reg_1110          |  20|   0|   20|          0|
    |i_3_reg_1016                            |   7|   0|    7|          0|
    |i_4_reg_1077                            |   4|   0|    4|          0|
    |i_i1_reg_394                            |   4|   0|    4|          0|
    |i_i7_reg_348                            |   7|   0|    7|          0|
    |i_i_reg_313                             |   7|   0|    7|          0|
    |i_reg_960                               |   7|   0|    7|          0|
    |j_3_reg_1034                            |   7|   0|    7|          0|
    |j_4_reg_1095                            |   7|   0|    7|          0|
    |j_i1_reg_372                            |   7|   0|    7|          0|
    |j_i2_reg_418                            |   7|   0|    7|          0|
    |j_i_reg_337                             |  10|   0|   10|          0|
    |j_reg_978                               |  10|   0|   10|          0|
    |next_mul_reg_1039                       |  14|   0|   14|          0|
    |p_Val2_1_reg_1003                       |  41|   0|   41|          0|
    |p_Val2_3_reg_359                        |  24|   0|   24|          0|
    |p_Val2_4_reg_1064                       |  42|   0|   42|          0|
    |p_Val2_6_reg_405                        |  24|   0|   24|          0|
    |p_Val2_7_reg_1120                       |  43|   0|   43|          0|
    |p_Val2_s_reg_324                        |  24|   0|   24|          0|
    |phi_mul_reg_383                         |  14|   0|   14|          0|
    |pool_layer2_out_V_lo_reg_998            |  24|   0|   24|          0|
    |tmp_i1_cast_reg_1082                    |   4|   0|   11|          7|
    |tmp_i9_cast_reg_1021                    |   7|   0|   14|          7|
    |tmp_i_cast_reg_965                      |   7|   0|   18|         11|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 505|   0|  530|         25|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        nnet       | return value |
|conv_layer1_out_V_address0  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_we0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_d0        | out |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q0        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_address1  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce1       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q1        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer2_out_V_address0  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_we0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_d0        | out |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q0        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_address1  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce1       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q1        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|pool_layer1_out_V_address0  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d0        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q0        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_address1  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce1       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we1       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d1        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q1        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer2_out_V_address0  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d0        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_q0        |  in |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_address1  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce1       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we1       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d1        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|fc_layer1_out_V_address0    | out |    7|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_ce0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_we0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_d0          | out |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_q0          |  in |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer2_out_V_address0    | out |    7|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_ce0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_we0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_d0          | out |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_q0          |  in |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer3_out_V_address0    | out |    4|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_ce0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_we0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_d0          | out |   24|  ap_memory |  fc_layer3_out_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond7_i)
	15  / (exitcond7_i)
10 --> 
	11  / (!exitcond_i)
	14  / (exitcond_i)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	10  / true
14 --> 
	9  / true
15 --> 
	16  / (!exitcond6_i)
	21  / (exitcond6_i)
16 --> 
	17  / (!exitcond_i1)
	20  / (exitcond_i1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	16  / true
20 --> 
	15  / true
21 --> 
	22  / (!exitcond5_i)
22 --> 
	23  / (!exitcond_i2)
	26  / (exitcond_i2)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	22  / true
26 --> 
	21  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:152]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:152]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:153]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:153]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:156]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet_unroll/solution1/nnet.cpp:156]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet_unroll/solution1/nnet.cpp:157]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 1.77ns
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x i24]* %conv_layer1_out_V), !map !98"
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2704 x i24]* %conv_layer2_out_V), !map !104"
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1568 x i24]* %pool_layer1_out_V), !map !110"
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %pool_layer2_out_V), !map !116"
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x i24]* %fc_layer1_out_V), !map !122"
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([84 x i24]* %fc_layer2_out_V), !map !128"
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i24]* %fc_layer3_out_V), !map !134"
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"
ST_8 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet_unroll/solution1/nnet.cpp:157]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [nnet_unroll/solution1/nnet.cpp:111->nnet_unroll/solution1/nnet.cpp:161]

 <State 9> : 1.87ns
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %0 ], [ %i, %5 ]"
ST_9 : Operation 45 [1/1] (1.48ns)   --->   "%exitcond7_i = icmp eq i7 %i_i, -8" [nnet_unroll/solution1/nnet.cpp:111->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_9 : Operation 47 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [nnet_unroll/solution1/nnet.cpp:111->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %fc_layer1.exit.preheader, label %2" [nnet_unroll/solution1/nnet.cpp:111->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str28) nounwind" [nnet_unroll/solution1/nnet.cpp:112->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str28)" [nnet_unroll/solution1/nnet.cpp:112->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i = zext i7 %i_i to i64" [nnet_unroll/solution1/nnet.cpp:113->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i7 %i_i to i18" [nnet_unroll/solution1/nnet.cpp:113->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i" [nnet_unroll/solution1/nnet.cpp:113->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 54 [1/1] (1.76ns)   --->   "br label %3" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]
ST_9 : Operation 55 [1/1] (1.76ns)   --->   "br label %fc_layer1.exit" [nnet_unroll/solution1/nnet.cpp:125->nnet_unroll/solution1/nnet.cpp:162]

 <State 10> : 7.22ns
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ 0, %2 ], [ %tmp_21_i, %4 ]" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%j_i = phi i10 [ 0, %2 ], [ %j, %4 ]"
ST_10 : Operation 58 [1/1] (3.25ns)   --->   "store i24 %p_Val2_s, i24* %fc_layer1_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_10 : Operation 59 [1/1] (1.77ns)   --->   "%exitcond_i = icmp eq i10 %j_i, -448" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_10 : Operation 61 [1/1] (1.95ns)   --->   "%j = add i10 %j_i, 1" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_21 = zext i10 %j_i to i64" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j_i, i7 0)" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp to i18" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j_i, i3 0)" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_1 to i18" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_2 = sub i18 %p_shl_cast, %p_shl1_cast" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 69 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp_3 = add i18 %tmp_2, %tmp_i_cast" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i18 %tmp_3 to i64" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_s = getelementptr [69120 x i18]* @fc_layer1_weights_V, i64 0, i64 %tmp_3_cast" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 72 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%pool_layer2_out_V_ad = getelementptr [576 x i24]* %pool_layer2_out_V, i64 0, i64 %tmp_i_21" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_10 : Operation 74 [2/2] (3.25ns)   --->   "%pool_layer2_out_V_lo = load i24* %pool_layer2_out_V_ad, align 4" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 11> : 3.25ns
ST_11 : Operation 75 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_11 : Operation 76 [1/2] (3.25ns)   --->   "%pool_layer2_out_V_lo = load i24* %pool_layer2_out_V_ad, align 4" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 12> : 6.38ns
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %fc_layer1_weights_V_1 to i41" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i24 %pool_layer2_out_V_lo to i41" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_12 : Operation 79 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i41 %OP2_V_cast, %OP1_V_cast" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 13> : 2.99ns
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str29) nounwind" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_s, i20 0)" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_18_i_cast = sext i41 %p_Val2_1 to i44" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_13 : Operation 83 [1/1] (2.98ns)   --->   "%p_Val2_2 = add i44 %tmp_18_i_cast, %tmp_17_i" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_2, i32 20, i32 43)" [nnet_unroll/solution1/nnet.cpp:115->nnet_unroll/solution1/nnet.cpp:161]
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "br label %3" [nnet_unroll/solution1/nnet.cpp:114->nnet_unroll/solution1/nnet.cpp:161]

 <State 14> : 7.07ns
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i24 %p_Val2_s to i23" [nnet_unroll/solution1/nnet.cpp:116->nnet_unroll/solution1/nnet.cpp:161]
ST_14 : Operation 87 [1/1] (2.45ns)   --->   "%tmp_i_i = icmp sgt i24 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:117->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (1.37ns)   --->   "%a_V_i_i = select i1 %tmp_i_i, i23 %tmp_4, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:117->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%a_V_i_i_cast = zext i23 %a_V_i_i to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:117->nnet_unroll/solution1/nnet.cpp:161]
ST_14 : Operation 90 [1/1] (3.25ns)   --->   "store i24 %a_V_i_i_cast, i24* %fc_layer1_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:117->nnet_unroll/solution1/nnet.cpp:161]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str28, i32 %tmp_20_i)" [nnet_unroll/solution1/nnet.cpp:118->nnet_unroll/solution1/nnet.cpp:161]
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "br label %1" [nnet_unroll/solution1/nnet.cpp:111->nnet_unroll/solution1/nnet.cpp:161]

 <State 15> : 1.87ns
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%i_i7 = phi i7 [ %i_3, %9 ], [ 0, %fc_layer1.exit.preheader ]"
ST_15 : Operation 94 [1/1] (1.48ns)   --->   "%exitcond6_i = icmp eq i7 %i_i7, -44" [nnet_unroll/solution1/nnet.cpp:125->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_15 : Operation 96 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_i7, 1" [nnet_unroll/solution1/nnet.cpp:125->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %fc_layer2.exit.preheader, label %6" [nnet_unroll/solution1/nnet.cpp:125->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str30) nounwind" [nnet_unroll/solution1/nnet.cpp:126->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19_i8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str30)" [nnet_unroll/solution1/nnet.cpp:126->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i7 %i_i7 to i64" [nnet_unroll/solution1/nnet.cpp:127->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_i9_cast = zext i7 %i_i7 to i14" [nnet_unroll/solution1/nnet.cpp:127->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i9" [nnet_unroll/solution1/nnet.cpp:127->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 103 [1/1] (1.76ns)   --->   "br label %7" [nnet_unroll/solution1/nnet.cpp:128->nnet_unroll/solution1/nnet.cpp:162]
ST_15 : Operation 104 [1/1] (1.76ns)   --->   "br label %fc_layer2.exit" [nnet_unroll/solution1/nnet.cpp:139->nnet_unroll/solution1/nnet.cpp:163]

 <State 16> : 5.29ns
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i24 [ 0, %6 ], [ %tmp_15_i, %8 ]" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%j_i1 = phi i7 [ 0, %6 ], [ %j_3, %8 ]"
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %6 ], [ %next_mul, %8 ]"
ST_16 : Operation 108 [1/1] (3.25ns)   --->   "store i24 %p_Val2_3, i24* %fc_layer2_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_16 : Operation 109 [1/1] (1.48ns)   --->   "%exitcond_i1 = icmp eq i7 %j_i1, -8" [nnet_unroll/solution1/nnet.cpp:128->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_16 : Operation 111 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j_i1, 1" [nnet_unroll/solution1/nnet.cpp:128->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %9, label %8" [nnet_unroll/solution1/nnet.cpp:128->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i7 %j_i1 to i64" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 114 [1/1] (2.03ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (2.03ns)   --->   "%tmp_5 = add i14 %phi_mul, %tmp_i9_cast" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i14 %tmp_5 to i64" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i19]* @fc_layer2_weights_V, i64 0, i64 %tmp_5_cast" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 118 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr_1 = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i1" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_16 : Operation 120 [2/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 17> : 3.25ns
ST_17 : Operation 121 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_17 : Operation 122 [1/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 18> : 6.38ns
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i19 %fc_layer2_weights_V_1 to i42" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i24 %fc_layer1_out_V_load to i42" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_18 : Operation 125 [1/1] (6.38ns)   --->   "%p_Val2_4 = mul i42 %OP2_V_1_cast, %OP1_V_1_cast" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 19> : 2.99ns
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str31) nounwind" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_12_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_3, i20 0)" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_13_i_cast = sext i42 %p_Val2_4 to i44" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_19 : Operation 129 [1/1] (2.98ns)   --->   "%p_Val2_5 = add i44 %tmp_13_i_cast, %tmp_12_i" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5, i32 20, i32 43)" [nnet_unroll/solution1/nnet.cpp:129->nnet_unroll/solution1/nnet.cpp:162]
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br label %7" [nnet_unroll/solution1/nnet.cpp:128->nnet_unroll/solution1/nnet.cpp:162]

 <State 20> : 7.07ns
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i24 %p_Val2_3 to i23" [nnet_unroll/solution1/nnet.cpp:130->nnet_unroll/solution1/nnet.cpp:162]
ST_20 : Operation 133 [1/1] (2.45ns)   --->   "%tmp_i_i1 = icmp sgt i24 %p_Val2_3, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:131->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (1.37ns)   --->   "%a_V_i_i1 = select i1 %tmp_i_i1, i23 %tmp_10, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:131->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%a_V_i_i1_cast = zext i23 %a_V_i_i1 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:131->nnet_unroll/solution1/nnet.cpp:162]
ST_20 : Operation 136 [1/1] (3.25ns)   --->   "store i24 %a_V_i_i1_cast, i24* %fc_layer2_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:131->nnet_unroll/solution1/nnet.cpp:162]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str30, i32 %tmp_19_i8)" [nnet_unroll/solution1/nnet.cpp:132->nnet_unroll/solution1/nnet.cpp:162]
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "br label %fc_layer1.exit" [nnet_unroll/solution1/nnet.cpp:125->nnet_unroll/solution1/nnet.cpp:162]

 <State 21> : 1.77ns
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ %i_4, %13 ], [ 0, %fc_layer2.exit.preheader ]"
ST_21 : Operation 140 [1/1] (1.30ns)   --->   "%exitcond5_i = icmp eq i4 %i_i1, -6" [nnet_unroll/solution1/nnet.cpp:139->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_21 : Operation 142 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i_i1, 1" [nnet_unroll/solution1/nnet.cpp:139->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %fc_layer3.exit, label %10" [nnet_unroll/solution1/nnet.cpp:139->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str32) nounwind" [nnet_unroll/solution1/nnet.cpp:140->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_18_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str32)" [nnet_unroll/solution1/nnet.cpp:140->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_i1_27 = zext i4 %i_i1 to i64" [nnet_unroll/solution1/nnet.cpp:141->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i4 %i_i1 to i11" [nnet_unroll/solution1/nnet.cpp:141->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%fc_layer3_out_V_addr = getelementptr [10 x i24]* %fc_layer3_out_V, i64 0, i64 %tmp_i1_27" [nnet_unroll/solution1/nnet.cpp:141->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 149 [1/1] (1.76ns)   --->   "br label %11" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "ret void" [nnet_unroll/solution1/nnet.cpp:164]

 <State 22> : 7.01ns
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i24 [ 0, %10 ], [ %tmp_10_i, %12 ]" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%j_i2 = phi i7 [ 0, %10 ], [ %j_4, %12 ]"
ST_22 : Operation 153 [1/1] (2.32ns)   --->   "store i24 %p_Val2_6, i24* %fc_layer3_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_22 : Operation 154 [1/1] (1.48ns)   --->   "%exitcond_i2 = icmp eq i7 %j_i2, -44" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_22 : Operation 156 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j_i2, 1" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %13, label %12" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i7 %j_i2 to i64" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j_i2, i3 0)" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_6 to i11" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j_i2, i1 false)" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %tmp_7 to i11" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_8 = add i11 %p_shl3_cast, %p_shl2_cast" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 164 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_9 = add i11 %tmp_8, %tmp_i1_cast" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %tmp_9 to i64" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_9_cast" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 167 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr_1 = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i2" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_22 : Operation 169 [2/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 23> : 3.25ns
ST_23 : Operation 170 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_23 : Operation 171 [1/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 24> : 6.54ns
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i20 %fc_layer3_weights_V_1 to i43" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i24 %fc_layer2_out_V_load to i43" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_24 : Operation 174 [1/1] (6.54ns)   --->   "%p_Val2_7 = mul i43 %OP2_V_2_cast, %OP1_V_2_cast" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 2.99ns
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str33) nounwind" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_7_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_6, i20 0)" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_8_i_cast = sext i43 %p_Val2_7 to i44" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_25 : Operation 178 [1/1] (2.98ns)   --->   "%p_Val2_8 = add i44 %tmp_8_i_cast, %tmp_7_i" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_10_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_8, i32 20, i32 43)" [nnet_unroll/solution1/nnet.cpp:143->nnet_unroll/solution1/nnet.cpp:163]
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "br label %11" [nnet_unroll/solution1/nnet.cpp:142->nnet_unroll/solution1/nnet.cpp:163]

 <State 26> : 6.14ns
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i24 %p_Val2_6 to i23" [nnet_unroll/solution1/nnet.cpp:144->nnet_unroll/solution1/nnet.cpp:163]
ST_26 : Operation 182 [1/1] (2.45ns)   --->   "%tmp_i_i2 = icmp sgt i24 %p_Val2_6, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:145->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 183 [1/1] (1.37ns)   --->   "%a_V_i_i2 = select i1 %tmp_i_i2, i23 %tmp_11, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:145->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%a_V_i_i2_cast = zext i23 %a_V_i_i2 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet_unroll/solution1/nnet.cpp:145->nnet_unroll/solution1/nnet.cpp:163]
ST_26 : Operation 185 [1/1] (2.32ns)   --->   "store i24 %a_V_i_i2_cast, i24* %fc_layer3_out_V_addr, align 4" [nnet_unroll/solution1/nnet.cpp:145->nnet_unroll/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str32, i32 %tmp_18_i1)" [nnet_unroll/solution1/nnet.cpp:146->nnet_unroll/solution1/nnet.cpp:163]
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "br label %fc_layer2.exit" [nnet_unroll/solution1/nnet.cpp:139->nnet_unroll/solution1/nnet.cpp:163]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pool_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ pool_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ fc_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer3_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28            (call             ) [ 000000000000000000000000000]
StgValue_30            (call             ) [ 000000000000000000000000000]
StgValue_32            (call             ) [ 000000000000000000000000000]
StgValue_34            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_35            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_36            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_37            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_40            (specbitsmap      ) [ 000000000000000000000000000]
StgValue_41            (spectopmodule    ) [ 000000000000000000000000000]
StgValue_42            (call             ) [ 000000000000000000000000000]
StgValue_43            (br               ) [ 000000001111111000000000000]
i_i                    (phi              ) [ 000000000100000000000000000]
exitcond7_i            (icmp             ) [ 000000000111111000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000]
i                      (add              ) [ 000000001111111000000000000]
StgValue_48            (br               ) [ 000000000000000000000000000]
StgValue_49            (specloopname     ) [ 000000000000000000000000000]
tmp_20_i               (specregionbegin  ) [ 000000000011111000000000000]
tmp_i                  (zext             ) [ 000000000000000000000000000]
tmp_i_cast             (zext             ) [ 000000000011110000000000000]
fc_layer1_out_V_addr   (getelementptr    ) [ 000000000011111000000000000]
StgValue_54            (br               ) [ 000000000111111000000000000]
StgValue_55            (br               ) [ 000000000111111111111000000]
p_Val2_s               (phi              ) [ 000000000011111000000000000]
j_i                    (phi              ) [ 000000000010000000000000000]
StgValue_58            (store            ) [ 000000000000000000000000000]
exitcond_i             (icmp             ) [ 000000000111111000000000000]
empty_20               (speclooptripcount) [ 000000000000000000000000000]
j                      (add              ) [ 000000000111111000000000000]
StgValue_62            (br               ) [ 000000000000000000000000000]
tmp_i_21               (zext             ) [ 000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000000]
tmp_2                  (sub              ) [ 000000000000000000000000000]
tmp_3                  (add              ) [ 000000000000000000000000000]
tmp_3_cast             (sext             ) [ 000000000000000000000000000]
fc_layer1_weights_V_s  (getelementptr    ) [ 000000000001000000000000000]
pool_layer2_out_V_ad   (getelementptr    ) [ 000000000001000000000000000]
fc_layer1_weights_V_1  (load             ) [ 000000000000100000000000000]
pool_layer2_out_V_lo   (load             ) [ 000000000000100000000000000]
OP1_V_cast             (sext             ) [ 000000000000000000000000000]
OP2_V_cast             (sext             ) [ 000000000000000000000000000]
p_Val2_1               (mul              ) [ 000000000000010000000000000]
StgValue_80            (specloopname     ) [ 000000000000000000000000000]
tmp_17_i               (bitconcatenate   ) [ 000000000000000000000000000]
tmp_18_i_cast          (sext             ) [ 000000000000000000000000000]
p_Val2_2               (add              ) [ 000000000000000000000000000]
tmp_21_i               (partselect       ) [ 000000000111111000000000000]
StgValue_85            (br               ) [ 000000000111111000000000000]
tmp_4                  (trunc            ) [ 000000000000000000000000000]
tmp_i_i                (icmp             ) [ 000000000000000000000000000]
a_V_i_i                (select           ) [ 000000000000000000000000000]
a_V_i_i_cast           (zext             ) [ 000000000000000000000000000]
StgValue_90            (store            ) [ 000000000000000000000000000]
empty_22               (specregionend    ) [ 000000000000000000000000000]
StgValue_92            (br               ) [ 000000001111111000000000000]
i_i7                   (phi              ) [ 000000000000000100000000000]
exitcond6_i            (icmp             ) [ 000000000000000111111000000]
empty_23               (speclooptripcount) [ 000000000000000000000000000]
i_3                    (add              ) [ 000000000100000111111000000]
StgValue_97            (br               ) [ 000000000000000000000000000]
StgValue_98            (specloopname     ) [ 000000000000000000000000000]
tmp_19_i8              (specregionbegin  ) [ 000000000000000011111000000]
tmp_i9                 (zext             ) [ 000000000000000000000000000]
tmp_i9_cast            (zext             ) [ 000000000000000011110000000]
fc_layer2_out_V_addr   (getelementptr    ) [ 000000000000000011111000000]
StgValue_103           (br               ) [ 000000000000000111111000000]
StgValue_104           (br               ) [ 000000000000000111111111111]
p_Val2_3               (phi              ) [ 000000000000000011111000000]
j_i1                   (phi              ) [ 000000000000000010000000000]
phi_mul                (phi              ) [ 000000000000000010000000000]
StgValue_108           (store            ) [ 000000000000000000000000000]
exitcond_i1            (icmp             ) [ 000000000000000111111000000]
empty_24               (speclooptripcount) [ 000000000000000000000000000]
j_3                    (add              ) [ 000000000000000111111000000]
StgValue_112           (br               ) [ 000000000000000000000000000]
tmp_i1                 (zext             ) [ 000000000000000000000000000]
next_mul               (add              ) [ 000000000000000111111000000]
tmp_5                  (add              ) [ 000000000000000000000000000]
tmp_5_cast             (zext             ) [ 000000000000000000000000000]
fc_layer2_weights_V_s  (getelementptr    ) [ 000000000000000001000000000]
fc_layer1_out_V_addr_1 (getelementptr    ) [ 000000000000000001000000000]
fc_layer2_weights_V_1  (load             ) [ 000000000000000000100000000]
fc_layer1_out_V_load   (load             ) [ 000000000000000000100000000]
OP1_V_1_cast           (sext             ) [ 000000000000000000000000000]
OP2_V_1_cast           (sext             ) [ 000000000000000000000000000]
p_Val2_4               (mul              ) [ 000000000000000000010000000]
StgValue_126           (specloopname     ) [ 000000000000000000000000000]
tmp_12_i               (bitconcatenate   ) [ 000000000000000000000000000]
tmp_13_i_cast          (sext             ) [ 000000000000000000000000000]
p_Val2_5               (add              ) [ 000000000000000000000000000]
tmp_15_i               (partselect       ) [ 000000000000000111111000000]
StgValue_131           (br               ) [ 000000000000000111111000000]
tmp_10                 (trunc            ) [ 000000000000000000000000000]
tmp_i_i1               (icmp             ) [ 000000000000000000000000000]
a_V_i_i1               (select           ) [ 000000000000000000000000000]
a_V_i_i1_cast          (zext             ) [ 000000000000000000000000000]
StgValue_136           (store            ) [ 000000000000000000000000000]
empty_25               (specregionend    ) [ 000000000000000000000000000]
StgValue_138           (br               ) [ 000000000100000111111000000]
i_i1                   (phi              ) [ 000000000000000000000100000]
exitcond5_i            (icmp             ) [ 000000000000000000000111111]
empty_26               (speclooptripcount) [ 000000000000000000000000000]
i_4                    (add              ) [ 000000000000000100000111111]
StgValue_143           (br               ) [ 000000000000000000000000000]
StgValue_144           (specloopname     ) [ 000000000000000000000000000]
tmp_18_i1              (specregionbegin  ) [ 000000000000000000000011111]
tmp_i1_27              (zext             ) [ 000000000000000000000000000]
tmp_i1_cast            (zext             ) [ 000000000000000000000011110]
fc_layer3_out_V_addr   (getelementptr    ) [ 000000000000000000000011111]
StgValue_149           (br               ) [ 000000000000000000000111111]
StgValue_150           (ret              ) [ 000000000000000000000000000]
p_Val2_6               (phi              ) [ 000000000000000000000011111]
j_i2                   (phi              ) [ 000000000000000000000010000]
StgValue_153           (store            ) [ 000000000000000000000000000]
exitcond_i2            (icmp             ) [ 000000000000000000000111111]
empty_28               (speclooptripcount) [ 000000000000000000000000000]
j_4                    (add              ) [ 000000000000000000000111111]
StgValue_157           (br               ) [ 000000000000000000000000000]
tmp_i2                 (zext             ) [ 000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000]
p_shl2_cast            (zext             ) [ 000000000000000000000000000]
tmp_7                  (bitconcatenate   ) [ 000000000000000000000000000]
p_shl3_cast            (zext             ) [ 000000000000000000000000000]
tmp_8                  (add              ) [ 000000000000000000000000000]
tmp_9                  (add              ) [ 000000000000000000000000000]
tmp_9_cast             (zext             ) [ 000000000000000000000000000]
fc_layer3_weights_V_s  (getelementptr    ) [ 000000000000000000000001000]
fc_layer2_out_V_addr_1 (getelementptr    ) [ 000000000000000000000001000]
fc_layer3_weights_V_1  (load             ) [ 000000000000000000000000100]
fc_layer2_out_V_load   (load             ) [ 000000000000000000000000100]
OP1_V_2_cast           (sext             ) [ 000000000000000000000000000]
OP2_V_2_cast           (sext             ) [ 000000000000000000000000000]
p_Val2_7               (mul              ) [ 000000000000000000000000010]
StgValue_175           (specloopname     ) [ 000000000000000000000000000]
tmp_7_i                (bitconcatenate   ) [ 000000000000000000000000000]
tmp_8_i_cast           (sext             ) [ 000000000000000000000000000]
p_Val2_8               (add              ) [ 000000000000000000000000000]
tmp_10_i               (partselect       ) [ 000000000000000000000111111]
StgValue_180           (br               ) [ 000000000000000000000111111]
tmp_11                 (trunc            ) [ 000000000000000000000000000]
tmp_i_i2               (icmp             ) [ 000000000000000000000000000]
a_V_i_i2               (select           ) [ 000000000000000000000000000]
a_V_i_i2_cast          (zext             ) [ 000000000000000000000000000]
StgValue_185           (store            ) [ 000000000000000000000000000]
empty_29               (specregionend    ) [ 000000000000000000000000000]
StgValue_187           (br               ) [ 000000000000000100000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_layer1_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1_out_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_layer2_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2_out_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc_layer1_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer2_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer3_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_weights_31">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer1_weights_29">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_27">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer1_weights_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer1_weights_23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer1_weights_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer1_weights_19">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer1_weights_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer1_weights_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer1_weights_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_layer1_weights_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_layer1_weights_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_layer1_weights_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_layer1_weights_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_layer1_weights_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_layer1_weights_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_layer2_weights_63">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_layer2_weights_61">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_layer2_weights_59">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_layer2_weights_57">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_layer2_weights_55">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_layer2_weights_53">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_layer2_weights_51">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_layer2_weights_49">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_layer2_weights_47">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_layer2_weights_45">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_layer2_weights_43">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_layer2_weights_41">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_layer2_weights_39">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_layer2_weights_37">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_layer2_weights_35">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_layer2_weights_33">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_layer2_weights_31">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_layer2_weights_29">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_layer2_weights_27">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_layer2_weights_25">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_layer2_weights_23">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_layer2_weights_21">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_layer2_weights_19">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_layer2_weights_17">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_layer2_weights_15">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_layer2_weights_13">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_layer2_weights_11">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_layer2_weights_9">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_layer2_weights_7">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_layer2_weights_5">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_layer2_weights_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_layer2_weights_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="fc_layer1_weights_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i24.i20"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="fc_layer1_out_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_58/10 StgValue_90/14 fc_layer1_out_V_load/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="fc_layer1_weights_V_s_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="18" slack="0"/>
<pin id="231" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_weights_V_s/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="17" slack="0"/>
<pin id="236" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="237" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer1_weights_V_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="pool_layer2_out_V_ad_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="24" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer2_out_V_ad/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_layer2_out_V_lo/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="fc_layer2_out_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_108/16 StgValue_136/20 fc_layer2_out_V_load/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="fc_layer2_weights_V_s_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="19" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="14" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_s/16 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="272" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_V_1/16 "/>
</bind>
</comp>

<comp id="274" class="1004" name="fc_layer1_out_V_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr_1/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="fc_layer3_out_V_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_out_V_addr/21 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="0" index="1" bw="24" slack="0"/>
<pin id="292" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/22 StgValue_185/26 "/>
</bind>
</comp>

<comp id="293" class="1004" name="fc_layer3_weights_V_s_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="20" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_s/22 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="303" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer3_weights_V_1/22 "/>
</bind>
</comp>

<comp id="305" class="1004" name="fc_layer2_out_V_addr_1_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr_1/22 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="1"/>
<pin id="315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_i_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Val2_s_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="1"/>
<pin id="326" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Val2_s_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="24" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_i_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="10" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/10 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_i7_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i7 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_i7_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i7/15 "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_Val2_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="1"/>
<pin id="361" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Val2_3_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="24" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/16 "/>
</bind>
</comp>

<comp id="372" class="1005" name="j_i1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i1 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_i1_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i1/16 "/>
</bind>
</comp>

<comp id="383" class="1005" name="phi_mul_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="phi_mul_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="14" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/16 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i_i1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_i1_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/21 "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_Val2_6_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="24" slack="1"/>
<pin id="407" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Val2_6_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="24" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/22 "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_i2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="1"/>
<pin id="420" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i2 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_i2_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i2/22 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_pool_layer2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="24" slack="0"/>
<pin id="432" dir="0" index="2" bw="24" slack="0"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_conv_layer2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="24" slack="0"/>
<pin id="440" dir="0" index="2" bw="24" slack="0"/>
<pin id="441" dir="0" index="3" bw="19" slack="0"/>
<pin id="442" dir="0" index="4" bw="19" slack="0"/>
<pin id="443" dir="0" index="5" bw="19" slack="0"/>
<pin id="444" dir="0" index="6" bw="19" slack="0"/>
<pin id="445" dir="0" index="7" bw="19" slack="0"/>
<pin id="446" dir="0" index="8" bw="19" slack="0"/>
<pin id="447" dir="0" index="9" bw="19" slack="0"/>
<pin id="448" dir="0" index="10" bw="19" slack="0"/>
<pin id="449" dir="0" index="11" bw="19" slack="0"/>
<pin id="450" dir="0" index="12" bw="19" slack="0"/>
<pin id="451" dir="0" index="13" bw="19" slack="0"/>
<pin id="452" dir="0" index="14" bw="19" slack="0"/>
<pin id="453" dir="0" index="15" bw="19" slack="0"/>
<pin id="454" dir="0" index="16" bw="19" slack="0"/>
<pin id="455" dir="0" index="17" bw="19" slack="0"/>
<pin id="456" dir="0" index="18" bw="19" slack="0"/>
<pin id="457" dir="0" index="19" bw="19" slack="0"/>
<pin id="458" dir="0" index="20" bw="19" slack="0"/>
<pin id="459" dir="0" index="21" bw="19" slack="0"/>
<pin id="460" dir="0" index="22" bw="19" slack="0"/>
<pin id="461" dir="0" index="23" bw="19" slack="0"/>
<pin id="462" dir="0" index="24" bw="19" slack="0"/>
<pin id="463" dir="0" index="25" bw="19" slack="0"/>
<pin id="464" dir="0" index="26" bw="19" slack="0"/>
<pin id="465" dir="0" index="27" bw="19" slack="0"/>
<pin id="466" dir="0" index="28" bw="19" slack="0"/>
<pin id="467" dir="0" index="29" bw="19" slack="0"/>
<pin id="468" dir="0" index="30" bw="19" slack="0"/>
<pin id="469" dir="0" index="31" bw="19" slack="0"/>
<pin id="470" dir="0" index="32" bw="19" slack="0"/>
<pin id="471" dir="0" index="33" bw="19" slack="0"/>
<pin id="472" dir="0" index="34" bw="19" slack="0"/>
<pin id="473" dir="0" index="35" bw="20" slack="0"/>
<pin id="474" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_pool_layer1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="0" slack="0"/>
<pin id="513" dir="0" index="1" bw="24" slack="0"/>
<pin id="514" dir="0" index="2" bw="24" slack="0"/>
<pin id="515" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_conv_layer1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="24" slack="0"/>
<pin id="522" dir="0" index="2" bw="20" slack="0"/>
<pin id="523" dir="0" index="3" bw="19" slack="0"/>
<pin id="524" dir="0" index="4" bw="19" slack="0"/>
<pin id="525" dir="0" index="5" bw="19" slack="0"/>
<pin id="526" dir="0" index="6" bw="19" slack="0"/>
<pin id="527" dir="0" index="7" bw="19" slack="0"/>
<pin id="528" dir="0" index="8" bw="19" slack="0"/>
<pin id="529" dir="0" index="9" bw="19" slack="0"/>
<pin id="530" dir="0" index="10" bw="19" slack="0"/>
<pin id="531" dir="0" index="11" bw="19" slack="0"/>
<pin id="532" dir="0" index="12" bw="19" slack="0"/>
<pin id="533" dir="0" index="13" bw="19" slack="0"/>
<pin id="534" dir="0" index="14" bw="19" slack="0"/>
<pin id="535" dir="0" index="15" bw="19" slack="0"/>
<pin id="536" dir="0" index="16" bw="19" slack="0"/>
<pin id="537" dir="0" index="17" bw="19" slack="0"/>
<pin id="538" dir="0" index="18" bw="19" slack="0"/>
<pin id="539" dir="0" index="19" bw="21" slack="0"/>
<pin id="540" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exitcond7_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_i_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="exitcond_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="j_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_i_21_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_21/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="0"/>
<pin id="601" dir="0" index="1" bw="10" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_shl_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="17" slack="0"/>
<pin id="609" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="13" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_shl1_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="13" slack="0"/>
<pin id="621" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="17" slack="0"/>
<pin id="625" dir="0" index="1" bw="13" slack="0"/>
<pin id="626" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="0" index="1" bw="7" slack="1"/>
<pin id="632" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_3_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="18" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="OP1_V_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="18" slack="1"/>
<pin id="641" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="OP2_V_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="24" slack="1"/>
<pin id="644" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_17_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="44" slack="0"/>
<pin id="647" dir="0" index="1" bw="24" slack="3"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_18_i_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="41" slack="1"/>
<pin id="655" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_i_cast/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Val2_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="41" slack="0"/>
<pin id="658" dir="0" index="1" bw="44" slack="0"/>
<pin id="659" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_21_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="24" slack="0"/>
<pin id="664" dir="0" index="1" bw="44" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i/13 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="24" slack="1"/>
<pin id="674" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="1"/>
<pin id="678" dir="0" index="1" bw="24" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/14 "/>
</bind>
</comp>

<comp id="682" class="1004" name="a_V_i_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="23" slack="0"/>
<pin id="685" dir="0" index="2" bw="23" slack="0"/>
<pin id="686" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="a_V_i_i_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="23" slack="0"/>
<pin id="692" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i_cast/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="exitcond6_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i/15 "/>
</bind>
</comp>

<comp id="701" class="1004" name="i_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_i9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_i9_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="0"/>
<pin id="714" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9_cast/15 "/>
</bind>
</comp>

<comp id="716" class="1004" name="exitcond_i1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="0"/>
<pin id="718" dir="0" index="1" bw="7" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="j_3_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/16 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_i1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/16 "/>
</bind>
</comp>

<comp id="733" class="1004" name="next_mul_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="14" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/16 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="14" slack="0"/>
<pin id="741" dir="0" index="1" bw="7" slack="1"/>
<pin id="742" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_5_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/16 "/>
</bind>
</comp>

<comp id="749" class="1004" name="OP1_V_1_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="19" slack="1"/>
<pin id="751" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast/18 "/>
</bind>
</comp>

<comp id="752" class="1004" name="OP2_V_1_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="1"/>
<pin id="754" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/18 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_12_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="44" slack="0"/>
<pin id="757" dir="0" index="1" bw="24" slack="3"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/19 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_13_i_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="42" slack="1"/>
<pin id="765" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_i_cast/19 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_Val2_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="42" slack="0"/>
<pin id="768" dir="0" index="1" bw="44" slack="0"/>
<pin id="769" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/19 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_15_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="24" slack="0"/>
<pin id="774" dir="0" index="1" bw="44" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="7" slack="0"/>
<pin id="777" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/19 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_10_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="1"/>
<pin id="784" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_i_i1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="24" slack="1"/>
<pin id="788" dir="0" index="1" bw="24" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/20 "/>
</bind>
</comp>

<comp id="792" class="1004" name="a_V_i_i1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="23" slack="0"/>
<pin id="795" dir="0" index="2" bw="23" slack="0"/>
<pin id="796" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i1/20 "/>
</bind>
</comp>

<comp id="800" class="1004" name="a_V_i_i1_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="23" slack="0"/>
<pin id="802" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i1_cast/20 "/>
</bind>
</comp>

<comp id="805" class="1004" name="exitcond5_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/21 "/>
</bind>
</comp>

<comp id="811" class="1004" name="i_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/21 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_i1_27_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_27/21 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_i1_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="0"/>
<pin id="824" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/21 "/>
</bind>
</comp>

<comp id="826" class="1004" name="exitcond_i2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="0" index="1" bw="7" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/22 "/>
</bind>
</comp>

<comp id="832" class="1004" name="j_4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/22 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_i2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/22 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_6_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="0" index="1" bw="7" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_shl2_cast_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/22 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="7" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_shl3_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/22 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_8_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="10" slack="0"/>
<pin id="870" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/22 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_9_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="0" index="1" bw="4" slack="1"/>
<pin id="876" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/22 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_9_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="11" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/22 "/>
</bind>
</comp>

<comp id="883" class="1004" name="OP1_V_2_cast_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="20" slack="1"/>
<pin id="885" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast/24 "/>
</bind>
</comp>

<comp id="886" class="1004" name="OP2_V_2_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="24" slack="1"/>
<pin id="888" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/24 "/>
</bind>
</comp>

<comp id="889" class="1004" name="p_Val2_7_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="24" slack="0"/>
<pin id="891" dir="0" index="1" bw="20" slack="0"/>
<pin id="892" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_7_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="44" slack="0"/>
<pin id="897" dir="0" index="1" bw="24" slack="3"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i/25 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_8_i_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="43" slack="1"/>
<pin id="905" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast/25 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_Val2_8_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="43" slack="0"/>
<pin id="908" dir="0" index="1" bw="44" slack="0"/>
<pin id="909" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/25 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_10_i_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="24" slack="0"/>
<pin id="914" dir="0" index="1" bw="44" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="0" index="3" bw="7" slack="0"/>
<pin id="917" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/25 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_11_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="24" slack="1"/>
<pin id="924" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/26 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_i_i2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="24" slack="1"/>
<pin id="928" dir="0" index="1" bw="24" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i2/26 "/>
</bind>
</comp>

<comp id="932" class="1004" name="a_V_i_i2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="23" slack="0"/>
<pin id="935" dir="0" index="2" bw="23" slack="0"/>
<pin id="936" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i2/26 "/>
</bind>
</comp>

<comp id="940" class="1004" name="a_V_i_i2_cast_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="23" slack="0"/>
<pin id="942" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i2_cast/26 "/>
</bind>
</comp>

<comp id="945" class="1007" name="p_Val2_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="24" slack="0"/>
<pin id="947" dir="0" index="1" bw="18" slack="0"/>
<pin id="948" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/12 "/>
</bind>
</comp>

<comp id="951" class="1007" name="p_Val2_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="24" slack="0"/>
<pin id="953" dir="0" index="1" bw="19" slack="0"/>
<pin id="954" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/18 "/>
</bind>
</comp>

<comp id="960" class="1005" name="i_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="7" slack="0"/>
<pin id="962" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_i_cast_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="18" slack="1"/>
<pin id="967" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="970" class="1005" name="fc_layer1_out_V_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="1"/>
<pin id="972" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="j_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="0"/>
<pin id="980" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="983" class="1005" name="fc_layer1_weights_V_s_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="17" slack="1"/>
<pin id="985" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_s "/>
</bind>
</comp>

<comp id="988" class="1005" name="pool_layer2_out_V_ad_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="1"/>
<pin id="990" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer2_out_V_ad "/>
</bind>
</comp>

<comp id="993" class="1005" name="fc_layer1_weights_V_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="18" slack="1"/>
<pin id="995" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="pool_layer2_out_V_lo_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="24" slack="1"/>
<pin id="1000" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer2_out_V_lo "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_Val2_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="41" slack="1"/>
<pin id="1005" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_21_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="24" slack="1"/>
<pin id="1010" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="1016" class="1005" name="i_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="0"/>
<pin id="1018" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_i9_cast_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="14" slack="1"/>
<pin id="1023" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i9_cast "/>
</bind>
</comp>

<comp id="1026" class="1005" name="fc_layer2_out_V_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="1"/>
<pin id="1028" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr "/>
</bind>
</comp>

<comp id="1034" class="1005" name="j_3_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="7" slack="0"/>
<pin id="1036" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="next_mul_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="14" slack="0"/>
<pin id="1041" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1044" class="1005" name="fc_layer2_weights_V_s_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="14" slack="1"/>
<pin id="1046" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_s "/>
</bind>
</comp>

<comp id="1049" class="1005" name="fc_layer1_out_V_addr_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="1"/>
<pin id="1051" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="fc_layer2_weights_V_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="19" slack="1"/>
<pin id="1056" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="fc_layer1_out_V_load_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="24" slack="1"/>
<pin id="1061" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_load "/>
</bind>
</comp>

<comp id="1064" class="1005" name="p_Val2_4_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="42" slack="1"/>
<pin id="1066" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_15_i_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="24" slack="1"/>
<pin id="1071" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1077" class="1005" name="i_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="0"/>
<pin id="1079" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_i1_cast_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="1"/>
<pin id="1084" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_cast "/>
</bind>
</comp>

<comp id="1087" class="1005" name="fc_layer3_out_V_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="1"/>
<pin id="1089" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_out_V_addr "/>
</bind>
</comp>

<comp id="1095" class="1005" name="j_4_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="7" slack="0"/>
<pin id="1097" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="fc_layer3_weights_V_s_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_s "/>
</bind>
</comp>

<comp id="1105" class="1005" name="fc_layer2_out_V_addr_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="7" slack="1"/>
<pin id="1107" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="fc_layer3_weights_V_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="20" slack="1"/>
<pin id="1112" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="fc_layer2_out_V_load_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="24" slack="1"/>
<pin id="1117" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_load "/>
</bind>
</comp>

<comp id="1120" class="1005" name="p_Val2_7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="43" slack="1"/>
<pin id="1122" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_10_i_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="24" slack="1"/>
<pin id="1127" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="152" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="232"><net_src comp="116" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="152" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="152" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="152" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="267"><net_src comp="118" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="152" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="152" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="152" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="298"><net_src comp="120" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="152" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="152" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="316"><net_src comp="136" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="154" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="336"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="340"><net_src comp="156" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="136" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="154" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="371"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="375"><net_src comp="136" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="192" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="198" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="154" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="417"><net_src comp="409" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="421"><net_src comp="136" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="128" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="2" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="475"><net_src comp="126" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="476"><net_src comp="2" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="477"><net_src comp="4" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="437" pin=5"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="437" pin=6"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="437" pin=7"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="437" pin=8"/></net>

<net id="484"><net_src comp="62" pin="0"/><net_sink comp="437" pin=9"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="437" pin=10"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="437" pin=11"/></net>

<net id="487"><net_src comp="68" pin="0"/><net_sink comp="437" pin=12"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="437" pin=13"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="437" pin=14"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="437" pin=15"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="437" pin=16"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="437" pin=17"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="437" pin=18"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="437" pin=19"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="437" pin=20"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="437" pin=21"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="437" pin=22"/></net>

<net id="498"><net_src comp="90" pin="0"/><net_sink comp="437" pin=23"/></net>

<net id="499"><net_src comp="92" pin="0"/><net_sink comp="437" pin=24"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="437" pin=25"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="437" pin=26"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="437" pin=27"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="437" pin=28"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="437" pin=29"/></net>

<net id="505"><net_src comp="104" pin="0"/><net_sink comp="437" pin=30"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="437" pin=31"/></net>

<net id="507"><net_src comp="108" pin="0"/><net_sink comp="437" pin=32"/></net>

<net id="508"><net_src comp="110" pin="0"/><net_sink comp="437" pin=33"/></net>

<net id="509"><net_src comp="112" pin="0"/><net_sink comp="437" pin=34"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="437" pin=35"/></net>

<net id="516"><net_src comp="124" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="4" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="0" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="541"><net_src comp="122" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="542"><net_src comp="0" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="544"><net_src comp="16" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="545"><net_src comp="18" pin="0"/><net_sink comp="519" pin=4"/></net>

<net id="546"><net_src comp="20" pin="0"/><net_sink comp="519" pin=5"/></net>

<net id="547"><net_src comp="22" pin="0"/><net_sink comp="519" pin=6"/></net>

<net id="548"><net_src comp="24" pin="0"/><net_sink comp="519" pin=7"/></net>

<net id="549"><net_src comp="26" pin="0"/><net_sink comp="519" pin=8"/></net>

<net id="550"><net_src comp="28" pin="0"/><net_sink comp="519" pin=9"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="519" pin=10"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="519" pin=11"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="519" pin=12"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="519" pin=13"/></net>

<net id="555"><net_src comp="38" pin="0"/><net_sink comp="519" pin=14"/></net>

<net id="556"><net_src comp="40" pin="0"/><net_sink comp="519" pin=15"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="519" pin=16"/></net>

<net id="558"><net_src comp="44" pin="0"/><net_sink comp="519" pin=17"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="519" pin=18"/></net>

<net id="560"><net_src comp="48" pin="0"/><net_sink comp="519" pin=19"/></net>

<net id="565"><net_src comp="317" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="138" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="317" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="144" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="317" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="581"><net_src comp="317" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="341" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="158" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="341" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="162" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="341" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="604"><net_src comp="164" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="341" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="136" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="166" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="341" pin="4"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="168" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="607" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="650"><net_src comp="172" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="324" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="174" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="645" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="176" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="178" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="180" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="675"><net_src comp="324" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="324" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="154" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="182" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="699"><net_src comp="352" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="186" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="352" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="144" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="352" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="715"><net_src comp="352" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="376" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="138" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="376" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="144" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="376" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="737"><net_src comp="387" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="194" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="387" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="760"><net_src comp="172" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="359" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="174" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="755" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="176" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="178" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="180" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="359" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="359" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="154" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="782" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="182" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="809"><net_src comp="398" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="200" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="398" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="204" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="398" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="825"><net_src comp="398" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="422" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="186" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="422" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="144" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="422" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="848"><net_src comp="208" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="422" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="168" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="843" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="210" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="422" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="212" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="866"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="851" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="883" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="172" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="405" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="174" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="895" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="918"><net_src comp="176" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="906" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="178" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="180" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="925"><net_src comp="405" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="405" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="154" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="937"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="922" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="182" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="943"><net_src comp="932" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="949"><net_src comp="642" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="639" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="752" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="749" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="963"><net_src comp="567" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="968"><net_src comp="578" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="973"><net_src comp="216" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="981"><net_src comp="588" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="986"><net_src comp="227" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="991"><net_src comp="239" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="996"><net_src comp="234" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1001"><net_src comp="246" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1006"><net_src comp="945" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1011"><net_src comp="662" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1019"><net_src comp="701" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1024"><net_src comp="712" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1029"><net_src comp="251" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1037"><net_src comp="722" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1042"><net_src comp="733" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1047"><net_src comp="262" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1052"><net_src comp="274" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1057"><net_src comp="269" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1062"><net_src comp="223" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1067"><net_src comp="951" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1072"><net_src comp="772" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1080"><net_src comp="811" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1085"><net_src comp="822" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1090"><net_src comp="282" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1098"><net_src comp="832" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1103"><net_src comp="293" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1108"><net_src comp="305" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1113"><net_src comp="300" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1118"><net_src comp="258" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1123"><net_src comp="889" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1128"><net_src comp="912" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="409" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer1_out_V | {1 2 }
	Port: conv_layer2_out_V | {5 6 }
	Port: pool_layer1_out_V | {3 4 }
	Port: pool_layer2_out_V | {7 8 }
	Port: fc_layer1_out_V | {10 14 }
	Port: fc_layer2_out_V | {16 20 }
	Port: fc_layer3_out_V | {22 26 }
 - Input state : 
	Port: nnet : conv_layer1_out_V | {3 4 }
	Port: nnet : conv_layer2_out_V | {7 8 }
	Port: nnet : pool_layer1_out_V | {5 6 }
	Port: nnet : pool_layer2_out_V | {10 11 }
	Port: nnet : fc_layer1_out_V | {16 17 }
	Port: nnet : fc_layer2_out_V | {22 23 }
	Port: nnet : image_V | {1 2 }
	Port: nnet : conv_layer1_weights_31 | {1 2 }
	Port: nnet : conv_layer1_weights_29 | {1 2 }
	Port: nnet : conv_layer1_weights_27 | {1 2 }
	Port: nnet : conv_layer1_weights_25 | {1 2 }
	Port: nnet : conv_layer1_weights_23 | {1 2 }
	Port: nnet : conv_layer1_weights_21 | {1 2 }
	Port: nnet : conv_layer1_weights_19 | {1 2 }
	Port: nnet : conv_layer1_weights_17 | {1 2 }
	Port: nnet : conv_layer1_weights_15 | {1 2 }
	Port: nnet : conv_layer1_weights_13 | {1 2 }
	Port: nnet : conv_layer1_weights_11 | {1 2 }
	Port: nnet : conv_layer1_weights_9 | {1 2 }
	Port: nnet : conv_layer1_weights_7 | {1 2 }
	Port: nnet : conv_layer1_weights_5 | {1 2 }
	Port: nnet : conv_layer1_weights_3 | {1 2 }
	Port: nnet : conv_layer1_weights_1 | {1 2 }
	Port: nnet : conv_layer1_bias_V | {1 2 }
	Port: nnet : conv_layer2_weights_63 | {5 6 }
	Port: nnet : conv_layer2_weights_61 | {5 6 }
	Port: nnet : conv_layer2_weights_59 | {5 6 }
	Port: nnet : conv_layer2_weights_57 | {5 6 }
	Port: nnet : conv_layer2_weights_55 | {5 6 }
	Port: nnet : conv_layer2_weights_53 | {5 6 }
	Port: nnet : conv_layer2_weights_51 | {5 6 }
	Port: nnet : conv_layer2_weights_49 | {5 6 }
	Port: nnet : conv_layer2_weights_47 | {5 6 }
	Port: nnet : conv_layer2_weights_45 | {5 6 }
	Port: nnet : conv_layer2_weights_43 | {5 6 }
	Port: nnet : conv_layer2_weights_41 | {5 6 }
	Port: nnet : conv_layer2_weights_39 | {5 6 }
	Port: nnet : conv_layer2_weights_37 | {5 6 }
	Port: nnet : conv_layer2_weights_35 | {5 6 }
	Port: nnet : conv_layer2_weights_33 | {5 6 }
	Port: nnet : conv_layer2_weights_31 | {5 6 }
	Port: nnet : conv_layer2_weights_29 | {5 6 }
	Port: nnet : conv_layer2_weights_27 | {5 6 }
	Port: nnet : conv_layer2_weights_25 | {5 6 }
	Port: nnet : conv_layer2_weights_23 | {5 6 }
	Port: nnet : conv_layer2_weights_21 | {5 6 }
	Port: nnet : conv_layer2_weights_19 | {5 6 }
	Port: nnet : conv_layer2_weights_17 | {5 6 }
	Port: nnet : conv_layer2_weights_15 | {5 6 }
	Port: nnet : conv_layer2_weights_13 | {5 6 }
	Port: nnet : conv_layer2_weights_11 | {5 6 }
	Port: nnet : conv_layer2_weights_9 | {5 6 }
	Port: nnet : conv_layer2_weights_7 | {5 6 }
	Port: nnet : conv_layer2_weights_5 | {5 6 }
	Port: nnet : conv_layer2_weights_3 | {5 6 }
	Port: nnet : conv_layer2_weights_1 | {5 6 }
	Port: nnet : conv_layer2_bias_V | {5 6 }
	Port: nnet : fc_layer1_weights_V | {10 11 }
	Port: nnet : fc_layer2_weights_V | {16 17 }
	Port: nnet : fc_layer3_weights_V | {22 23 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond7_i : 1
		i : 1
		StgValue_48 : 2
		tmp_i : 1
		tmp_i_cast : 1
		fc_layer1_out_V_addr : 2
	State 10
		StgValue_58 : 1
		exitcond_i : 1
		j : 1
		StgValue_62 : 2
		tmp_i_21 : 1
		tmp : 1
		p_shl_cast : 2
		tmp_1 : 1
		p_shl1_cast : 2
		tmp_2 : 3
		tmp_3 : 4
		tmp_3_cast : 5
		fc_layer1_weights_V_s : 6
		fc_layer1_weights_V_1 : 7
		pool_layer2_out_V_ad : 2
		pool_layer2_out_V_lo : 3
	State 11
	State 12
		p_Val2_1 : 1
	State 13
		p_Val2_2 : 1
		tmp_21_i : 2
	State 14
		a_V_i_i : 1
		a_V_i_i_cast : 2
		StgValue_90 : 3
	State 15
		exitcond6_i : 1
		i_3 : 1
		StgValue_97 : 2
		tmp_i9 : 1
		tmp_i9_cast : 1
		fc_layer2_out_V_addr : 2
	State 16
		StgValue_108 : 1
		exitcond_i1 : 1
		j_3 : 1
		StgValue_112 : 2
		tmp_i1 : 1
		next_mul : 1
		tmp_5 : 1
		tmp_5_cast : 2
		fc_layer2_weights_V_s : 3
		fc_layer2_weights_V_1 : 4
		fc_layer1_out_V_addr_1 : 2
		fc_layer1_out_V_load : 3
	State 17
	State 18
		p_Val2_4 : 1
	State 19
		p_Val2_5 : 1
		tmp_15_i : 2
	State 20
		a_V_i_i1 : 1
		a_V_i_i1_cast : 2
		StgValue_136 : 3
	State 21
		exitcond5_i : 1
		i_4 : 1
		StgValue_143 : 2
		tmp_i1_27 : 1
		tmp_i1_cast : 1
		fc_layer3_out_V_addr : 2
	State 22
		StgValue_153 : 1
		exitcond_i2 : 1
		j_4 : 1
		StgValue_157 : 2
		tmp_i2 : 1
		tmp_6 : 1
		p_shl2_cast : 2
		tmp_7 : 1
		p_shl3_cast : 2
		tmp_8 : 3
		tmp_9 : 4
		tmp_9_cast : 5
		fc_layer3_weights_V_s : 6
		fc_layer3_weights_V_1 : 7
		fc_layer2_out_V_addr_1 : 2
		fc_layer2_out_V_load : 3
	State 23
	State 24
		p_Val2_7 : 1
	State 25
		p_Val2_8 : 1
		tmp_10_i : 2
	State 26
		a_V_i_i2 : 1
		a_V_i_i2_cast : 2
		StgValue_185 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          | grp_pool_layer2_fu_429 |    0    | 19.6572 |   4617  |   4606  |
|   call   | grp_conv_layer2_fu_437 |    32   |  63.847 |   3477  |   3362  |
|          | grp_pool_layer1_fu_511 |    0    | 18.9247 |   2583  |   2582  |
|          | grp_conv_layer1_fu_519 |    16   |  65.453 |   1959  |   1830  |
|----------|------------------------|---------|---------|---------|---------|
|          |        i_fu_567        |    0    |    0    |    0    |    15   |
|          |        j_fu_588        |    0    |    0    |    0    |    17   |
|          |      tmp_3_fu_629      |    0    |    0    |    0    |    11   |
|          |     p_Val2_2_fu_656    |    0    |    0    |    0    |    51   |
|          |       i_3_fu_701       |    0    |    0    |    0    |    15   |
|          |       j_3_fu_722       |    0    |    0    |    0    |    15   |
|    add   |     next_mul_fu_733    |    0    |    0    |    0    |    21   |
|          |      tmp_5_fu_739      |    0    |    0    |    0    |    21   |
|          |     p_Val2_5_fu_766    |    0    |    0    |    0    |    51   |
|          |       i_4_fu_811       |    0    |    0    |    0    |    13   |
|          |       j_4_fu_832       |    0    |    0    |    0    |    15   |
|          |      tmp_8_fu_867      |    0    |    0    |    0    |    11   |
|          |      tmp_9_fu_873      |    0    |    0    |    0    |    11   |
|          |     p_Val2_8_fu_906    |    0    |    0    |    0    |    51   |
|----------|------------------------|---------|---------|---------|---------|
|          |   exitcond7_i_fu_561   |    0    |    0    |    0    |    11   |
|          |    exitcond_i_fu_582   |    0    |    0    |    0    |    13   |
|          |     tmp_i_i_fu_676     |    0    |    0    |    0    |    18   |
|          |   exitcond6_i_fu_695   |    0    |    0    |    0    |    11   |
|   icmp   |   exitcond_i1_fu_716   |    0    |    0    |    0    |    11   |
|          |     tmp_i_i1_fu_786    |    0    |    0    |    0    |    18   |
|          |   exitcond5_i_fu_805   |    0    |    0    |    0    |    9    |
|          |   exitcond_i2_fu_826   |    0    |    0    |    0    |    11   |
|          |     tmp_i_i2_fu_926    |    0    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|---------|
|          |     a_V_i_i_fu_682     |    0    |    0    |    0    |    23   |
|  select  |     a_V_i_i1_fu_792    |    0    |    0    |    0    |    23   |
|          |     a_V_i_i2_fu_932    |    0    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|---------|
|          |     p_Val2_7_fu_889    |    1    |    0    |    0    |    40   |
|    mul   |     p_Val2_1_fu_945    |    1    |    0    |    0    |    0    |
|          |     p_Val2_4_fu_951    |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |      tmp_2_fu_623      |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_i_fu_573      |    0    |    0    |    0    |    0    |
|          |    tmp_i_cast_fu_578   |    0    |    0    |    0    |    0    |
|          |     tmp_i_21_fu_594    |    0    |    0    |    0    |    0    |
|          |    p_shl_cast_fu_607   |    0    |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_619   |    0    |    0    |    0    |    0    |
|          |   a_V_i_i_cast_fu_690  |    0    |    0    |    0    |    0    |
|          |      tmp_i9_fu_707     |    0    |    0    |    0    |    0    |
|          |   tmp_i9_cast_fu_712   |    0    |    0    |    0    |    0    |
|   zext   |      tmp_i1_fu_728     |    0    |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_744   |    0    |    0    |    0    |    0    |
|          |  a_V_i_i1_cast_fu_800  |    0    |    0    |    0    |    0    |
|          |    tmp_i1_27_fu_817    |    0    |    0    |    0    |    0    |
|          |   tmp_i1_cast_fu_822   |    0    |    0    |    0    |    0    |
|          |      tmp_i2_fu_838     |    0    |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_851   |    0    |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_863   |    0    |    0    |    0    |    0    |
|          |    tmp_9_cast_fu_878   |    0    |    0    |    0    |    0    |
|          |  a_V_i_i2_cast_fu_940  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp_fu_599       |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_611      |    0    |    0    |    0    |    0    |
|          |     tmp_17_i_fu_645    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_12_i_fu_755    |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_843      |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_855      |    0    |    0    |    0    |    0    |
|          |     tmp_7_i_fu_895     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    tmp_3_cast_fu_634   |    0    |    0    |    0    |    0    |
|          |    OP1_V_cast_fu_639   |    0    |    0    |    0    |    0    |
|          |    OP2_V_cast_fu_642   |    0    |    0    |    0    |    0    |
|          |  tmp_18_i_cast_fu_653  |    0    |    0    |    0    |    0    |
|   sext   |   OP1_V_1_cast_fu_749  |    0    |    0    |    0    |    0    |
|          |   OP2_V_1_cast_fu_752  |    0    |    0    |    0    |    0    |
|          |  tmp_13_i_cast_fu_763  |    0    |    0    |    0    |    0    |
|          |   OP1_V_2_cast_fu_883  |    0    |    0    |    0    |    0    |
|          |   OP2_V_2_cast_fu_886  |    0    |    0    |    0    |    0    |
|          |   tmp_8_i_cast_fu_903  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |     tmp_21_i_fu_662    |    0    |    0    |    0    |    0    |
|partselect|     tmp_15_i_fu_772    |    0    |    0    |    0    |    0    |
|          |     tmp_10_i_fu_912    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_4_fu_672      |    0    |    0    |    0    |    0    |
|   trunc  |      tmp_10_fu_782     |    0    |    0    |    0    |    0    |
|          |      tmp_11_fu_922     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    51   | 167.882 |  12636  |  12938  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  conv_layer1_bias_V  |    0   |   21   |    3   |
| conv_layer1_weights_1|    0   |   19   |    3   |
|conv_layer1_weights_11|    0   |   19   |    3   |
|conv_layer1_weights_13|    0   |   19   |    3   |
|conv_layer1_weights_15|    0   |   19   |    3   |
|conv_layer1_weights_17|    0   |   19   |    3   |
|conv_layer1_weights_19|    0   |   19   |    3   |
|conv_layer1_weights_21|    0   |   19   |    3   |
|conv_layer1_weights_23|    0   |   19   |    3   |
|conv_layer1_weights_25|    0   |   19   |    3   |
|conv_layer1_weights_27|    0   |   19   |    3   |
|conv_layer1_weights_29|    0   |   19   |    3   |
| conv_layer1_weights_3|    0   |   19   |    3   |
|conv_layer1_weights_31|    0   |   19   |    3   |
| conv_layer1_weights_5|    0   |   19   |    3   |
| conv_layer1_weights_7|    0   |   19   |    3   |
| conv_layer1_weights_9|    0   |   19   |    3   |
|  conv_layer2_bias_V  |    0   |   20   |    5   |
| conv_layer2_weights_1|    0   |   19   |    5   |
|conv_layer2_weights_11|    0   |   19   |    5   |
|conv_layer2_weights_13|    0   |   19   |    5   |
|conv_layer2_weights_15|    0   |   19   |    5   |
|conv_layer2_weights_17|    0   |   19   |    5   |
|conv_layer2_weights_19|    0   |   19   |    5   |
|conv_layer2_weights_21|    0   |   19   |    5   |
|conv_layer2_weights_23|    0   |   19   |    5   |
|conv_layer2_weights_25|    0   |   19   |    5   |
|conv_layer2_weights_27|    0   |   19   |    5   |
|conv_layer2_weights_29|    0   |   19   |    5   |
| conv_layer2_weights_3|    0   |   19   |    5   |
|conv_layer2_weights_31|    0   |   19   |    5   |
|conv_layer2_weights_33|    0   |   19   |    5   |
|conv_layer2_weights_35|    0   |   19   |    5   |
|conv_layer2_weights_37|    0   |   19   |    5   |
|conv_layer2_weights_39|    0   |   19   |    5   |
|conv_layer2_weights_41|    0   |   19   |    5   |
|conv_layer2_weights_43|    0   |   19   |    5   |
|conv_layer2_weights_45|    0   |   19   |    5   |
|conv_layer2_weights_47|    0   |   19   |    5   |
|conv_layer2_weights_49|    0   |   19   |    5   |
| conv_layer2_weights_5|    0   |   19   |    5   |
|conv_layer2_weights_51|    0   |   19   |    5   |
|conv_layer2_weights_53|    0   |   19   |    5   |
|conv_layer2_weights_55|    0   |   19   |    5   |
|conv_layer2_weights_57|    0   |   19   |    5   |
|conv_layer2_weights_59|    0   |   19   |    5   |
|conv_layer2_weights_61|    0   |   19   |    5   |
|conv_layer2_weights_63|    0   |   19   |    5   |
| conv_layer2_weights_7|    0   |   19   |    5   |
| conv_layer2_weights_9|    0   |   19   |    5   |
|  fc_layer1_weights_V |   144  |    0   |    0   |
|  fc_layer2_weights_V |   19   |    0   |    0   |
|  fc_layer3_weights_V |    2   |    0   |    0   |
|        image_V       |   16   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   181  |   953  |   216  |
+----------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|fc_layer1_out_V_addr_1_reg_1049|    7   |
|  fc_layer1_out_V_addr_reg_970 |    7   |
| fc_layer1_out_V_load_reg_1059 |   24   |
| fc_layer1_weights_V_1_reg_993 |   18   |
| fc_layer1_weights_V_s_reg_983 |   17   |
|fc_layer2_out_V_addr_1_reg_1105|    7   |
| fc_layer2_out_V_addr_reg_1026 |    7   |
| fc_layer2_out_V_load_reg_1115 |   24   |
| fc_layer2_weights_V_1_reg_1054|   19   |
| fc_layer2_weights_V_s_reg_1044|   14   |
| fc_layer3_out_V_addr_reg_1087 |    4   |
| fc_layer3_weights_V_1_reg_1110|   20   |
| fc_layer3_weights_V_s_reg_1100|   10   |
|          i_3_reg_1016         |    7   |
|          i_4_reg_1077         |    4   |
|          i_i1_reg_394         |    4   |
|          i_i7_reg_348         |    7   |
|          i_i_reg_313          |    7   |
|           i_reg_960           |    7   |
|          j_3_reg_1034         |    7   |
|          j_4_reg_1095         |    7   |
|          j_i1_reg_372         |    7   |
|          j_i2_reg_418         |    7   |
|          j_i_reg_337          |   10   |
|           j_reg_978           |   10   |
|       next_mul_reg_1039       |   14   |
|       p_Val2_1_reg_1003       |   41   |
|        p_Val2_3_reg_359       |   24   |
|       p_Val2_4_reg_1064       |   42   |
|        p_Val2_6_reg_405       |   24   |
|       p_Val2_7_reg_1120       |   43   |
|        p_Val2_s_reg_324       |   24   |
|        phi_mul_reg_383        |   14   |
|  pool_layer2_out_V_ad_reg_988 |   10   |
|  pool_layer2_out_V_lo_reg_998 |   24   |
|       tmp_10_i_reg_1125       |   24   |
|       tmp_15_i_reg_1069       |   24   |
|       tmp_21_i_reg_1008       |   24   |
|      tmp_i1_cast_reg_1082     |   11   |
|      tmp_i9_cast_reg_1021     |   14   |
|       tmp_i_cast_reg_965      |   18   |
+-------------------------------+--------+
|             Total             |   637  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_223 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_234 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_246 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_258 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_258 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_289 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_300 |  p0  |   2  |  10  |   20   ||    9    |
|  p_Val2_s_reg_324 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_3_reg_359 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_6_reg_405 |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |   167  |  12636 |  12938 |
|   Memory  |   181  |    -   |    -   |   953  |   216  |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   181  |   51   |   189  |  14226 |  13274 |
+-----------+--------+--------+--------+--------+--------+
