
Servomotor_Test_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3ec  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800b5d0  0800b5d0  0000c5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba74  0800ba74  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ba74  0800ba74  0000ca74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba7c  0800ba7c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba7c  0800ba7c  0000ca7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba80  0800ba80  0000ca80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ba84  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d4  0800bc58  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0800bc58  0000d4f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018537  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000325f  00000000  00000000  0002573b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  000289a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000103f  00000000  00000000  00029e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000288ba  00000000  00000000  0002aeaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b16  00000000  00000000  00053769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101669  00000000  00000000  0006d27f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016e8e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006df4  00000000  00000000  0016e92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00175720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b5b4 	.word	0x0800b5b4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800b5b4 	.word	0x0800b5b4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MPU6050_Init>:



//Initialize MPU6050
MPU6050_STATE_t MPU6050_Init(MPU6050_t *MPU6050, I2C_HandleTypeDef *Hi2c, uint16_t Address)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	80fb      	strh	r3, [r7, #6]
    uint8_t CheckID;

    MPU6050->hi2c     = Hi2c;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	601a      	str	r2, [r3, #0]
    MPU6050->address  = Address;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	88fa      	ldrh	r2, [r7, #6]
 8001088:	809a      	strh	r2, [r3, #4]

    CheckID = Read8(MPU6050, 0x75);
 800108a:	2175      	movs	r1, #117	@ 0x75
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f000 f9d5 	bl	800143c <Read8>
 8001092:	4603      	mov	r3, r0
 8001094:	75fb      	strb	r3, [r7, #23]
    if (CheckID != 0x68) 										//Checking IMU ID
 8001096:	7dfb      	ldrb	r3, [r7, #23]
 8001098:	2b68      	cmp	r3, #104	@ 0x68
 800109a:	d001      	beq.n	80010a0 <MPU6050_Init+0x30>
    {
        return MPU6050_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e02a      	b.n	80010f6 <MPU6050_Init+0x86>
    }

    if (MPU6050_WakeUp(MPU6050) != MPU6050_OK) 					//Waking up the IMU
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f000 f839 	bl	8001118 <MPU6050_WakeUp>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MPU6050_Init+0x40>
    {
        return MPU6050_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e022      	b.n	80010f6 <MPU6050_Init+0x86>
    }
    if (MPU6050_SetAccelerationRange(MPU6050) != MPU6050_OK) 	//Setting acceleration range
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f000 fa1d 	bl	80014f0 <MPU6050_SetAccelerationRange>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MPU6050_Init+0x50>
    {
        return MPU6050_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e01a      	b.n	80010f6 <MPU6050_Init+0x86>
    }
    if (MPU6050_SetGyroRange(MPU6050) != MPU6050_OK) 			//Setting gyro range
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f000 f9f8 	bl	80014b6 <MPU6050_SetGyroRange>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MPU6050_Init+0x60>
    {
        return MPU6050_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e012      	b.n	80010f6 <MPU6050_Init+0x86>
    }

    MPU6050->AccelOffset.X = ACCEL_OFFSET_X;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001100 <MPU6050_Init+0x90>)
 80010d4:	609a      	str	r2, [r3, #8]
    MPU6050->AccelOffset.Y = ACCEL_OFFSET_Y;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <MPU6050_Init+0x94>)
 80010da:	60da      	str	r2, [r3, #12]
    MPU6050->AccelOffset.Z = ACCEL_OFFSET_Z;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <MPU6050_Init+0x98>)
 80010e0:	611a      	str	r2, [r3, #16]

    MPU6050->GyroOffset.X  = GYRO_OFFSET_X;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4a09      	ldr	r2, [pc, #36]	@ (800110c <MPU6050_Init+0x9c>)
 80010e6:	615a      	str	r2, [r3, #20]
    MPU6050->GyroOffset.Y  = GYRO_OFFSET_Y;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <MPU6050_Init+0xa0>)
 80010ec:	619a      	str	r2, [r3, #24]
    MPU6050->GyroOffset.Z  = GYRO_OFFSET_Z;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	4a08      	ldr	r2, [pc, #32]	@ (8001114 <MPU6050_Init+0xa4>)
 80010f2:	61da      	str	r2, [r3, #28]

    return MPU6050_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	434fb333 	.word	0x434fb333
 8001104:	c323cccd 	.word	0xc323cccd
 8001108:	c3b85700 	.word	0xc3b85700
 800110c:	4184f5c3 	.word	0x4184f5c3
 8001110:	c2c4c000 	.word	0xc2c4c000
 8001114:	c102cccd 	.word	0xc102cccd

08001118 <MPU6050_WakeUp>:
{
    return Read8(MPU6050, 0x75);
}

MPU6050_STATE_t MPU6050_WakeUp(MPU6050_t *MPU6050)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
    uint8_t Value = Read8(MPU6050, PWR_MGMT_1);
 8001120:	216b      	movs	r1, #107	@ 0x6b
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f000 f98a 	bl	800143c <Read8>
 8001128:	4603      	mov	r3, r0
 800112a:	73fb      	strb	r3, [r7, #15]

    Value &= ~(1 << 6);  // disable sleep
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001132:	73fb      	strb	r3, [r7, #15]
    Value &= ~(1 << 5);  // disable cycle
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	f023 0320 	bic.w	r3, r3, #32
 800113a:	73fb      	strb	r3, [r7, #15]
    Value |= (1 << 3);   // disable temp sensor
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	f043 0308 	orr.w	r3, r3, #8
 8001142:	73fb      	strb	r3, [r7, #15]

    return Write8(MPU6050, PWR_MGMT_1, Value);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	461a      	mov	r2, r3
 8001148:	216b      	movs	r1, #107	@ 0x6b
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f000 f994 	bl	8001478 <Write8>
 8001150:	4603      	mov	r3, r0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	0000      	movs	r0, r0
 800115c:	0000      	movs	r0, r0
	...

08001160 <MPU6050_DegFromAccel>:

//Calculating angles from accelerometr data
MPU6050_STATE_t MPU6050_DegFromAccel(MPU6050_t *MPU6050, float *Roll, float *Pitch)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	ed2d 8b02 	vpush	{d8}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
    Data_t Accel;
    MPU6050_ReadAcceleration(MPU6050, &Accel);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f000 fa17 	bl	80015aa <MPU6050_ReadAcceleration>

    //*Roll  = atan2f(Accel.Y, Accel.Z) * 180.0f / M_PI - MPU6050->FirstMeasure.X;
    //*Pitch = atan2f(-Accel.X, sqrtf(Accel.Y*Accel.Y + Accel.Z*Accel.Z)) * 180.0f / M_PI - MPU6050->FirstMeasure.Y;

    // Poprawione obliczenia:
    *Roll  = atan2f(Accel.Y, Accel.Z) * 180.0f / M_PI;
 800117c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001180:	ed97 7a07 	vldr	s14, [r7, #28]
 8001184:	eef0 0a47 	vmov.f32	s1, s14
 8001188:	eeb0 0a67 	vmov.f32	s0, s15
 800118c:	f00a f872 	bl	800b274 <atan2f>
 8001190:	eef0 7a40 	vmov.f32	s15, s0
 8001194:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001248 <MPU6050_DegFromAccel+0xe8>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	ee17 0a90 	vmov	r0, s15
 80011a0:	f7ff f9fa 	bl	8000598 <__aeabi_f2d>
 80011a4:	a326      	add	r3, pc, #152	@ (adr r3, 8001240 <MPU6050_DegFromAccel+0xe0>)
 80011a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011aa:	f7ff fb77 	bl	800089c <__aeabi_ddiv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	f7ff fd3f 	bl	8000c38 <__aeabi_d2f>
 80011ba:	4602      	mov	r2, r0
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	601a      	str	r2, [r3, #0]
    *Pitch = atan2f(-Accel.X, sqrtf(Accel.Y*Accel.Y + Accel.Z*Accel.Z)) * 180.0f / M_PI;
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	eeb1 8a67 	vneg.f32	s16, s15
 80011c8:	ed97 7a06 	vldr	s14, [r7, #24]
 80011cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80011d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80011dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e4:	eeb0 0a67 	vmov.f32	s0, s15
 80011e8:	f00a f846 	bl	800b278 <sqrtf>
 80011ec:	eef0 7a40 	vmov.f32	s15, s0
 80011f0:	eef0 0a67 	vmov.f32	s1, s15
 80011f4:	eeb0 0a48 	vmov.f32	s0, s16
 80011f8:	f00a f83c 	bl	800b274 <atan2f>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001248 <MPU6050_DegFromAccel+0xe8>
 8001204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001208:	ee17 0a90 	vmov	r0, s15
 800120c:	f7ff f9c4 	bl	8000598 <__aeabi_f2d>
 8001210:	a30b      	add	r3, pc, #44	@ (adr r3, 8001240 <MPU6050_DegFromAccel+0xe0>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7ff fb41 	bl	800089c <__aeabi_ddiv>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f7ff fd09 	bl	8000c38 <__aeabi_d2f>
 8001226:	4602      	mov	r2, r0
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	ecbd 8b02 	vpop	{d8}
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	f3af 8000 	nop.w
 8001240:	54442d18 	.word	0x54442d18
 8001244:	400921fb 	.word	0x400921fb
 8001248:	43340000 	.word	0x43340000
 800124c:	00000000 	.word	0x00000000

08001250 <MPU6050_DegFromGyro>:
//Calculating angles from gyro data
MPU6050_STATE_t MPU6050_DegFromGyro(MPU6050_t *MPU6050, float *RollG, float *PitchG, float *YawG)
{
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	603b      	str	r3, [r7, #0]
    Data_t Gyro;
    MPU6050_ReadGyro(MPU6050, &Gyro);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	68f8      	ldr	r0, [r7, #12]
 8001266:	f000 fa2d 	bl	80016c4 <MPU6050_ReadGyro>

    *RollG  += (Gyro.X) * DT;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f992 	bl	8000598 <__aeabi_f2d>
 8001274:	4604      	mov	r4, r0
 8001276:	460d      	mov	r5, r1
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f98c 	bl	8000598 <__aeabi_f2d>
 8001280:	a32b      	add	r3, pc, #172	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 8001282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001286:	f7ff f9df 	bl	8000648 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4620      	mov	r0, r4
 8001290:	4629      	mov	r1, r5
 8001292:	f7ff f823 	bl	80002dc <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff fccb 	bl	8000c38 <__aeabi_d2f>
 80012a2:	4602      	mov	r2, r0
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	601a      	str	r2, [r3, #0]
    *PitchG += (Gyro.Y) * DT;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f973 	bl	8000598 <__aeabi_f2d>
 80012b2:	4604      	mov	r4, r0
 80012b4:	460d      	mov	r5, r1
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff f96d 	bl	8000598 <__aeabi_f2d>
 80012be:	a31c      	add	r3, pc, #112	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 80012c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c4:	f7ff f9c0 	bl	8000648 <__aeabi_dmul>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4620      	mov	r0, r4
 80012ce:	4629      	mov	r1, r5
 80012d0:	f7ff f804 	bl	80002dc <__adddf3>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fcac 	bl	8000c38 <__aeabi_d2f>
 80012e0:	4602      	mov	r2, r0
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	601a      	str	r2, [r3, #0]
    *YawG   += (Gyro.Z) * DT;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f954 	bl	8000598 <__aeabi_f2d>
 80012f0:	4604      	mov	r4, r0
 80012f2:	460d      	mov	r5, r1
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f94e 	bl	8000598 <__aeabi_f2d>
 80012fc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff f9a1 	bl	8000648 <__aeabi_dmul>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4620      	mov	r0, r4
 800130c:	4629      	mov	r1, r5
 800130e:	f7fe ffe5 	bl	80002dc <__adddf3>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff fc8d 	bl	8000c38 <__aeabi_d2f>
 800131e:	4602      	mov	r2, r0
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bdb0      	pop	{r4, r5, r7, pc}
 800132e:	bf00      	nop
 8001330:	47ae147b 	.word	0x47ae147b
 8001334:	3f847ae1 	.word	0x3f847ae1

08001338 <MPU6050_Angle>:

//Calculating and combining data form accelerometr and gyro
MPU6050_STATE_t MPU6050_Angle(MPU6050_t *MPU6050, float *Roll, float *Pitch, float *Yaw)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	603b      	str	r3, [r7, #0]
    float RollAccel, PitchAccel;

    //Accel
    MPU6050_DegFromAccel(MPU6050, &RollAccel, &PitchAccel);
 8001346:	f107 0210 	add.w	r2, r7, #16
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f7ff ff05 	bl	8001160 <MPU6050_DegFromAccel>

    static uint8_t initialized = 0;
    if (!initialized)
 8001356:	4b18      	ldr	r3, [pc, #96]	@ (80013b8 <MPU6050_Angle+0x80>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d114      	bne.n	8001388 <MPU6050_Angle+0x50>
    {
        *Roll = RollAccel;
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	601a      	str	r2, [r3, #0]
        *Pitch = PitchAccel;
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
        *Yaw = 0.0f;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
        initialized = 1;
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <MPU6050_Angle+0x80>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]

        MPU6050_DegFromGyro(MPU6050, Roll, Pitch, Yaw);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7ff ff66 	bl	8001250 <MPU6050_DegFromGyro>
        return MPU6050_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	e012      	b.n	80013ae <MPU6050_Angle+0x76>
    }

    //Gyro
    MPU6050_DegFromGyro(MPU6050, Roll, Pitch, Yaw);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7ff ff5e 	bl	8001250 <MPU6050_DegFromGyro>
    //Filter
    //const float alpha = 0.9f;
    //*Roll  = alpha * (*Roll)  + (1.0f - alpha) * RollAccel;
    //*Pitch = alpha * (*Pitch) + (1.0f - alpha) * RollAccel;

    ComplementaryFilter(Roll, Pitch, RollAccel, PitchAccel);
 8001394:	edd7 7a05 	vldr	s15, [r7, #20]
 8001398:	ed97 7a04 	vldr	s14, [r7, #16]
 800139c:	eef0 0a47 	vmov.f32	s1, s14
 80013a0:	eeb0 0a67 	vmov.f32	s0, s15
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f000 f808 	bl	80013bc <ComplementaryFilter>


    return MPU6050_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001f0 	.word	0x200001f0

080013bc <ComplementaryFilter>:
//filter functions
static void ComplementaryFilter(float *roll, float *pitch, float roll_accel, float pitch_accel)
{
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80013ca:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 0.97f;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <ComplementaryFilter+0x7c>)
 80013d0:	617b      	str	r3, [r7, #20]
    *roll  = alpha * (*roll)  + (1.0f - alpha) * roll_accel;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	ed93 7a00 	vldr	s14, [r3]
 80013d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80013dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80013e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80013f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	edc3 7a00 	vstr	s15, [r3]
    *pitch = alpha * (*pitch) + (1.0f - alpha) * pitch_accel;
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	ed93 7a00 	vldr	s14, [r3]
 8001404:	edd7 7a05 	vldr	s15, [r7, #20]
 8001408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001410:	edd7 7a05 	vldr	s15, [r7, #20]
 8001414:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001418:	edd7 7a00 	vldr	s15, [r7]
 800141c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	edc3 7a00 	vstr	s15, [r3]
}
 800142a:	bf00      	nop
 800142c:	371c      	adds	r7, #28
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	3f7851ec 	.word	0x3f7851ec

0800143c <Read8>:

//Help functions
static uint8_t Read8(MPU6050_t *MPU6050, uint8_t Register)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af04      	add	r7, sp, #16
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	70fb      	strb	r3, [r7, #3]
    uint8_t Value;
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6818      	ldr	r0, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	889b      	ldrh	r3, [r3, #4]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	b299      	uxth	r1, r3
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	b29a      	uxth	r2, r3
 8001458:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800145c:	9302      	str	r3, [sp, #8]
 800145e:	2301      	movs	r3, #1
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	f107 030f 	add.w	r3, r7, #15
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	2301      	movs	r3, #1
 800146a:	f001 fbbd 	bl	8002be8 <HAL_I2C_Mem_Read>
    return Value;
 800146e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <Write8>:

static MPU6050_STATE_t Write8(MPU6050_t *MPU6050, uint8_t Register, uint8_t Value)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af04      	add	r7, sp, #16
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	70fb      	strb	r3, [r7, #3]
 8001484:	4613      	mov	r3, r2
 8001486:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6818      	ldr	r0, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	889b      	ldrh	r3, [r3, #4]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	b299      	uxth	r1, r3
 8001494:	78fb      	ldrb	r3, [r7, #3]
 8001496:	b29a      	uxth	r2, r3
 8001498:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800149c:	9302      	str	r3, [sp, #8]
 800149e:	2301      	movs	r3, #1
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	1cbb      	adds	r3, r7, #2
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2301      	movs	r3, #1
 80014a8:	f001 fa8a 	bl	80029c0 <HAL_I2C_Mem_Write>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <MPU6050_SetGyroRange>:
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, Value, 2, MPU6050_TIMEOUT);
    return (int16_t)((Value[0] << 8) | Value[1]);
}

static MPU6050_STATE_t MPU6050_SetGyroRange(MPU6050_t *MPU6050)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b084      	sub	sp, #16
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, GYRO_CONFIG);
 80014be:	211b      	movs	r1, #27
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ffbb 	bl	800143c <Read8>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 3) | (1 << 4) );
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f023 0318 	bic.w	r3, r3, #24
 80014d0:	73fb      	strb	r3, [r7, #15]
    RegisterValue |= (1 << 3);// 500/s
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, GYRO_CONFIG, RegisterValue);
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	461a      	mov	r2, r3
 80014de:	211b      	movs	r1, #27
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ffc9 	bl	8001478 <Write8>
 80014e6:	4603      	mov	r3, r0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <MPU6050_SetAccelerationRange>:

static MPU6050_STATE_t MPU6050_SetAccelerationRange(MPU6050_t *MPU6050)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, ACCEL_CONFIG);
 80014f8:	211c      	movs	r1, #28
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff ff9e 	bl	800143c <Read8>
 8001500:	4603      	mov	r3, r0
 8001502:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // 2g
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800150a:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, ACCEL_CONFIG, RegisterValue);
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	461a      	mov	r2, r3
 8001510:	211c      	movs	r1, #28
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff ffb0 	bl	8001478 <Write8>
 8001518:	4603      	mov	r3, r0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <MPU6050_ReadAccelerationRaw>:

// --- surowe i skalowane odczyty Accel/Gyro (prywatne) ---

static MPU6050_STATE_t MPU6050_ReadAccelerationRaw(MPU6050_t *MPU6050, DataRaw_t *AccelRaw)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b088      	sub	sp, #32
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 800152c:	f107 0308 	add.w	r3, r7, #8
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, ACCEL_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6818      	ldr	r0, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	889b      	ldrh	r3, [r3, #4]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	b299      	uxth	r1, r3
 8001542:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	2306      	movs	r3, #6
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	f107 0308 	add.w	r3, r7, #8
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	2301      	movs	r3, #1
 8001554:	223b      	movs	r2, #59	@ 0x3b
 8001556:	f001 fb47 	bl	8002be8 <HAL_I2C_Mem_Read>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MPU6050_ReadAccelerationRaw+0x42>
    {
        return MPU6050_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e01e      	b.n	80015a2 <MPU6050_ReadAccelerationRaw+0x80>
    }

    AccelRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 8001564:	7a3b      	ldrb	r3, [r7, #8]
 8001566:	b21b      	sxth	r3, r3
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	7a7b      	ldrb	r3, [r7, #9]
 800156e:	b21b      	sxth	r3, r3
 8001570:	4313      	orrs	r3, r2
 8001572:	b21a      	sxth	r2, r3
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	801a      	strh	r2, [r3, #0]
    AccelRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 8001578:	7abb      	ldrb	r3, [r7, #10]
 800157a:	b21b      	sxth	r3, r3
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	7afb      	ldrb	r3, [r7, #11]
 8001582:	b21b      	sxth	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b21a      	sxth	r2, r3
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	805a      	strh	r2, [r3, #2]
    AccelRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 800158c:	7b3b      	ldrb	r3, [r7, #12]
 800158e:	b21b      	sxth	r3, r3
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7b7b      	ldrb	r3, [r7, #13]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	809a      	strh	r2, [r3, #4]
    return MPU6050_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <MPU6050_ReadAcceleration>:

static MPU6050_STATE_t MPU6050_ReadAcceleration(MPU6050_t *MPU6050, Data_t *Accelerations)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b086      	sub	sp, #24
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadAccelerationRaw(MPU6050, &Raw);
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	4619      	mov	r1, r3
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffb1 	bl	8001522 <MPU6050_ReadAccelerationRaw>

    const float ScaleFactor = 16384.0f; // 2g
 80015c0:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 80015c4:	617b      	str	r3, [r7, #20]

    Accelerations->X = (float)(Raw.X - MPU6050->AccelOffset.X) / ScaleFactor;
 80015c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015ca:	ee07 3a90 	vmov	s15, r3
 80015ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80015d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80015e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	edc3 7a00 	vstr	s15, [r3]
    Accelerations->Y = (float)(Raw.Y - MPU6050->AccelOffset.Y) / ScaleFactor;
 80015ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80015fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001600:	ed97 7a05 	vldr	s14, [r7, #20]
 8001604:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	edc3 7a01 	vstr	s15, [r3, #4]
    Accelerations->Z = (float)(Raw.Z - MPU6050->AccelOffset.Z) / ScaleFactor;
 800160e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001620:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001624:	ed97 7a05 	vldr	s14, [r7, #20]
 8001628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <MPU6050_ReadGyroRaw>:

    return MPU6050_OK;
}

static MPU6050_STATE_t MPU6050_ReadGyroRaw(MPU6050_t *MPU6050, DataRaw_t *GyroRaw)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af04      	add	r7, sp, #16
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, GYRO_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	889b      	ldrh	r3, [r3, #4]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	b299      	uxth	r1, r3
 800165c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001660:	9302      	str	r3, [sp, #8]
 8001662:	2306      	movs	r3, #6
 8001664:	9301      	str	r3, [sp, #4]
 8001666:	f107 0308 	add.w	r3, r7, #8
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2301      	movs	r3, #1
 800166e:	2243      	movs	r2, #67	@ 0x43
 8001670:	f001 faba 	bl	8002be8 <HAL_I2C_Mem_Read>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MPU6050_ReadGyroRaw+0x42>
    {
        return MPU6050_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e01e      	b.n	80016bc <MPU6050_ReadGyroRaw+0x80>
    }

    GyroRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 800167e:	7a3b      	ldrb	r3, [r7, #8]
 8001680:	b21b      	sxth	r3, r3
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	b21a      	sxth	r2, r3
 8001686:	7a7b      	ldrb	r3, [r7, #9]
 8001688:	b21b      	sxth	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b21a      	sxth	r2, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	801a      	strh	r2, [r3, #0]
    GyroRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 8001692:	7abb      	ldrb	r3, [r7, #10]
 8001694:	b21b      	sxth	r3, r3
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	b21a      	sxth	r2, r3
 800169a:	7afb      	ldrb	r3, [r7, #11]
 800169c:	b21b      	sxth	r3, r3
 800169e:	4313      	orrs	r3, r2
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	805a      	strh	r2, [r3, #2]
    GyroRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 80016a6:	7b3b      	ldrb	r3, [r7, #12]
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	b21a      	sxth	r2, r3
 80016ae:	7b7b      	ldrb	r3, [r7, #13]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	4313      	orrs	r3, r2
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	809a      	strh	r2, [r3, #4]

    return MPU6050_OK;
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <MPU6050_ReadGyro>:

static MPU6050_STATE_t MPU6050_ReadGyro(MPU6050_t *MPU6050, Data_t *GyroCalculated)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadGyroRaw(MPU6050, &Raw);
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	4619      	mov	r1, r3
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ffb1 	bl	800163c <MPU6050_ReadGyroRaw>

    const float ScaleFactor = 65.5f; // 250/s
 80016da:	4b1e      	ldr	r3, [pc, #120]	@ (8001754 <MPU6050_ReadGyro+0x90>)
 80016dc:	617b      	str	r3, [r7, #20]
    //code to see gyro dryf
    //GyroCalculated->X = (float)((Raw.X) / ScaleFactor);
    //GyroCalculated->Y = (float)((Raw.Y) / ScaleFactor);
    //GyroCalculated->Z = (float)((Raw.Z) / ScaleFactor);

    GyroCalculated->X = (float)((Raw.X - MPU6050->GyroOffset.X) / ScaleFactor);
 80016de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016e2:	ee07 3a90 	vmov	s15, r3
 80016e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80016f0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80016f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	edc3 7a00 	vstr	s15, [r3]
    GyroCalculated->Y = (float)((Raw.Y - MPU6050->GyroOffset.Y) / ScaleFactor);
 8001702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edd3 7a06 	vldr	s15, [r3, #24]
 8001714:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001718:	ed97 7a05 	vldr	s14, [r7, #20]
 800171c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	edc3 7a01 	vstr	s15, [r3, #4]
    GyroCalculated->Z = (float)((Raw.Z - MPU6050->GyroOffset.Z) / ScaleFactor);
 8001726:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	edd3 7a07 	vldr	s15, [r3, #28]
 8001738:	ee77 6a67 	vsub.f32	s13, s14, s15
 800173c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001740:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	42830000 	.word	0x42830000

08001758 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176e:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a2e      	ldr	r2, [pc, #184]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b2c      	ldr	r3, [pc, #176]	@ (800182c <MX_GPIO_Init+0xd4>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001786:	4b29      	ldr	r3, [pc, #164]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	4a28      	ldr	r2, [pc, #160]	@ (800182c <MX_GPIO_Init+0xd4>)
 800178c:	f043 0320 	orr.w	r3, r3, #32
 8001790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001792:	4b26      	ldr	r3, [pc, #152]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	f003 0320 	and.w	r3, r3, #32
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179e:	4b23      	ldr	r3, [pc, #140]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	4a22      	ldr	r2, [pc, #136]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017aa:	4b20      	ldr	r3, [pc, #128]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	4a1c      	ldr	r2, [pc, #112]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017bc:	f043 0302 	orr.w	r3, r3, #2
 80017c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2120      	movs	r1, #32
 80017d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d6:	f001 f81d 	bl	8002814 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	480f      	ldr	r0, [pc, #60]	@ (8001830 <MX_GPIO_Init+0xd8>)
 80017f2:	f000 fe8d 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017f6:	2320      	movs	r3, #32
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001810:	f000 fe7e 	bl	8002510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2100      	movs	r1, #0
 8001818:	2028      	movs	r0, #40	@ 0x28
 800181a:	f000 fe44 	bl	80024a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800181e:	2028      	movs	r0, #40	@ 0x28
 8001820:	f000 fe5b 	bl	80024da <HAL_NVIC_EnableIRQ>

}
 8001824:	bf00      	nop
 8001826:	3728      	adds	r7, #40	@ 0x28
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40021000 	.word	0x40021000
 8001830:	48000800 	.word	0x48000800

08001834 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001838:	4b1b      	ldr	r3, [pc, #108]	@ (80018a8 <MX_I2C1_Init+0x74>)
 800183a:	4a1c      	ldr	r2, [pc, #112]	@ (80018ac <MX_I2C1_Init+0x78>)
 800183c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800183e:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001840:	4a1b      	ldr	r2, [pc, #108]	@ (80018b0 <MX_I2C1_Init+0x7c>)
 8001842:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001844:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800184a:	4b17      	ldr	r3, [pc, #92]	@ (80018a8 <MX_I2C1_Init+0x74>)
 800184c:	2201      	movs	r2, #1
 800184e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001856:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800185c:	4b12      	ldr	r3, [pc, #72]	@ (80018a8 <MX_I2C1_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001862:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001868:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <MX_I2C1_Init+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800186e:	480e      	ldr	r0, [pc, #56]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001870:	f001 f80b 	bl	800288a <HAL_I2C_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800187a:	f000 f925 	bl	8001ac8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800187e:	2100      	movs	r1, #0
 8001880:	4809      	ldr	r0, [pc, #36]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001882:	f001 fd8d 	bl	80033a0 <HAL_I2CEx_ConfigAnalogFilter>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800188c:	f000 f91c 	bl	8001ac8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001890:	2100      	movs	r1, #0
 8001892:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <MX_I2C1_Init+0x74>)
 8001894:	f001 fdcf 	bl	8003436 <HAL_I2CEx_ConfigDigitalFilter>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800189e:	f000 f913 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	200001f4 	.word	0x200001f4
 80018ac:	40005400 	.word	0x40005400
 80018b0:	40b285c2 	.word	0x40b285c2

080018b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b09e      	sub	sp, #120	@ 0x78
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	2254      	movs	r2, #84	@ 0x54
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f006 f8f4 	bl	8007ac2 <memset>
  if(i2cHandle->Instance==I2C1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a1f      	ldr	r2, [pc, #124]	@ (800195c <HAL_I2C_MspInit+0xa8>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d136      	bne.n	8001952 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018e4:	2340      	movs	r3, #64	@ 0x40
 80018e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4618      	mov	r0, r3
 80018f2:	f002 fbcf 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80018fc:	f000 f8e4 	bl	8001ac8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001900:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 8001902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001904:	4a16      	ldr	r2, [pc, #88]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 8001906:	f043 0302 	orr.w	r3, r3, #2
 800190a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 800190e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001918:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800191c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800191e:	2312      	movs	r3, #18
 8001920:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800192a:	2304      	movs	r3, #4
 800192c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001932:	4619      	mov	r1, r3
 8001934:	480b      	ldr	r0, [pc, #44]	@ (8001964 <HAL_I2C_MspInit+0xb0>)
 8001936:	f000 fdeb 	bl	8002510 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 800193c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193e:	4a08      	ldr	r2, [pc, #32]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 8001940:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001944:	6593      	str	r3, [r2, #88]	@ 0x58
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_I2C_MspInit+0xac>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001952:	bf00      	nop
 8001954:	3778      	adds	r7, #120	@ 0x78
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40005400 	.word	0x40005400
 8001960:	40021000 	.word	0x40021000
 8001964:	48000400 	.word	0x48000400

08001968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800196c:	f000 fc4f 	bl	800220e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001970:	f000 f834 	bl	80019dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001974:	f7ff fef0 	bl	8001758 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001978:	f000 fb7e 	bl	8002078 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 800197c:	f000 faa0 	bl	8001ec0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001980:	f000 f9f0 	bl	8001d64 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001984:	f7ff ff56 	bl	8001834 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001988:	f000 f873 	bl	8001a72 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init(&MPU6050, &hi2c1, 0x68);
 800198c:	2268      	movs	r2, #104	@ 0x68
 800198e:	490b      	ldr	r1, [pc, #44]	@ (80019bc <main+0x54>)
 8001990:	480b      	ldr	r0, [pc, #44]	@ (80019c0 <main+0x58>)
 8001992:	f7ff fb6d 	bl	8001070 <MPU6050_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);		//Servo
 8001996:	2100      	movs	r1, #0
 8001998:	480a      	ldr	r0, [pc, #40]	@ (80019c4 <main+0x5c>)
 800199a:	f002 ff5b 	bl	8004854 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);				//Zegar 0.1s
 800199e:	480a      	ldr	r0, [pc, #40]	@ (80019c8 <main+0x60>)
 80019a0:	f002 fe1e 	bl	80045e0 <HAL_TIM_Base_Start_IT>
	// 3. Sinusoida
	//Motion_SineHalf(15); // 15ms opnienia na krok

		// Ptla si powtarza

	 if(InterruptFlag)
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <main+0x64>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0fa      	beq.n	80019a4 <main+0x3c>
	 {
		 MPU6050_Angle(&MPU6050, &Roll, &Pitch, &Yaw);
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <main+0x68>)
 80019b0:	4a08      	ldr	r2, [pc, #32]	@ (80019d4 <main+0x6c>)
 80019b2:	4909      	ldr	r1, [pc, #36]	@ (80019d8 <main+0x70>)
 80019b4:	4802      	ldr	r0, [pc, #8]	@ (80019c0 <main+0x58>)
 80019b6:	f7ff fcbf 	bl	8001338 <MPU6050_Angle>
	 if(InterruptFlag)
 80019ba:	e7f3      	b.n	80019a4 <main+0x3c>
 80019bc:	200001f4 	.word	0x200001f4
 80019c0:	2000024c 	.word	0x2000024c
 80019c4:	200002c8 	.word	0x200002c8
 80019c8:	2000027c 	.word	0x2000027c
 80019cc:	20000248 	.word	0x20000248
 80019d0:	20000274 	.word	0x20000274
 80019d4:	20000270 	.word	0x20000270
 80019d8:	2000026c 	.word	0x2000026c

080019dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b094      	sub	sp, #80	@ 0x50
 80019e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e2:	f107 0318 	add.w	r3, r7, #24
 80019e6:	2238      	movs	r2, #56	@ 0x38
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f006 f869 	bl	8007ac2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80019fe:	2000      	movs	r0, #0
 8001a00:	f001 fd66 	bl	80034d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a04:	2302      	movs	r3, #2
 8001a06:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a0e:	2340      	movs	r3, #64	@ 0x40
 8001a10:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a12:	2302      	movs	r3, #2
 8001a14:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a16:	2302      	movs	r3, #2
 8001a18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a1a:	2304      	movs	r3, #4
 8001a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a1e:	2355      	movs	r3, #85	@ 0x55
 8001a20:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a22:	2302      	movs	r3, #2
 8001a24:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a26:	2302      	movs	r3, #2
 8001a28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a2e:	f107 0318 	add.w	r3, r7, #24
 8001a32:	4618      	mov	r0, r3
 8001a34:	f001 fe00 	bl	8003638 <HAL_RCC_OscConfig>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a3e:	f000 f843 	bl	8001ac8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a42:	230f      	movs	r3, #15
 8001a44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a46:	2303      	movs	r3, #3
 8001a48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	2104      	movs	r1, #4
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f002 f8fe 	bl	8003c5c <HAL_RCC_ClockConfig>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001a66:	f000 f82f 	bl	8001ac8 <Error_Handler>
  }
}
 8001a6a:	bf00      	nop
 8001a6c:	3750      	adds	r7, #80	@ 0x50
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	2019      	movs	r0, #25
 8001a7c:	f000 fd13 	bl	80024a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a80:	2019      	movs	r0, #25
 8001a82:	f000 fd2a 	bl	80024da <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	201c      	movs	r0, #28
 8001a8c:	f000 fd0b 	bl	80024a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a90:	201c      	movs	r0, #28
 8001a92:	f000 fd22 	bl	80024da <HAL_NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a05      	ldr	r2, [pc, #20]	@ (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d102      	bne.n	8001ab4 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		InterruptFlag = 1;
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
	}

}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	40012c00 	.word	0x40012c00
 8001ac4:	20000248 	.word	0x20000248

08001ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001acc:	b672      	cpsid	i
}
 8001ace:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <Error_Handler+0x8>

08001ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ada:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <HAL_MspInit+0x44>)
 8001adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ade:	4a0e      	ldr	r2, [pc, #56]	@ (8001b18 <HAL_MspInit+0x44>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b18 <HAL_MspInit+0x44>)
 8001ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <HAL_MspInit+0x44>)
 8001af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af6:	4a08      	ldr	r2, [pc, #32]	@ (8001b18 <HAL_MspInit+0x44>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_MspInit+0x44>)
 8001b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	603b      	str	r3, [r7, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b0a:	f001 fd85 	bl	8003618 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40021000 	.word	0x40021000

08001b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <NMI_Handler+0x4>

08001b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <HardFault_Handler+0x4>

08001b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <MemManage_Handler+0x4>

08001b34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <BusFault_Handler+0x4>

08001b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <UsageFault_Handler+0x4>

08001b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b72:	f000 fb9f 	bl	80022b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001b82:	f002 ff79 	bl	8004a78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	2000027c 	.word	0x2000027c

08001b90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b94:	4802      	ldr	r0, [pc, #8]	@ (8001ba0 <TIM2_IRQHandler+0x10>)
 8001b96:	f002 ff6f 	bl	8004a78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200002c8 	.word	0x200002c8

08001ba4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001ba8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bac:	f000 fe4a 	bl	8002844 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  return 1;
 8001bb8:	2301      	movs	r3, #1
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_kill>:

int _kill(int pid, int sig)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bce:	f005 ffcb 	bl	8007b68 <__errno>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2216      	movs	r2, #22
 8001bd6:	601a      	str	r2, [r3, #0]
  return -1;
 8001bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <_exit>:

void _exit (int status)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff ffe7 	bl	8001bc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bf6:	bf00      	nop
 8001bf8:	e7fd      	b.n	8001bf6 <_exit+0x12>

08001bfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b086      	sub	sp, #24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	e00a      	b.n	8001c22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c0c:	f3af 8000 	nop.w
 8001c10:	4601      	mov	r1, r0
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1c5a      	adds	r2, r3, #1
 8001c16:	60ba      	str	r2, [r7, #8]
 8001c18:	b2ca      	uxtb	r2, r1
 8001c1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	697a      	ldr	r2, [r7, #20]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	dbf0      	blt.n	8001c0c <_read+0x12>
  }

  return len;
 8001c2a:	687b      	ldr	r3, [r7, #4]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	e009      	b.n	8001c5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	60ba      	str	r2, [r7, #8]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	3301      	adds	r3, #1
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	697a      	ldr	r2, [r7, #20]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	dbf1      	blt.n	8001c46 <_write+0x12>
  }
  return len;
 8001c62:	687b      	ldr	r3, [r7, #4]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_close>:

int _close(int file)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c94:	605a      	str	r2, [r3, #4]
  return 0;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_isatty>:

int _isatty(int file)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cac:	2301      	movs	r3, #1
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b085      	sub	sp, #20
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cdc:	4a14      	ldr	r2, [pc, #80]	@ (8001d30 <_sbrk+0x5c>)
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <_sbrk+0x60>)
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce8:	4b13      	ldr	r3, [pc, #76]	@ (8001d38 <_sbrk+0x64>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <_sbrk+0x64>)
 8001cf2:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <_sbrk+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d207      	bcs.n	8001d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d04:	f005 ff30 	bl	8007b68 <__errno>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d12:	e009      	b.n	8001d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <_sbrk+0x64>)
 8001d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20020000 	.word	0x20020000
 8001d34:	00000400 	.word	0x00000400
 8001d38:	20000278 	.word	0x20000278
 8001d3c:	200004f8 	.word	0x200004f8

08001d40 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d44:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <SystemInit+0x20>)
 8001d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4a:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <SystemInit+0x20>)
 8001d4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b09c      	sub	sp, #112	@ 0x70
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d6a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d78:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d84:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
 8001d94:	615a      	str	r2, [r3, #20]
 8001d96:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	2234      	movs	r2, #52	@ 0x34
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f005 fe8f 	bl	8007ac2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001da4:	4b44      	ldr	r3, [pc, #272]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001da6:	4a45      	ldr	r2, [pc, #276]	@ (8001ebc <MX_TIM1_Init+0x158>)
 8001da8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8001daa:	4b43      	ldr	r3, [pc, #268]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dac:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001db0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db2:	4b41      	ldr	r3, [pc, #260]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001db8:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dba:	2263      	movs	r2, #99	@ 0x63
 8001dbc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dca:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001dd0:	4839      	ldr	r0, [pc, #228]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dd2:	f002 fbad 	bl	8004530 <HAL_TIM_Base_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001ddc:	f7ff fe74 	bl	8001ac8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001de6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001dea:	4619      	mov	r1, r3
 8001dec:	4832      	ldr	r0, [pc, #200]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dee:	f003 f921 	bl	8005034 <HAL_TIM_ConfigClockSource>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001df8:	f7ff fe66 	bl	8001ac8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001dfc:	482e      	ldr	r0, [pc, #184]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001dfe:	f002 fc67 	bl	80046d0 <HAL_TIM_OC_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001e08:	f7ff fe5e 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e10:	2300      	movs	r3, #0
 8001e12:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4826      	ldr	r0, [pc, #152]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001e20:	f003 fee6 	bl	8005bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001e2a:	f7ff fe4d 	bl	8001ac8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e36:	2300      	movs	r3, #0
 8001e38:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e4a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	4819      	ldr	r0, [pc, #100]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001e54:	f002 ff60 	bl	8004d18 <HAL_TIM_OC_ConfigChannel>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001e5e:	f7ff fe33 	bl	8001ac8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e7a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4806      	ldr	r0, [pc, #24]	@ (8001eb8 <MX_TIM1_Init+0x154>)
 8001ea0:	f003 ff3c 	bl	8005d1c <HAL_TIMEx_ConfigBreakDeadTime>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001eaa:	f7ff fe0d 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001eae:	bf00      	nop
 8001eb0:	3770      	adds	r7, #112	@ 0x70
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	2000027c 	.word	0x2000027c
 8001ebc:	40012c00 	.word	0x40012c00

08001ec0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08e      	sub	sp, #56	@ 0x38
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
 8001eec:	611a      	str	r2, [r3, #16]
 8001eee:	615a      	str	r2, [r3, #20]
 8001ef0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001ef4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ef8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001efa:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001efc:	22a9      	movs	r2, #169	@ 0xa9
 8001efe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001f06:	4b28      	ldr	r3, [pc, #160]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f08:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001f0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0e:	4b26      	ldr	r3, [pc, #152]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f14:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f1a:	4823      	ldr	r0, [pc, #140]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f1c:	f002 fb08 	bl	8004530 <HAL_TIM_Base_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001f26:	f7ff fdcf 	bl	8001ac8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f30:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f34:	4619      	mov	r1, r3
 8001f36:	481c      	ldr	r0, [pc, #112]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f38:	f003 f87c 	bl	8005034 <HAL_TIM_ConfigClockSource>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001f42:	f7ff fdc1 	bl	8001ac8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f46:	4818      	ldr	r0, [pc, #96]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f48:	f002 fc23 	bl	8004792 <HAL_TIM_PWM_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001f52:	f7ff fdb9 	bl	8001ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f5e:	f107 031c 	add.w	r3, r7, #28
 8001f62:	4619      	mov	r1, r3
 8001f64:	4810      	ldr	r0, [pc, #64]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f66:	f003 fe43 	bl	8005bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001f70:	f7ff fdaa 	bl	8001ac8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f74:	2360      	movs	r3, #96	@ 0x60
 8001f76:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f84:	463b      	mov	r3, r7
 8001f86:	2200      	movs	r2, #0
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4807      	ldr	r0, [pc, #28]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f8c:	f002 ff3e 	bl	8004e0c <HAL_TIM_PWM_ConfigChannel>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001f96:	f7ff fd97 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f9a:	4803      	ldr	r0, [pc, #12]	@ (8001fa8 <MX_TIM2_Init+0xe8>)
 8001f9c:	f000 f838 	bl	8002010 <HAL_TIM_MspPostInit>

}
 8001fa0:	bf00      	nop
 8001fa2:	3738      	adds	r7, #56	@ 0x38
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	200002c8 	.word	0x200002c8

08001fac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a13      	ldr	r2, [pc, #76]	@ (8002008 <HAL_TIM_Base_MspInit+0x5c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d10c      	bne.n	8001fd8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fbe:	4b13      	ldr	r3, [pc, #76]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc2:	4a12      	ldr	r2, [pc, #72]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001fc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fca:	4b10      	ldr	r3, [pc, #64]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001fd6:	e010      	b.n	8001ffa <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fe0:	d10b      	bne.n	8001ffa <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe6:	4a09      	ldr	r2, [pc, #36]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fee:	4b07      	ldr	r3, [pc, #28]	@ (800200c <HAL_TIM_Base_MspInit+0x60>)
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
}
 8001ffa:	bf00      	nop
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40012c00 	.word	0x40012c00
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 030c 	add.w	r3, r7, #12
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002030:	d11c      	bne.n	800206c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <HAL_TIM_MspPostInit+0x64>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	4a0f      	ldr	r2, [pc, #60]	@ (8002074 <HAL_TIM_MspPostInit+0x64>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203e:	4b0d      	ldr	r3, [pc, #52]	@ (8002074 <HAL_TIM_MspPostInit+0x64>)
 8002040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800204a:	2301      	movs	r3, #1
 800204c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800205a:	2301      	movs	r3, #1
 800205c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205e:	f107 030c 	add.w	r3, r7, #12
 8002062:	4619      	mov	r1, r3
 8002064:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002068:	f000 fa52 	bl	8002510 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800206c:	bf00      	nop
 800206e:	3720      	adds	r7, #32
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000

08002078 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800207c:	4b21      	ldr	r3, [pc, #132]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 800207e:	4a22      	ldr	r2, [pc, #136]	@ (8002108 <MX_LPUART1_UART_Init+0x90>)
 8002080:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002082:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 8002084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002088:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800208a:	4b1e      	ldr	r3, [pc, #120]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002090:	4b1c      	ldr	r3, [pc, #112]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 8002092:	2200      	movs	r2, #0
 8002094:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002096:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 8002098:	2200      	movs	r2, #0
 800209a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800209c:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 800209e:	220c      	movs	r2, #12
 80020a0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a2:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020a8:	4b16      	ldr	r3, [pc, #88]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020b4:	4b13      	ldr	r3, [pc, #76]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80020ba:	4812      	ldr	r0, [pc, #72]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020bc:	f003 ff08 	bl	8005ed0 <HAL_UART_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80020c6:	f7ff fcff 	bl	8001ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ca:	2100      	movs	r1, #0
 80020cc:	480d      	ldr	r0, [pc, #52]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020ce:	f004 fca3 	bl	8006a18 <HAL_UARTEx_SetTxFifoThreshold>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80020d8:	f7ff fcf6 	bl	8001ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020dc:	2100      	movs	r1, #0
 80020de:	4809      	ldr	r0, [pc, #36]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020e0:	f004 fcd8 	bl	8006a94 <HAL_UARTEx_SetRxFifoThreshold>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80020ea:	f7ff fced 	bl	8001ac8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80020ee:	4805      	ldr	r0, [pc, #20]	@ (8002104 <MX_LPUART1_UART_Init+0x8c>)
 80020f0:	f004 fc59 	bl	80069a6 <HAL_UARTEx_DisableFifoMode>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80020fa:	f7ff fce5 	bl	8001ac8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20000314 	.word	0x20000314
 8002108:	40008000 	.word	0x40008000

0800210c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b09e      	sub	sp, #120	@ 0x78
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002124:	f107 0310 	add.w	r3, r7, #16
 8002128:	2254      	movs	r2, #84	@ 0x54
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f005 fcc8 	bl	8007ac2 <memset>
  if(uartHandle->Instance==LPUART1)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a1f      	ldr	r2, [pc, #124]	@ (80021b4 <HAL_UART_MspInit+0xa8>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d136      	bne.n	80021aa <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800213c:	2320      	movs	r3, #32
 800213e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002140:	2300      	movs	r3, #0
 8002142:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002144:	f107 0310 	add.w	r3, r7, #16
 8002148:	4618      	mov	r0, r3
 800214a:	f001 ffa3 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002154:	f7ff fcb8 	bl	8001ac8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002158:	4b17      	ldr	r3, [pc, #92]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 800215a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800215c:	4a16      	ldr	r2, [pc, #88]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002164:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 8002166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	4a10      	ldr	r2, [pc, #64]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217c:	4b0e      	ldr	r3, [pc, #56]	@ (80021b8 <HAL_UART_MspInit+0xac>)
 800217e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002188:	230c      	movs	r3, #12
 800218a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002194:	2300      	movs	r3, #0
 8002196:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002198:	230c      	movs	r3, #12
 800219a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021a0:	4619      	mov	r1, r3
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a6:	f000 f9b3 	bl	8002510 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80021aa:	bf00      	nop
 80021ac:	3778      	adds	r7, #120	@ 0x78
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40008000 	.word	0x40008000
 80021b8:	40021000 	.word	0x40021000

080021bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021bc:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021c0:	f7ff fdbe 	bl	8001d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021c4:	480c      	ldr	r0, [pc, #48]	@ (80021f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80021c6:	490d      	ldr	r1, [pc, #52]	@ (80021fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80021c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002200 <LoopForever+0xe>)
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80021cc:	e002      	b.n	80021d4 <LoopCopyDataInit>

080021ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021d2:	3304      	adds	r3, #4

080021d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021d8:	d3f9      	bcc.n	80021ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021da:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002208 <LoopForever+0x16>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e0:	e001      	b.n	80021e6 <LoopFillZerobss>

080021e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021e4:	3204      	adds	r2, #4

080021e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021e8:	d3fb      	bcc.n	80021e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ea:	f005 fcc3 	bl	8007b74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021ee:	f7ff fbbb 	bl	8001968 <main>

080021f2 <LoopForever>:

LoopForever:
    b LoopForever
 80021f2:	e7fe      	b.n	80021f2 <LoopForever>
  ldr   r0, =_estack
 80021f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021fc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002200:	0800ba84 	.word	0x0800ba84
  ldr r2, =_sbss
 8002204:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002208:	200004f8 	.word	0x200004f8

0800220c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800220c:	e7fe      	b.n	800220c <ADC1_2_IRQHandler>

0800220e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002218:	2003      	movs	r0, #3
 800221a:	f000 f939 	bl	8002490 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800221e:	2000      	movs	r0, #0
 8002220:	f000 f80e 	bl	8002240 <HAL_InitTick>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	71fb      	strb	r3, [r7, #7]
 800222e:	e001      	b.n	8002234 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002230:	f7ff fc50 	bl	8001ad4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002234:	79fb      	ldrb	r3, [r7, #7]

}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800224c:	4b16      	ldr	r3, [pc, #88]	@ (80022a8 <HAL_InitTick+0x68>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d022      	beq.n	800229a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <HAL_InitTick+0x6c>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b13      	ldr	r3, [pc, #76]	@ (80022a8 <HAL_InitTick+0x68>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002260:	fbb1 f3f3 	udiv	r3, r1, r3
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	4618      	mov	r0, r3
 800226a:	f000 f944 	bl	80024f6 <HAL_SYSTICK_Config>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d10f      	bne.n	8002294 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b0f      	cmp	r3, #15
 8002278:	d809      	bhi.n	800228e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800227a:	2200      	movs	r2, #0
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	f04f 30ff 	mov.w	r0, #4294967295
 8002282:	f000 f910 	bl	80024a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002286:	4a0a      	ldr	r2, [pc, #40]	@ (80022b0 <HAL_InitTick+0x70>)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	e007      	b.n	800229e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	73fb      	strb	r3, [r7, #15]
 8002292:	e004      	b.n	800229e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
 8002298:	e001      	b.n	800229e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800229e:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000008 	.word	0x20000008
 80022ac:	20000000 	.word	0x20000000
 80022b0:	20000004 	.word	0x20000004

080022b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022b8:	4b05      	ldr	r3, [pc, #20]	@ (80022d0 <HAL_IncTick+0x1c>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	4b05      	ldr	r3, [pc, #20]	@ (80022d4 <HAL_IncTick+0x20>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4413      	add	r3, r2
 80022c2:	4a03      	ldr	r2, [pc, #12]	@ (80022d0 <HAL_IncTick+0x1c>)
 80022c4:	6013      	str	r3, [r2, #0]
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	200003a8 	.word	0x200003a8
 80022d4:	20000008 	.word	0x20000008

080022d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return uwTick;
 80022dc:	4b03      	ldr	r3, [pc, #12]	@ (80022ec <HAL_GetTick+0x14>)
 80022de:	681b      	ldr	r3, [r3, #0]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	200003a8 	.word	0x200003a8

080022f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800230c:	4013      	ands	r3, r2
 800230e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800231c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002322:	4a04      	ldr	r2, [pc, #16]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	60d3      	str	r3, [r2, #12]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800233c:	4b04      	ldr	r3, [pc, #16]	@ (8002350 <__NVIC_GetPriorityGrouping+0x18>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 0307 	and.w	r3, r3, #7
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	2b00      	cmp	r3, #0
 8002364:	db0b      	blt.n	800237e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f003 021f 	and.w	r2, r3, #31
 800236c:	4907      	ldr	r1, [pc, #28]	@ (800238c <__NVIC_EnableIRQ+0x38>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	2001      	movs	r0, #1
 8002376:	fa00 f202 	lsl.w	r2, r0, r2
 800237a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000e100 	.word	0xe000e100

08002390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	db0a      	blt.n	80023ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	490c      	ldr	r1, [pc, #48]	@ (80023dc <__NVIC_SetPriority+0x4c>)
 80023aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ae:	0112      	lsls	r2, r2, #4
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	440b      	add	r3, r1
 80023b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b8:	e00a      	b.n	80023d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4908      	ldr	r1, [pc, #32]	@ (80023e0 <__NVIC_SetPriority+0x50>)
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	3b04      	subs	r3, #4
 80023c8:	0112      	lsls	r2, r2, #4
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	440b      	add	r3, r1
 80023ce:	761a      	strb	r2, [r3, #24]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	e000e100 	.word	0xe000e100
 80023e0:	e000ed00 	.word	0xe000ed00

080023e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b089      	sub	sp, #36	@ 0x24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f1c3 0307 	rsb	r3, r3, #7
 80023fe:	2b04      	cmp	r3, #4
 8002400:	bf28      	it	cs
 8002402:	2304      	movcs	r3, #4
 8002404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	3304      	adds	r3, #4
 800240a:	2b06      	cmp	r3, #6
 800240c:	d902      	bls.n	8002414 <NVIC_EncodePriority+0x30>
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3b03      	subs	r3, #3
 8002412:	e000      	b.n	8002416 <NVIC_EncodePriority+0x32>
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002418:	f04f 32ff 	mov.w	r2, #4294967295
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43da      	mvns	r2, r3
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	401a      	ands	r2, r3
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800242c:	f04f 31ff 	mov.w	r1, #4294967295
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	fa01 f303 	lsl.w	r3, r1, r3
 8002436:	43d9      	mvns	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800243c:	4313      	orrs	r3, r2
         );
}
 800243e:	4618      	mov	r0, r3
 8002440:	3724      	adds	r7, #36	@ 0x24
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800245c:	d301      	bcc.n	8002462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245e:	2301      	movs	r3, #1
 8002460:	e00f      	b.n	8002482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002462:	4a0a      	ldr	r2, [pc, #40]	@ (800248c <SysTick_Config+0x40>)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3b01      	subs	r3, #1
 8002468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246a:	210f      	movs	r1, #15
 800246c:	f04f 30ff 	mov.w	r0, #4294967295
 8002470:	f7ff ff8e 	bl	8002390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002474:	4b05      	ldr	r3, [pc, #20]	@ (800248c <SysTick_Config+0x40>)
 8002476:	2200      	movs	r2, #0
 8002478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247a:	4b04      	ldr	r3, [pc, #16]	@ (800248c <SysTick_Config+0x40>)
 800247c:	2207      	movs	r2, #7
 800247e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	e000e010 	.word	0xe000e010

08002490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff ff29 	bl	80022f0 <__NVIC_SetPriorityGrouping>
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024b4:	f7ff ff40 	bl	8002338 <__NVIC_GetPriorityGrouping>
 80024b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff90 	bl	80023e4 <NVIC_EncodePriority>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff5f 	bl	8002390 <__NVIC_SetPriority>
}
 80024d2:	bf00      	nop
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	4603      	mov	r3, r0
 80024e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff33 	bl	8002354 <__NVIC_EnableIRQ>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff ffa4 	bl	800244c <SysTick_Config>
 8002504:	4603      	mov	r3, r0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002510:	b480      	push	{r7}
 8002512:	b087      	sub	sp, #28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800251e:	e15a      	b.n	80027d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	2101      	movs	r1, #1
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	fa01 f303 	lsl.w	r3, r1, r3
 800252c:	4013      	ands	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	f000 814c 	beq.w	80027d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	2b01      	cmp	r3, #1
 8002542:	d005      	beq.n	8002550 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800254c:	2b02      	cmp	r3, #2
 800254e:	d130      	bne.n	80025b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	2203      	movs	r2, #3
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4013      	ands	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002586:	2201      	movs	r2, #1
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	4013      	ands	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	091b      	lsrs	r3, r3, #4
 800259c:	f003 0201 	and.w	r2, r3, #1
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d017      	beq.n	80025ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	2203      	movs	r2, #3
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43db      	mvns	r3, r3
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4013      	ands	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d123      	bne.n	8002642 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	08da      	lsrs	r2, r3, #3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3208      	adds	r2, #8
 8002602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	220f      	movs	r2, #15
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4013      	ands	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	691a      	ldr	r2, [r3, #16]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	08da      	lsrs	r2, r3, #3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3208      	adds	r2, #8
 800263c:	6939      	ldr	r1, [r7, #16]
 800263e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	2203      	movs	r2, #3
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43db      	mvns	r3, r3
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4013      	ands	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f003 0203 	and.w	r2, r3, #3
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4313      	orrs	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 80a6 	beq.w	80027d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002684:	4b5b      	ldr	r3, [pc, #364]	@ (80027f4 <HAL_GPIO_Init+0x2e4>)
 8002686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002688:	4a5a      	ldr	r2, [pc, #360]	@ (80027f4 <HAL_GPIO_Init+0x2e4>)
 800268a:	f043 0301 	orr.w	r3, r3, #1
 800268e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002690:	4b58      	ldr	r3, [pc, #352]	@ (80027f4 <HAL_GPIO_Init+0x2e4>)
 8002692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800269c:	4a56      	ldr	r2, [pc, #344]	@ (80027f8 <HAL_GPIO_Init+0x2e8>)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	089b      	lsrs	r3, r3, #2
 80026a2:	3302      	adds	r3, #2
 80026a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	220f      	movs	r2, #15
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	4013      	ands	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026c6:	d01f      	beq.n	8002708 <HAL_GPIO_Init+0x1f8>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a4c      	ldr	r2, [pc, #304]	@ (80027fc <HAL_GPIO_Init+0x2ec>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d019      	beq.n	8002704 <HAL_GPIO_Init+0x1f4>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a4b      	ldr	r2, [pc, #300]	@ (8002800 <HAL_GPIO_Init+0x2f0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d013      	beq.n	8002700 <HAL_GPIO_Init+0x1f0>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a4a      	ldr	r2, [pc, #296]	@ (8002804 <HAL_GPIO_Init+0x2f4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d00d      	beq.n	80026fc <HAL_GPIO_Init+0x1ec>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a49      	ldr	r2, [pc, #292]	@ (8002808 <HAL_GPIO_Init+0x2f8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d007      	beq.n	80026f8 <HAL_GPIO_Init+0x1e8>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a48      	ldr	r2, [pc, #288]	@ (800280c <HAL_GPIO_Init+0x2fc>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d101      	bne.n	80026f4 <HAL_GPIO_Init+0x1e4>
 80026f0:	2305      	movs	r3, #5
 80026f2:	e00a      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 80026f4:	2306      	movs	r3, #6
 80026f6:	e008      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 80026f8:	2304      	movs	r3, #4
 80026fa:	e006      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 80026fc:	2303      	movs	r3, #3
 80026fe:	e004      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 8002700:	2302      	movs	r3, #2
 8002702:	e002      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <HAL_GPIO_Init+0x1fa>
 8002708:	2300      	movs	r3, #0
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	f002 0203 	and.w	r2, r2, #3
 8002710:	0092      	lsls	r2, r2, #2
 8002712:	4093      	lsls	r3, r2
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800271a:	4937      	ldr	r1, [pc, #220]	@ (80027f8 <HAL_GPIO_Init+0x2e8>)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	089b      	lsrs	r3, r3, #2
 8002720:	3302      	adds	r3, #2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002728:	4b39      	ldr	r3, [pc, #228]	@ (8002810 <HAL_GPIO_Init+0x300>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	43db      	mvns	r3, r3
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800274c:	4a30      	ldr	r2, [pc, #192]	@ (8002810 <HAL_GPIO_Init+0x300>)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002752:	4b2f      	ldr	r3, [pc, #188]	@ (8002810 <HAL_GPIO_Init+0x300>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	43db      	mvns	r3, r3
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002776:	4a26      	ldr	r2, [pc, #152]	@ (8002810 <HAL_GPIO_Init+0x300>)
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800277c:	4b24      	ldr	r3, [pc, #144]	@ (8002810 <HAL_GPIO_Init+0x300>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d003      	beq.n	80027a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002810 <HAL_GPIO_Init+0x300>)
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80027a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002810 <HAL_GPIO_Init+0x300>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4013      	ands	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027ca:	4a11      	ldr	r2, [pc, #68]	@ (8002810 <HAL_GPIO_Init+0x300>)
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	3301      	adds	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f47f ae9d 	bne.w	8002520 <HAL_GPIO_Init+0x10>
  }
}
 80027e6:	bf00      	nop
 80027e8:	bf00      	nop
 80027ea:	371c      	adds	r7, #28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40010000 	.word	0x40010000
 80027fc:	48000400 	.word	0x48000400
 8002800:	48000800 	.word	0x48000800
 8002804:	48000c00 	.word	0x48000c00
 8002808:	48001000 	.word	0x48001000
 800280c:	48001400 	.word	0x48001400
 8002810:	40010400 	.word	0x40010400

08002814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	460b      	mov	r3, r1
 800281e:	807b      	strh	r3, [r7, #2]
 8002820:	4613      	mov	r3, r2
 8002822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002824:	787b      	ldrb	r3, [r7, #1]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800282a:	887a      	ldrh	r2, [r7, #2]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002830:	e002      	b.n	8002838 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800284e:	4b08      	ldr	r3, [pc, #32]	@ (8002870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002850:	695a      	ldr	r2, [r3, #20]
 8002852:	88fb      	ldrh	r3, [r7, #6]
 8002854:	4013      	ands	r3, r2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800285a:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800285c:	88fb      	ldrh	r3, [r7, #6]
 800285e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002860:	88fb      	ldrh	r3, [r7, #6]
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f806 	bl	8002874 <HAL_GPIO_EXTI_Callback>
  }
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40010400 	.word	0x40010400

08002874 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e08d      	b.n	80029b8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d106      	bne.n	80028b6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7fe ffff 	bl	80018b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2224      	movs	r2, #36	@ 0x24
 80028ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685a      	ldr	r2, [r3, #4]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028da:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028ea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d107      	bne.n	8002904 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	e006      	b.n	8002912 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002910:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d108      	bne.n	800292c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	e007      	b.n	800293c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800293a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800294a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800294e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800295e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	695b      	ldr	r3, [r3, #20]
 8002968:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69d9      	ldr	r1, [r3, #28]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1a      	ldr	r2, [r3, #32]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0201 	orr.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	4608      	mov	r0, r1
 80029ca:	4611      	mov	r1, r2
 80029cc:	461a      	mov	r2, r3
 80029ce:	4603      	mov	r3, r0
 80029d0:	817b      	strh	r3, [r7, #10]
 80029d2:	460b      	mov	r3, r1
 80029d4:	813b      	strh	r3, [r7, #8]
 80029d6:	4613      	mov	r3, r2
 80029d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	f040 80f9 	bne.w	8002bda <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d002      	beq.n	80029f4 <HAL_I2C_Mem_Write+0x34>
 80029ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d105      	bne.n	8002a00 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0ed      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_I2C_Mem_Write+0x4e>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e0e6      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a16:	f7ff fc5f 	bl	80022d8 <HAL_GetTick>
 8002a1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2319      	movs	r3, #25
 8002a22:	2201      	movs	r2, #1
 8002a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 fac3 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0d1      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2221      	movs	r2, #33	@ 0x21
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2240      	movs	r2, #64	@ 0x40
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a3a      	ldr	r2, [r7, #32]
 8002a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a60:	88f8      	ldrh	r0, [r7, #6]
 8002a62:	893a      	ldrh	r2, [r7, #8]
 8002a64:	8979      	ldrh	r1, [r7, #10]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	4603      	mov	r3, r0
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f9d3 	bl	8002e1c <I2C_RequestMemoryWrite>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0a9      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2bff      	cmp	r3, #255	@ 0xff
 8002a90:	d90e      	bls.n	8002ab0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	22ff      	movs	r2, #255	@ 0xff
 8002a96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	8979      	ldrh	r1, [r7, #10]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fc47 	bl	800333c <I2C_TransferConfig>
 8002aae:	e00f      	b.n	8002ad0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	8979      	ldrh	r1, [r7, #10]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fc36 	bl	800333c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fac6 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e07b      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d034      	beq.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d130      	bne.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2180      	movs	r1, #128	@ 0x80
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fa3f 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e04d      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	2bff      	cmp	r3, #255	@ 0xff
 8002b48:	d90e      	bls.n	8002b68 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	22ff      	movs	r2, #255	@ 0xff
 8002b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	8979      	ldrh	r1, [r7, #10]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f000 fbeb 	bl	800333c <I2C_TransferConfig>
 8002b66:	e00f      	b.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	8979      	ldrh	r1, [r7, #10]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 fbda 	bl	800333c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d19e      	bne.n	8002ad0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 faac 	bl	80030f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e01a      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2220      	movs	r2, #32
 8002bac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002be4 <HAL_I2C_Mem_Write+0x224>)
 8002bba:	400b      	ands	r3, r1
 8002bbc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e000      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002bda:	2302      	movs	r3, #2
  }
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	fe00e800 	.word	0xfe00e800

08002be8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	4608      	mov	r0, r1
 8002bf2:	4611      	mov	r1, r2
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	817b      	strh	r3, [r7, #10]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	813b      	strh	r3, [r7, #8]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b20      	cmp	r3, #32
 8002c0c:	f040 80fd 	bne.w	8002e0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d002      	beq.n	8002c1c <HAL_I2C_Mem_Read+0x34>
 8002c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0f1      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_I2C_Mem_Read+0x4e>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e0ea      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c3e:	f7ff fb4b 	bl	80022d8 <HAL_GetTick>
 8002c42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	2319      	movs	r3, #25
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 f9af 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0d5      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2222      	movs	r2, #34	@ 0x22
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2240      	movs	r2, #64	@ 0x40
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a3a      	ldr	r2, [r7, #32]
 8002c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c88:	88f8      	ldrh	r0, [r7, #6]
 8002c8a:	893a      	ldrh	r2, [r7, #8]
 8002c8c:	8979      	ldrh	r1, [r7, #10]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	4603      	mov	r3, r0
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 f913 	bl	8002ec4 <I2C_RequestMemoryRead>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0ad      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2bff      	cmp	r3, #255	@ 0xff
 8002cb8:	d90e      	bls.n	8002cd8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	22ff      	movs	r2, #255	@ 0xff
 8002cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	8979      	ldrh	r1, [r7, #10]
 8002cc8:	4b52      	ldr	r3, [pc, #328]	@ (8002e14 <HAL_I2C_Mem_Read+0x22c>)
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 fb33 	bl	800333c <I2C_TransferConfig>
 8002cd6:	e00f      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	8979      	ldrh	r1, [r7, #10]
 8002cea:	4b4a      	ldr	r3, [pc, #296]	@ (8002e14 <HAL_I2C_Mem_Read+0x22c>)
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fb22 	bl	800333c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2104      	movs	r1, #4
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 f956 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e07c      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d034      	beq.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d130      	bne.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2180      	movs	r1, #128	@ 0x80
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 f927 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e04d      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2bff      	cmp	r3, #255	@ 0xff
 8002d78:	d90e      	bls.n	8002d98 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	22ff      	movs	r2, #255	@ 0xff
 8002d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	8979      	ldrh	r1, [r7, #10]
 8002d88:	2300      	movs	r3, #0
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fad3 	bl	800333c <I2C_TransferConfig>
 8002d96:	e00f      	b.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	8979      	ldrh	r1, [r7, #10]
 8002daa:	2300      	movs	r3, #0
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 fac2 	bl	800333c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d19a      	bne.n	8002cf8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 f994 	bl	80030f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e01a      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6859      	ldr	r1, [r3, #4]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <HAL_I2C_Mem_Read+0x230>)
 8002dea:	400b      	ands	r3, r1
 8002dec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2220      	movs	r2, #32
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e000      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002e0a:	2302      	movs	r3, #2
  }
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	80002400 	.word	0x80002400
 8002e18:	fe00e800 	.word	0xfe00e800

08002e1c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	4608      	mov	r0, r1
 8002e26:	4611      	mov	r1, r2
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	817b      	strh	r3, [r7, #10]
 8002e2e:	460b      	mov	r3, r1
 8002e30:	813b      	strh	r3, [r7, #8]
 8002e32:	4613      	mov	r3, r2
 8002e34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002e36:	88fb      	ldrh	r3, [r7, #6]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	8979      	ldrh	r1, [r7, #10]
 8002e3c:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <I2C_RequestMemoryWrite+0xa4>)
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 fa79 	bl	800333c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	69b9      	ldr	r1, [r7, #24]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f909 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e02c      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e64:	893b      	ldrh	r3, [r7, #8]
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e6e:	e015      	b.n	8002e9c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e70:	893b      	ldrh	r3, [r7, #8]
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	69b9      	ldr	r1, [r7, #24]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f8ef 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e012      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e92:	893b      	ldrh	r3, [r7, #8]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2180      	movs	r1, #128	@ 0x80
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 f884 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	80002000 	.word	0x80002000

08002ec4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4611      	mov	r1, r2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	817b      	strh	r3, [r7, #10]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	813b      	strh	r3, [r7, #8]
 8002eda:	4613      	mov	r3, r2
 8002edc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002ede:	88fb      	ldrh	r3, [r7, #6]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	8979      	ldrh	r1, [r7, #10]
 8002ee4:	4b20      	ldr	r3, [pc, #128]	@ (8002f68 <I2C_RequestMemoryRead+0xa4>)
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fa26 	bl	800333c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ef0:	69fa      	ldr	r2, [r7, #28]
 8002ef2:	69b9      	ldr	r1, [r7, #24]
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f8b6 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e02c      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f04:	88fb      	ldrh	r3, [r7, #6]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d105      	bne.n	8002f16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f0a:	893b      	ldrh	r3, [r7, #8]
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f14:	e015      	b.n	8002f42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f16:	893b      	ldrh	r3, [r7, #8]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f89c 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e012      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f38:	893b      	ldrh	r3, [r7, #8]
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2140      	movs	r1, #64	@ 0x40
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f831 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	80002000 	.word	0x80002000

08002f6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d103      	bne.n	8002f8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2200      	movs	r2, #0
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d007      	beq.n	8002fa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	619a      	str	r2, [r3, #24]
  }
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fc4:	e03b      	b.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	6839      	ldr	r1, [r7, #0]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f8d6 	bl	800317c <I2C_IsErrorOccurred>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e041      	b.n	800305e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d02d      	beq.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe2:	f7ff f979 	bl	80022d8 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d302      	bcc.n	8002ff8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d122      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	4013      	ands	r3, r2
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	429a      	cmp	r2, r3
 8003006:	bf0c      	ite	eq
 8003008:	2301      	moveq	r3, #1
 800300a:	2300      	movne	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	429a      	cmp	r2, r3
 8003014:	d113      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301a:	f043 0220 	orr.w	r2, r3, #32
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e00f      	b.n	800305e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699a      	ldr	r2, [r3, #24]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4013      	ands	r3, r2
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	429a      	cmp	r2, r3
 800304c:	bf0c      	ite	eq
 800304e:	2301      	moveq	r3, #1
 8003050:	2300      	movne	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	429a      	cmp	r2, r3
 800305a:	d0b4      	beq.n	8002fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b084      	sub	sp, #16
 800306a:	af00      	add	r7, sp, #0
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003072:	e033      	b.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	68b9      	ldr	r1, [r7, #8]
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 f87f 	bl	800317c <I2C_IsErrorOccurred>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e031      	b.n	80030ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308e:	d025      	beq.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003090:	f7ff f922 	bl	80022d8 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	429a      	cmp	r2, r3
 800309e:	d302      	bcc.n	80030a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d11a      	bne.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d013      	beq.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e007      	b.n	80030ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d1c4      	bne.n	8003074 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003100:	e02f      	b.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f838 	bl	800317c <I2C_IsErrorOccurred>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e02d      	b.n	8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003116:	f7ff f8df 	bl	80022d8 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	68ba      	ldr	r2, [r7, #8]
 8003122:	429a      	cmp	r2, r3
 8003124:	d302      	bcc.n	800312c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d11a      	bne.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	2b20      	cmp	r3, #32
 8003138:	d013      	beq.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0220 	orr.w	r2, r3, #32
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2220      	movs	r2, #32
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b20      	cmp	r3, #32
 800316e:	d1c8      	bne.n	8003102 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	@ 0x28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003196:	2300      	movs	r3, #0
 8003198:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d068      	beq.n	800327a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2210      	movs	r2, #16
 80031ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031b0:	e049      	b.n	8003246 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b8:	d045      	beq.n	8003246 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7ff f88d 	bl	80022d8 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_IsErrorOccurred+0x54>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d13a      	bne.n	8003246 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031f2:	d121      	bne.n	8003238 <I2C_IsErrorOccurred+0xbc>
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031fa:	d01d      	beq.n	8003238 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80031fc:	7cfb      	ldrb	r3, [r7, #19]
 80031fe:	2b20      	cmp	r3, #32
 8003200:	d01a      	beq.n	8003238 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003210:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003212:	f7ff f861 	bl	80022d8 <HAL_GetTick>
 8003216:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003218:	e00e      	b.n	8003238 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800321a:	f7ff f85d 	bl	80022d8 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b19      	cmp	r3, #25
 8003226:	d907      	bls.n	8003238 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f043 0320 	orr.w	r3, r3, #32
 800322e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003236:	e006      	b.n	8003246 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f003 0320 	and.w	r3, r3, #32
 8003242:	2b20      	cmp	r3, #32
 8003244:	d1e9      	bne.n	800321a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b20      	cmp	r3, #32
 8003252:	d003      	beq.n	800325c <I2C_IsErrorOccurred+0xe0>
 8003254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0aa      	beq.n	80031b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800325c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003260:	2b00      	cmp	r3, #0
 8003262:	d103      	bne.n	800326c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2220      	movs	r2, #32
 800326a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f043 0304 	orr.w	r3, r3, #4
 8003272:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00b      	beq.n	80032a4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800329c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	f043 0308 	orr.w	r3, r3, #8
 80032b4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032be:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	f043 0302 	orr.w	r3, r3, #2
 80032d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80032e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01c      	beq.n	800332a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f7ff fe3b 	bl	8002f6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <I2C_IsErrorOccurred+0x1bc>)
 8003302:	400b      	ands	r3, r1
 8003304:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	431a      	orrs	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800332a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800332e:	4618      	mov	r0, r3
 8003330:	3728      	adds	r7, #40	@ 0x28
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	fe00e800 	.word	0xfe00e800

0800333c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	817b      	strh	r3, [r7, #10]
 800334a:	4613      	mov	r3, r2
 800334c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800334e:	897b      	ldrh	r3, [r7, #10]
 8003350:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003354:	7a7b      	ldrb	r3, [r7, #9]
 8003356:	041b      	lsls	r3, r3, #16
 8003358:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800335c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	4313      	orrs	r3, r2
 8003366:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800336a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	0d5b      	lsrs	r3, r3, #21
 8003376:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800337a:	4b08      	ldr	r3, [pc, #32]	@ (800339c <I2C_TransferConfig+0x60>)
 800337c:	430b      	orrs	r3, r1
 800337e:	43db      	mvns	r3, r3
 8003380:	ea02 0103 	and.w	r1, r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	430a      	orrs	r2, r1
 800338c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800338e:	bf00      	nop
 8003390:	371c      	adds	r7, #28
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	03ff63ff 	.word	0x03ff63ff

080033a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b20      	cmp	r3, #32
 80033b4:	d138      	bne.n	8003428 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e032      	b.n	800342a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2224      	movs	r2, #36	@ 0x24
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6819      	ldr	r1, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	e000      	b.n	800342a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
  }
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003436:	b480      	push	{r7}
 8003438:	b085      	sub	sp, #20
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	d139      	bne.n	80034c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003452:	2b01      	cmp	r3, #1
 8003454:	d101      	bne.n	800345a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003456:	2302      	movs	r3, #2
 8003458:	e033      	b.n	80034c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2224      	movs	r2, #36	@ 0x24
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0201 	bic.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003488:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	021b      	lsls	r3, r3, #8
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	4313      	orrs	r3, r2
 8003492:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3714      	adds	r7, #20
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d141      	bne.n	8003562 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034de:	4b4b      	ldr	r3, [pc, #300]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ea:	d131      	bne.n	8003550 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034ec:	4b47      	ldr	r3, [pc, #284]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034f2:	4a46      	ldr	r2, [pc, #280]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034fc:	4b43      	ldr	r3, [pc, #268]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003504:	4a41      	ldr	r2, [pc, #260]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800350a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800350c:	4b40      	ldr	r3, [pc, #256]	@ (8003610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2232      	movs	r2, #50	@ 0x32
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	4a3f      	ldr	r2, [pc, #252]	@ (8003614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003518:	fba2 2303 	umull	r2, r3, r2, r3
 800351c:	0c9b      	lsrs	r3, r3, #18
 800351e:	3301      	adds	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003522:	e002      	b.n	800352a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	3b01      	subs	r3, #1
 8003528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800352a:	4b38      	ldr	r3, [pc, #224]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003536:	d102      	bne.n	800353e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f2      	bne.n	8003524 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800353e:	4b33      	ldr	r3, [pc, #204]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354a:	d158      	bne.n	80035fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e057      	b.n	8003600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003550:	4b2e      	ldr	r3, [pc, #184]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003556:	4a2d      	ldr	r2, [pc, #180]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800355c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003560:	e04d      	b.n	80035fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003568:	d141      	bne.n	80035ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800356a:	4b28      	ldr	r3, [pc, #160]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003576:	d131      	bne.n	80035dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003578:	4b24      	ldr	r3, [pc, #144]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800357a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800357e:	4a23      	ldr	r2, [pc, #140]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003588:	4b20      	ldr	r3, [pc, #128]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003590:	4a1e      	ldr	r2, [pc, #120]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003596:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003598:	4b1d      	ldr	r3, [pc, #116]	@ (8003610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2232      	movs	r2, #50	@ 0x32
 800359e:	fb02 f303 	mul.w	r3, r2, r3
 80035a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80035a4:	fba2 2303 	umull	r2, r3, r2, r3
 80035a8:	0c9b      	lsrs	r3, r3, #18
 80035aa:	3301      	adds	r3, #1
 80035ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035ae:	e002      	b.n	80035b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035b6:	4b15      	ldr	r3, [pc, #84]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c2:	d102      	bne.n	80035ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f2      	bne.n	80035b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ca:	4b10      	ldr	r3, [pc, #64]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d6:	d112      	bne.n	80035fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e011      	b.n	8003600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035dc:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035e2:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035ec:	e007      	b.n	80035fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035ee:	4b07      	ldr	r3, [pc, #28]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035f6:	4a05      	ldr	r2, [pc, #20]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	40007000 	.word	0x40007000
 8003610:	20000000 	.word	0x20000000
 8003614:	431bde83 	.word	0x431bde83

08003618 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	4a04      	ldr	r2, [pc, #16]	@ (8003634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003626:	6093      	str	r3, [r2, #8]
}
 8003628:	bf00      	nop
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40007000 	.word	0x40007000

08003638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e2fe      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d075      	beq.n	8003742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003656:	4b97      	ldr	r3, [pc, #604]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003660:	4b94      	ldr	r3, [pc, #592]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	2b0c      	cmp	r3, #12
 800366e:	d102      	bne.n	8003676 <HAL_RCC_OscConfig+0x3e>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	2b03      	cmp	r3, #3
 8003674:	d002      	beq.n	800367c <HAL_RCC_OscConfig+0x44>
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d10b      	bne.n	8003694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800367c:	4b8d      	ldr	r3, [pc, #564]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d05b      	beq.n	8003740 <HAL_RCC_OscConfig+0x108>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d157      	bne.n	8003740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e2d9      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800369c:	d106      	bne.n	80036ac <HAL_RCC_OscConfig+0x74>
 800369e:	4b85      	ldr	r3, [pc, #532]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a84      	ldr	r2, [pc, #528]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e01d      	b.n	80036e8 <HAL_RCC_OscConfig+0xb0>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036b4:	d10c      	bne.n	80036d0 <HAL_RCC_OscConfig+0x98>
 80036b6:	4b7f      	ldr	r3, [pc, #508]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a7e      	ldr	r2, [pc, #504]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b7c      	ldr	r3, [pc, #496]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a7b      	ldr	r2, [pc, #492]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e00b      	b.n	80036e8 <HAL_RCC_OscConfig+0xb0>
 80036d0:	4b78      	ldr	r3, [pc, #480]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a77      	ldr	r2, [pc, #476]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4b75      	ldr	r3, [pc, #468]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a74      	ldr	r2, [pc, #464]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80036e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d013      	beq.n	8003718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fe fdf2 	bl	80022d8 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f8:	f7fe fdee 	bl	80022d8 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	@ 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e29e      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800370a:	4b6a      	ldr	r3, [pc, #424]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0xc0>
 8003716:	e014      	b.n	8003742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003718:	f7fe fdde 	bl	80022d8 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003720:	f7fe fdda 	bl	80022d8 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b64      	cmp	r3, #100	@ 0x64
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e28a      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003732:	4b60      	ldr	r3, [pc, #384]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0xe8>
 800373e:	e000      	b.n	8003742 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d075      	beq.n	800383a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800374e:	4b59      	ldr	r3, [pc, #356]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003758:	4b56      	ldr	r3, [pc, #344]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	f003 0303 	and.w	r3, r3, #3
 8003760:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b0c      	cmp	r3, #12
 8003766:	d102      	bne.n	800376e <HAL_RCC_OscConfig+0x136>
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d002      	beq.n	8003774 <HAL_RCC_OscConfig+0x13c>
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	2b04      	cmp	r3, #4
 8003772:	d11f      	bne.n	80037b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003774:	4b4f      	ldr	r3, [pc, #316]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <HAL_RCC_OscConfig+0x154>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e25d      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378c:	4b49      	ldr	r3, [pc, #292]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	061b      	lsls	r3, r3, #24
 800379a:	4946      	ldr	r1, [pc, #280]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80037a0:	4b45      	ldr	r3, [pc, #276]	@ (80038b8 <HAL_RCC_OscConfig+0x280>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fe fd4b 	bl	8002240 <HAL_InitTick>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d043      	beq.n	8003838 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e249      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d023      	beq.n	8003804 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037bc:	4b3d      	ldr	r3, [pc, #244]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a3c      	ldr	r2, [pc, #240]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80037c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fe fd86 	bl	80022d8 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d0:	f7fe fd82 	bl	80022d8 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e232      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037e2:	4b34      	ldr	r3, [pc, #208]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f0      	beq.n	80037d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ee:	4b31      	ldr	r3, [pc, #196]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	061b      	lsls	r3, r3, #24
 80037fc:	492d      	ldr	r1, [pc, #180]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	604b      	str	r3, [r1, #4]
 8003802:	e01a      	b.n	800383a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003804:	4b2b      	ldr	r3, [pc, #172]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a2a      	ldr	r2, [pc, #168]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800380a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800380e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003810:	f7fe fd62 	bl	80022d8 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003818:	f7fe fd5e 	bl	80022d8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e20e      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800382a:	4b22      	ldr	r3, [pc, #136]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0x1e0>
 8003836:	e000      	b.n	800383a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003838:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d041      	beq.n	80038ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d01c      	beq.n	8003888 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800384e:	4b19      	ldr	r3, [pc, #100]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003854:	4a17      	ldr	r2, [pc, #92]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385e:	f7fe fd3b 	bl	80022d8 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003866:	f7fe fd37 	bl	80022d8 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e1e7      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003878:	4b0e      	ldr	r3, [pc, #56]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800387a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0ef      	beq.n	8003866 <HAL_RCC_OscConfig+0x22e>
 8003886:	e020      	b.n	80038ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003888:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 800388a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800388e:	4a09      	ldr	r2, [pc, #36]	@ (80038b4 <HAL_RCC_OscConfig+0x27c>)
 8003890:	f023 0301 	bic.w	r3, r3, #1
 8003894:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003898:	f7fe fd1e 	bl	80022d8 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800389e:	e00d      	b.n	80038bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038a0:	f7fe fd1a 	bl	80022d8 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d906      	bls.n	80038bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e1ca      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
 80038b2:	bf00      	nop
 80038b4:	40021000 	.word	0x40021000
 80038b8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038bc:	4b8c      	ldr	r3, [pc, #560]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80038be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1ea      	bne.n	80038a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80a6 	beq.w	8003a24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038d8:	2300      	movs	r3, #0
 80038da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038dc:	4b84      	ldr	r3, [pc, #528]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80038de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_RCC_OscConfig+0x2b4>
 80038e8:	2301      	movs	r3, #1
 80038ea:	e000      	b.n	80038ee <HAL_RCC_OscConfig+0x2b6>
 80038ec:	2300      	movs	r3, #0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00d      	beq.n	800390e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038f2:	4b7f      	ldr	r3, [pc, #508]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f6:	4a7e      	ldr	r2, [pc, #504]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80038f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80038fe:	4b7c      	ldr	r3, [pc, #496]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003906:	60fb      	str	r3, [r7, #12]
 8003908:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800390a:	2301      	movs	r3, #1
 800390c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800390e:	4b79      	ldr	r3, [pc, #484]	@ (8003af4 <HAL_RCC_OscConfig+0x4bc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003916:	2b00      	cmp	r3, #0
 8003918:	d118      	bne.n	800394c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800391a:	4b76      	ldr	r3, [pc, #472]	@ (8003af4 <HAL_RCC_OscConfig+0x4bc>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a75      	ldr	r2, [pc, #468]	@ (8003af4 <HAL_RCC_OscConfig+0x4bc>)
 8003920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003926:	f7fe fcd7 	bl	80022d8 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800392e:	f7fe fcd3 	bl	80022d8 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e183      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003940:	4b6c      	ldr	r3, [pc, #432]	@ (8003af4 <HAL_RCC_OscConfig+0x4bc>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0f0      	beq.n	800392e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d108      	bne.n	8003966 <HAL_RCC_OscConfig+0x32e>
 8003954:	4b66      	ldr	r3, [pc, #408]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800395a:	4a65      	ldr	r2, [pc, #404]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003964:	e024      	b.n	80039b0 <HAL_RCC_OscConfig+0x378>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	2b05      	cmp	r3, #5
 800396c:	d110      	bne.n	8003990 <HAL_RCC_OscConfig+0x358>
 800396e:	4b60      	ldr	r3, [pc, #384]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003974:	4a5e      	ldr	r2, [pc, #376]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003976:	f043 0304 	orr.w	r3, r3, #4
 800397a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800397e:	4b5c      	ldr	r3, [pc, #368]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003984:	4a5a      	ldr	r2, [pc, #360]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800398e:	e00f      	b.n	80039b0 <HAL_RCC_OscConfig+0x378>
 8003990:	4b57      	ldr	r3, [pc, #348]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003996:	4a56      	ldr	r2, [pc, #344]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003998:	f023 0301 	bic.w	r3, r3, #1
 800399c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039a0:	4b53      	ldr	r3, [pc, #332]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80039a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a6:	4a52      	ldr	r2, [pc, #328]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80039a8:	f023 0304 	bic.w	r3, r3, #4
 80039ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d016      	beq.n	80039e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b8:	f7fe fc8e 	bl	80022d8 <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039be:	e00a      	b.n	80039d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c0:	f7fe fc8a 	bl	80022d8 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e138      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d6:	4b46      	ldr	r3, [pc, #280]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 80039d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0ed      	beq.n	80039c0 <HAL_RCC_OscConfig+0x388>
 80039e4:	e015      	b.n	8003a12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e6:	f7fe fc77 	bl	80022d8 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ee:	f7fe fc73 	bl	80022d8 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e121      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a04:	4b3a      	ldr	r3, [pc, #232]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1ed      	bne.n	80039ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a12:	7ffb      	ldrb	r3, [r7, #31]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d105      	bne.n	8003a24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a18:	4b35      	ldr	r3, [pc, #212]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1c:	4a34      	ldr	r2, [pc, #208]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0320 	and.w	r3, r3, #32
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d03c      	beq.n	8003aaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01c      	beq.n	8003a72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a38:	4b2d      	ldr	r3, [pc, #180]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a40:	f043 0301 	orr.w	r3, r3, #1
 8003a44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a48:	f7fe fc46 	bl	80022d8 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a50:	f7fe fc42 	bl	80022d8 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e0f2      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a62:	4b23      	ldr	r3, [pc, #140]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ef      	beq.n	8003a50 <HAL_RCC_OscConfig+0x418>
 8003a70:	e01b      	b.n	8003aaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a72:	4b1f      	ldr	r3, [pc, #124]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a78:	4a1d      	ldr	r2, [pc, #116]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a7a:	f023 0301 	bic.w	r3, r3, #1
 8003a7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a82:	f7fe fc29 	bl	80022d8 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a88:	e008      	b.n	8003a9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a8a:	f7fe fc25 	bl	80022d8 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d901      	bls.n	8003a9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e0d5      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a9c:	4b14      	ldr	r3, [pc, #80]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003a9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1ef      	bne.n	8003a8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80c9 	beq.w	8003c46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 030c 	and.w	r3, r3, #12
 8003abc:	2b0c      	cmp	r3, #12
 8003abe:	f000 8083 	beq.w	8003bc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d15e      	bne.n	8003b88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	4b09      	ldr	r3, [pc, #36]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a08      	ldr	r2, [pc, #32]	@ (8003af0 <HAL_RCC_OscConfig+0x4b8>)
 8003ad0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad6:	f7fe fbff 	bl	80022d8 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003adc:	e00c      	b.n	8003af8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fe fbfb 	bl	80022d8 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d905      	bls.n	8003af8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e0ab      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003af8:	4b55      	ldr	r3, [pc, #340]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1ec      	bne.n	8003ade <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b04:	4b52      	ldr	r3, [pc, #328]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	4b52      	ldr	r3, [pc, #328]	@ (8003c54 <HAL_RCC_OscConfig+0x61c>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6a11      	ldr	r1, [r2, #32]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b14:	3a01      	subs	r2, #1
 8003b16:	0112      	lsls	r2, r2, #4
 8003b18:	4311      	orrs	r1, r2
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b1e:	0212      	lsls	r2, r2, #8
 8003b20:	4311      	orrs	r1, r2
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b26:	0852      	lsrs	r2, r2, #1
 8003b28:	3a01      	subs	r2, #1
 8003b2a:	0552      	lsls	r2, r2, #21
 8003b2c:	4311      	orrs	r1, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b32:	0852      	lsrs	r2, r2, #1
 8003b34:	3a01      	subs	r2, #1
 8003b36:	0652      	lsls	r2, r2, #25
 8003b38:	4311      	orrs	r1, r2
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b3e:	06d2      	lsls	r2, r2, #27
 8003b40:	430a      	orrs	r2, r1
 8003b42:	4943      	ldr	r1, [pc, #268]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b48:	4b41      	ldr	r3, [pc, #260]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a40      	ldr	r2, [pc, #256]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b54:	4b3e      	ldr	r3, [pc, #248]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	4a3d      	ldr	r2, [pc, #244]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b60:	f7fe fbba 	bl	80022d8 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b68:	f7fe fbb6 	bl	80022d8 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e066      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b7a:	4b35      	ldr	r3, [pc, #212]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d0f0      	beq.n	8003b68 <HAL_RCC_OscConfig+0x530>
 8003b86:	e05e      	b.n	8003c46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b88:	4b31      	ldr	r3, [pc, #196]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a30      	ldr	r2, [pc, #192]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003b8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b94:	f7fe fba0 	bl	80022d8 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b9c:	f7fe fb9c 	bl	80022d8 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e04c      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bae:	4b28      	ldr	r3, [pc, #160]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003bba:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	4924      	ldr	r1, [pc, #144]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003bc0:	4b25      	ldr	r3, [pc, #148]	@ (8003c58 <HAL_RCC_OscConfig+0x620>)
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60cb      	str	r3, [r1, #12]
 8003bc6:	e03e      	b.n	8003c46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e039      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <HAL_RCC_OscConfig+0x618>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f003 0203 	and.w	r2, r3, #3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d12c      	bne.n	8003c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d123      	bne.n	8003c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d11b      	bne.n	8003c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d113      	bne.n	8003c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c24:	085b      	lsrs	r3, r3, #1
 8003c26:	3b01      	subs	r3, #1
 8003c28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d109      	bne.n	8003c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d001      	beq.n	8003c46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3720      	adds	r7, #32
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40021000 	.word	0x40021000
 8003c54:	019f800c 	.word	0x019f800c
 8003c58:	feeefffc 	.word	0xfeeefffc

08003c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c66:	2300      	movs	r3, #0
 8003c68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e11e      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c74:	4b91      	ldr	r3, [pc, #580]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d910      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c82:	4b8e      	ldr	r3, [pc, #568]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 020f 	bic.w	r2, r3, #15
 8003c8a:	498c      	ldr	r1, [pc, #560]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c92:	4b8a      	ldr	r3, [pc, #552]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d001      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e106      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d073      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d129      	bne.n	8003d0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb8:	4b81      	ldr	r3, [pc, #516]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0f4      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003cc8:	f000 f99e 	bl	8004008 <RCC_GetSysClockFreqFromPLLSource>
 8003ccc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8003ec4 <HAL_RCC_ClockConfig+0x268>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d93f      	bls.n	8003d56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003cd6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d009      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d033      	beq.n	8003d56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d12f      	bne.n	8003d56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cf6:	4b72      	ldr	r3, [pc, #456]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cfe:	4a70      	ldr	r2, [pc, #448]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d06:	2380      	movs	r3, #128	@ 0x80
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	e024      	b.n	8003d56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d107      	bne.n	8003d24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d14:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d109      	bne.n	8003d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0c6      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d24:	4b66      	ldr	r3, [pc, #408]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0be      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003d34:	f000 f8ce 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	4a61      	ldr	r2, [pc, #388]	@ (8003ec4 <HAL_RCC_ClockConfig+0x268>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d909      	bls.n	8003d56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d42:	4b5f      	ldr	r3, [pc, #380]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d52:	2380      	movs	r3, #128	@ 0x80
 8003d54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d56:	4b5a      	ldr	r3, [pc, #360]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f023 0203 	bic.w	r2, r3, #3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	4957      	ldr	r1, [pc, #348]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d68:	f7fe fab6 	bl	80022d8 <HAL_GetTick>
 8003d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d6e:	e00a      	b.n	8003d86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d70:	f7fe fab2 	bl	80022d8 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e095      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d86:	4b4e      	ldr	r3, [pc, #312]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 020c 	and.w	r2, r3, #12
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d1eb      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d023      	beq.n	8003dec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db0:	4b43      	ldr	r3, [pc, #268]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	4a42      	ldr	r2, [pc, #264]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003db6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003dc8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003dd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b39      	ldr	r3, [pc, #228]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4936      	ldr	r1, [pc, #216]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	2b80      	cmp	r3, #128	@ 0x80
 8003df0:	d105      	bne.n	8003dfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003df2:	4b33      	ldr	r3, [pc, #204]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	4a32      	ldr	r2, [pc, #200]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003df8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d21d      	bcs.n	8003e48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f023 020f 	bic.w	r2, r3, #15
 8003e14:	4929      	ldr	r1, [pc, #164]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e1c:	f7fe fa5c 	bl	80022d8 <HAL_GetTick>
 8003e20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e22:	e00a      	b.n	8003e3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e24:	f7fe fa58 	bl	80022d8 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e03b      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b20      	ldr	r3, [pc, #128]	@ (8003ebc <HAL_RCC_ClockConfig+0x260>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d1ed      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d008      	beq.n	8003e66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4917      	ldr	r1, [pc, #92]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d009      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e72:	4b13      	ldr	r3, [pc, #76]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	490f      	ldr	r1, [pc, #60]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e86:	f000 f825 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <HAL_RCC_ClockConfig+0x264>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	091b      	lsrs	r3, r3, #4
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	490c      	ldr	r1, [pc, #48]	@ (8003ec8 <HAL_RCC_ClockConfig+0x26c>)
 8003e98:	5ccb      	ldrb	r3, [r1, r3]
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8003ecc <HAL_RCC_ClockConfig+0x270>)
 8003ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed0 <HAL_RCC_ClockConfig+0x274>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe f9c8 	bl	8002240 <HAL_InitTick>
 8003eb0:	4603      	mov	r3, r0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40022000 	.word	0x40022000
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	04c4b400 	.word	0x04c4b400
 8003ec8:	0800b5d0 	.word	0x0800b5d0
 8003ecc:	20000000 	.word	0x20000000
 8003ed0:	20000004 	.word	0x20000004

08003ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003eda:	4b2c      	ldr	r3, [pc, #176]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d102      	bne.n	8003eec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ee8:	613b      	str	r3, [r7, #16]
 8003eea:	e047      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003eec:	4b27      	ldr	r3, [pc, #156]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 030c 	and.w	r3, r3, #12
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d102      	bne.n	8003efe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ef8:	4b26      	ldr	r3, [pc, #152]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003efa:	613b      	str	r3, [r7, #16]
 8003efc:	e03e      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003efe:	4b23      	ldr	r3, [pc, #140]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	d136      	bne.n	8003f78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f0a:	4b20      	ldr	r3, [pc, #128]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f14:	4b1d      	ldr	r3, [pc, #116]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	3301      	adds	r3, #1
 8003f20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d10c      	bne.n	8003f42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f28:	4a1a      	ldr	r2, [pc, #104]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f30:	4a16      	ldr	r2, [pc, #88]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f32:	68d2      	ldr	r2, [r2, #12]
 8003f34:	0a12      	lsrs	r2, r2, #8
 8003f36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f3a:	fb02 f303 	mul.w	r3, r2, r3
 8003f3e:	617b      	str	r3, [r7, #20]
      break;
 8003f40:	e00c      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f42:	4a13      	ldr	r2, [pc, #76]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4a:	4a10      	ldr	r2, [pc, #64]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f4c:	68d2      	ldr	r2, [r2, #12]
 8003f4e:	0a12      	lsrs	r2, r2, #8
 8003f50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	617b      	str	r3, [r7, #20]
      break;
 8003f5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	0e5b      	lsrs	r3, r3, #25
 8003f62:	f003 0303 	and.w	r3, r3, #3
 8003f66:	3301      	adds	r3, #1
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	e001      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f7c:	693b      	ldr	r3, [r7, #16]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	371c      	adds	r7, #28
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	00f42400 	.word	0x00f42400
 8003f94:	016e3600 	.word	0x016e3600

08003f98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f9c:	4b03      	ldr	r3, [pc, #12]	@ (8003fac <HAL_RCC_GetHCLKFreq+0x14>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	20000000 	.word	0x20000000

08003fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003fb4:	f7ff fff0 	bl	8003f98 <HAL_RCC_GetHCLKFreq>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	0a1b      	lsrs	r3, r3, #8
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	4904      	ldr	r1, [pc, #16]	@ (8003fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fc6:	5ccb      	ldrb	r3, [r1, r3]
 8003fc8:	f003 031f 	and.w	r3, r3, #31
 8003fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	0800b5e0 	.word	0x0800b5e0

08003fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003fe0:	f7ff ffda 	bl	8003f98 <HAL_RCC_GetHCLKFreq>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	0adb      	lsrs	r3, r3, #11
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	4904      	ldr	r1, [pc, #16]	@ (8004004 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ff2:	5ccb      	ldrb	r3, [r1, r3]
 8003ff4:	f003 031f 	and.w	r3, r3, #31
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40021000 	.word	0x40021000
 8004004:	0800b5e0 	.word	0x0800b5e0

08004008 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800400e:	4b1e      	ldr	r3, [pc, #120]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004018:	4b1b      	ldr	r3, [pc, #108]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	091b      	lsrs	r3, r3, #4
 800401e:	f003 030f 	and.w	r3, r3, #15
 8004022:	3301      	adds	r3, #1
 8004024:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	2b03      	cmp	r3, #3
 800402a:	d10c      	bne.n	8004046 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800402c:	4a17      	ldr	r2, [pc, #92]	@ (800408c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	4a14      	ldr	r2, [pc, #80]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004036:	68d2      	ldr	r2, [r2, #12]
 8004038:	0a12      	lsrs	r2, r2, #8
 800403a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800403e:	fb02 f303 	mul.w	r3, r2, r3
 8004042:	617b      	str	r3, [r7, #20]
    break;
 8004044:	e00c      	b.n	8004060 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004046:	4a12      	ldr	r2, [pc, #72]	@ (8004090 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	fbb2 f3f3 	udiv	r3, r2, r3
 800404e:	4a0e      	ldr	r2, [pc, #56]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004050:	68d2      	ldr	r2, [r2, #12]
 8004052:	0a12      	lsrs	r2, r2, #8
 8004054:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004058:	fb02 f303 	mul.w	r3, r2, r3
 800405c:	617b      	str	r3, [r7, #20]
    break;
 800405e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004060:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	0e5b      	lsrs	r3, r3, #25
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	3301      	adds	r3, #1
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	fbb2 f3f3 	udiv	r3, r2, r3
 8004078:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800407a:	687b      	ldr	r3, [r7, #4]
}
 800407c:	4618      	mov	r0, r3
 800407e:	371c      	adds	r7, #28
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	40021000 	.word	0x40021000
 800408c:	016e3600 	.word	0x016e3600
 8004090:	00f42400 	.word	0x00f42400

08004094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800409c:	2300      	movs	r3, #0
 800409e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040a0:	2300      	movs	r3, #0
 80040a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8098 	beq.w	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b2:	2300      	movs	r3, #0
 80040b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040b6:	4b43      	ldr	r3, [pc, #268]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10d      	bne.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c2:	4b40      	ldr	r3, [pc, #256]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c6:	4a3f      	ldr	r2, [pc, #252]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80040ce:	4b3d      	ldr	r3, [pc, #244]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040da:	2301      	movs	r3, #1
 80040dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040de:	4b3a      	ldr	r3, [pc, #232]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a39      	ldr	r2, [pc, #228]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040ea:	f7fe f8f5 	bl	80022d8 <HAL_GetTick>
 80040ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040f0:	e009      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f2:	f7fe f8f1 	bl	80022d8 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d902      	bls.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	74fb      	strb	r3, [r7, #19]
        break;
 8004104:	e005      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004106:	4b30      	ldr	r3, [pc, #192]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0ef      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004112:	7cfb      	ldrb	r3, [r7, #19]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d159      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004118:	4b2a      	ldr	r3, [pc, #168]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800411a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004122:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01e      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	429a      	cmp	r2, r3
 8004132:	d019      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004134:	4b23      	ldr	r3, [pc, #140]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800413a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800413e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004140:	4b20      	ldr	r3, [pc, #128]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004146:	4a1f      	ldr	r2, [pc, #124]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800414c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004150:	4b1c      	ldr	r3, [pc, #112]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004156:	4a1b      	ldr	r2, [pc, #108]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800415c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004160:	4a18      	ldr	r2, [pc, #96]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d016      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004172:	f7fe f8b1 	bl	80022d8 <HAL_GetTick>
 8004176:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004178:	e00b      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417a:	f7fe f8ad 	bl	80022d8 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004188:	4293      	cmp	r3, r2
 800418a:	d902      	bls.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	74fb      	strb	r3, [r7, #19]
            break;
 8004190:	e006      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004192:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0ec      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80041a0:	7cfb      	ldrb	r3, [r7, #19]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10b      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041a6:	4b07      	ldr	r3, [pc, #28]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b4:	4903      	ldr	r1, [pc, #12]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80041bc:	e008      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041be:	7cfb      	ldrb	r3, [r7, #19]
 80041c0:	74bb      	strb	r3, [r7, #18]
 80041c2:	e005      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80041c4:	40021000 	.word	0x40021000
 80041c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041cc:	7cfb      	ldrb	r3, [r7, #19]
 80041ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041d0:	7c7b      	ldrb	r3, [r7, #17]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d105      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d6:	4ba7      	ldr	r3, [pc, #668]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041da:	4aa6      	ldr	r2, [pc, #664]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00a      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041ee:	4ba1      	ldr	r3, [pc, #644]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f4:	f023 0203 	bic.w	r2, r3, #3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	499d      	ldr	r1, [pc, #628]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00a      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004210:	4b98      	ldr	r3, [pc, #608]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004216:	f023 020c 	bic.w	r2, r3, #12
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	4995      	ldr	r1, [pc, #596]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0304 	and.w	r3, r3, #4
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004232:	4b90      	ldr	r3, [pc, #576]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004238:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	498c      	ldr	r1, [pc, #560]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0308 	and.w	r3, r3, #8
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00a      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004254:	4b87      	ldr	r3, [pc, #540]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	4984      	ldr	r1, [pc, #528]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00a      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004276:	4b7f      	ldr	r3, [pc, #508]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	497b      	ldr	r1, [pc, #492]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0320 	and.w	r3, r3, #32
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00a      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004298:	4b76      	ldr	r3, [pc, #472]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	4973      	ldr	r1, [pc, #460]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	496a      	ldr	r1, [pc, #424]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042dc:	4b65      	ldr	r3, [pc, #404]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4962      	ldr	r1, [pc, #392]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004304:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	4959      	ldr	r1, [pc, #356]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004320:	4b54      	ldr	r3, [pc, #336]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004326:	f023 0203 	bic.w	r2, r3, #3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432e:	4951      	ldr	r1, [pc, #324]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004342:	4b4c      	ldr	r3, [pc, #304]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004348:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004350:	4948      	ldr	r1, [pc, #288]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004360:	2b00      	cmp	r3, #0
 8004362:	d015      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004364:	4b43      	ldr	r3, [pc, #268]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004372:	4940      	ldr	r1, [pc, #256]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004382:	d105      	bne.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004384:	4b3b      	ldr	r3, [pc, #236]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	4a3a      	ldr	r2, [pc, #232]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800438a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800438e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004398:	2b00      	cmp	r3, #0
 800439a:	d015      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800439c:	4b35      	ldr	r3, [pc, #212]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043aa:	4932      	ldr	r1, [pc, #200]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043ba:	d105      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	4a2c      	ldr	r2, [pc, #176]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d015      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80043d4:	4b27      	ldr	r3, [pc, #156]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e2:	4924      	ldr	r1, [pc, #144]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043f2:	d105      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d015      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800440c:	4b19      	ldr	r3, [pc, #100]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004412:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441a:	4916      	ldr	r1, [pc, #88]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441c:	4313      	orrs	r3, r2
 800441e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800442a:	d105      	bne.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800442c:	4b11      	ldr	r3, [pc, #68]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4a10      	ldr	r2, [pc, #64]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004436:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d019      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004444:	4b0b      	ldr	r3, [pc, #44]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	4908      	ldr	r1, [pc, #32]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004454:	4313      	orrs	r3, r2
 8004456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004462:	d109      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004464:	4b03      	ldr	r3, [pc, #12]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	4a02      	ldr	r2, [pc, #8]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800446a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800446e:	60d3      	str	r3, [r2, #12]
 8004470:	e002      	b.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004472:	bf00      	nop
 8004474:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d015      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004484:	4b29      	ldr	r3, [pc, #164]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	4926      	ldr	r1, [pc, #152]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004494:	4313      	orrs	r3, r2
 8004496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044a2:	d105      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80044a4:	4b21      	ldr	r3, [pc, #132]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	4a20      	ldr	r2, [pc, #128]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d015      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80044bc:	4b1b      	ldr	r3, [pc, #108]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ca:	4918      	ldr	r1, [pc, #96]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044da:	d105      	bne.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80044dc:	4b13      	ldr	r3, [pc, #76]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4a12      	ldr	r2, [pc, #72]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d015      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80044f4:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004502:	490a      	ldr	r1, [pc, #40]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004512:	d105      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004514:	4b05      	ldr	r3, [pc, #20]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4a04      	ldr	r2, [pc, #16]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800451a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800451e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004520:	7cbb      	ldrb	r3, [r7, #18]
}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000

08004530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e049      	b.n	80045d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fd fd28 	bl	8001fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3304      	adds	r3, #4
 800456c:	4619      	mov	r1, r3
 800456e:	4610      	mov	r0, r2
 8004570:	f000 fe9e 	bl	80052b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
	...

080045e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d001      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e054      	b.n	80046a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0201 	orr.w	r2, r2, #1
 800460e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a26      	ldr	r2, [pc, #152]	@ (80046b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d022      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004622:	d01d      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a22      	ldr	r2, [pc, #136]	@ (80046b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d018      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a21      	ldr	r2, [pc, #132]	@ (80046b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d013      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1f      	ldr	r2, [pc, #124]	@ (80046bc <HAL_TIM_Base_Start_IT+0xdc>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00e      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1e      	ldr	r2, [pc, #120]	@ (80046c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d009      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1c      	ldr	r2, [pc, #112]	@ (80046c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d004      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x80>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a1b      	ldr	r2, [pc, #108]	@ (80046c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d115      	bne.n	800468c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	4b19      	ldr	r3, [pc, #100]	@ (80046cc <HAL_TIM_Base_Start_IT+0xec>)
 8004668:	4013      	ands	r3, r2
 800466a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2b06      	cmp	r3, #6
 8004670:	d015      	beq.n	800469e <HAL_TIM_Base_Start_IT+0xbe>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004678:	d011      	beq.n	800469e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f042 0201 	orr.w	r2, r2, #1
 8004688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800468a:	e008      	b.n	800469e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]
 800469c:	e000      	b.n	80046a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80046a0:	2300      	movs	r3, #0
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	40012c00 	.word	0x40012c00
 80046b4:	40000400 	.word	0x40000400
 80046b8:	40000800 	.word	0x40000800
 80046bc:	40000c00 	.word	0x40000c00
 80046c0:	40013400 	.word	0x40013400
 80046c4:	40014000 	.word	0x40014000
 80046c8:	40015000 	.word	0x40015000
 80046cc:	00010007 	.word	0x00010007

080046d0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e049      	b.n	8004776 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f841 	bl	800477e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3304      	adds	r3, #4
 800470c:	4619      	mov	r1, r3
 800470e:	4610      	mov	r0, r2
 8004710:	f000 fdce 	bl	80052b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004786:	bf00      	nop
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr

08004792 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b082      	sub	sp, #8
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e049      	b.n	8004838 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d106      	bne.n	80047be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f841 	bl	8004840 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2202      	movs	r2, #2
 80047c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3304      	adds	r3, #4
 80047ce:	4619      	mov	r1, r3
 80047d0:	4610      	mov	r0, r2
 80047d2:	f000 fd6d 	bl	80052b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <HAL_TIM_PWM_Start+0x24>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	e03c      	b.n	80048f2 <HAL_TIM_PWM_Start+0x9e>
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	2b04      	cmp	r3, #4
 800487c:	d109      	bne.n	8004892 <HAL_TIM_PWM_Start+0x3e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b01      	cmp	r3, #1
 8004888:	bf14      	ite	ne
 800488a:	2301      	movne	r3, #1
 800488c:	2300      	moveq	r3, #0
 800488e:	b2db      	uxtb	r3, r3
 8004890:	e02f      	b.n	80048f2 <HAL_TIM_PWM_Start+0x9e>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b08      	cmp	r3, #8
 8004896:	d109      	bne.n	80048ac <HAL_TIM_PWM_Start+0x58>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	bf14      	ite	ne
 80048a4:	2301      	movne	r3, #1
 80048a6:	2300      	moveq	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	e022      	b.n	80048f2 <HAL_TIM_PWM_Start+0x9e>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b0c      	cmp	r3, #12
 80048b0:	d109      	bne.n	80048c6 <HAL_TIM_PWM_Start+0x72>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	bf14      	ite	ne
 80048be:	2301      	movne	r3, #1
 80048c0:	2300      	moveq	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	e015      	b.n	80048f2 <HAL_TIM_PWM_Start+0x9e>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b10      	cmp	r3, #16
 80048ca:	d109      	bne.n	80048e0 <HAL_TIM_PWM_Start+0x8c>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	bf14      	ite	ne
 80048d8:	2301      	movne	r3, #1
 80048da:	2300      	moveq	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	e008      	b.n	80048f2 <HAL_TIM_PWM_Start+0x9e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e0a6      	b.n	8004a48 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d104      	bne.n	800490a <HAL_TIM_PWM_Start+0xb6>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004908:	e023      	b.n	8004952 <HAL_TIM_PWM_Start+0xfe>
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	2b04      	cmp	r3, #4
 800490e:	d104      	bne.n	800491a <HAL_TIM_PWM_Start+0xc6>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004918:	e01b      	b.n	8004952 <HAL_TIM_PWM_Start+0xfe>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b08      	cmp	r3, #8
 800491e:	d104      	bne.n	800492a <HAL_TIM_PWM_Start+0xd6>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004928:	e013      	b.n	8004952 <HAL_TIM_PWM_Start+0xfe>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b0c      	cmp	r3, #12
 800492e:	d104      	bne.n	800493a <HAL_TIM_PWM_Start+0xe6>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004938:	e00b      	b.n	8004952 <HAL_TIM_PWM_Start+0xfe>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b10      	cmp	r3, #16
 800493e:	d104      	bne.n	800494a <HAL_TIM_PWM_Start+0xf6>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004948:	e003      	b.n	8004952 <HAL_TIM_PWM_Start+0xfe>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2202      	movs	r2, #2
 800494e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2201      	movs	r2, #1
 8004958:	6839      	ldr	r1, [r7, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f001 f922 	bl	8005ba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a3a      	ldr	r2, [pc, #232]	@ (8004a50 <HAL_TIM_PWM_Start+0x1fc>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d018      	beq.n	800499c <HAL_TIM_PWM_Start+0x148>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a39      	ldr	r2, [pc, #228]	@ (8004a54 <HAL_TIM_PWM_Start+0x200>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d013      	beq.n	800499c <HAL_TIM_PWM_Start+0x148>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a37      	ldr	r2, [pc, #220]	@ (8004a58 <HAL_TIM_PWM_Start+0x204>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00e      	beq.n	800499c <HAL_TIM_PWM_Start+0x148>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a36      	ldr	r2, [pc, #216]	@ (8004a5c <HAL_TIM_PWM_Start+0x208>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_TIM_PWM_Start+0x148>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a34      	ldr	r2, [pc, #208]	@ (8004a60 <HAL_TIM_PWM_Start+0x20c>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d004      	beq.n	800499c <HAL_TIM_PWM_Start+0x148>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a33      	ldr	r2, [pc, #204]	@ (8004a64 <HAL_TIM_PWM_Start+0x210>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d101      	bne.n	80049a0 <HAL_TIM_PWM_Start+0x14c>
 800499c:	2301      	movs	r3, #1
 800499e:	e000      	b.n	80049a2 <HAL_TIM_PWM_Start+0x14e>
 80049a0:	2300      	movs	r3, #0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d007      	beq.n	80049b6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a25      	ldr	r2, [pc, #148]	@ (8004a50 <HAL_TIM_PWM_Start+0x1fc>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d022      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c8:	d01d      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a26      	ldr	r2, [pc, #152]	@ (8004a68 <HAL_TIM_PWM_Start+0x214>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d018      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a24      	ldr	r2, [pc, #144]	@ (8004a6c <HAL_TIM_PWM_Start+0x218>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d013      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a23      	ldr	r2, [pc, #140]	@ (8004a70 <HAL_TIM_PWM_Start+0x21c>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d00e      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a19      	ldr	r2, [pc, #100]	@ (8004a54 <HAL_TIM_PWM_Start+0x200>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d009      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a18      	ldr	r2, [pc, #96]	@ (8004a58 <HAL_TIM_PWM_Start+0x204>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d004      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x1b2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a18      	ldr	r2, [pc, #96]	@ (8004a64 <HAL_TIM_PWM_Start+0x210>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d115      	bne.n	8004a32 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <HAL_TIM_PWM_Start+0x220>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b06      	cmp	r3, #6
 8004a16:	d015      	beq.n	8004a44 <HAL_TIM_PWM_Start+0x1f0>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a1e:	d011      	beq.n	8004a44 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a30:	e008      	b.n	8004a44 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f042 0201 	orr.w	r2, r2, #1
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	e000      	b.n	8004a46 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40012c00 	.word	0x40012c00
 8004a54:	40013400 	.word	0x40013400
 8004a58:	40014000 	.word	0x40014000
 8004a5c:	40014400 	.word	0x40014400
 8004a60:	40014800 	.word	0x40014800
 8004a64:	40015000 	.word	0x40015000
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800
 8004a70:	40000c00 	.word	0x40000c00
 8004a74:	00010007 	.word	0x00010007

08004a78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0202 	mvn.w	r2, #2
 8004aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fbd6 	bl	8005274 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fbc8 	bl	8005260 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fbd9 	bl	8005288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d020      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01b      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0204 	mvn.w	r2, #4
 8004af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2202      	movs	r2, #2
 8004afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fbb0 	bl	8005274 <HAL_TIM_IC_CaptureCallback>
 8004b14:	e005      	b.n	8004b22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 fba2 	bl	8005260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fbb3 	bl	8005288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d020      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01b      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0208 	mvn.w	r2, #8
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2204      	movs	r2, #4
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fb8a 	bl	8005274 <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fb7c 	bl	8005260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 fb8d 	bl	8005288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d020      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01b      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0210 	mvn.w	r2, #16
 8004b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2208      	movs	r2, #8
 8004b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fb64 	bl	8005274 <HAL_TIM_IC_CaptureCallback>
 8004bac:	e005      	b.n	8004bba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fb56 	bl	8005260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fb67 	bl	8005288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00c      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d007      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f06f 0201 	mvn.w	r2, #1
 8004bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fc ff5c 	bl	8001a9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d104      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00c      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f001 f923 	bl	8005e58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00c      	beq.n	8004c36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f001 f91b 	bl	8005e6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00c      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fb21 	bl	800529c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f003 0320 	and.w	r3, r3, #32
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00c      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d007      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f06f 0220 	mvn.w	r2, #32
 8004c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f001 f8e3 	bl	8005e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00c      	beq.n	8004ca2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d007      	beq.n	8004ca2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f001 f8ef 	bl	8005e80 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00c      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f001 f8e7 	bl	8005e94 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00c      	beq.n	8004cea <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f001 f8df 	bl	8005ea8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00c      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f001 f8d7 	bl	8005ebc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e066      	b.n	8004e04 <HAL_TIM_OC_ConfigChannel+0xec>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b14      	cmp	r3, #20
 8004d42:	d857      	bhi.n	8004df4 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004d44:	a201      	add	r2, pc, #4	@ (adr r2, 8004d4c <HAL_TIM_OC_ConfigChannel+0x34>)
 8004d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4a:	bf00      	nop
 8004d4c:	08004da1 	.word	0x08004da1
 8004d50:	08004df5 	.word	0x08004df5
 8004d54:	08004df5 	.word	0x08004df5
 8004d58:	08004df5 	.word	0x08004df5
 8004d5c:	08004daf 	.word	0x08004daf
 8004d60:	08004df5 	.word	0x08004df5
 8004d64:	08004df5 	.word	0x08004df5
 8004d68:	08004df5 	.word	0x08004df5
 8004d6c:	08004dbd 	.word	0x08004dbd
 8004d70:	08004df5 	.word	0x08004df5
 8004d74:	08004df5 	.word	0x08004df5
 8004d78:	08004df5 	.word	0x08004df5
 8004d7c:	08004dcb 	.word	0x08004dcb
 8004d80:	08004df5 	.word	0x08004df5
 8004d84:	08004df5 	.word	0x08004df5
 8004d88:	08004df5 	.word	0x08004df5
 8004d8c:	08004dd9 	.word	0x08004dd9
 8004d90:	08004df5 	.word	0x08004df5
 8004d94:	08004df5 	.word	0x08004df5
 8004d98:	08004df5 	.word	0x08004df5
 8004d9c:	08004de7 	.word	0x08004de7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68b9      	ldr	r1, [r7, #8]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 fb36 	bl	8005418 <TIM_OC1_SetConfig>
      break;
 8004dac:	e025      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68b9      	ldr	r1, [r7, #8]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f000 fbc9 	bl	800554c <TIM_OC2_SetConfig>
      break;
 8004dba:	e01e      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fc56 	bl	8005674 <TIM_OC3_SetConfig>
      break;
 8004dc8:	e017      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68b9      	ldr	r1, [r7, #8]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 fce1 	bl	8005798 <TIM_OC4_SetConfig>
      break;
 8004dd6:	e010      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 fd6e 	bl	80058c0 <TIM_OC5_SetConfig>
      break;
 8004de4:	e009      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fdd1 	bl	8005994 <TIM_OC6_SetConfig>
      break;
 8004df2:	e002      	b.n	8004dfa <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	75fb      	strb	r3, [r7, #23]
      break;
 8004df8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3718      	adds	r7, #24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e0ff      	b.n	800502a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b14      	cmp	r3, #20
 8004e36:	f200 80f0 	bhi.w	800501a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e40:	08004e95 	.word	0x08004e95
 8004e44:	0800501b 	.word	0x0800501b
 8004e48:	0800501b 	.word	0x0800501b
 8004e4c:	0800501b 	.word	0x0800501b
 8004e50:	08004ed5 	.word	0x08004ed5
 8004e54:	0800501b 	.word	0x0800501b
 8004e58:	0800501b 	.word	0x0800501b
 8004e5c:	0800501b 	.word	0x0800501b
 8004e60:	08004f17 	.word	0x08004f17
 8004e64:	0800501b 	.word	0x0800501b
 8004e68:	0800501b 	.word	0x0800501b
 8004e6c:	0800501b 	.word	0x0800501b
 8004e70:	08004f57 	.word	0x08004f57
 8004e74:	0800501b 	.word	0x0800501b
 8004e78:	0800501b 	.word	0x0800501b
 8004e7c:	0800501b 	.word	0x0800501b
 8004e80:	08004f99 	.word	0x08004f99
 8004e84:	0800501b 	.word	0x0800501b
 8004e88:	0800501b 	.word	0x0800501b
 8004e8c:	0800501b 	.word	0x0800501b
 8004e90:	08004fd9 	.word	0x08004fd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68b9      	ldr	r1, [r7, #8]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fabc 	bl	8005418 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699a      	ldr	r2, [r3, #24]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0208 	orr.w	r2, r2, #8
 8004eae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0204 	bic.w	r2, r2, #4
 8004ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6999      	ldr	r1, [r3, #24]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	691a      	ldr	r2, [r3, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	619a      	str	r2, [r3, #24]
      break;
 8004ed2:	e0a5      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68b9      	ldr	r1, [r7, #8]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 fb36 	bl	800554c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699a      	ldr	r2, [r3, #24]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699a      	ldr	r2, [r3, #24]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	6999      	ldr	r1, [r3, #24]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	021a      	lsls	r2, r3, #8
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	619a      	str	r2, [r3, #24]
      break;
 8004f14:	e084      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68b9      	ldr	r1, [r7, #8]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fba9 	bl	8005674 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	69da      	ldr	r2, [r3, #28]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0208 	orr.w	r2, r2, #8
 8004f30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0204 	bic.w	r2, r2, #4
 8004f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	69d9      	ldr	r1, [r3, #28]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	691a      	ldr	r2, [r3, #16]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	61da      	str	r2, [r3, #28]
      break;
 8004f54:	e064      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68b9      	ldr	r1, [r7, #8]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fc1b 	bl	8005798 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	69da      	ldr	r2, [r3, #28]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69da      	ldr	r2, [r3, #28]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69d9      	ldr	r1, [r3, #28]
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	021a      	lsls	r2, r3, #8
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	61da      	str	r2, [r3, #28]
      break;
 8004f96:	e043      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fc8e 	bl	80058c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0208 	orr.w	r2, r2, #8
 8004fb2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0204 	bic.w	r2, r2, #4
 8004fc2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	691a      	ldr	r2, [r3, #16]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004fd6:	e023      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68b9      	ldr	r1, [r7, #8]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fcd8 	bl	8005994 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ff2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005002:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	021a      	lsls	r2, r3, #8
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005018:	e002      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	75fb      	strb	r3, [r7, #23]
      break;
 800501e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005028:	7dfb      	ldrb	r3, [r7, #23]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3718      	adds	r7, #24
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop

08005034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_TIM_ConfigClockSource+0x1c>
 800504c:	2302      	movs	r3, #2
 800504e:	e0f6      	b.n	800523e <HAL_TIM_ConfigClockSource+0x20a>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800506e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800507a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a6f      	ldr	r2, [pc, #444]	@ (8005248 <HAL_TIM_ConfigClockSource+0x214>)
 800508a:	4293      	cmp	r3, r2
 800508c:	f000 80c1 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 8005090:	4a6d      	ldr	r2, [pc, #436]	@ (8005248 <HAL_TIM_ConfigClockSource+0x214>)
 8005092:	4293      	cmp	r3, r2
 8005094:	f200 80c6 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005098:	4a6c      	ldr	r2, [pc, #432]	@ (800524c <HAL_TIM_ConfigClockSource+0x218>)
 800509a:	4293      	cmp	r3, r2
 800509c:	f000 80b9 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050a0:	4a6a      	ldr	r2, [pc, #424]	@ (800524c <HAL_TIM_ConfigClockSource+0x218>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	f200 80be 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050a8:	4a69      	ldr	r2, [pc, #420]	@ (8005250 <HAL_TIM_ConfigClockSource+0x21c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	f000 80b1 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050b0:	4a67      	ldr	r2, [pc, #412]	@ (8005250 <HAL_TIM_ConfigClockSource+0x21c>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	f200 80b6 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050b8:	4a66      	ldr	r2, [pc, #408]	@ (8005254 <HAL_TIM_ConfigClockSource+0x220>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	f000 80a9 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050c0:	4a64      	ldr	r2, [pc, #400]	@ (8005254 <HAL_TIM_ConfigClockSource+0x220>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	f200 80ae 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050c8:	4a63      	ldr	r2, [pc, #396]	@ (8005258 <HAL_TIM_ConfigClockSource+0x224>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	f000 80a1 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050d0:	4a61      	ldr	r2, [pc, #388]	@ (8005258 <HAL_TIM_ConfigClockSource+0x224>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	f200 80a6 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050d8:	4a60      	ldr	r2, [pc, #384]	@ (800525c <HAL_TIM_ConfigClockSource+0x228>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	f000 8099 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050e0:	4a5e      	ldr	r2, [pc, #376]	@ (800525c <HAL_TIM_ConfigClockSource+0x228>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	f200 809e 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050ec:	f000 8091 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 80050f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050f4:	f200 8096 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 80050f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050fc:	f000 8089 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 8005100:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005104:	f200 808e 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005108:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800510c:	d03e      	beq.n	800518c <HAL_TIM_ConfigClockSource+0x158>
 800510e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005112:	f200 8087 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800511a:	f000 8086 	beq.w	800522a <HAL_TIM_ConfigClockSource+0x1f6>
 800511e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005122:	d87f      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005124:	2b70      	cmp	r3, #112	@ 0x70
 8005126:	d01a      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x12a>
 8005128:	2b70      	cmp	r3, #112	@ 0x70
 800512a:	d87b      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 800512c:	2b60      	cmp	r3, #96	@ 0x60
 800512e:	d050      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x19e>
 8005130:	2b60      	cmp	r3, #96	@ 0x60
 8005132:	d877      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005134:	2b50      	cmp	r3, #80	@ 0x50
 8005136:	d03c      	beq.n	80051b2 <HAL_TIM_ConfigClockSource+0x17e>
 8005138:	2b50      	cmp	r3, #80	@ 0x50
 800513a:	d873      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 800513c:	2b40      	cmp	r3, #64	@ 0x40
 800513e:	d058      	beq.n	80051f2 <HAL_TIM_ConfigClockSource+0x1be>
 8005140:	2b40      	cmp	r3, #64	@ 0x40
 8005142:	d86f      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005144:	2b30      	cmp	r3, #48	@ 0x30
 8005146:	d064      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 8005148:	2b30      	cmp	r3, #48	@ 0x30
 800514a:	d86b      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 800514c:	2b20      	cmp	r3, #32
 800514e:	d060      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 8005150:	2b20      	cmp	r3, #32
 8005152:	d867      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
 8005154:	2b00      	cmp	r3, #0
 8005156:	d05c      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 8005158:	2b10      	cmp	r3, #16
 800515a:	d05a      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1de>
 800515c:	e062      	b.n	8005224 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800516e:	f000 fcf9 	bl	8005b64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005180:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	609a      	str	r2, [r3, #8]
      break;
 800518a:	e04f      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800519c:	f000 fce2 	bl	8005b64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051ae:	609a      	str	r2, [r3, #8]
      break;
 80051b0:	e03c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051be:	461a      	mov	r2, r3
 80051c0:	f000 fc54 	bl	8005a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2150      	movs	r1, #80	@ 0x50
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fcad 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 80051d0:	e02c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051de:	461a      	mov	r2, r3
 80051e0:	f000 fc73 	bl	8005aca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2160      	movs	r1, #96	@ 0x60
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fc9d 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 80051f0:	e01c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051fe:	461a      	mov	r2, r3
 8005200:	f000 fc34 	bl	8005a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2140      	movs	r1, #64	@ 0x40
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fc8d 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 8005210:	e00c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4619      	mov	r1, r3
 800521c:	4610      	mov	r0, r2
 800521e:	f000 fc84 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 8005222:	e003      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	73fb      	strb	r3, [r7, #15]
      break;
 8005228:	e000      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800522a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800523c:	7bfb      	ldrb	r3, [r7, #15]
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	00100070 	.word	0x00100070
 800524c:	00100060 	.word	0x00100060
 8005250:	00100050 	.word	0x00100050
 8005254:	00100040 	.word	0x00100040
 8005258:	00100030 	.word	0x00100030
 800525c:	00100020 	.word	0x00100020

08005260 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a4c      	ldr	r2, [pc, #304]	@ (80053f4 <TIM_Base_SetConfig+0x144>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d017      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ce:	d013      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a49      	ldr	r2, [pc, #292]	@ (80053f8 <TIM_Base_SetConfig+0x148>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00f      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a48      	ldr	r2, [pc, #288]	@ (80053fc <TIM_Base_SetConfig+0x14c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d00b      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a47      	ldr	r2, [pc, #284]	@ (8005400 <TIM_Base_SetConfig+0x150>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d007      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a46      	ldr	r2, [pc, #280]	@ (8005404 <TIM_Base_SetConfig+0x154>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d003      	beq.n	80052f8 <TIM_Base_SetConfig+0x48>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a45      	ldr	r2, [pc, #276]	@ (8005408 <TIM_Base_SetConfig+0x158>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d108      	bne.n	800530a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4313      	orrs	r3, r2
 8005308:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a39      	ldr	r2, [pc, #228]	@ (80053f4 <TIM_Base_SetConfig+0x144>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d023      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005318:	d01f      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a36      	ldr	r2, [pc, #216]	@ (80053f8 <TIM_Base_SetConfig+0x148>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d01b      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a35      	ldr	r2, [pc, #212]	@ (80053fc <TIM_Base_SetConfig+0x14c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d017      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a34      	ldr	r2, [pc, #208]	@ (8005400 <TIM_Base_SetConfig+0x150>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d013      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a33      	ldr	r2, [pc, #204]	@ (8005404 <TIM_Base_SetConfig+0x154>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00f      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a33      	ldr	r2, [pc, #204]	@ (800540c <TIM_Base_SetConfig+0x15c>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d00b      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a32      	ldr	r2, [pc, #200]	@ (8005410 <TIM_Base_SetConfig+0x160>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d007      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a31      	ldr	r2, [pc, #196]	@ (8005414 <TIM_Base_SetConfig+0x164>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d003      	beq.n	800535a <TIM_Base_SetConfig+0xaa>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a2c      	ldr	r2, [pc, #176]	@ (8005408 <TIM_Base_SetConfig+0x158>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d108      	bne.n	800536c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005360:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	4313      	orrs	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a18      	ldr	r2, [pc, #96]	@ (80053f4 <TIM_Base_SetConfig+0x144>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d013      	beq.n	80053c0 <TIM_Base_SetConfig+0x110>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a1a      	ldr	r2, [pc, #104]	@ (8005404 <TIM_Base_SetConfig+0x154>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d00f      	beq.n	80053c0 <TIM_Base_SetConfig+0x110>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a1a      	ldr	r2, [pc, #104]	@ (800540c <TIM_Base_SetConfig+0x15c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d00b      	beq.n	80053c0 <TIM_Base_SetConfig+0x110>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a19      	ldr	r2, [pc, #100]	@ (8005410 <TIM_Base_SetConfig+0x160>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d007      	beq.n	80053c0 <TIM_Base_SetConfig+0x110>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a18      	ldr	r2, [pc, #96]	@ (8005414 <TIM_Base_SetConfig+0x164>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d003      	beq.n	80053c0 <TIM_Base_SetConfig+0x110>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a13      	ldr	r2, [pc, #76]	@ (8005408 <TIM_Base_SetConfig+0x158>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d103      	bne.n	80053c8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d105      	bne.n	80053e6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f023 0201 	bic.w	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	611a      	str	r2, [r3, #16]
  }
}
 80053e6:	bf00      	nop
 80053e8:	3714      	adds	r7, #20
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	40012c00 	.word	0x40012c00
 80053f8:	40000400 	.word	0x40000400
 80053fc:	40000800 	.word	0x40000800
 8005400:	40000c00 	.word	0x40000c00
 8005404:	40013400 	.word	0x40013400
 8005408:	40015000 	.word	0x40015000
 800540c:	40014000 	.word	0x40014000
 8005410:	40014400 	.word	0x40014400
 8005414:	40014800 	.word	0x40014800

08005418 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005418:	b480      	push	{r7}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	f023 0201 	bic.w	r2, r3, #1
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800544a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	4313      	orrs	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f023 0302 	bic.w	r3, r3, #2
 8005464:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a30      	ldr	r2, [pc, #192]	@ (8005534 <TIM_OC1_SetConfig+0x11c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d013      	beq.n	80054a0 <TIM_OC1_SetConfig+0x88>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a2f      	ldr	r2, [pc, #188]	@ (8005538 <TIM_OC1_SetConfig+0x120>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d00f      	beq.n	80054a0 <TIM_OC1_SetConfig+0x88>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a2e      	ldr	r2, [pc, #184]	@ (800553c <TIM_OC1_SetConfig+0x124>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d00b      	beq.n	80054a0 <TIM_OC1_SetConfig+0x88>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a2d      	ldr	r2, [pc, #180]	@ (8005540 <TIM_OC1_SetConfig+0x128>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d007      	beq.n	80054a0 <TIM_OC1_SetConfig+0x88>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a2c      	ldr	r2, [pc, #176]	@ (8005544 <TIM_OC1_SetConfig+0x12c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d003      	beq.n	80054a0 <TIM_OC1_SetConfig+0x88>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a2b      	ldr	r2, [pc, #172]	@ (8005548 <TIM_OC1_SetConfig+0x130>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d10c      	bne.n	80054ba <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f023 0308 	bic.w	r3, r3, #8
 80054a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f023 0304 	bic.w	r3, r3, #4
 80054b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005534 <TIM_OC1_SetConfig+0x11c>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d013      	beq.n	80054ea <TIM_OC1_SetConfig+0xd2>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005538 <TIM_OC1_SetConfig+0x120>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d00f      	beq.n	80054ea <TIM_OC1_SetConfig+0xd2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a1b      	ldr	r2, [pc, #108]	@ (800553c <TIM_OC1_SetConfig+0x124>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d00b      	beq.n	80054ea <TIM_OC1_SetConfig+0xd2>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005540 <TIM_OC1_SetConfig+0x128>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d007      	beq.n	80054ea <TIM_OC1_SetConfig+0xd2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a19      	ldr	r2, [pc, #100]	@ (8005544 <TIM_OC1_SetConfig+0x12c>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d003      	beq.n	80054ea <TIM_OC1_SetConfig+0xd2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a18      	ldr	r2, [pc, #96]	@ (8005548 <TIM_OC1_SetConfig+0x130>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d111      	bne.n	800550e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	4313      	orrs	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	621a      	str	r2, [r3, #32]
}
 8005528:	bf00      	nop
 800552a:	371c      	adds	r7, #28
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	40012c00 	.word	0x40012c00
 8005538:	40013400 	.word	0x40013400
 800553c:	40014000 	.word	0x40014000
 8005540:	40014400 	.word	0x40014400
 8005544:	40014800 	.word	0x40014800
 8005548:	40015000 	.word	0x40015000

0800554c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	f023 0210 	bic.w	r2, r3, #16
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800557a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800557e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	021b      	lsls	r3, r3, #8
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	4313      	orrs	r3, r2
 8005592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	f023 0320 	bic.w	r3, r3, #32
 800559a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	011b      	lsls	r3, r3, #4
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a2c      	ldr	r2, [pc, #176]	@ (800565c <TIM_OC2_SetConfig+0x110>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d007      	beq.n	80055c0 <TIM_OC2_SetConfig+0x74>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005660 <TIM_OC2_SetConfig+0x114>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d003      	beq.n	80055c0 <TIM_OC2_SetConfig+0x74>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005664 <TIM_OC2_SetConfig+0x118>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d10d      	bne.n	80055dc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	011b      	lsls	r3, r3, #4
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a1f      	ldr	r2, [pc, #124]	@ (800565c <TIM_OC2_SetConfig+0x110>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <TIM_OC2_SetConfig+0xc0>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005660 <TIM_OC2_SetConfig+0x114>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00f      	beq.n	800560c <TIM_OC2_SetConfig+0xc0>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005668 <TIM_OC2_SetConfig+0x11c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00b      	beq.n	800560c <TIM_OC2_SetConfig+0xc0>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a1d      	ldr	r2, [pc, #116]	@ (800566c <TIM_OC2_SetConfig+0x120>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d007      	beq.n	800560c <TIM_OC2_SetConfig+0xc0>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a1c      	ldr	r2, [pc, #112]	@ (8005670 <TIM_OC2_SetConfig+0x124>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_OC2_SetConfig+0xc0>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a17      	ldr	r2, [pc, #92]	@ (8005664 <TIM_OC2_SetConfig+0x118>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d113      	bne.n	8005634 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005612:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800561a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	4313      	orrs	r3, r2
 8005626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	4313      	orrs	r3, r2
 8005632:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	621a      	str	r2, [r3, #32]
}
 800564e:	bf00      	nop
 8005650:	371c      	adds	r7, #28
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40013400 	.word	0x40013400
 8005664:	40015000 	.word	0x40015000
 8005668:	40014000 	.word	0x40014000
 800566c:	40014400 	.word	0x40014400
 8005670:	40014800 	.word	0x40014800

08005674 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f023 0303 	bic.w	r3, r3, #3
 80056ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	021b      	lsls	r3, r3, #8
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a2b      	ldr	r2, [pc, #172]	@ (8005780 <TIM_OC3_SetConfig+0x10c>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d007      	beq.n	80056e6 <TIM_OC3_SetConfig+0x72>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2a      	ldr	r2, [pc, #168]	@ (8005784 <TIM_OC3_SetConfig+0x110>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d003      	beq.n	80056e6 <TIM_OC3_SetConfig+0x72>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a29      	ldr	r2, [pc, #164]	@ (8005788 <TIM_OC3_SetConfig+0x114>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d10d      	bne.n	8005702 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	021b      	lsls	r3, r3, #8
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005700:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a1e      	ldr	r2, [pc, #120]	@ (8005780 <TIM_OC3_SetConfig+0x10c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d013      	beq.n	8005732 <TIM_OC3_SetConfig+0xbe>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a1d      	ldr	r2, [pc, #116]	@ (8005784 <TIM_OC3_SetConfig+0x110>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00f      	beq.n	8005732 <TIM_OC3_SetConfig+0xbe>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a1d      	ldr	r2, [pc, #116]	@ (800578c <TIM_OC3_SetConfig+0x118>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00b      	beq.n	8005732 <TIM_OC3_SetConfig+0xbe>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a1c      	ldr	r2, [pc, #112]	@ (8005790 <TIM_OC3_SetConfig+0x11c>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d007      	beq.n	8005732 <TIM_OC3_SetConfig+0xbe>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a1b      	ldr	r2, [pc, #108]	@ (8005794 <TIM_OC3_SetConfig+0x120>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d003      	beq.n	8005732 <TIM_OC3_SetConfig+0xbe>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a16      	ldr	r2, [pc, #88]	@ (8005788 <TIM_OC3_SetConfig+0x114>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d113      	bne.n	800575a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	011b      	lsls	r3, r3, #4
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	4313      	orrs	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	621a      	str	r2, [r3, #32]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40013400 	.word	0x40013400
 8005788:	40015000 	.word	0x40015000
 800578c:	40014000 	.word	0x40014000
 8005790:	40014400 	.word	0x40014400
 8005794:	40014800 	.word	0x40014800

08005798 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	031b      	lsls	r3, r3, #12
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a2c      	ldr	r2, [pc, #176]	@ (80058a8 <TIM_OC4_SetConfig+0x110>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_OC4_SetConfig+0x74>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a2b      	ldr	r2, [pc, #172]	@ (80058ac <TIM_OC4_SetConfig+0x114>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_OC4_SetConfig+0x74>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a2a      	ldr	r2, [pc, #168]	@ (80058b0 <TIM_OC4_SetConfig+0x118>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d10d      	bne.n	8005828 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	031b      	lsls	r3, r3, #12
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005826:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <TIM_OC4_SetConfig+0x110>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d013      	beq.n	8005858 <TIM_OC4_SetConfig+0xc0>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a1e      	ldr	r2, [pc, #120]	@ (80058ac <TIM_OC4_SetConfig+0x114>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d00f      	beq.n	8005858 <TIM_OC4_SetConfig+0xc0>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a1e      	ldr	r2, [pc, #120]	@ (80058b4 <TIM_OC4_SetConfig+0x11c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d00b      	beq.n	8005858 <TIM_OC4_SetConfig+0xc0>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a1d      	ldr	r2, [pc, #116]	@ (80058b8 <TIM_OC4_SetConfig+0x120>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d007      	beq.n	8005858 <TIM_OC4_SetConfig+0xc0>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a1c      	ldr	r2, [pc, #112]	@ (80058bc <TIM_OC4_SetConfig+0x124>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d003      	beq.n	8005858 <TIM_OC4_SetConfig+0xc0>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a17      	ldr	r2, [pc, #92]	@ (80058b0 <TIM_OC4_SetConfig+0x118>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d113      	bne.n	8005880 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800585e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005866:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	019b      	lsls	r3, r3, #6
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	019b      	lsls	r3, r3, #6
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	bf00      	nop
 800589c:	371c      	adds	r7, #28
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40013400 	.word	0x40013400
 80058b0:	40015000 	.word	0x40015000
 80058b4:	40014000 	.word	0x40014000
 80058b8:	40014400 	.word	0x40014400
 80058bc:	40014800 	.word	0x40014800

080058c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005904:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	041b      	lsls	r3, r3, #16
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	4313      	orrs	r3, r2
 8005910:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a19      	ldr	r2, [pc, #100]	@ (800597c <TIM_OC5_SetConfig+0xbc>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d013      	beq.n	8005942 <TIM_OC5_SetConfig+0x82>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a18      	ldr	r2, [pc, #96]	@ (8005980 <TIM_OC5_SetConfig+0xc0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d00f      	beq.n	8005942 <TIM_OC5_SetConfig+0x82>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a17      	ldr	r2, [pc, #92]	@ (8005984 <TIM_OC5_SetConfig+0xc4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d00b      	beq.n	8005942 <TIM_OC5_SetConfig+0x82>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a16      	ldr	r2, [pc, #88]	@ (8005988 <TIM_OC5_SetConfig+0xc8>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d007      	beq.n	8005942 <TIM_OC5_SetConfig+0x82>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a15      	ldr	r2, [pc, #84]	@ (800598c <TIM_OC5_SetConfig+0xcc>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d003      	beq.n	8005942 <TIM_OC5_SetConfig+0x82>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a14      	ldr	r2, [pc, #80]	@ (8005990 <TIM_OC5_SetConfig+0xd0>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d109      	bne.n	8005956 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005948:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	021b      	lsls	r3, r3, #8
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	4313      	orrs	r3, r2
 8005954:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	621a      	str	r2, [r3, #32]
}
 8005970:	bf00      	nop
 8005972:	371c      	adds	r7, #28
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	40012c00 	.word	0x40012c00
 8005980:	40013400 	.word	0x40013400
 8005984:	40014000 	.word	0x40014000
 8005988:	40014400 	.word	0x40014400
 800598c:	40014800 	.word	0x40014800
 8005990:	40015000 	.word	0x40015000

08005994 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	021b      	lsls	r3, r3, #8
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	051b      	lsls	r3, r3, #20
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005a54 <TIM_OC6_SetConfig+0xc0>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d013      	beq.n	8005a18 <TIM_OC6_SetConfig+0x84>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a19      	ldr	r2, [pc, #100]	@ (8005a58 <TIM_OC6_SetConfig+0xc4>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00f      	beq.n	8005a18 <TIM_OC6_SetConfig+0x84>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a18      	ldr	r2, [pc, #96]	@ (8005a5c <TIM_OC6_SetConfig+0xc8>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00b      	beq.n	8005a18 <TIM_OC6_SetConfig+0x84>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a17      	ldr	r2, [pc, #92]	@ (8005a60 <TIM_OC6_SetConfig+0xcc>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d007      	beq.n	8005a18 <TIM_OC6_SetConfig+0x84>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a16      	ldr	r2, [pc, #88]	@ (8005a64 <TIM_OC6_SetConfig+0xd0>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d003      	beq.n	8005a18 <TIM_OC6_SetConfig+0x84>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a15      	ldr	r2, [pc, #84]	@ (8005a68 <TIM_OC6_SetConfig+0xd4>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d109      	bne.n	8005a2c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	029b      	lsls	r3, r3, #10
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	621a      	str	r2, [r3, #32]
}
 8005a46:	bf00      	nop
 8005a48:	371c      	adds	r7, #28
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	40012c00 	.word	0x40012c00
 8005a58:	40013400 	.word	0x40013400
 8005a5c:	40014000 	.word	0x40014000
 8005a60:	40014400 	.word	0x40014400
 8005a64:	40014800 	.word	0x40014800
 8005a68:	40015000 	.word	0x40015000

08005a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f023 0201 	bic.w	r2, r3, #1
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f023 030a 	bic.w	r3, r3, #10
 8005aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	621a      	str	r2, [r3, #32]
}
 8005abe:	bf00      	nop
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b087      	sub	sp, #28
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	60b9      	str	r1, [r7, #8]
 8005ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f023 0210 	bic.w	r2, r3, #16
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005af4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	031b      	lsls	r3, r3, #12
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	621a      	str	r2, [r3, #32]
}
 8005b1e:	bf00      	nop
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	f043 0307 	orr.w	r3, r3, #7
 8005b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	609a      	str	r2, [r3, #8]
}
 8005b58:	bf00      	nop
 8005b5a:	3714      	adds	r7, #20
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
 8005b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	021a      	lsls	r2, r3, #8
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	609a      	str	r2, [r3, #8]
}
 8005b98:	bf00      	nop
 8005b9a:	371c      	adds	r7, #28
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f003 031f 	and.w	r3, r3, #31
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6a1a      	ldr	r2, [r3, #32]
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	43db      	mvns	r3, r3
 8005bc6:	401a      	ands	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6a1a      	ldr	r2, [r3, #32]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f003 031f 	and.w	r3, r3, #31
 8005bd6:	6879      	ldr	r1, [r7, #4]
 8005bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	621a      	str	r2, [r3, #32]
}
 8005be2:	bf00      	nop
 8005be4:	371c      	adds	r7, #28
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e074      	b.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a34      	ldr	r2, [pc, #208]	@ (8005d00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d009      	beq.n	8005c46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a33      	ldr	r2, [pc, #204]	@ (8005d04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d004      	beq.n	8005c46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a31      	ldr	r2, [pc, #196]	@ (8005d08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d108      	bne.n	8005c58 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a21      	ldr	r2, [pc, #132]	@ (8005d00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d022      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c88:	d01d      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d018      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a1d      	ldr	r2, [pc, #116]	@ (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d013      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d00e      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a15      	ldr	r2, [pc, #84]	@ (8005d04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d009      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a18      	ldr	r2, [pc, #96]	@ (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d004      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a11      	ldr	r2, [pc, #68]	@ (8005d08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d10c      	bne.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ccc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40012c00 	.word	0x40012c00
 8005d04:	40013400 	.word	0x40013400
 8005d08:	40015000 	.word	0x40015000
 8005d0c:	40000400 	.word	0x40000400
 8005d10:	40000800 	.word	0x40000800
 8005d14:	40000c00 	.word	0x40000c00
 8005d18:	40014000 	.word	0x40014000

08005d1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e078      	b.n	8005e2a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	041b      	lsls	r3, r3, #16
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e38 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d009      	beq.n	8005dde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a1b      	ldr	r2, [pc, #108]	@ (8005e3c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d004      	beq.n	8005dde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a19      	ldr	r2, [pc, #100]	@ (8005e40 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d11c      	bne.n	8005e18 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de8:	051b      	lsls	r3, r3, #20
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3714      	adds	r7, #20
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	40012c00 	.word	0x40012c00
 8005e3c:	40013400 	.word	0x40013400
 8005e40:	40015000 	.word	0x40015000

08005e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e042      	b.n	8005f68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d106      	bne.n	8005efa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7fc f909 	bl	800210c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2224      	movs	r2, #36	@ 0x24
 8005efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 fb24 	bl	8006568 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 f825 	bl	8005f70 <UART_SetConfig>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d101      	bne.n	8005f30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e01b      	b.n	8005f68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 fba3 	bl	80066ac <UART_CheckIdleState>
 8005f66:	4603      	mov	r3, r0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f74:	b08c      	sub	sp, #48	@ 0x30
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	689a      	ldr	r2, [r3, #8]
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	431a      	orrs	r2, r3
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	431a      	orrs	r2, r3
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	4baa      	ldr	r3, [pc, #680]	@ (8006248 <UART_SetConfig+0x2d8>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a9f      	ldr	r2, [pc, #636]	@ (800624c <UART_SetConfig+0x2dc>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d004      	beq.n	8005fdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005fe6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	6812      	ldr	r2, [r2, #0]
 8005fee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ff0:	430b      	orrs	r3, r1
 8005ff2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffa:	f023 010f 	bic.w	r1, r3, #15
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	430a      	orrs	r2, r1
 8006008:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a90      	ldr	r2, [pc, #576]	@ (8006250 <UART_SetConfig+0x2e0>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d125      	bne.n	8006060 <UART_SetConfig+0xf0>
 8006014:	4b8f      	ldr	r3, [pc, #572]	@ (8006254 <UART_SetConfig+0x2e4>)
 8006016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601a:	f003 0303 	and.w	r3, r3, #3
 800601e:	2b03      	cmp	r3, #3
 8006020:	d81a      	bhi.n	8006058 <UART_SetConfig+0xe8>
 8006022:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <UART_SetConfig+0xb8>)
 8006024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006028:	08006039 	.word	0x08006039
 800602c:	08006049 	.word	0x08006049
 8006030:	08006041 	.word	0x08006041
 8006034:	08006051 	.word	0x08006051
 8006038:	2301      	movs	r3, #1
 800603a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603e:	e116      	b.n	800626e <UART_SetConfig+0x2fe>
 8006040:	2302      	movs	r3, #2
 8006042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006046:	e112      	b.n	800626e <UART_SetConfig+0x2fe>
 8006048:	2304      	movs	r3, #4
 800604a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604e:	e10e      	b.n	800626e <UART_SetConfig+0x2fe>
 8006050:	2308      	movs	r3, #8
 8006052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006056:	e10a      	b.n	800626e <UART_SetConfig+0x2fe>
 8006058:	2310      	movs	r3, #16
 800605a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800605e:	e106      	b.n	800626e <UART_SetConfig+0x2fe>
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a7c      	ldr	r2, [pc, #496]	@ (8006258 <UART_SetConfig+0x2e8>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d138      	bne.n	80060dc <UART_SetConfig+0x16c>
 800606a:	4b7a      	ldr	r3, [pc, #488]	@ (8006254 <UART_SetConfig+0x2e4>)
 800606c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b0c      	cmp	r3, #12
 8006076:	d82d      	bhi.n	80060d4 <UART_SetConfig+0x164>
 8006078:	a201      	add	r2, pc, #4	@ (adr r2, 8006080 <UART_SetConfig+0x110>)
 800607a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607e:	bf00      	nop
 8006080:	080060b5 	.word	0x080060b5
 8006084:	080060d5 	.word	0x080060d5
 8006088:	080060d5 	.word	0x080060d5
 800608c:	080060d5 	.word	0x080060d5
 8006090:	080060c5 	.word	0x080060c5
 8006094:	080060d5 	.word	0x080060d5
 8006098:	080060d5 	.word	0x080060d5
 800609c:	080060d5 	.word	0x080060d5
 80060a0:	080060bd 	.word	0x080060bd
 80060a4:	080060d5 	.word	0x080060d5
 80060a8:	080060d5 	.word	0x080060d5
 80060ac:	080060d5 	.word	0x080060d5
 80060b0:	080060cd 	.word	0x080060cd
 80060b4:	2300      	movs	r3, #0
 80060b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ba:	e0d8      	b.n	800626e <UART_SetConfig+0x2fe>
 80060bc:	2302      	movs	r3, #2
 80060be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c2:	e0d4      	b.n	800626e <UART_SetConfig+0x2fe>
 80060c4:	2304      	movs	r3, #4
 80060c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ca:	e0d0      	b.n	800626e <UART_SetConfig+0x2fe>
 80060cc:	2308      	movs	r3, #8
 80060ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060d2:	e0cc      	b.n	800626e <UART_SetConfig+0x2fe>
 80060d4:	2310      	movs	r3, #16
 80060d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060da:	e0c8      	b.n	800626e <UART_SetConfig+0x2fe>
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a5e      	ldr	r2, [pc, #376]	@ (800625c <UART_SetConfig+0x2ec>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d125      	bne.n	8006132 <UART_SetConfig+0x1c2>
 80060e6:	4b5b      	ldr	r3, [pc, #364]	@ (8006254 <UART_SetConfig+0x2e4>)
 80060e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80060f0:	2b30      	cmp	r3, #48	@ 0x30
 80060f2:	d016      	beq.n	8006122 <UART_SetConfig+0x1b2>
 80060f4:	2b30      	cmp	r3, #48	@ 0x30
 80060f6:	d818      	bhi.n	800612a <UART_SetConfig+0x1ba>
 80060f8:	2b20      	cmp	r3, #32
 80060fa:	d00a      	beq.n	8006112 <UART_SetConfig+0x1a2>
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d814      	bhi.n	800612a <UART_SetConfig+0x1ba>
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <UART_SetConfig+0x19a>
 8006104:	2b10      	cmp	r3, #16
 8006106:	d008      	beq.n	800611a <UART_SetConfig+0x1aa>
 8006108:	e00f      	b.n	800612a <UART_SetConfig+0x1ba>
 800610a:	2300      	movs	r3, #0
 800610c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006110:	e0ad      	b.n	800626e <UART_SetConfig+0x2fe>
 8006112:	2302      	movs	r3, #2
 8006114:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006118:	e0a9      	b.n	800626e <UART_SetConfig+0x2fe>
 800611a:	2304      	movs	r3, #4
 800611c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006120:	e0a5      	b.n	800626e <UART_SetConfig+0x2fe>
 8006122:	2308      	movs	r3, #8
 8006124:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006128:	e0a1      	b.n	800626e <UART_SetConfig+0x2fe>
 800612a:	2310      	movs	r3, #16
 800612c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006130:	e09d      	b.n	800626e <UART_SetConfig+0x2fe>
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a4a      	ldr	r2, [pc, #296]	@ (8006260 <UART_SetConfig+0x2f0>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d125      	bne.n	8006188 <UART_SetConfig+0x218>
 800613c:	4b45      	ldr	r3, [pc, #276]	@ (8006254 <UART_SetConfig+0x2e4>)
 800613e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006142:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006146:	2bc0      	cmp	r3, #192	@ 0xc0
 8006148:	d016      	beq.n	8006178 <UART_SetConfig+0x208>
 800614a:	2bc0      	cmp	r3, #192	@ 0xc0
 800614c:	d818      	bhi.n	8006180 <UART_SetConfig+0x210>
 800614e:	2b80      	cmp	r3, #128	@ 0x80
 8006150:	d00a      	beq.n	8006168 <UART_SetConfig+0x1f8>
 8006152:	2b80      	cmp	r3, #128	@ 0x80
 8006154:	d814      	bhi.n	8006180 <UART_SetConfig+0x210>
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <UART_SetConfig+0x1f0>
 800615a:	2b40      	cmp	r3, #64	@ 0x40
 800615c:	d008      	beq.n	8006170 <UART_SetConfig+0x200>
 800615e:	e00f      	b.n	8006180 <UART_SetConfig+0x210>
 8006160:	2300      	movs	r3, #0
 8006162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006166:	e082      	b.n	800626e <UART_SetConfig+0x2fe>
 8006168:	2302      	movs	r3, #2
 800616a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616e:	e07e      	b.n	800626e <UART_SetConfig+0x2fe>
 8006170:	2304      	movs	r3, #4
 8006172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006176:	e07a      	b.n	800626e <UART_SetConfig+0x2fe>
 8006178:	2308      	movs	r3, #8
 800617a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617e:	e076      	b.n	800626e <UART_SetConfig+0x2fe>
 8006180:	2310      	movs	r3, #16
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006186:	e072      	b.n	800626e <UART_SetConfig+0x2fe>
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a35      	ldr	r2, [pc, #212]	@ (8006264 <UART_SetConfig+0x2f4>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d12a      	bne.n	80061e8 <UART_SetConfig+0x278>
 8006192:	4b30      	ldr	r3, [pc, #192]	@ (8006254 <UART_SetConfig+0x2e4>)
 8006194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006198:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800619c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061a0:	d01a      	beq.n	80061d8 <UART_SetConfig+0x268>
 80061a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061a6:	d81b      	bhi.n	80061e0 <UART_SetConfig+0x270>
 80061a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061ac:	d00c      	beq.n	80061c8 <UART_SetConfig+0x258>
 80061ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061b2:	d815      	bhi.n	80061e0 <UART_SetConfig+0x270>
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <UART_SetConfig+0x250>
 80061b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061bc:	d008      	beq.n	80061d0 <UART_SetConfig+0x260>
 80061be:	e00f      	b.n	80061e0 <UART_SetConfig+0x270>
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c6:	e052      	b.n	800626e <UART_SetConfig+0x2fe>
 80061c8:	2302      	movs	r3, #2
 80061ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ce:	e04e      	b.n	800626e <UART_SetConfig+0x2fe>
 80061d0:	2304      	movs	r3, #4
 80061d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d6:	e04a      	b.n	800626e <UART_SetConfig+0x2fe>
 80061d8:	2308      	movs	r3, #8
 80061da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061de:	e046      	b.n	800626e <UART_SetConfig+0x2fe>
 80061e0:	2310      	movs	r3, #16
 80061e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e6:	e042      	b.n	800626e <UART_SetConfig+0x2fe>
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a17      	ldr	r2, [pc, #92]	@ (800624c <UART_SetConfig+0x2dc>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d13a      	bne.n	8006268 <UART_SetConfig+0x2f8>
 80061f2:	4b18      	ldr	r3, [pc, #96]	@ (8006254 <UART_SetConfig+0x2e4>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80061fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006200:	d01a      	beq.n	8006238 <UART_SetConfig+0x2c8>
 8006202:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006206:	d81b      	bhi.n	8006240 <UART_SetConfig+0x2d0>
 8006208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800620c:	d00c      	beq.n	8006228 <UART_SetConfig+0x2b8>
 800620e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006212:	d815      	bhi.n	8006240 <UART_SetConfig+0x2d0>
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <UART_SetConfig+0x2b0>
 8006218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800621c:	d008      	beq.n	8006230 <UART_SetConfig+0x2c0>
 800621e:	e00f      	b.n	8006240 <UART_SetConfig+0x2d0>
 8006220:	2300      	movs	r3, #0
 8006222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006226:	e022      	b.n	800626e <UART_SetConfig+0x2fe>
 8006228:	2302      	movs	r3, #2
 800622a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800622e:	e01e      	b.n	800626e <UART_SetConfig+0x2fe>
 8006230:	2304      	movs	r3, #4
 8006232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006236:	e01a      	b.n	800626e <UART_SetConfig+0x2fe>
 8006238:	2308      	movs	r3, #8
 800623a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800623e:	e016      	b.n	800626e <UART_SetConfig+0x2fe>
 8006240:	2310      	movs	r3, #16
 8006242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006246:	e012      	b.n	800626e <UART_SetConfig+0x2fe>
 8006248:	cfff69f3 	.word	0xcfff69f3
 800624c:	40008000 	.word	0x40008000
 8006250:	40013800 	.word	0x40013800
 8006254:	40021000 	.word	0x40021000
 8006258:	40004400 	.word	0x40004400
 800625c:	40004800 	.word	0x40004800
 8006260:	40004c00 	.word	0x40004c00
 8006264:	40005000 	.word	0x40005000
 8006268:	2310      	movs	r3, #16
 800626a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4aae      	ldr	r2, [pc, #696]	@ (800652c <UART_SetConfig+0x5bc>)
 8006274:	4293      	cmp	r3, r2
 8006276:	f040 8097 	bne.w	80063a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800627a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800627e:	2b08      	cmp	r3, #8
 8006280:	d823      	bhi.n	80062ca <UART_SetConfig+0x35a>
 8006282:	a201      	add	r2, pc, #4	@ (adr r2, 8006288 <UART_SetConfig+0x318>)
 8006284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006288:	080062ad 	.word	0x080062ad
 800628c:	080062cb 	.word	0x080062cb
 8006290:	080062b5 	.word	0x080062b5
 8006294:	080062cb 	.word	0x080062cb
 8006298:	080062bb 	.word	0x080062bb
 800629c:	080062cb 	.word	0x080062cb
 80062a0:	080062cb 	.word	0x080062cb
 80062a4:	080062cb 	.word	0x080062cb
 80062a8:	080062c3 	.word	0x080062c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ac:	f7fd fe80 	bl	8003fb0 <HAL_RCC_GetPCLK1Freq>
 80062b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062b2:	e010      	b.n	80062d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062b4:	4b9e      	ldr	r3, [pc, #632]	@ (8006530 <UART_SetConfig+0x5c0>)
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062b8:	e00d      	b.n	80062d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ba:	f7fd fe0b 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 80062be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c0:	e009      	b.n	80062d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062c8:	e005      	b.n	80062d6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 8130 	beq.w	800653e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e2:	4a94      	ldr	r2, [pc, #592]	@ (8006534 <UART_SetConfig+0x5c4>)
 80062e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062e8:	461a      	mov	r2, r3
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80062f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	4613      	mov	r3, r2
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	4413      	add	r3, r2
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d305      	bcc.n	800630e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006308:	69ba      	ldr	r2, [r7, #24]
 800630a:	429a      	cmp	r2, r3
 800630c:	d903      	bls.n	8006316 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006314:	e113      	b.n	800653e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	2200      	movs	r2, #0
 800631a:	60bb      	str	r3, [r7, #8]
 800631c:	60fa      	str	r2, [r7, #12]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	4a84      	ldr	r2, [pc, #528]	@ (8006534 <UART_SetConfig+0x5c4>)
 8006324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006328:	b29b      	uxth	r3, r3
 800632a:	2200      	movs	r2, #0
 800632c:	603b      	str	r3, [r7, #0]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006334:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006338:	f7fa fcce 	bl	8000cd8 <__aeabi_uldivmod>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4610      	mov	r0, r2
 8006342:	4619      	mov	r1, r3
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	020b      	lsls	r3, r1, #8
 800634e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006352:	0202      	lsls	r2, r0, #8
 8006354:	6979      	ldr	r1, [r7, #20]
 8006356:	6849      	ldr	r1, [r1, #4]
 8006358:	0849      	lsrs	r1, r1, #1
 800635a:	2000      	movs	r0, #0
 800635c:	460c      	mov	r4, r1
 800635e:	4605      	mov	r5, r0
 8006360:	eb12 0804 	adds.w	r8, r2, r4
 8006364:	eb43 0905 	adc.w	r9, r3, r5
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	469a      	mov	sl, r3
 8006370:	4693      	mov	fp, r2
 8006372:	4652      	mov	r2, sl
 8006374:	465b      	mov	r3, fp
 8006376:	4640      	mov	r0, r8
 8006378:	4649      	mov	r1, r9
 800637a:	f7fa fcad 	bl	8000cd8 <__aeabi_uldivmod>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4613      	mov	r3, r2
 8006384:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006386:	6a3b      	ldr	r3, [r7, #32]
 8006388:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800638c:	d308      	bcc.n	80063a0 <UART_SetConfig+0x430>
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006394:	d204      	bcs.n	80063a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6a3a      	ldr	r2, [r7, #32]
 800639c:	60da      	str	r2, [r3, #12]
 800639e:	e0ce      	b.n	800653e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063a6:	e0ca      	b.n	800653e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063b0:	d166      	bne.n	8006480 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80063b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063b6:	2b08      	cmp	r3, #8
 80063b8:	d827      	bhi.n	800640a <UART_SetConfig+0x49a>
 80063ba:	a201      	add	r2, pc, #4	@ (adr r2, 80063c0 <UART_SetConfig+0x450>)
 80063bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c0:	080063e5 	.word	0x080063e5
 80063c4:	080063ed 	.word	0x080063ed
 80063c8:	080063f5 	.word	0x080063f5
 80063cc:	0800640b 	.word	0x0800640b
 80063d0:	080063fb 	.word	0x080063fb
 80063d4:	0800640b 	.word	0x0800640b
 80063d8:	0800640b 	.word	0x0800640b
 80063dc:	0800640b 	.word	0x0800640b
 80063e0:	08006403 	.word	0x08006403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e4:	f7fd fde4 	bl	8003fb0 <HAL_RCC_GetPCLK1Freq>
 80063e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ea:	e014      	b.n	8006416 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063ec:	f7fd fdf6 	bl	8003fdc <HAL_RCC_GetPCLK2Freq>
 80063f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063f2:	e010      	b.n	8006416 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f4:	4b4e      	ldr	r3, [pc, #312]	@ (8006530 <UART_SetConfig+0x5c0>)
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063f8:	e00d      	b.n	8006416 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063fa:	f7fd fd6b 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 80063fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006400:	e009      	b.n	8006416 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006408:	e005      	b.n	8006416 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006414:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 8090 	beq.w	800653e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	4a44      	ldr	r2, [pc, #272]	@ (8006534 <UART_SetConfig+0x5c4>)
 8006424:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006428:	461a      	mov	r2, r3
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006430:	005a      	lsls	r2, r3, #1
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	441a      	add	r2, r3
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006442:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	2b0f      	cmp	r3, #15
 8006448:	d916      	bls.n	8006478 <UART_SetConfig+0x508>
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006450:	d212      	bcs.n	8006478 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	b29b      	uxth	r3, r3
 8006456:	f023 030f 	bic.w	r3, r3, #15
 800645a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	085b      	lsrs	r3, r3, #1
 8006460:	b29b      	uxth	r3, r3
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	b29a      	uxth	r2, r3
 8006468:	8bfb      	ldrh	r3, [r7, #30]
 800646a:	4313      	orrs	r3, r2
 800646c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	8bfa      	ldrh	r2, [r7, #30]
 8006474:	60da      	str	r2, [r3, #12]
 8006476:	e062      	b.n	800653e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800647e:	e05e      	b.n	800653e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006480:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006484:	2b08      	cmp	r3, #8
 8006486:	d828      	bhi.n	80064da <UART_SetConfig+0x56a>
 8006488:	a201      	add	r2, pc, #4	@ (adr r2, 8006490 <UART_SetConfig+0x520>)
 800648a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648e:	bf00      	nop
 8006490:	080064b5 	.word	0x080064b5
 8006494:	080064bd 	.word	0x080064bd
 8006498:	080064c5 	.word	0x080064c5
 800649c:	080064db 	.word	0x080064db
 80064a0:	080064cb 	.word	0x080064cb
 80064a4:	080064db 	.word	0x080064db
 80064a8:	080064db 	.word	0x080064db
 80064ac:	080064db 	.word	0x080064db
 80064b0:	080064d3 	.word	0x080064d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b4:	f7fd fd7c 	bl	8003fb0 <HAL_RCC_GetPCLK1Freq>
 80064b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ba:	e014      	b.n	80064e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064bc:	f7fd fd8e 	bl	8003fdc <HAL_RCC_GetPCLK2Freq>
 80064c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064c2:	e010      	b.n	80064e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006530 <UART_SetConfig+0x5c0>)
 80064c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064c8:	e00d      	b.n	80064e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ca:	f7fd fd03 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 80064ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064d0:	e009      	b.n	80064e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064d8:	e005      	b.n	80064e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80064da:	2300      	movs	r3, #0
 80064dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064e4:	bf00      	nop
    }

    if (pclk != 0U)
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d028      	beq.n	800653e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f0:	4a10      	ldr	r2, [pc, #64]	@ (8006534 <UART_SetConfig+0x5c4>)
 80064f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064f6:	461a      	mov	r2, r3
 80064f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	085b      	lsrs	r3, r3, #1
 8006504:	441a      	add	r2, r3
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	fbb2 f3f3 	udiv	r3, r2, r3
 800650e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	2b0f      	cmp	r3, #15
 8006514:	d910      	bls.n	8006538 <UART_SetConfig+0x5c8>
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800651c:	d20c      	bcs.n	8006538 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	b29a      	uxth	r2, r3
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	60da      	str	r2, [r3, #12]
 8006528:	e009      	b.n	800653e <UART_SetConfig+0x5ce>
 800652a:	bf00      	nop
 800652c:	40008000 	.word	0x40008000
 8006530:	00f42400 	.word	0x00f42400
 8006534:	0800b5e8 	.word	0x0800b5e8
      }
      else
      {
        ret = HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	2201      	movs	r2, #1
 8006542:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2201      	movs	r2, #1
 800654a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2200      	movs	r2, #0
 8006552:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	2200      	movs	r2, #0
 8006558:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800655a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800655e:	4618      	mov	r0, r3
 8006560:	3730      	adds	r7, #48	@ 0x30
 8006562:	46bd      	mov	sp, r7
 8006564:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006568 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	f003 0308 	and.w	r3, r3, #8
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fc:	f003 0310 	and.w	r3, r3, #16
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00a      	beq.n	800661a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661e:	f003 0320 	and.w	r3, r3, #32
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	430a      	orrs	r2, r1
 800663a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	d01a      	beq.n	800667e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	430a      	orrs	r2, r1
 800665c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006666:	d10a      	bne.n	800667e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00a      	beq.n	80066a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	605a      	str	r2, [r3, #4]
  }
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b098      	sub	sp, #96	@ 0x60
 80066b0:	af02      	add	r7, sp, #8
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066bc:	f7fb fe0c 	bl	80022d8 <HAL_GetTick>
 80066c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0308 	and.w	r3, r3, #8
 80066cc:	2b08      	cmp	r3, #8
 80066ce:	d12f      	bne.n	8006730 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066d8:	2200      	movs	r2, #0
 80066da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f88e 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d022      	beq.n	8006730 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f2:	e853 3f00 	ldrex	r3, [r3]
 80066f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	461a      	mov	r2, r3
 8006706:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006708:	647b      	str	r3, [r7, #68]	@ 0x44
 800670a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800670e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006710:	e841 2300 	strex	r3, r2, [r1]
 8006714:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1e6      	bne.n	80066ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2220      	movs	r2, #32
 8006720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e063      	b.n	80067f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0304 	and.w	r3, r3, #4
 800673a:	2b04      	cmp	r3, #4
 800673c:	d149      	bne.n	80067d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800673e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006746:	2200      	movs	r2, #0
 8006748:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f857 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d03c      	beq.n	80067d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	623b      	str	r3, [r7, #32]
   return(result);
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800676c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006776:	633b      	str	r3, [r7, #48]	@ 0x30
 8006778:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800677c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e6      	bne.n	8006758 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3308      	adds	r3, #8
 8006790:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	e853 3f00 	ldrex	r3, [r3]
 8006798:	60fb      	str	r3, [r7, #12]
   return(result);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f023 0301 	bic.w	r3, r3, #1
 80067a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3308      	adds	r3, #8
 80067a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067aa:	61fa      	str	r2, [r7, #28]
 80067ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ae:	69b9      	ldr	r1, [r7, #24]
 80067b0:	69fa      	ldr	r2, [r7, #28]
 80067b2:	e841 2300 	strex	r3, r2, [r1]
 80067b6:	617b      	str	r3, [r7, #20]
   return(result);
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1e5      	bne.n	800678a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e012      	b.n	80067f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2220      	movs	r2, #32
 80067de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3758      	adds	r7, #88	@ 0x58
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	603b      	str	r3, [r7, #0]
 800680c:	4613      	mov	r3, r2
 800680e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006810:	e04f      	b.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006818:	d04b      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681a:	f7fb fd5d 	bl	80022d8 <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	69ba      	ldr	r2, [r7, #24]
 8006826:	429a      	cmp	r2, r3
 8006828:	d302      	bcc.n	8006830 <UART_WaitOnFlagUntilTimeout+0x30>
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d101      	bne.n	8006834 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e04e      	b.n	80068d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0304 	and.w	r3, r3, #4
 800683e:	2b00      	cmp	r3, #0
 8006840:	d037      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	2b80      	cmp	r3, #128	@ 0x80
 8006846:	d034      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b40      	cmp	r3, #64	@ 0x40
 800684c:	d031      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f003 0308 	and.w	r3, r3, #8
 8006858:	2b08      	cmp	r3, #8
 800685a:	d110      	bne.n	800687e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2208      	movs	r2, #8
 8006862:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 f838 	bl	80068da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2208      	movs	r2, #8
 800686e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e029      	b.n	80068d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69db      	ldr	r3, [r3, #28]
 8006884:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006888:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800688c:	d111      	bne.n	80068b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006896:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 f81e 	bl	80068da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e00f      	b.n	80068d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	69da      	ldr	r2, [r3, #28]
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	4013      	ands	r3, r2
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	429a      	cmp	r2, r3
 80068c0:	bf0c      	ite	eq
 80068c2:	2301      	moveq	r3, #1
 80068c4:	2300      	movne	r3, #0
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	461a      	mov	r2, r3
 80068ca:	79fb      	ldrb	r3, [r7, #7]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d0a0      	beq.n	8006812 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068da:	b480      	push	{r7}
 80068dc:	b095      	sub	sp, #84	@ 0x54
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ea:	e853 3f00 	ldrex	r3, [r3]
 80068ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	461a      	mov	r2, r3
 80068fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006900:	643b      	str	r3, [r7, #64]	@ 0x40
 8006902:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006906:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006908:	e841 2300 	strex	r3, r2, [r1]
 800690c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800690e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1e6      	bne.n	80068e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3308      	adds	r3, #8
 800691a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	61fb      	str	r3, [r7, #28]
   return(result);
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800692a:	f023 0301 	bic.w	r3, r3, #1
 800692e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3308      	adds	r3, #8
 8006936:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006938:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800693a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800693e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006940:	e841 2300 	strex	r3, r2, [r1]
 8006944:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1e3      	bne.n	8006914 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006950:	2b01      	cmp	r3, #1
 8006952:	d118      	bne.n	8006986 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	e853 3f00 	ldrex	r3, [r3]
 8006960:	60bb      	str	r3, [r7, #8]
   return(result);
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f023 0310 	bic.w	r3, r3, #16
 8006968:	647b      	str	r3, [r7, #68]	@ 0x44
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	461a      	mov	r2, r3
 8006970:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	6979      	ldr	r1, [r7, #20]
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	e841 2300 	strex	r3, r2, [r1]
 800697e:	613b      	str	r3, [r7, #16]
   return(result);
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1e6      	bne.n	8006954 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2220      	movs	r2, #32
 800698a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800699a:	bf00      	nop
 800699c:	3754      	adds	r7, #84	@ 0x54
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr

080069a6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069a6:	b480      	push	{r7}
 80069a8:	b085      	sub	sp, #20
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d101      	bne.n	80069bc <HAL_UARTEx_DisableFifoMode+0x16>
 80069b8:	2302      	movs	r3, #2
 80069ba:	e027      	b.n	8006a0c <HAL_UARTEx_DisableFifoMode+0x66>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2224      	movs	r2, #36	@ 0x24
 80069c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0201 	bic.w	r2, r2, #1
 80069e2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80069ea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d101      	bne.n	8006a30 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	e02d      	b.n	8006a8c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2224      	movs	r2, #36	@ 0x24
 8006a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f022 0201 	bic.w	r2, r2, #1
 8006a56:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	683a      	ldr	r2, [r7, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f84f 	bl	8006b10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d101      	bne.n	8006aac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e02d      	b.n	8006b08 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2224      	movs	r2, #36	@ 0x24
 8006ab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 0201 	bic.w	r2, r2, #1
 8006ad2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	430a      	orrs	r2, r1
 8006ae6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 f811 	bl	8006b10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d108      	bne.n	8006b32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b30:	e031      	b.n	8006b96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b32:	2308      	movs	r3, #8
 8006b34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b36:	2308      	movs	r3, #8
 8006b38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	0e5b      	lsrs	r3, r3, #25
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	f003 0307 	and.w	r3, r3, #7
 8006b48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	0f5b      	lsrs	r3, r3, #29
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	f003 0307 	and.w	r3, r3, #7
 8006b58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b5a:	7bbb      	ldrb	r3, [r7, #14]
 8006b5c:	7b3a      	ldrb	r2, [r7, #12]
 8006b5e:	4911      	ldr	r1, [pc, #68]	@ (8006ba4 <UARTEx_SetNbDataToProcess+0x94>)
 8006b60:	5c8a      	ldrb	r2, [r1, r2]
 8006b62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b66:	7b3a      	ldrb	r2, [r7, #12]
 8006b68:	490f      	ldr	r1, [pc, #60]	@ (8006ba8 <UARTEx_SetNbDataToProcess+0x98>)
 8006b6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b78:	7bfb      	ldrb	r3, [r7, #15]
 8006b7a:	7b7a      	ldrb	r2, [r7, #13]
 8006b7c:	4909      	ldr	r1, [pc, #36]	@ (8006ba4 <UARTEx_SetNbDataToProcess+0x94>)
 8006b7e:	5c8a      	ldrb	r2, [r1, r2]
 8006b80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b84:	7b7a      	ldrb	r2, [r7, #13]
 8006b86:	4908      	ldr	r1, [pc, #32]	@ (8006ba8 <UARTEx_SetNbDataToProcess+0x98>)
 8006b88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006b96:	bf00      	nop
 8006b98:	3714      	adds	r7, #20
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	0800b600 	.word	0x0800b600
 8006ba8:	0800b608 	.word	0x0800b608

08006bac <__cvt>:
 8006bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	ec57 6b10 	vmov	r6, r7, d0
 8006bb4:	2f00      	cmp	r7, #0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	4619      	mov	r1, r3
 8006bba:	463b      	mov	r3, r7
 8006bbc:	bfbb      	ittet	lt
 8006bbe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006bc2:	461f      	movlt	r7, r3
 8006bc4:	2300      	movge	r3, #0
 8006bc6:	232d      	movlt	r3, #45	@ 0x2d
 8006bc8:	700b      	strb	r3, [r1, #0]
 8006bca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bcc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006bd0:	4691      	mov	r9, r2
 8006bd2:	f023 0820 	bic.w	r8, r3, #32
 8006bd6:	bfbc      	itt	lt
 8006bd8:	4632      	movlt	r2, r6
 8006bda:	4616      	movlt	r6, r2
 8006bdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006be0:	d005      	beq.n	8006bee <__cvt+0x42>
 8006be2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006be6:	d100      	bne.n	8006bea <__cvt+0x3e>
 8006be8:	3401      	adds	r4, #1
 8006bea:	2102      	movs	r1, #2
 8006bec:	e000      	b.n	8006bf0 <__cvt+0x44>
 8006bee:	2103      	movs	r1, #3
 8006bf0:	ab03      	add	r3, sp, #12
 8006bf2:	9301      	str	r3, [sp, #4]
 8006bf4:	ab02      	add	r3, sp, #8
 8006bf6:	9300      	str	r3, [sp, #0]
 8006bf8:	ec47 6b10 	vmov	d0, r6, r7
 8006bfc:	4653      	mov	r3, sl
 8006bfe:	4622      	mov	r2, r4
 8006c00:	f001 f86e 	bl	8007ce0 <_dtoa_r>
 8006c04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c08:	4605      	mov	r5, r0
 8006c0a:	d119      	bne.n	8006c40 <__cvt+0x94>
 8006c0c:	f019 0f01 	tst.w	r9, #1
 8006c10:	d00e      	beq.n	8006c30 <__cvt+0x84>
 8006c12:	eb00 0904 	add.w	r9, r0, r4
 8006c16:	2200      	movs	r2, #0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	f7f9 ff7b 	bl	8000b18 <__aeabi_dcmpeq>
 8006c22:	b108      	cbz	r0, 8006c28 <__cvt+0x7c>
 8006c24:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c28:	2230      	movs	r2, #48	@ 0x30
 8006c2a:	9b03      	ldr	r3, [sp, #12]
 8006c2c:	454b      	cmp	r3, r9
 8006c2e:	d31e      	bcc.n	8006c6e <__cvt+0xc2>
 8006c30:	9b03      	ldr	r3, [sp, #12]
 8006c32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c34:	1b5b      	subs	r3, r3, r5
 8006c36:	4628      	mov	r0, r5
 8006c38:	6013      	str	r3, [r2, #0]
 8006c3a:	b004      	add	sp, #16
 8006c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c44:	eb00 0904 	add.w	r9, r0, r4
 8006c48:	d1e5      	bne.n	8006c16 <__cvt+0x6a>
 8006c4a:	7803      	ldrb	r3, [r0, #0]
 8006c4c:	2b30      	cmp	r3, #48	@ 0x30
 8006c4e:	d10a      	bne.n	8006c66 <__cvt+0xba>
 8006c50:	2200      	movs	r2, #0
 8006c52:	2300      	movs	r3, #0
 8006c54:	4630      	mov	r0, r6
 8006c56:	4639      	mov	r1, r7
 8006c58:	f7f9 ff5e 	bl	8000b18 <__aeabi_dcmpeq>
 8006c5c:	b918      	cbnz	r0, 8006c66 <__cvt+0xba>
 8006c5e:	f1c4 0401 	rsb	r4, r4, #1
 8006c62:	f8ca 4000 	str.w	r4, [sl]
 8006c66:	f8da 3000 	ldr.w	r3, [sl]
 8006c6a:	4499      	add	r9, r3
 8006c6c:	e7d3      	b.n	8006c16 <__cvt+0x6a>
 8006c6e:	1c59      	adds	r1, r3, #1
 8006c70:	9103      	str	r1, [sp, #12]
 8006c72:	701a      	strb	r2, [r3, #0]
 8006c74:	e7d9      	b.n	8006c2a <__cvt+0x7e>

08006c76 <__exponent>:
 8006c76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c78:	2900      	cmp	r1, #0
 8006c7a:	bfba      	itte	lt
 8006c7c:	4249      	neglt	r1, r1
 8006c7e:	232d      	movlt	r3, #45	@ 0x2d
 8006c80:	232b      	movge	r3, #43	@ 0x2b
 8006c82:	2909      	cmp	r1, #9
 8006c84:	7002      	strb	r2, [r0, #0]
 8006c86:	7043      	strb	r3, [r0, #1]
 8006c88:	dd29      	ble.n	8006cde <__exponent+0x68>
 8006c8a:	f10d 0307 	add.w	r3, sp, #7
 8006c8e:	461d      	mov	r5, r3
 8006c90:	270a      	movs	r7, #10
 8006c92:	461a      	mov	r2, r3
 8006c94:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c98:	fb07 1416 	mls	r4, r7, r6, r1
 8006c9c:	3430      	adds	r4, #48	@ 0x30
 8006c9e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	2c63      	cmp	r4, #99	@ 0x63
 8006ca6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006caa:	4631      	mov	r1, r6
 8006cac:	dcf1      	bgt.n	8006c92 <__exponent+0x1c>
 8006cae:	3130      	adds	r1, #48	@ 0x30
 8006cb0:	1e94      	subs	r4, r2, #2
 8006cb2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006cb6:	1c41      	adds	r1, r0, #1
 8006cb8:	4623      	mov	r3, r4
 8006cba:	42ab      	cmp	r3, r5
 8006cbc:	d30a      	bcc.n	8006cd4 <__exponent+0x5e>
 8006cbe:	f10d 0309 	add.w	r3, sp, #9
 8006cc2:	1a9b      	subs	r3, r3, r2
 8006cc4:	42ac      	cmp	r4, r5
 8006cc6:	bf88      	it	hi
 8006cc8:	2300      	movhi	r3, #0
 8006cca:	3302      	adds	r3, #2
 8006ccc:	4403      	add	r3, r0
 8006cce:	1a18      	subs	r0, r3, r0
 8006cd0:	b003      	add	sp, #12
 8006cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cd4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cd8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cdc:	e7ed      	b.n	8006cba <__exponent+0x44>
 8006cde:	2330      	movs	r3, #48	@ 0x30
 8006ce0:	3130      	adds	r1, #48	@ 0x30
 8006ce2:	7083      	strb	r3, [r0, #2]
 8006ce4:	70c1      	strb	r1, [r0, #3]
 8006ce6:	1d03      	adds	r3, r0, #4
 8006ce8:	e7f1      	b.n	8006cce <__exponent+0x58>
	...

08006cec <_printf_float>:
 8006cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	b08d      	sub	sp, #52	@ 0x34
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006cf8:	4616      	mov	r6, r2
 8006cfa:	461f      	mov	r7, r3
 8006cfc:	4605      	mov	r5, r0
 8006cfe:	f000 fee9 	bl	8007ad4 <_localeconv_r>
 8006d02:	6803      	ldr	r3, [r0, #0]
 8006d04:	9304      	str	r3, [sp, #16]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7f9 fada 	bl	80002c0 <strlen>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d10:	f8d8 3000 	ldr.w	r3, [r8]
 8006d14:	9005      	str	r0, [sp, #20]
 8006d16:	3307      	adds	r3, #7
 8006d18:	f023 0307 	bic.w	r3, r3, #7
 8006d1c:	f103 0208 	add.w	r2, r3, #8
 8006d20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d24:	f8d4 b000 	ldr.w	fp, [r4]
 8006d28:	f8c8 2000 	str.w	r2, [r8]
 8006d2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d34:	9307      	str	r3, [sp, #28]
 8006d36:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d42:	4b9c      	ldr	r3, [pc, #624]	@ (8006fb4 <_printf_float+0x2c8>)
 8006d44:	f04f 32ff 	mov.w	r2, #4294967295
 8006d48:	f7f9 ff18 	bl	8000b7c <__aeabi_dcmpun>
 8006d4c:	bb70      	cbnz	r0, 8006dac <_printf_float+0xc0>
 8006d4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d52:	4b98      	ldr	r3, [pc, #608]	@ (8006fb4 <_printf_float+0x2c8>)
 8006d54:	f04f 32ff 	mov.w	r2, #4294967295
 8006d58:	f7f9 fef2 	bl	8000b40 <__aeabi_dcmple>
 8006d5c:	bb30      	cbnz	r0, 8006dac <_printf_float+0xc0>
 8006d5e:	2200      	movs	r2, #0
 8006d60:	2300      	movs	r3, #0
 8006d62:	4640      	mov	r0, r8
 8006d64:	4649      	mov	r1, r9
 8006d66:	f7f9 fee1 	bl	8000b2c <__aeabi_dcmplt>
 8006d6a:	b110      	cbz	r0, 8006d72 <_printf_float+0x86>
 8006d6c:	232d      	movs	r3, #45	@ 0x2d
 8006d6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d72:	4a91      	ldr	r2, [pc, #580]	@ (8006fb8 <_printf_float+0x2cc>)
 8006d74:	4b91      	ldr	r3, [pc, #580]	@ (8006fbc <_printf_float+0x2d0>)
 8006d76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d7a:	bf8c      	ite	hi
 8006d7c:	4690      	movhi	r8, r2
 8006d7e:	4698      	movls	r8, r3
 8006d80:	2303      	movs	r3, #3
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	f02b 0304 	bic.w	r3, fp, #4
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	f04f 0900 	mov.w	r9, #0
 8006d8e:	9700      	str	r7, [sp, #0]
 8006d90:	4633      	mov	r3, r6
 8006d92:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d94:	4621      	mov	r1, r4
 8006d96:	4628      	mov	r0, r5
 8006d98:	f000 f9d2 	bl	8007140 <_printf_common>
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	f040 808d 	bne.w	8006ebc <_printf_float+0x1d0>
 8006da2:	f04f 30ff 	mov.w	r0, #4294967295
 8006da6:	b00d      	add	sp, #52	@ 0x34
 8006da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dac:	4642      	mov	r2, r8
 8006dae:	464b      	mov	r3, r9
 8006db0:	4640      	mov	r0, r8
 8006db2:	4649      	mov	r1, r9
 8006db4:	f7f9 fee2 	bl	8000b7c <__aeabi_dcmpun>
 8006db8:	b140      	cbz	r0, 8006dcc <_printf_float+0xe0>
 8006dba:	464b      	mov	r3, r9
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	bfbc      	itt	lt
 8006dc0:	232d      	movlt	r3, #45	@ 0x2d
 8006dc2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006dc6:	4a7e      	ldr	r2, [pc, #504]	@ (8006fc0 <_printf_float+0x2d4>)
 8006dc8:	4b7e      	ldr	r3, [pc, #504]	@ (8006fc4 <_printf_float+0x2d8>)
 8006dca:	e7d4      	b.n	8006d76 <_printf_float+0x8a>
 8006dcc:	6863      	ldr	r3, [r4, #4]
 8006dce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006dd2:	9206      	str	r2, [sp, #24]
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	d13b      	bne.n	8006e50 <_printf_float+0x164>
 8006dd8:	2306      	movs	r3, #6
 8006dda:	6063      	str	r3, [r4, #4]
 8006ddc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006de0:	2300      	movs	r3, #0
 8006de2:	6022      	str	r2, [r4, #0]
 8006de4:	9303      	str	r3, [sp, #12]
 8006de6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006de8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006dec:	ab09      	add	r3, sp, #36	@ 0x24
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	6861      	ldr	r1, [r4, #4]
 8006df2:	ec49 8b10 	vmov	d0, r8, r9
 8006df6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f7ff fed6 	bl	8006bac <__cvt>
 8006e00:	9b06      	ldr	r3, [sp, #24]
 8006e02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e04:	2b47      	cmp	r3, #71	@ 0x47
 8006e06:	4680      	mov	r8, r0
 8006e08:	d129      	bne.n	8006e5e <_printf_float+0x172>
 8006e0a:	1cc8      	adds	r0, r1, #3
 8006e0c:	db02      	blt.n	8006e14 <_printf_float+0x128>
 8006e0e:	6863      	ldr	r3, [r4, #4]
 8006e10:	4299      	cmp	r1, r3
 8006e12:	dd41      	ble.n	8006e98 <_printf_float+0x1ac>
 8006e14:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e18:	fa5f fa8a 	uxtb.w	sl, sl
 8006e1c:	3901      	subs	r1, #1
 8006e1e:	4652      	mov	r2, sl
 8006e20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e24:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e26:	f7ff ff26 	bl	8006c76 <__exponent>
 8006e2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e2c:	1813      	adds	r3, r2, r0
 8006e2e:	2a01      	cmp	r2, #1
 8006e30:	4681      	mov	r9, r0
 8006e32:	6123      	str	r3, [r4, #16]
 8006e34:	dc02      	bgt.n	8006e3c <_printf_float+0x150>
 8006e36:	6822      	ldr	r2, [r4, #0]
 8006e38:	07d2      	lsls	r2, r2, #31
 8006e3a:	d501      	bpl.n	8006e40 <_printf_float+0x154>
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d0a2      	beq.n	8006d8e <_printf_float+0xa2>
 8006e48:	232d      	movs	r3, #45	@ 0x2d
 8006e4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e4e:	e79e      	b.n	8006d8e <_printf_float+0xa2>
 8006e50:	9a06      	ldr	r2, [sp, #24]
 8006e52:	2a47      	cmp	r2, #71	@ 0x47
 8006e54:	d1c2      	bne.n	8006ddc <_printf_float+0xf0>
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1c0      	bne.n	8006ddc <_printf_float+0xf0>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e7bd      	b.n	8006dda <_printf_float+0xee>
 8006e5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e62:	d9db      	bls.n	8006e1c <_printf_float+0x130>
 8006e64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e68:	d118      	bne.n	8006e9c <_printf_float+0x1b0>
 8006e6a:	2900      	cmp	r1, #0
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	dd0b      	ble.n	8006e88 <_printf_float+0x19c>
 8006e70:	6121      	str	r1, [r4, #16]
 8006e72:	b913      	cbnz	r3, 8006e7a <_printf_float+0x18e>
 8006e74:	6822      	ldr	r2, [r4, #0]
 8006e76:	07d0      	lsls	r0, r2, #31
 8006e78:	d502      	bpl.n	8006e80 <_printf_float+0x194>
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	440b      	add	r3, r1
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e82:	f04f 0900 	mov.w	r9, #0
 8006e86:	e7db      	b.n	8006e40 <_printf_float+0x154>
 8006e88:	b913      	cbnz	r3, 8006e90 <_printf_float+0x1a4>
 8006e8a:	6822      	ldr	r2, [r4, #0]
 8006e8c:	07d2      	lsls	r2, r2, #31
 8006e8e:	d501      	bpl.n	8006e94 <_printf_float+0x1a8>
 8006e90:	3302      	adds	r3, #2
 8006e92:	e7f4      	b.n	8006e7e <_printf_float+0x192>
 8006e94:	2301      	movs	r3, #1
 8006e96:	e7f2      	b.n	8006e7e <_printf_float+0x192>
 8006e98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e9e:	4299      	cmp	r1, r3
 8006ea0:	db05      	blt.n	8006eae <_printf_float+0x1c2>
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	6121      	str	r1, [r4, #16]
 8006ea6:	07d8      	lsls	r0, r3, #31
 8006ea8:	d5ea      	bpl.n	8006e80 <_printf_float+0x194>
 8006eaa:	1c4b      	adds	r3, r1, #1
 8006eac:	e7e7      	b.n	8006e7e <_printf_float+0x192>
 8006eae:	2900      	cmp	r1, #0
 8006eb0:	bfd4      	ite	le
 8006eb2:	f1c1 0202 	rsble	r2, r1, #2
 8006eb6:	2201      	movgt	r2, #1
 8006eb8:	4413      	add	r3, r2
 8006eba:	e7e0      	b.n	8006e7e <_printf_float+0x192>
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	055a      	lsls	r2, r3, #21
 8006ec0:	d407      	bmi.n	8006ed2 <_printf_float+0x1e6>
 8006ec2:	6923      	ldr	r3, [r4, #16]
 8006ec4:	4642      	mov	r2, r8
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4628      	mov	r0, r5
 8006eca:	47b8      	blx	r7
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d12b      	bne.n	8006f28 <_printf_float+0x23c>
 8006ed0:	e767      	b.n	8006da2 <_printf_float+0xb6>
 8006ed2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ed6:	f240 80dd 	bls.w	8007094 <_printf_float+0x3a8>
 8006eda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f7f9 fe19 	bl	8000b18 <__aeabi_dcmpeq>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d033      	beq.n	8006f52 <_printf_float+0x266>
 8006eea:	4a37      	ldr	r2, [pc, #220]	@ (8006fc8 <_printf_float+0x2dc>)
 8006eec:	2301      	movs	r3, #1
 8006eee:	4631      	mov	r1, r6
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	47b8      	blx	r7
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	f43f af54 	beq.w	8006da2 <_printf_float+0xb6>
 8006efa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006efe:	4543      	cmp	r3, r8
 8006f00:	db02      	blt.n	8006f08 <_printf_float+0x21c>
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	07d8      	lsls	r0, r3, #31
 8006f06:	d50f      	bpl.n	8006f28 <_printf_float+0x23c>
 8006f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	f43f af45 	beq.w	8006da2 <_printf_float+0xb6>
 8006f18:	f04f 0900 	mov.w	r9, #0
 8006f1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f20:	f104 0a1a 	add.w	sl, r4, #26
 8006f24:	45c8      	cmp	r8, r9
 8006f26:	dc09      	bgt.n	8006f3c <_printf_float+0x250>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	079b      	lsls	r3, r3, #30
 8006f2c:	f100 8103 	bmi.w	8007136 <_printf_float+0x44a>
 8006f30:	68e0      	ldr	r0, [r4, #12]
 8006f32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f34:	4298      	cmp	r0, r3
 8006f36:	bfb8      	it	lt
 8006f38:	4618      	movlt	r0, r3
 8006f3a:	e734      	b.n	8006da6 <_printf_float+0xba>
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	4652      	mov	r2, sl
 8006f40:	4631      	mov	r1, r6
 8006f42:	4628      	mov	r0, r5
 8006f44:	47b8      	blx	r7
 8006f46:	3001      	adds	r0, #1
 8006f48:	f43f af2b 	beq.w	8006da2 <_printf_float+0xb6>
 8006f4c:	f109 0901 	add.w	r9, r9, #1
 8006f50:	e7e8      	b.n	8006f24 <_printf_float+0x238>
 8006f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	dc39      	bgt.n	8006fcc <_printf_float+0x2e0>
 8006f58:	4a1b      	ldr	r2, [pc, #108]	@ (8006fc8 <_printf_float+0x2dc>)
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	4631      	mov	r1, r6
 8006f5e:	4628      	mov	r0, r5
 8006f60:	47b8      	blx	r7
 8006f62:	3001      	adds	r0, #1
 8006f64:	f43f af1d 	beq.w	8006da2 <_printf_float+0xb6>
 8006f68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f6c:	ea59 0303 	orrs.w	r3, r9, r3
 8006f70:	d102      	bne.n	8006f78 <_printf_float+0x28c>
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	07d9      	lsls	r1, r3, #31
 8006f76:	d5d7      	bpl.n	8006f28 <_printf_float+0x23c>
 8006f78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	4628      	mov	r0, r5
 8006f80:	47b8      	blx	r7
 8006f82:	3001      	adds	r0, #1
 8006f84:	f43f af0d 	beq.w	8006da2 <_printf_float+0xb6>
 8006f88:	f04f 0a00 	mov.w	sl, #0
 8006f8c:	f104 0b1a 	add.w	fp, r4, #26
 8006f90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f92:	425b      	negs	r3, r3
 8006f94:	4553      	cmp	r3, sl
 8006f96:	dc01      	bgt.n	8006f9c <_printf_float+0x2b0>
 8006f98:	464b      	mov	r3, r9
 8006f9a:	e793      	b.n	8006ec4 <_printf_float+0x1d8>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	465a      	mov	r2, fp
 8006fa0:	4631      	mov	r1, r6
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f43f aefb 	beq.w	8006da2 <_printf_float+0xb6>
 8006fac:	f10a 0a01 	add.w	sl, sl, #1
 8006fb0:	e7ee      	b.n	8006f90 <_printf_float+0x2a4>
 8006fb2:	bf00      	nop
 8006fb4:	7fefffff 	.word	0x7fefffff
 8006fb8:	0800b614 	.word	0x0800b614
 8006fbc:	0800b610 	.word	0x0800b610
 8006fc0:	0800b61c 	.word	0x0800b61c
 8006fc4:	0800b618 	.word	0x0800b618
 8006fc8:	0800b620 	.word	0x0800b620
 8006fcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fd2:	4553      	cmp	r3, sl
 8006fd4:	bfa8      	it	ge
 8006fd6:	4653      	movge	r3, sl
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	4699      	mov	r9, r3
 8006fdc:	dc36      	bgt.n	800704c <_printf_float+0x360>
 8006fde:	f04f 0b00 	mov.w	fp, #0
 8006fe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fe6:	f104 021a 	add.w	r2, r4, #26
 8006fea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fec:	9306      	str	r3, [sp, #24]
 8006fee:	eba3 0309 	sub.w	r3, r3, r9
 8006ff2:	455b      	cmp	r3, fp
 8006ff4:	dc31      	bgt.n	800705a <_printf_float+0x36e>
 8006ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff8:	459a      	cmp	sl, r3
 8006ffa:	dc3a      	bgt.n	8007072 <_printf_float+0x386>
 8006ffc:	6823      	ldr	r3, [r4, #0]
 8006ffe:	07da      	lsls	r2, r3, #31
 8007000:	d437      	bmi.n	8007072 <_printf_float+0x386>
 8007002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007004:	ebaa 0903 	sub.w	r9, sl, r3
 8007008:	9b06      	ldr	r3, [sp, #24]
 800700a:	ebaa 0303 	sub.w	r3, sl, r3
 800700e:	4599      	cmp	r9, r3
 8007010:	bfa8      	it	ge
 8007012:	4699      	movge	r9, r3
 8007014:	f1b9 0f00 	cmp.w	r9, #0
 8007018:	dc33      	bgt.n	8007082 <_printf_float+0x396>
 800701a:	f04f 0800 	mov.w	r8, #0
 800701e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007022:	f104 0b1a 	add.w	fp, r4, #26
 8007026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007028:	ebaa 0303 	sub.w	r3, sl, r3
 800702c:	eba3 0309 	sub.w	r3, r3, r9
 8007030:	4543      	cmp	r3, r8
 8007032:	f77f af79 	ble.w	8006f28 <_printf_float+0x23c>
 8007036:	2301      	movs	r3, #1
 8007038:	465a      	mov	r2, fp
 800703a:	4631      	mov	r1, r6
 800703c:	4628      	mov	r0, r5
 800703e:	47b8      	blx	r7
 8007040:	3001      	adds	r0, #1
 8007042:	f43f aeae 	beq.w	8006da2 <_printf_float+0xb6>
 8007046:	f108 0801 	add.w	r8, r8, #1
 800704a:	e7ec      	b.n	8007026 <_printf_float+0x33a>
 800704c:	4642      	mov	r2, r8
 800704e:	4631      	mov	r1, r6
 8007050:	4628      	mov	r0, r5
 8007052:	47b8      	blx	r7
 8007054:	3001      	adds	r0, #1
 8007056:	d1c2      	bne.n	8006fde <_printf_float+0x2f2>
 8007058:	e6a3      	b.n	8006da2 <_printf_float+0xb6>
 800705a:	2301      	movs	r3, #1
 800705c:	4631      	mov	r1, r6
 800705e:	4628      	mov	r0, r5
 8007060:	9206      	str	r2, [sp, #24]
 8007062:	47b8      	blx	r7
 8007064:	3001      	adds	r0, #1
 8007066:	f43f ae9c 	beq.w	8006da2 <_printf_float+0xb6>
 800706a:	9a06      	ldr	r2, [sp, #24]
 800706c:	f10b 0b01 	add.w	fp, fp, #1
 8007070:	e7bb      	b.n	8006fea <_printf_float+0x2fe>
 8007072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007076:	4631      	mov	r1, r6
 8007078:	4628      	mov	r0, r5
 800707a:	47b8      	blx	r7
 800707c:	3001      	adds	r0, #1
 800707e:	d1c0      	bne.n	8007002 <_printf_float+0x316>
 8007080:	e68f      	b.n	8006da2 <_printf_float+0xb6>
 8007082:	9a06      	ldr	r2, [sp, #24]
 8007084:	464b      	mov	r3, r9
 8007086:	4442      	add	r2, r8
 8007088:	4631      	mov	r1, r6
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	d1c3      	bne.n	800701a <_printf_float+0x32e>
 8007092:	e686      	b.n	8006da2 <_printf_float+0xb6>
 8007094:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007098:	f1ba 0f01 	cmp.w	sl, #1
 800709c:	dc01      	bgt.n	80070a2 <_printf_float+0x3b6>
 800709e:	07db      	lsls	r3, r3, #31
 80070a0:	d536      	bpl.n	8007110 <_printf_float+0x424>
 80070a2:	2301      	movs	r3, #1
 80070a4:	4642      	mov	r2, r8
 80070a6:	4631      	mov	r1, r6
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b8      	blx	r7
 80070ac:	3001      	adds	r0, #1
 80070ae:	f43f ae78 	beq.w	8006da2 <_printf_float+0xb6>
 80070b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b6:	4631      	mov	r1, r6
 80070b8:	4628      	mov	r0, r5
 80070ba:	47b8      	blx	r7
 80070bc:	3001      	adds	r0, #1
 80070be:	f43f ae70 	beq.w	8006da2 <_printf_float+0xb6>
 80070c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070c6:	2200      	movs	r2, #0
 80070c8:	2300      	movs	r3, #0
 80070ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070ce:	f7f9 fd23 	bl	8000b18 <__aeabi_dcmpeq>
 80070d2:	b9c0      	cbnz	r0, 8007106 <_printf_float+0x41a>
 80070d4:	4653      	mov	r3, sl
 80070d6:	f108 0201 	add.w	r2, r8, #1
 80070da:	4631      	mov	r1, r6
 80070dc:	4628      	mov	r0, r5
 80070de:	47b8      	blx	r7
 80070e0:	3001      	adds	r0, #1
 80070e2:	d10c      	bne.n	80070fe <_printf_float+0x412>
 80070e4:	e65d      	b.n	8006da2 <_printf_float+0xb6>
 80070e6:	2301      	movs	r3, #1
 80070e8:	465a      	mov	r2, fp
 80070ea:	4631      	mov	r1, r6
 80070ec:	4628      	mov	r0, r5
 80070ee:	47b8      	blx	r7
 80070f0:	3001      	adds	r0, #1
 80070f2:	f43f ae56 	beq.w	8006da2 <_printf_float+0xb6>
 80070f6:	f108 0801 	add.w	r8, r8, #1
 80070fa:	45d0      	cmp	r8, sl
 80070fc:	dbf3      	blt.n	80070e6 <_printf_float+0x3fa>
 80070fe:	464b      	mov	r3, r9
 8007100:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007104:	e6df      	b.n	8006ec6 <_printf_float+0x1da>
 8007106:	f04f 0800 	mov.w	r8, #0
 800710a:	f104 0b1a 	add.w	fp, r4, #26
 800710e:	e7f4      	b.n	80070fa <_printf_float+0x40e>
 8007110:	2301      	movs	r3, #1
 8007112:	4642      	mov	r2, r8
 8007114:	e7e1      	b.n	80070da <_printf_float+0x3ee>
 8007116:	2301      	movs	r3, #1
 8007118:	464a      	mov	r2, r9
 800711a:	4631      	mov	r1, r6
 800711c:	4628      	mov	r0, r5
 800711e:	47b8      	blx	r7
 8007120:	3001      	adds	r0, #1
 8007122:	f43f ae3e 	beq.w	8006da2 <_printf_float+0xb6>
 8007126:	f108 0801 	add.w	r8, r8, #1
 800712a:	68e3      	ldr	r3, [r4, #12]
 800712c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800712e:	1a5b      	subs	r3, r3, r1
 8007130:	4543      	cmp	r3, r8
 8007132:	dcf0      	bgt.n	8007116 <_printf_float+0x42a>
 8007134:	e6fc      	b.n	8006f30 <_printf_float+0x244>
 8007136:	f04f 0800 	mov.w	r8, #0
 800713a:	f104 0919 	add.w	r9, r4, #25
 800713e:	e7f4      	b.n	800712a <_printf_float+0x43e>

08007140 <_printf_common>:
 8007140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007144:	4616      	mov	r6, r2
 8007146:	4698      	mov	r8, r3
 8007148:	688a      	ldr	r2, [r1, #8]
 800714a:	690b      	ldr	r3, [r1, #16]
 800714c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007150:	4293      	cmp	r3, r2
 8007152:	bfb8      	it	lt
 8007154:	4613      	movlt	r3, r2
 8007156:	6033      	str	r3, [r6, #0]
 8007158:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800715c:	4607      	mov	r7, r0
 800715e:	460c      	mov	r4, r1
 8007160:	b10a      	cbz	r2, 8007166 <_printf_common+0x26>
 8007162:	3301      	adds	r3, #1
 8007164:	6033      	str	r3, [r6, #0]
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	0699      	lsls	r1, r3, #26
 800716a:	bf42      	ittt	mi
 800716c:	6833      	ldrmi	r3, [r6, #0]
 800716e:	3302      	addmi	r3, #2
 8007170:	6033      	strmi	r3, [r6, #0]
 8007172:	6825      	ldr	r5, [r4, #0]
 8007174:	f015 0506 	ands.w	r5, r5, #6
 8007178:	d106      	bne.n	8007188 <_printf_common+0x48>
 800717a:	f104 0a19 	add.w	sl, r4, #25
 800717e:	68e3      	ldr	r3, [r4, #12]
 8007180:	6832      	ldr	r2, [r6, #0]
 8007182:	1a9b      	subs	r3, r3, r2
 8007184:	42ab      	cmp	r3, r5
 8007186:	dc26      	bgt.n	80071d6 <_printf_common+0x96>
 8007188:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800718c:	6822      	ldr	r2, [r4, #0]
 800718e:	3b00      	subs	r3, #0
 8007190:	bf18      	it	ne
 8007192:	2301      	movne	r3, #1
 8007194:	0692      	lsls	r2, r2, #26
 8007196:	d42b      	bmi.n	80071f0 <_printf_common+0xb0>
 8007198:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800719c:	4641      	mov	r1, r8
 800719e:	4638      	mov	r0, r7
 80071a0:	47c8      	blx	r9
 80071a2:	3001      	adds	r0, #1
 80071a4:	d01e      	beq.n	80071e4 <_printf_common+0xa4>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	6922      	ldr	r2, [r4, #16]
 80071aa:	f003 0306 	and.w	r3, r3, #6
 80071ae:	2b04      	cmp	r3, #4
 80071b0:	bf02      	ittt	eq
 80071b2:	68e5      	ldreq	r5, [r4, #12]
 80071b4:	6833      	ldreq	r3, [r6, #0]
 80071b6:	1aed      	subeq	r5, r5, r3
 80071b8:	68a3      	ldr	r3, [r4, #8]
 80071ba:	bf0c      	ite	eq
 80071bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071c0:	2500      	movne	r5, #0
 80071c2:	4293      	cmp	r3, r2
 80071c4:	bfc4      	itt	gt
 80071c6:	1a9b      	subgt	r3, r3, r2
 80071c8:	18ed      	addgt	r5, r5, r3
 80071ca:	2600      	movs	r6, #0
 80071cc:	341a      	adds	r4, #26
 80071ce:	42b5      	cmp	r5, r6
 80071d0:	d11a      	bne.n	8007208 <_printf_common+0xc8>
 80071d2:	2000      	movs	r0, #0
 80071d4:	e008      	b.n	80071e8 <_printf_common+0xa8>
 80071d6:	2301      	movs	r3, #1
 80071d8:	4652      	mov	r2, sl
 80071da:	4641      	mov	r1, r8
 80071dc:	4638      	mov	r0, r7
 80071de:	47c8      	blx	r9
 80071e0:	3001      	adds	r0, #1
 80071e2:	d103      	bne.n	80071ec <_printf_common+0xac>
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295
 80071e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ec:	3501      	adds	r5, #1
 80071ee:	e7c6      	b.n	800717e <_printf_common+0x3e>
 80071f0:	18e1      	adds	r1, r4, r3
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	2030      	movs	r0, #48	@ 0x30
 80071f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071fa:	4422      	add	r2, r4
 80071fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007200:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007204:	3302      	adds	r3, #2
 8007206:	e7c7      	b.n	8007198 <_printf_common+0x58>
 8007208:	2301      	movs	r3, #1
 800720a:	4622      	mov	r2, r4
 800720c:	4641      	mov	r1, r8
 800720e:	4638      	mov	r0, r7
 8007210:	47c8      	blx	r9
 8007212:	3001      	adds	r0, #1
 8007214:	d0e6      	beq.n	80071e4 <_printf_common+0xa4>
 8007216:	3601      	adds	r6, #1
 8007218:	e7d9      	b.n	80071ce <_printf_common+0x8e>
	...

0800721c <_printf_i>:
 800721c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007220:	7e0f      	ldrb	r7, [r1, #24]
 8007222:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007224:	2f78      	cmp	r7, #120	@ 0x78
 8007226:	4691      	mov	r9, r2
 8007228:	4680      	mov	r8, r0
 800722a:	460c      	mov	r4, r1
 800722c:	469a      	mov	sl, r3
 800722e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007232:	d807      	bhi.n	8007244 <_printf_i+0x28>
 8007234:	2f62      	cmp	r7, #98	@ 0x62
 8007236:	d80a      	bhi.n	800724e <_printf_i+0x32>
 8007238:	2f00      	cmp	r7, #0
 800723a:	f000 80d1 	beq.w	80073e0 <_printf_i+0x1c4>
 800723e:	2f58      	cmp	r7, #88	@ 0x58
 8007240:	f000 80b8 	beq.w	80073b4 <_printf_i+0x198>
 8007244:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007248:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800724c:	e03a      	b.n	80072c4 <_printf_i+0xa8>
 800724e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007252:	2b15      	cmp	r3, #21
 8007254:	d8f6      	bhi.n	8007244 <_printf_i+0x28>
 8007256:	a101      	add	r1, pc, #4	@ (adr r1, 800725c <_printf_i+0x40>)
 8007258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800725c:	080072b5 	.word	0x080072b5
 8007260:	080072c9 	.word	0x080072c9
 8007264:	08007245 	.word	0x08007245
 8007268:	08007245 	.word	0x08007245
 800726c:	08007245 	.word	0x08007245
 8007270:	08007245 	.word	0x08007245
 8007274:	080072c9 	.word	0x080072c9
 8007278:	08007245 	.word	0x08007245
 800727c:	08007245 	.word	0x08007245
 8007280:	08007245 	.word	0x08007245
 8007284:	08007245 	.word	0x08007245
 8007288:	080073c7 	.word	0x080073c7
 800728c:	080072f3 	.word	0x080072f3
 8007290:	08007381 	.word	0x08007381
 8007294:	08007245 	.word	0x08007245
 8007298:	08007245 	.word	0x08007245
 800729c:	080073e9 	.word	0x080073e9
 80072a0:	08007245 	.word	0x08007245
 80072a4:	080072f3 	.word	0x080072f3
 80072a8:	08007245 	.word	0x08007245
 80072ac:	08007245 	.word	0x08007245
 80072b0:	08007389 	.word	0x08007389
 80072b4:	6833      	ldr	r3, [r6, #0]
 80072b6:	1d1a      	adds	r2, r3, #4
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6032      	str	r2, [r6, #0]
 80072bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072c4:	2301      	movs	r3, #1
 80072c6:	e09c      	b.n	8007402 <_printf_i+0x1e6>
 80072c8:	6833      	ldr	r3, [r6, #0]
 80072ca:	6820      	ldr	r0, [r4, #0]
 80072cc:	1d19      	adds	r1, r3, #4
 80072ce:	6031      	str	r1, [r6, #0]
 80072d0:	0606      	lsls	r6, r0, #24
 80072d2:	d501      	bpl.n	80072d8 <_printf_i+0xbc>
 80072d4:	681d      	ldr	r5, [r3, #0]
 80072d6:	e003      	b.n	80072e0 <_printf_i+0xc4>
 80072d8:	0645      	lsls	r5, r0, #25
 80072da:	d5fb      	bpl.n	80072d4 <_printf_i+0xb8>
 80072dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072e0:	2d00      	cmp	r5, #0
 80072e2:	da03      	bge.n	80072ec <_printf_i+0xd0>
 80072e4:	232d      	movs	r3, #45	@ 0x2d
 80072e6:	426d      	negs	r5, r5
 80072e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ec:	4858      	ldr	r0, [pc, #352]	@ (8007450 <_printf_i+0x234>)
 80072ee:	230a      	movs	r3, #10
 80072f0:	e011      	b.n	8007316 <_printf_i+0xfa>
 80072f2:	6821      	ldr	r1, [r4, #0]
 80072f4:	6833      	ldr	r3, [r6, #0]
 80072f6:	0608      	lsls	r0, r1, #24
 80072f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80072fc:	d402      	bmi.n	8007304 <_printf_i+0xe8>
 80072fe:	0649      	lsls	r1, r1, #25
 8007300:	bf48      	it	mi
 8007302:	b2ad      	uxthmi	r5, r5
 8007304:	2f6f      	cmp	r7, #111	@ 0x6f
 8007306:	4852      	ldr	r0, [pc, #328]	@ (8007450 <_printf_i+0x234>)
 8007308:	6033      	str	r3, [r6, #0]
 800730a:	bf14      	ite	ne
 800730c:	230a      	movne	r3, #10
 800730e:	2308      	moveq	r3, #8
 8007310:	2100      	movs	r1, #0
 8007312:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007316:	6866      	ldr	r6, [r4, #4]
 8007318:	60a6      	str	r6, [r4, #8]
 800731a:	2e00      	cmp	r6, #0
 800731c:	db05      	blt.n	800732a <_printf_i+0x10e>
 800731e:	6821      	ldr	r1, [r4, #0]
 8007320:	432e      	orrs	r6, r5
 8007322:	f021 0104 	bic.w	r1, r1, #4
 8007326:	6021      	str	r1, [r4, #0]
 8007328:	d04b      	beq.n	80073c2 <_printf_i+0x1a6>
 800732a:	4616      	mov	r6, r2
 800732c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007330:	fb03 5711 	mls	r7, r3, r1, r5
 8007334:	5dc7      	ldrb	r7, [r0, r7]
 8007336:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800733a:	462f      	mov	r7, r5
 800733c:	42bb      	cmp	r3, r7
 800733e:	460d      	mov	r5, r1
 8007340:	d9f4      	bls.n	800732c <_printf_i+0x110>
 8007342:	2b08      	cmp	r3, #8
 8007344:	d10b      	bne.n	800735e <_printf_i+0x142>
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	07df      	lsls	r7, r3, #31
 800734a:	d508      	bpl.n	800735e <_printf_i+0x142>
 800734c:	6923      	ldr	r3, [r4, #16]
 800734e:	6861      	ldr	r1, [r4, #4]
 8007350:	4299      	cmp	r1, r3
 8007352:	bfde      	ittt	le
 8007354:	2330      	movle	r3, #48	@ 0x30
 8007356:	f806 3c01 	strble.w	r3, [r6, #-1]
 800735a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800735e:	1b92      	subs	r2, r2, r6
 8007360:	6122      	str	r2, [r4, #16]
 8007362:	f8cd a000 	str.w	sl, [sp]
 8007366:	464b      	mov	r3, r9
 8007368:	aa03      	add	r2, sp, #12
 800736a:	4621      	mov	r1, r4
 800736c:	4640      	mov	r0, r8
 800736e:	f7ff fee7 	bl	8007140 <_printf_common>
 8007372:	3001      	adds	r0, #1
 8007374:	d14a      	bne.n	800740c <_printf_i+0x1f0>
 8007376:	f04f 30ff 	mov.w	r0, #4294967295
 800737a:	b004      	add	sp, #16
 800737c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007380:	6823      	ldr	r3, [r4, #0]
 8007382:	f043 0320 	orr.w	r3, r3, #32
 8007386:	6023      	str	r3, [r4, #0]
 8007388:	4832      	ldr	r0, [pc, #200]	@ (8007454 <_printf_i+0x238>)
 800738a:	2778      	movs	r7, #120	@ 0x78
 800738c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007390:	6823      	ldr	r3, [r4, #0]
 8007392:	6831      	ldr	r1, [r6, #0]
 8007394:	061f      	lsls	r7, r3, #24
 8007396:	f851 5b04 	ldr.w	r5, [r1], #4
 800739a:	d402      	bmi.n	80073a2 <_printf_i+0x186>
 800739c:	065f      	lsls	r7, r3, #25
 800739e:	bf48      	it	mi
 80073a0:	b2ad      	uxthmi	r5, r5
 80073a2:	6031      	str	r1, [r6, #0]
 80073a4:	07d9      	lsls	r1, r3, #31
 80073a6:	bf44      	itt	mi
 80073a8:	f043 0320 	orrmi.w	r3, r3, #32
 80073ac:	6023      	strmi	r3, [r4, #0]
 80073ae:	b11d      	cbz	r5, 80073b8 <_printf_i+0x19c>
 80073b0:	2310      	movs	r3, #16
 80073b2:	e7ad      	b.n	8007310 <_printf_i+0xf4>
 80073b4:	4826      	ldr	r0, [pc, #152]	@ (8007450 <_printf_i+0x234>)
 80073b6:	e7e9      	b.n	800738c <_printf_i+0x170>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	f023 0320 	bic.w	r3, r3, #32
 80073be:	6023      	str	r3, [r4, #0]
 80073c0:	e7f6      	b.n	80073b0 <_printf_i+0x194>
 80073c2:	4616      	mov	r6, r2
 80073c4:	e7bd      	b.n	8007342 <_printf_i+0x126>
 80073c6:	6833      	ldr	r3, [r6, #0]
 80073c8:	6825      	ldr	r5, [r4, #0]
 80073ca:	6961      	ldr	r1, [r4, #20]
 80073cc:	1d18      	adds	r0, r3, #4
 80073ce:	6030      	str	r0, [r6, #0]
 80073d0:	062e      	lsls	r6, r5, #24
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	d501      	bpl.n	80073da <_printf_i+0x1be>
 80073d6:	6019      	str	r1, [r3, #0]
 80073d8:	e002      	b.n	80073e0 <_printf_i+0x1c4>
 80073da:	0668      	lsls	r0, r5, #25
 80073dc:	d5fb      	bpl.n	80073d6 <_printf_i+0x1ba>
 80073de:	8019      	strh	r1, [r3, #0]
 80073e0:	2300      	movs	r3, #0
 80073e2:	6123      	str	r3, [r4, #16]
 80073e4:	4616      	mov	r6, r2
 80073e6:	e7bc      	b.n	8007362 <_printf_i+0x146>
 80073e8:	6833      	ldr	r3, [r6, #0]
 80073ea:	1d1a      	adds	r2, r3, #4
 80073ec:	6032      	str	r2, [r6, #0]
 80073ee:	681e      	ldr	r6, [r3, #0]
 80073f0:	6862      	ldr	r2, [r4, #4]
 80073f2:	2100      	movs	r1, #0
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7f8 ff13 	bl	8000220 <memchr>
 80073fa:	b108      	cbz	r0, 8007400 <_printf_i+0x1e4>
 80073fc:	1b80      	subs	r0, r0, r6
 80073fe:	6060      	str	r0, [r4, #4]
 8007400:	6863      	ldr	r3, [r4, #4]
 8007402:	6123      	str	r3, [r4, #16]
 8007404:	2300      	movs	r3, #0
 8007406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800740a:	e7aa      	b.n	8007362 <_printf_i+0x146>
 800740c:	6923      	ldr	r3, [r4, #16]
 800740e:	4632      	mov	r2, r6
 8007410:	4649      	mov	r1, r9
 8007412:	4640      	mov	r0, r8
 8007414:	47d0      	blx	sl
 8007416:	3001      	adds	r0, #1
 8007418:	d0ad      	beq.n	8007376 <_printf_i+0x15a>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	079b      	lsls	r3, r3, #30
 800741e:	d413      	bmi.n	8007448 <_printf_i+0x22c>
 8007420:	68e0      	ldr	r0, [r4, #12]
 8007422:	9b03      	ldr	r3, [sp, #12]
 8007424:	4298      	cmp	r0, r3
 8007426:	bfb8      	it	lt
 8007428:	4618      	movlt	r0, r3
 800742a:	e7a6      	b.n	800737a <_printf_i+0x15e>
 800742c:	2301      	movs	r3, #1
 800742e:	4632      	mov	r2, r6
 8007430:	4649      	mov	r1, r9
 8007432:	4640      	mov	r0, r8
 8007434:	47d0      	blx	sl
 8007436:	3001      	adds	r0, #1
 8007438:	d09d      	beq.n	8007376 <_printf_i+0x15a>
 800743a:	3501      	adds	r5, #1
 800743c:	68e3      	ldr	r3, [r4, #12]
 800743e:	9903      	ldr	r1, [sp, #12]
 8007440:	1a5b      	subs	r3, r3, r1
 8007442:	42ab      	cmp	r3, r5
 8007444:	dcf2      	bgt.n	800742c <_printf_i+0x210>
 8007446:	e7eb      	b.n	8007420 <_printf_i+0x204>
 8007448:	2500      	movs	r5, #0
 800744a:	f104 0619 	add.w	r6, r4, #25
 800744e:	e7f5      	b.n	800743c <_printf_i+0x220>
 8007450:	0800b622 	.word	0x0800b622
 8007454:	0800b633 	.word	0x0800b633

08007458 <_scanf_float>:
 8007458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	b087      	sub	sp, #28
 800745e:	4691      	mov	r9, r2
 8007460:	9303      	str	r3, [sp, #12]
 8007462:	688b      	ldr	r3, [r1, #8]
 8007464:	1e5a      	subs	r2, r3, #1
 8007466:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800746a:	bf81      	itttt	hi
 800746c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007470:	eb03 0b05 	addhi.w	fp, r3, r5
 8007474:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007478:	608b      	strhi	r3, [r1, #8]
 800747a:	680b      	ldr	r3, [r1, #0]
 800747c:	460a      	mov	r2, r1
 800747e:	f04f 0500 	mov.w	r5, #0
 8007482:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007486:	f842 3b1c 	str.w	r3, [r2], #28
 800748a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800748e:	4680      	mov	r8, r0
 8007490:	460c      	mov	r4, r1
 8007492:	bf98      	it	ls
 8007494:	f04f 0b00 	movls.w	fp, #0
 8007498:	9201      	str	r2, [sp, #4]
 800749a:	4616      	mov	r6, r2
 800749c:	46aa      	mov	sl, r5
 800749e:	462f      	mov	r7, r5
 80074a0:	9502      	str	r5, [sp, #8]
 80074a2:	68a2      	ldr	r2, [r4, #8]
 80074a4:	b15a      	cbz	r2, 80074be <_scanf_float+0x66>
 80074a6:	f8d9 3000 	ldr.w	r3, [r9]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	2b4e      	cmp	r3, #78	@ 0x4e
 80074ae:	d863      	bhi.n	8007578 <_scanf_float+0x120>
 80074b0:	2b40      	cmp	r3, #64	@ 0x40
 80074b2:	d83b      	bhi.n	800752c <_scanf_float+0xd4>
 80074b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80074b8:	b2c8      	uxtb	r0, r1
 80074ba:	280e      	cmp	r0, #14
 80074bc:	d939      	bls.n	8007532 <_scanf_float+0xda>
 80074be:	b11f      	cbz	r7, 80074c8 <_scanf_float+0x70>
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074c6:	6023      	str	r3, [r4, #0]
 80074c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074cc:	f1ba 0f01 	cmp.w	sl, #1
 80074d0:	f200 8114 	bhi.w	80076fc <_scanf_float+0x2a4>
 80074d4:	9b01      	ldr	r3, [sp, #4]
 80074d6:	429e      	cmp	r6, r3
 80074d8:	f200 8105 	bhi.w	80076e6 <_scanf_float+0x28e>
 80074dc:	2001      	movs	r0, #1
 80074de:	b007      	add	sp, #28
 80074e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80074e8:	2a0d      	cmp	r2, #13
 80074ea:	d8e8      	bhi.n	80074be <_scanf_float+0x66>
 80074ec:	a101      	add	r1, pc, #4	@ (adr r1, 80074f4 <_scanf_float+0x9c>)
 80074ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80074f2:	bf00      	nop
 80074f4:	0800763d 	.word	0x0800763d
 80074f8:	080074bf 	.word	0x080074bf
 80074fc:	080074bf 	.word	0x080074bf
 8007500:	080074bf 	.word	0x080074bf
 8007504:	08007699 	.word	0x08007699
 8007508:	08007673 	.word	0x08007673
 800750c:	080074bf 	.word	0x080074bf
 8007510:	080074bf 	.word	0x080074bf
 8007514:	0800764b 	.word	0x0800764b
 8007518:	080074bf 	.word	0x080074bf
 800751c:	080074bf 	.word	0x080074bf
 8007520:	080074bf 	.word	0x080074bf
 8007524:	080074bf 	.word	0x080074bf
 8007528:	08007607 	.word	0x08007607
 800752c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007530:	e7da      	b.n	80074e8 <_scanf_float+0x90>
 8007532:	290e      	cmp	r1, #14
 8007534:	d8c3      	bhi.n	80074be <_scanf_float+0x66>
 8007536:	a001      	add	r0, pc, #4	@ (adr r0, 800753c <_scanf_float+0xe4>)
 8007538:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800753c:	080075f7 	.word	0x080075f7
 8007540:	080074bf 	.word	0x080074bf
 8007544:	080075f7 	.word	0x080075f7
 8007548:	08007687 	.word	0x08007687
 800754c:	080074bf 	.word	0x080074bf
 8007550:	08007599 	.word	0x08007599
 8007554:	080075dd 	.word	0x080075dd
 8007558:	080075dd 	.word	0x080075dd
 800755c:	080075dd 	.word	0x080075dd
 8007560:	080075dd 	.word	0x080075dd
 8007564:	080075dd 	.word	0x080075dd
 8007568:	080075dd 	.word	0x080075dd
 800756c:	080075dd 	.word	0x080075dd
 8007570:	080075dd 	.word	0x080075dd
 8007574:	080075dd 	.word	0x080075dd
 8007578:	2b6e      	cmp	r3, #110	@ 0x6e
 800757a:	d809      	bhi.n	8007590 <_scanf_float+0x138>
 800757c:	2b60      	cmp	r3, #96	@ 0x60
 800757e:	d8b1      	bhi.n	80074e4 <_scanf_float+0x8c>
 8007580:	2b54      	cmp	r3, #84	@ 0x54
 8007582:	d07b      	beq.n	800767c <_scanf_float+0x224>
 8007584:	2b59      	cmp	r3, #89	@ 0x59
 8007586:	d19a      	bne.n	80074be <_scanf_float+0x66>
 8007588:	2d07      	cmp	r5, #7
 800758a:	d198      	bne.n	80074be <_scanf_float+0x66>
 800758c:	2508      	movs	r5, #8
 800758e:	e02f      	b.n	80075f0 <_scanf_float+0x198>
 8007590:	2b74      	cmp	r3, #116	@ 0x74
 8007592:	d073      	beq.n	800767c <_scanf_float+0x224>
 8007594:	2b79      	cmp	r3, #121	@ 0x79
 8007596:	e7f6      	b.n	8007586 <_scanf_float+0x12e>
 8007598:	6821      	ldr	r1, [r4, #0]
 800759a:	05c8      	lsls	r0, r1, #23
 800759c:	d51e      	bpl.n	80075dc <_scanf_float+0x184>
 800759e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80075a2:	6021      	str	r1, [r4, #0]
 80075a4:	3701      	adds	r7, #1
 80075a6:	f1bb 0f00 	cmp.w	fp, #0
 80075aa:	d003      	beq.n	80075b4 <_scanf_float+0x15c>
 80075ac:	3201      	adds	r2, #1
 80075ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075b2:	60a2      	str	r2, [r4, #8]
 80075b4:	68a3      	ldr	r3, [r4, #8]
 80075b6:	3b01      	subs	r3, #1
 80075b8:	60a3      	str	r3, [r4, #8]
 80075ba:	6923      	ldr	r3, [r4, #16]
 80075bc:	3301      	adds	r3, #1
 80075be:	6123      	str	r3, [r4, #16]
 80075c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f8c9 3004 	str.w	r3, [r9, #4]
 80075cc:	f340 8082 	ble.w	80076d4 <_scanf_float+0x27c>
 80075d0:	f8d9 3000 	ldr.w	r3, [r9]
 80075d4:	3301      	adds	r3, #1
 80075d6:	f8c9 3000 	str.w	r3, [r9]
 80075da:	e762      	b.n	80074a2 <_scanf_float+0x4a>
 80075dc:	eb1a 0105 	adds.w	r1, sl, r5
 80075e0:	f47f af6d 	bne.w	80074be <_scanf_float+0x66>
 80075e4:	6822      	ldr	r2, [r4, #0]
 80075e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80075ea:	6022      	str	r2, [r4, #0]
 80075ec:	460d      	mov	r5, r1
 80075ee:	468a      	mov	sl, r1
 80075f0:	f806 3b01 	strb.w	r3, [r6], #1
 80075f4:	e7de      	b.n	80075b4 <_scanf_float+0x15c>
 80075f6:	6822      	ldr	r2, [r4, #0]
 80075f8:	0610      	lsls	r0, r2, #24
 80075fa:	f57f af60 	bpl.w	80074be <_scanf_float+0x66>
 80075fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007602:	6022      	str	r2, [r4, #0]
 8007604:	e7f4      	b.n	80075f0 <_scanf_float+0x198>
 8007606:	f1ba 0f00 	cmp.w	sl, #0
 800760a:	d10c      	bne.n	8007626 <_scanf_float+0x1ce>
 800760c:	b977      	cbnz	r7, 800762c <_scanf_float+0x1d4>
 800760e:	6822      	ldr	r2, [r4, #0]
 8007610:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007614:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007618:	d108      	bne.n	800762c <_scanf_float+0x1d4>
 800761a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800761e:	6022      	str	r2, [r4, #0]
 8007620:	f04f 0a01 	mov.w	sl, #1
 8007624:	e7e4      	b.n	80075f0 <_scanf_float+0x198>
 8007626:	f1ba 0f02 	cmp.w	sl, #2
 800762a:	d050      	beq.n	80076ce <_scanf_float+0x276>
 800762c:	2d01      	cmp	r5, #1
 800762e:	d002      	beq.n	8007636 <_scanf_float+0x1de>
 8007630:	2d04      	cmp	r5, #4
 8007632:	f47f af44 	bne.w	80074be <_scanf_float+0x66>
 8007636:	3501      	adds	r5, #1
 8007638:	b2ed      	uxtb	r5, r5
 800763a:	e7d9      	b.n	80075f0 <_scanf_float+0x198>
 800763c:	f1ba 0f01 	cmp.w	sl, #1
 8007640:	f47f af3d 	bne.w	80074be <_scanf_float+0x66>
 8007644:	f04f 0a02 	mov.w	sl, #2
 8007648:	e7d2      	b.n	80075f0 <_scanf_float+0x198>
 800764a:	b975      	cbnz	r5, 800766a <_scanf_float+0x212>
 800764c:	2f00      	cmp	r7, #0
 800764e:	f47f af37 	bne.w	80074c0 <_scanf_float+0x68>
 8007652:	6822      	ldr	r2, [r4, #0]
 8007654:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007658:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800765c:	f040 8103 	bne.w	8007866 <_scanf_float+0x40e>
 8007660:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007664:	6022      	str	r2, [r4, #0]
 8007666:	2501      	movs	r5, #1
 8007668:	e7c2      	b.n	80075f0 <_scanf_float+0x198>
 800766a:	2d03      	cmp	r5, #3
 800766c:	d0e3      	beq.n	8007636 <_scanf_float+0x1de>
 800766e:	2d05      	cmp	r5, #5
 8007670:	e7df      	b.n	8007632 <_scanf_float+0x1da>
 8007672:	2d02      	cmp	r5, #2
 8007674:	f47f af23 	bne.w	80074be <_scanf_float+0x66>
 8007678:	2503      	movs	r5, #3
 800767a:	e7b9      	b.n	80075f0 <_scanf_float+0x198>
 800767c:	2d06      	cmp	r5, #6
 800767e:	f47f af1e 	bne.w	80074be <_scanf_float+0x66>
 8007682:	2507      	movs	r5, #7
 8007684:	e7b4      	b.n	80075f0 <_scanf_float+0x198>
 8007686:	6822      	ldr	r2, [r4, #0]
 8007688:	0591      	lsls	r1, r2, #22
 800768a:	f57f af18 	bpl.w	80074be <_scanf_float+0x66>
 800768e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007692:	6022      	str	r2, [r4, #0]
 8007694:	9702      	str	r7, [sp, #8]
 8007696:	e7ab      	b.n	80075f0 <_scanf_float+0x198>
 8007698:	6822      	ldr	r2, [r4, #0]
 800769a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800769e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80076a2:	d005      	beq.n	80076b0 <_scanf_float+0x258>
 80076a4:	0550      	lsls	r0, r2, #21
 80076a6:	f57f af0a 	bpl.w	80074be <_scanf_float+0x66>
 80076aa:	2f00      	cmp	r7, #0
 80076ac:	f000 80db 	beq.w	8007866 <_scanf_float+0x40e>
 80076b0:	0591      	lsls	r1, r2, #22
 80076b2:	bf58      	it	pl
 80076b4:	9902      	ldrpl	r1, [sp, #8]
 80076b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80076ba:	bf58      	it	pl
 80076bc:	1a79      	subpl	r1, r7, r1
 80076be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80076c2:	bf58      	it	pl
 80076c4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80076c8:	6022      	str	r2, [r4, #0]
 80076ca:	2700      	movs	r7, #0
 80076cc:	e790      	b.n	80075f0 <_scanf_float+0x198>
 80076ce:	f04f 0a03 	mov.w	sl, #3
 80076d2:	e78d      	b.n	80075f0 <_scanf_float+0x198>
 80076d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80076d8:	4649      	mov	r1, r9
 80076da:	4640      	mov	r0, r8
 80076dc:	4798      	blx	r3
 80076de:	2800      	cmp	r0, #0
 80076e0:	f43f aedf 	beq.w	80074a2 <_scanf_float+0x4a>
 80076e4:	e6eb      	b.n	80074be <_scanf_float+0x66>
 80076e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076ee:	464a      	mov	r2, r9
 80076f0:	4640      	mov	r0, r8
 80076f2:	4798      	blx	r3
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	6123      	str	r3, [r4, #16]
 80076fa:	e6eb      	b.n	80074d4 <_scanf_float+0x7c>
 80076fc:	1e6b      	subs	r3, r5, #1
 80076fe:	2b06      	cmp	r3, #6
 8007700:	d824      	bhi.n	800774c <_scanf_float+0x2f4>
 8007702:	2d02      	cmp	r5, #2
 8007704:	d836      	bhi.n	8007774 <_scanf_float+0x31c>
 8007706:	9b01      	ldr	r3, [sp, #4]
 8007708:	429e      	cmp	r6, r3
 800770a:	f67f aee7 	bls.w	80074dc <_scanf_float+0x84>
 800770e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007716:	464a      	mov	r2, r9
 8007718:	4640      	mov	r0, r8
 800771a:	4798      	blx	r3
 800771c:	6923      	ldr	r3, [r4, #16]
 800771e:	3b01      	subs	r3, #1
 8007720:	6123      	str	r3, [r4, #16]
 8007722:	e7f0      	b.n	8007706 <_scanf_float+0x2ae>
 8007724:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007728:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800772c:	464a      	mov	r2, r9
 800772e:	4640      	mov	r0, r8
 8007730:	4798      	blx	r3
 8007732:	6923      	ldr	r3, [r4, #16]
 8007734:	3b01      	subs	r3, #1
 8007736:	6123      	str	r3, [r4, #16]
 8007738:	f10a 3aff 	add.w	sl, sl, #4294967295
 800773c:	fa5f fa8a 	uxtb.w	sl, sl
 8007740:	f1ba 0f02 	cmp.w	sl, #2
 8007744:	d1ee      	bne.n	8007724 <_scanf_float+0x2cc>
 8007746:	3d03      	subs	r5, #3
 8007748:	b2ed      	uxtb	r5, r5
 800774a:	1b76      	subs	r6, r6, r5
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	05da      	lsls	r2, r3, #23
 8007750:	d530      	bpl.n	80077b4 <_scanf_float+0x35c>
 8007752:	055b      	lsls	r3, r3, #21
 8007754:	d511      	bpl.n	800777a <_scanf_float+0x322>
 8007756:	9b01      	ldr	r3, [sp, #4]
 8007758:	429e      	cmp	r6, r3
 800775a:	f67f aebf 	bls.w	80074dc <_scanf_float+0x84>
 800775e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007762:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007766:	464a      	mov	r2, r9
 8007768:	4640      	mov	r0, r8
 800776a:	4798      	blx	r3
 800776c:	6923      	ldr	r3, [r4, #16]
 800776e:	3b01      	subs	r3, #1
 8007770:	6123      	str	r3, [r4, #16]
 8007772:	e7f0      	b.n	8007756 <_scanf_float+0x2fe>
 8007774:	46aa      	mov	sl, r5
 8007776:	46b3      	mov	fp, r6
 8007778:	e7de      	b.n	8007738 <_scanf_float+0x2e0>
 800777a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800777e:	6923      	ldr	r3, [r4, #16]
 8007780:	2965      	cmp	r1, #101	@ 0x65
 8007782:	f103 33ff 	add.w	r3, r3, #4294967295
 8007786:	f106 35ff 	add.w	r5, r6, #4294967295
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	d00c      	beq.n	80077a8 <_scanf_float+0x350>
 800778e:	2945      	cmp	r1, #69	@ 0x45
 8007790:	d00a      	beq.n	80077a8 <_scanf_float+0x350>
 8007792:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007796:	464a      	mov	r2, r9
 8007798:	4640      	mov	r0, r8
 800779a:	4798      	blx	r3
 800779c:	6923      	ldr	r3, [r4, #16]
 800779e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80077a2:	3b01      	subs	r3, #1
 80077a4:	1eb5      	subs	r5, r6, #2
 80077a6:	6123      	str	r3, [r4, #16]
 80077a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077ac:	464a      	mov	r2, r9
 80077ae:	4640      	mov	r0, r8
 80077b0:	4798      	blx	r3
 80077b2:	462e      	mov	r6, r5
 80077b4:	6822      	ldr	r2, [r4, #0]
 80077b6:	f012 0210 	ands.w	r2, r2, #16
 80077ba:	d001      	beq.n	80077c0 <_scanf_float+0x368>
 80077bc:	2000      	movs	r0, #0
 80077be:	e68e      	b.n	80074de <_scanf_float+0x86>
 80077c0:	7032      	strb	r2, [r6, #0]
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80077c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077cc:	d125      	bne.n	800781a <_scanf_float+0x3c2>
 80077ce:	9b02      	ldr	r3, [sp, #8]
 80077d0:	429f      	cmp	r7, r3
 80077d2:	d00a      	beq.n	80077ea <_scanf_float+0x392>
 80077d4:	1bda      	subs	r2, r3, r7
 80077d6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80077da:	429e      	cmp	r6, r3
 80077dc:	bf28      	it	cs
 80077de:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80077e2:	4922      	ldr	r1, [pc, #136]	@ (800786c <_scanf_float+0x414>)
 80077e4:	4630      	mov	r0, r6
 80077e6:	f000 f907 	bl	80079f8 <siprintf>
 80077ea:	9901      	ldr	r1, [sp, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	4640      	mov	r0, r8
 80077f0:	f002 fbf2 	bl	8009fd8 <_strtod_r>
 80077f4:	9b03      	ldr	r3, [sp, #12]
 80077f6:	6821      	ldr	r1, [r4, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f011 0f02 	tst.w	r1, #2
 80077fe:	ec57 6b10 	vmov	r6, r7, d0
 8007802:	f103 0204 	add.w	r2, r3, #4
 8007806:	d015      	beq.n	8007834 <_scanf_float+0x3dc>
 8007808:	9903      	ldr	r1, [sp, #12]
 800780a:	600a      	str	r2, [r1, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	e9c3 6700 	strd	r6, r7, [r3]
 8007812:	68e3      	ldr	r3, [r4, #12]
 8007814:	3301      	adds	r3, #1
 8007816:	60e3      	str	r3, [r4, #12]
 8007818:	e7d0      	b.n	80077bc <_scanf_float+0x364>
 800781a:	9b04      	ldr	r3, [sp, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d0e4      	beq.n	80077ea <_scanf_float+0x392>
 8007820:	9905      	ldr	r1, [sp, #20]
 8007822:	230a      	movs	r3, #10
 8007824:	3101      	adds	r1, #1
 8007826:	4640      	mov	r0, r8
 8007828:	f002 fc56 	bl	800a0d8 <_strtol_r>
 800782c:	9b04      	ldr	r3, [sp, #16]
 800782e:	9e05      	ldr	r6, [sp, #20]
 8007830:	1ac2      	subs	r2, r0, r3
 8007832:	e7d0      	b.n	80077d6 <_scanf_float+0x37e>
 8007834:	f011 0f04 	tst.w	r1, #4
 8007838:	9903      	ldr	r1, [sp, #12]
 800783a:	600a      	str	r2, [r1, #0]
 800783c:	d1e6      	bne.n	800780c <_scanf_float+0x3b4>
 800783e:	681d      	ldr	r5, [r3, #0]
 8007840:	4632      	mov	r2, r6
 8007842:	463b      	mov	r3, r7
 8007844:	4630      	mov	r0, r6
 8007846:	4639      	mov	r1, r7
 8007848:	f7f9 f998 	bl	8000b7c <__aeabi_dcmpun>
 800784c:	b128      	cbz	r0, 800785a <_scanf_float+0x402>
 800784e:	4808      	ldr	r0, [pc, #32]	@ (8007870 <_scanf_float+0x418>)
 8007850:	f000 f9b8 	bl	8007bc4 <nanf>
 8007854:	ed85 0a00 	vstr	s0, [r5]
 8007858:	e7db      	b.n	8007812 <_scanf_float+0x3ba>
 800785a:	4630      	mov	r0, r6
 800785c:	4639      	mov	r1, r7
 800785e:	f7f9 f9eb 	bl	8000c38 <__aeabi_d2f>
 8007862:	6028      	str	r0, [r5, #0]
 8007864:	e7d5      	b.n	8007812 <_scanf_float+0x3ba>
 8007866:	2700      	movs	r7, #0
 8007868:	e62e      	b.n	80074c8 <_scanf_float+0x70>
 800786a:	bf00      	nop
 800786c:	0800b644 	.word	0x0800b644
 8007870:	0800b785 	.word	0x0800b785

08007874 <std>:
 8007874:	2300      	movs	r3, #0
 8007876:	b510      	push	{r4, lr}
 8007878:	4604      	mov	r4, r0
 800787a:	e9c0 3300 	strd	r3, r3, [r0]
 800787e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007882:	6083      	str	r3, [r0, #8]
 8007884:	8181      	strh	r1, [r0, #12]
 8007886:	6643      	str	r3, [r0, #100]	@ 0x64
 8007888:	81c2      	strh	r2, [r0, #14]
 800788a:	6183      	str	r3, [r0, #24]
 800788c:	4619      	mov	r1, r3
 800788e:	2208      	movs	r2, #8
 8007890:	305c      	adds	r0, #92	@ 0x5c
 8007892:	f000 f916 	bl	8007ac2 <memset>
 8007896:	4b0d      	ldr	r3, [pc, #52]	@ (80078cc <std+0x58>)
 8007898:	6263      	str	r3, [r4, #36]	@ 0x24
 800789a:	4b0d      	ldr	r3, [pc, #52]	@ (80078d0 <std+0x5c>)
 800789c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800789e:	4b0d      	ldr	r3, [pc, #52]	@ (80078d4 <std+0x60>)
 80078a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80078a2:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <std+0x64>)
 80078a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80078a6:	4b0d      	ldr	r3, [pc, #52]	@ (80078dc <std+0x68>)
 80078a8:	6224      	str	r4, [r4, #32]
 80078aa:	429c      	cmp	r4, r3
 80078ac:	d006      	beq.n	80078bc <std+0x48>
 80078ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80078b2:	4294      	cmp	r4, r2
 80078b4:	d002      	beq.n	80078bc <std+0x48>
 80078b6:	33d0      	adds	r3, #208	@ 0xd0
 80078b8:	429c      	cmp	r4, r3
 80078ba:	d105      	bne.n	80078c8 <std+0x54>
 80078bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c4:	f000 b97a 	b.w	8007bbc <__retarget_lock_init_recursive>
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bf00      	nop
 80078cc:	08007a3d 	.word	0x08007a3d
 80078d0:	08007a5f 	.word	0x08007a5f
 80078d4:	08007a97 	.word	0x08007a97
 80078d8:	08007abb 	.word	0x08007abb
 80078dc:	200003ac 	.word	0x200003ac

080078e0 <stdio_exit_handler>:
 80078e0:	4a02      	ldr	r2, [pc, #8]	@ (80078ec <stdio_exit_handler+0xc>)
 80078e2:	4903      	ldr	r1, [pc, #12]	@ (80078f0 <stdio_exit_handler+0x10>)
 80078e4:	4803      	ldr	r0, [pc, #12]	@ (80078f4 <stdio_exit_handler+0x14>)
 80078e6:	f000 b869 	b.w	80079bc <_fwalk_sglue>
 80078ea:	bf00      	nop
 80078ec:	2000000c 	.word	0x2000000c
 80078f0:	0800a495 	.word	0x0800a495
 80078f4:	2000001c 	.word	0x2000001c

080078f8 <cleanup_stdio>:
 80078f8:	6841      	ldr	r1, [r0, #4]
 80078fa:	4b0c      	ldr	r3, [pc, #48]	@ (800792c <cleanup_stdio+0x34>)
 80078fc:	4299      	cmp	r1, r3
 80078fe:	b510      	push	{r4, lr}
 8007900:	4604      	mov	r4, r0
 8007902:	d001      	beq.n	8007908 <cleanup_stdio+0x10>
 8007904:	f002 fdc6 	bl	800a494 <_fflush_r>
 8007908:	68a1      	ldr	r1, [r4, #8]
 800790a:	4b09      	ldr	r3, [pc, #36]	@ (8007930 <cleanup_stdio+0x38>)
 800790c:	4299      	cmp	r1, r3
 800790e:	d002      	beq.n	8007916 <cleanup_stdio+0x1e>
 8007910:	4620      	mov	r0, r4
 8007912:	f002 fdbf 	bl	800a494 <_fflush_r>
 8007916:	68e1      	ldr	r1, [r4, #12]
 8007918:	4b06      	ldr	r3, [pc, #24]	@ (8007934 <cleanup_stdio+0x3c>)
 800791a:	4299      	cmp	r1, r3
 800791c:	d004      	beq.n	8007928 <cleanup_stdio+0x30>
 800791e:	4620      	mov	r0, r4
 8007920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007924:	f002 bdb6 	b.w	800a494 <_fflush_r>
 8007928:	bd10      	pop	{r4, pc}
 800792a:	bf00      	nop
 800792c:	200003ac 	.word	0x200003ac
 8007930:	20000414 	.word	0x20000414
 8007934:	2000047c 	.word	0x2000047c

08007938 <global_stdio_init.part.0>:
 8007938:	b510      	push	{r4, lr}
 800793a:	4b0b      	ldr	r3, [pc, #44]	@ (8007968 <global_stdio_init.part.0+0x30>)
 800793c:	4c0b      	ldr	r4, [pc, #44]	@ (800796c <global_stdio_init.part.0+0x34>)
 800793e:	4a0c      	ldr	r2, [pc, #48]	@ (8007970 <global_stdio_init.part.0+0x38>)
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	4620      	mov	r0, r4
 8007944:	2200      	movs	r2, #0
 8007946:	2104      	movs	r1, #4
 8007948:	f7ff ff94 	bl	8007874 <std>
 800794c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007950:	2201      	movs	r2, #1
 8007952:	2109      	movs	r1, #9
 8007954:	f7ff ff8e 	bl	8007874 <std>
 8007958:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800795c:	2202      	movs	r2, #2
 800795e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007962:	2112      	movs	r1, #18
 8007964:	f7ff bf86 	b.w	8007874 <std>
 8007968:	200004e4 	.word	0x200004e4
 800796c:	200003ac 	.word	0x200003ac
 8007970:	080078e1 	.word	0x080078e1

08007974 <__sfp_lock_acquire>:
 8007974:	4801      	ldr	r0, [pc, #4]	@ (800797c <__sfp_lock_acquire+0x8>)
 8007976:	f000 b922 	b.w	8007bbe <__retarget_lock_acquire_recursive>
 800797a:	bf00      	nop
 800797c:	200004ed 	.word	0x200004ed

08007980 <__sfp_lock_release>:
 8007980:	4801      	ldr	r0, [pc, #4]	@ (8007988 <__sfp_lock_release+0x8>)
 8007982:	f000 b91d 	b.w	8007bc0 <__retarget_lock_release_recursive>
 8007986:	bf00      	nop
 8007988:	200004ed 	.word	0x200004ed

0800798c <__sinit>:
 800798c:	b510      	push	{r4, lr}
 800798e:	4604      	mov	r4, r0
 8007990:	f7ff fff0 	bl	8007974 <__sfp_lock_acquire>
 8007994:	6a23      	ldr	r3, [r4, #32]
 8007996:	b11b      	cbz	r3, 80079a0 <__sinit+0x14>
 8007998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800799c:	f7ff bff0 	b.w	8007980 <__sfp_lock_release>
 80079a0:	4b04      	ldr	r3, [pc, #16]	@ (80079b4 <__sinit+0x28>)
 80079a2:	6223      	str	r3, [r4, #32]
 80079a4:	4b04      	ldr	r3, [pc, #16]	@ (80079b8 <__sinit+0x2c>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1f5      	bne.n	8007998 <__sinit+0xc>
 80079ac:	f7ff ffc4 	bl	8007938 <global_stdio_init.part.0>
 80079b0:	e7f2      	b.n	8007998 <__sinit+0xc>
 80079b2:	bf00      	nop
 80079b4:	080078f9 	.word	0x080078f9
 80079b8:	200004e4 	.word	0x200004e4

080079bc <_fwalk_sglue>:
 80079bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079c0:	4607      	mov	r7, r0
 80079c2:	4688      	mov	r8, r1
 80079c4:	4614      	mov	r4, r2
 80079c6:	2600      	movs	r6, #0
 80079c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079cc:	f1b9 0901 	subs.w	r9, r9, #1
 80079d0:	d505      	bpl.n	80079de <_fwalk_sglue+0x22>
 80079d2:	6824      	ldr	r4, [r4, #0]
 80079d4:	2c00      	cmp	r4, #0
 80079d6:	d1f7      	bne.n	80079c8 <_fwalk_sglue+0xc>
 80079d8:	4630      	mov	r0, r6
 80079da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079de:	89ab      	ldrh	r3, [r5, #12]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d907      	bls.n	80079f4 <_fwalk_sglue+0x38>
 80079e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079e8:	3301      	adds	r3, #1
 80079ea:	d003      	beq.n	80079f4 <_fwalk_sglue+0x38>
 80079ec:	4629      	mov	r1, r5
 80079ee:	4638      	mov	r0, r7
 80079f0:	47c0      	blx	r8
 80079f2:	4306      	orrs	r6, r0
 80079f4:	3568      	adds	r5, #104	@ 0x68
 80079f6:	e7e9      	b.n	80079cc <_fwalk_sglue+0x10>

080079f8 <siprintf>:
 80079f8:	b40e      	push	{r1, r2, r3}
 80079fa:	b510      	push	{r4, lr}
 80079fc:	b09d      	sub	sp, #116	@ 0x74
 80079fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007a00:	9002      	str	r0, [sp, #8]
 8007a02:	9006      	str	r0, [sp, #24]
 8007a04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007a08:	480a      	ldr	r0, [pc, #40]	@ (8007a34 <siprintf+0x3c>)
 8007a0a:	9107      	str	r1, [sp, #28]
 8007a0c:	9104      	str	r1, [sp, #16]
 8007a0e:	490a      	ldr	r1, [pc, #40]	@ (8007a38 <siprintf+0x40>)
 8007a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a14:	9105      	str	r1, [sp, #20]
 8007a16:	2400      	movs	r4, #0
 8007a18:	a902      	add	r1, sp, #8
 8007a1a:	6800      	ldr	r0, [r0, #0]
 8007a1c:	9301      	str	r3, [sp, #4]
 8007a1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007a20:	f002 fbb8 	bl	800a194 <_svfiprintf_r>
 8007a24:	9b02      	ldr	r3, [sp, #8]
 8007a26:	701c      	strb	r4, [r3, #0]
 8007a28:	b01d      	add	sp, #116	@ 0x74
 8007a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2e:	b003      	add	sp, #12
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	20000018 	.word	0x20000018
 8007a38:	ffff0208 	.word	0xffff0208

08007a3c <__sread>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	460c      	mov	r4, r1
 8007a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a44:	f000 f86c 	bl	8007b20 <_read_r>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	bfab      	itete	ge
 8007a4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a50:	181b      	addge	r3, r3, r0
 8007a52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a56:	bfac      	ite	ge
 8007a58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a5a:	81a3      	strhlt	r3, [r4, #12]
 8007a5c:	bd10      	pop	{r4, pc}

08007a5e <__swrite>:
 8007a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a62:	461f      	mov	r7, r3
 8007a64:	898b      	ldrh	r3, [r1, #12]
 8007a66:	05db      	lsls	r3, r3, #23
 8007a68:	4605      	mov	r5, r0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	4616      	mov	r6, r2
 8007a6e:	d505      	bpl.n	8007a7c <__swrite+0x1e>
 8007a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a74:	2302      	movs	r3, #2
 8007a76:	2200      	movs	r2, #0
 8007a78:	f000 f840 	bl	8007afc <_lseek_r>
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a86:	81a3      	strh	r3, [r4, #12]
 8007a88:	4632      	mov	r2, r6
 8007a8a:	463b      	mov	r3, r7
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a92:	f000 b857 	b.w	8007b44 <_write_r>

08007a96 <__sseek>:
 8007a96:	b510      	push	{r4, lr}
 8007a98:	460c      	mov	r4, r1
 8007a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9e:	f000 f82d 	bl	8007afc <_lseek_r>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	bf15      	itete	ne
 8007aa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007aaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007aae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ab2:	81a3      	strheq	r3, [r4, #12]
 8007ab4:	bf18      	it	ne
 8007ab6:	81a3      	strhne	r3, [r4, #12]
 8007ab8:	bd10      	pop	{r4, pc}

08007aba <__sclose>:
 8007aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abe:	f000 b80d 	b.w	8007adc <_close_r>

08007ac2 <memset>:
 8007ac2:	4402      	add	r2, r0
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d100      	bne.n	8007acc <memset+0xa>
 8007aca:	4770      	bx	lr
 8007acc:	f803 1b01 	strb.w	r1, [r3], #1
 8007ad0:	e7f9      	b.n	8007ac6 <memset+0x4>
	...

08007ad4 <_localeconv_r>:
 8007ad4:	4800      	ldr	r0, [pc, #0]	@ (8007ad8 <_localeconv_r+0x4>)
 8007ad6:	4770      	bx	lr
 8007ad8:	20000158 	.word	0x20000158

08007adc <_close_r>:
 8007adc:	b538      	push	{r3, r4, r5, lr}
 8007ade:	4d06      	ldr	r5, [pc, #24]	@ (8007af8 <_close_r+0x1c>)
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	4608      	mov	r0, r1
 8007ae6:	602b      	str	r3, [r5, #0]
 8007ae8:	f7fa f8c0 	bl	8001c6c <_close>
 8007aec:	1c43      	adds	r3, r0, #1
 8007aee:	d102      	bne.n	8007af6 <_close_r+0x1a>
 8007af0:	682b      	ldr	r3, [r5, #0]
 8007af2:	b103      	cbz	r3, 8007af6 <_close_r+0x1a>
 8007af4:	6023      	str	r3, [r4, #0]
 8007af6:	bd38      	pop	{r3, r4, r5, pc}
 8007af8:	200004e8 	.word	0x200004e8

08007afc <_lseek_r>:
 8007afc:	b538      	push	{r3, r4, r5, lr}
 8007afe:	4d07      	ldr	r5, [pc, #28]	@ (8007b1c <_lseek_r+0x20>)
 8007b00:	4604      	mov	r4, r0
 8007b02:	4608      	mov	r0, r1
 8007b04:	4611      	mov	r1, r2
 8007b06:	2200      	movs	r2, #0
 8007b08:	602a      	str	r2, [r5, #0]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	f7fa f8d5 	bl	8001cba <_lseek>
 8007b10:	1c43      	adds	r3, r0, #1
 8007b12:	d102      	bne.n	8007b1a <_lseek_r+0x1e>
 8007b14:	682b      	ldr	r3, [r5, #0]
 8007b16:	b103      	cbz	r3, 8007b1a <_lseek_r+0x1e>
 8007b18:	6023      	str	r3, [r4, #0]
 8007b1a:	bd38      	pop	{r3, r4, r5, pc}
 8007b1c:	200004e8 	.word	0x200004e8

08007b20 <_read_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4d07      	ldr	r5, [pc, #28]	@ (8007b40 <_read_r+0x20>)
 8007b24:	4604      	mov	r4, r0
 8007b26:	4608      	mov	r0, r1
 8007b28:	4611      	mov	r1, r2
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	602a      	str	r2, [r5, #0]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f7fa f863 	bl	8001bfa <_read>
 8007b34:	1c43      	adds	r3, r0, #1
 8007b36:	d102      	bne.n	8007b3e <_read_r+0x1e>
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	b103      	cbz	r3, 8007b3e <_read_r+0x1e>
 8007b3c:	6023      	str	r3, [r4, #0]
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	200004e8 	.word	0x200004e8

08007b44 <_write_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4d07      	ldr	r5, [pc, #28]	@ (8007b64 <_write_r+0x20>)
 8007b48:	4604      	mov	r4, r0
 8007b4a:	4608      	mov	r0, r1
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	2200      	movs	r2, #0
 8007b50:	602a      	str	r2, [r5, #0]
 8007b52:	461a      	mov	r2, r3
 8007b54:	f7fa f86e 	bl	8001c34 <_write>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_write_r+0x1e>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_write_r+0x1e>
 8007b60:	6023      	str	r3, [r4, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	200004e8 	.word	0x200004e8

08007b68 <__errno>:
 8007b68:	4b01      	ldr	r3, [pc, #4]	@ (8007b70 <__errno+0x8>)
 8007b6a:	6818      	ldr	r0, [r3, #0]
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	20000018 	.word	0x20000018

08007b74 <__libc_init_array>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	4d0d      	ldr	r5, [pc, #52]	@ (8007bac <__libc_init_array+0x38>)
 8007b78:	4c0d      	ldr	r4, [pc, #52]	@ (8007bb0 <__libc_init_array+0x3c>)
 8007b7a:	1b64      	subs	r4, r4, r5
 8007b7c:	10a4      	asrs	r4, r4, #2
 8007b7e:	2600      	movs	r6, #0
 8007b80:	42a6      	cmp	r6, r4
 8007b82:	d109      	bne.n	8007b98 <__libc_init_array+0x24>
 8007b84:	4d0b      	ldr	r5, [pc, #44]	@ (8007bb4 <__libc_init_array+0x40>)
 8007b86:	4c0c      	ldr	r4, [pc, #48]	@ (8007bb8 <__libc_init_array+0x44>)
 8007b88:	f003 fd14 	bl	800b5b4 <_init>
 8007b8c:	1b64      	subs	r4, r4, r5
 8007b8e:	10a4      	asrs	r4, r4, #2
 8007b90:	2600      	movs	r6, #0
 8007b92:	42a6      	cmp	r6, r4
 8007b94:	d105      	bne.n	8007ba2 <__libc_init_array+0x2e>
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b9c:	4798      	blx	r3
 8007b9e:	3601      	adds	r6, #1
 8007ba0:	e7ee      	b.n	8007b80 <__libc_init_array+0xc>
 8007ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ba6:	4798      	blx	r3
 8007ba8:	3601      	adds	r6, #1
 8007baa:	e7f2      	b.n	8007b92 <__libc_init_array+0x1e>
 8007bac:	0800ba7c 	.word	0x0800ba7c
 8007bb0:	0800ba7c 	.word	0x0800ba7c
 8007bb4:	0800ba7c 	.word	0x0800ba7c
 8007bb8:	0800ba80 	.word	0x0800ba80

08007bbc <__retarget_lock_init_recursive>:
 8007bbc:	4770      	bx	lr

08007bbe <__retarget_lock_acquire_recursive>:
 8007bbe:	4770      	bx	lr

08007bc0 <__retarget_lock_release_recursive>:
 8007bc0:	4770      	bx	lr
	...

08007bc4 <nanf>:
 8007bc4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007bcc <nanf+0x8>
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	7fc00000 	.word	0x7fc00000

08007bd0 <quorem>:
 8007bd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	6903      	ldr	r3, [r0, #16]
 8007bd6:	690c      	ldr	r4, [r1, #16]
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	4607      	mov	r7, r0
 8007bdc:	db7e      	blt.n	8007cdc <quorem+0x10c>
 8007bde:	3c01      	subs	r4, #1
 8007be0:	f101 0814 	add.w	r8, r1, #20
 8007be4:	00a3      	lsls	r3, r4, #2
 8007be6:	f100 0514 	add.w	r5, r0, #20
 8007bea:	9300      	str	r3, [sp, #0]
 8007bec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bf0:	9301      	str	r3, [sp, #4]
 8007bf2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c02:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c06:	d32e      	bcc.n	8007c66 <quorem+0x96>
 8007c08:	f04f 0a00 	mov.w	sl, #0
 8007c0c:	46c4      	mov	ip, r8
 8007c0e:	46ae      	mov	lr, r5
 8007c10:	46d3      	mov	fp, sl
 8007c12:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c16:	b298      	uxth	r0, r3
 8007c18:	fb06 a000 	mla	r0, r6, r0, sl
 8007c1c:	0c02      	lsrs	r2, r0, #16
 8007c1e:	0c1b      	lsrs	r3, r3, #16
 8007c20:	fb06 2303 	mla	r3, r6, r3, r2
 8007c24:	f8de 2000 	ldr.w	r2, [lr]
 8007c28:	b280      	uxth	r0, r0
 8007c2a:	b292      	uxth	r2, r2
 8007c2c:	1a12      	subs	r2, r2, r0
 8007c2e:	445a      	add	r2, fp
 8007c30:	f8de 0000 	ldr.w	r0, [lr]
 8007c34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c3e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c42:	b292      	uxth	r2, r2
 8007c44:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c48:	45e1      	cmp	r9, ip
 8007c4a:	f84e 2b04 	str.w	r2, [lr], #4
 8007c4e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c52:	d2de      	bcs.n	8007c12 <quorem+0x42>
 8007c54:	9b00      	ldr	r3, [sp, #0]
 8007c56:	58eb      	ldr	r3, [r5, r3]
 8007c58:	b92b      	cbnz	r3, 8007c66 <quorem+0x96>
 8007c5a:	9b01      	ldr	r3, [sp, #4]
 8007c5c:	3b04      	subs	r3, #4
 8007c5e:	429d      	cmp	r5, r3
 8007c60:	461a      	mov	r2, r3
 8007c62:	d32f      	bcc.n	8007cc4 <quorem+0xf4>
 8007c64:	613c      	str	r4, [r7, #16]
 8007c66:	4638      	mov	r0, r7
 8007c68:	f001 f9c6 	bl	8008ff8 <__mcmp>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	db25      	blt.n	8007cbc <quorem+0xec>
 8007c70:	4629      	mov	r1, r5
 8007c72:	2000      	movs	r0, #0
 8007c74:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c78:	f8d1 c000 	ldr.w	ip, [r1]
 8007c7c:	fa1f fe82 	uxth.w	lr, r2
 8007c80:	fa1f f38c 	uxth.w	r3, ip
 8007c84:	eba3 030e 	sub.w	r3, r3, lr
 8007c88:	4403      	add	r3, r0
 8007c8a:	0c12      	lsrs	r2, r2, #16
 8007c8c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c90:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c9a:	45c1      	cmp	r9, r8
 8007c9c:	f841 3b04 	str.w	r3, [r1], #4
 8007ca0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007ca4:	d2e6      	bcs.n	8007c74 <quorem+0xa4>
 8007ca6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007caa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cae:	b922      	cbnz	r2, 8007cba <quorem+0xea>
 8007cb0:	3b04      	subs	r3, #4
 8007cb2:	429d      	cmp	r5, r3
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	d30b      	bcc.n	8007cd0 <quorem+0x100>
 8007cb8:	613c      	str	r4, [r7, #16]
 8007cba:	3601      	adds	r6, #1
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	b003      	add	sp, #12
 8007cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc4:	6812      	ldr	r2, [r2, #0]
 8007cc6:	3b04      	subs	r3, #4
 8007cc8:	2a00      	cmp	r2, #0
 8007cca:	d1cb      	bne.n	8007c64 <quorem+0x94>
 8007ccc:	3c01      	subs	r4, #1
 8007cce:	e7c6      	b.n	8007c5e <quorem+0x8e>
 8007cd0:	6812      	ldr	r2, [r2, #0]
 8007cd2:	3b04      	subs	r3, #4
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	d1ef      	bne.n	8007cb8 <quorem+0xe8>
 8007cd8:	3c01      	subs	r4, #1
 8007cda:	e7ea      	b.n	8007cb2 <quorem+0xe2>
 8007cdc:	2000      	movs	r0, #0
 8007cde:	e7ee      	b.n	8007cbe <quorem+0xee>

08007ce0 <_dtoa_r>:
 8007ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce4:	69c7      	ldr	r7, [r0, #28]
 8007ce6:	b097      	sub	sp, #92	@ 0x5c
 8007ce8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007cec:	ec55 4b10 	vmov	r4, r5, d0
 8007cf0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007cf2:	9107      	str	r1, [sp, #28]
 8007cf4:	4681      	mov	r9, r0
 8007cf6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007cfa:	b97f      	cbnz	r7, 8007d1c <_dtoa_r+0x3c>
 8007cfc:	2010      	movs	r0, #16
 8007cfe:	f000 fe09 	bl	8008914 <malloc>
 8007d02:	4602      	mov	r2, r0
 8007d04:	f8c9 001c 	str.w	r0, [r9, #28]
 8007d08:	b920      	cbnz	r0, 8007d14 <_dtoa_r+0x34>
 8007d0a:	4ba9      	ldr	r3, [pc, #676]	@ (8007fb0 <_dtoa_r+0x2d0>)
 8007d0c:	21ef      	movs	r1, #239	@ 0xef
 8007d0e:	48a9      	ldr	r0, [pc, #676]	@ (8007fb4 <_dtoa_r+0x2d4>)
 8007d10:	f002 fc3a 	bl	800a588 <__assert_func>
 8007d14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d18:	6007      	str	r7, [r0, #0]
 8007d1a:	60c7      	str	r7, [r0, #12]
 8007d1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d20:	6819      	ldr	r1, [r3, #0]
 8007d22:	b159      	cbz	r1, 8007d3c <_dtoa_r+0x5c>
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	604a      	str	r2, [r1, #4]
 8007d28:	2301      	movs	r3, #1
 8007d2a:	4093      	lsls	r3, r2
 8007d2c:	608b      	str	r3, [r1, #8]
 8007d2e:	4648      	mov	r0, r9
 8007d30:	f000 fee6 	bl	8008b00 <_Bfree>
 8007d34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	601a      	str	r2, [r3, #0]
 8007d3c:	1e2b      	subs	r3, r5, #0
 8007d3e:	bfb9      	ittee	lt
 8007d40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d44:	9305      	strlt	r3, [sp, #20]
 8007d46:	2300      	movge	r3, #0
 8007d48:	6033      	strge	r3, [r6, #0]
 8007d4a:	9f05      	ldr	r7, [sp, #20]
 8007d4c:	4b9a      	ldr	r3, [pc, #616]	@ (8007fb8 <_dtoa_r+0x2d8>)
 8007d4e:	bfbc      	itt	lt
 8007d50:	2201      	movlt	r2, #1
 8007d52:	6032      	strlt	r2, [r6, #0]
 8007d54:	43bb      	bics	r3, r7
 8007d56:	d112      	bne.n	8007d7e <_dtoa_r+0x9e>
 8007d58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d5e:	6013      	str	r3, [r2, #0]
 8007d60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d64:	4323      	orrs	r3, r4
 8007d66:	f000 855a 	beq.w	800881e <_dtoa_r+0xb3e>
 8007d6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007fcc <_dtoa_r+0x2ec>
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 855c 	beq.w	800882e <_dtoa_r+0xb4e>
 8007d76:	f10a 0303 	add.w	r3, sl, #3
 8007d7a:	f000 bd56 	b.w	800882a <_dtoa_r+0xb4a>
 8007d7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007d82:	2200      	movs	r2, #0
 8007d84:	ec51 0b17 	vmov	r0, r1, d7
 8007d88:	2300      	movs	r3, #0
 8007d8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007d8e:	f7f8 fec3 	bl	8000b18 <__aeabi_dcmpeq>
 8007d92:	4680      	mov	r8, r0
 8007d94:	b158      	cbz	r0, 8007dae <_dtoa_r+0xce>
 8007d96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d98:	2301      	movs	r3, #1
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d9e:	b113      	cbz	r3, 8007da6 <_dtoa_r+0xc6>
 8007da0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007da2:	4b86      	ldr	r3, [pc, #536]	@ (8007fbc <_dtoa_r+0x2dc>)
 8007da4:	6013      	str	r3, [r2, #0]
 8007da6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007fd0 <_dtoa_r+0x2f0>
 8007daa:	f000 bd40 	b.w	800882e <_dtoa_r+0xb4e>
 8007dae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007db2:	aa14      	add	r2, sp, #80	@ 0x50
 8007db4:	a915      	add	r1, sp, #84	@ 0x54
 8007db6:	4648      	mov	r0, r9
 8007db8:	f001 fa3e 	bl	8009238 <__d2b>
 8007dbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007dc0:	9002      	str	r0, [sp, #8]
 8007dc2:	2e00      	cmp	r6, #0
 8007dc4:	d078      	beq.n	8007eb8 <_dtoa_r+0x1d8>
 8007dc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dc8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007dd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ddc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007de0:	4619      	mov	r1, r3
 8007de2:	2200      	movs	r2, #0
 8007de4:	4b76      	ldr	r3, [pc, #472]	@ (8007fc0 <_dtoa_r+0x2e0>)
 8007de6:	f7f8 fa77 	bl	80002d8 <__aeabi_dsub>
 8007dea:	a36b      	add	r3, pc, #428	@ (adr r3, 8007f98 <_dtoa_r+0x2b8>)
 8007dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df0:	f7f8 fc2a 	bl	8000648 <__aeabi_dmul>
 8007df4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007fa0 <_dtoa_r+0x2c0>)
 8007df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfa:	f7f8 fa6f 	bl	80002dc <__adddf3>
 8007dfe:	4604      	mov	r4, r0
 8007e00:	4630      	mov	r0, r6
 8007e02:	460d      	mov	r5, r1
 8007e04:	f7f8 fbb6 	bl	8000574 <__aeabi_i2d>
 8007e08:	a367      	add	r3, pc, #412	@ (adr r3, 8007fa8 <_dtoa_r+0x2c8>)
 8007e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0e:	f7f8 fc1b 	bl	8000648 <__aeabi_dmul>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	4620      	mov	r0, r4
 8007e18:	4629      	mov	r1, r5
 8007e1a:	f7f8 fa5f 	bl	80002dc <__adddf3>
 8007e1e:	4604      	mov	r4, r0
 8007e20:	460d      	mov	r5, r1
 8007e22:	f7f8 fec1 	bl	8000ba8 <__aeabi_d2iz>
 8007e26:	2200      	movs	r2, #0
 8007e28:	4607      	mov	r7, r0
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	4629      	mov	r1, r5
 8007e30:	f7f8 fe7c 	bl	8000b2c <__aeabi_dcmplt>
 8007e34:	b140      	cbz	r0, 8007e48 <_dtoa_r+0x168>
 8007e36:	4638      	mov	r0, r7
 8007e38:	f7f8 fb9c 	bl	8000574 <__aeabi_i2d>
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	462b      	mov	r3, r5
 8007e40:	f7f8 fe6a 	bl	8000b18 <__aeabi_dcmpeq>
 8007e44:	b900      	cbnz	r0, 8007e48 <_dtoa_r+0x168>
 8007e46:	3f01      	subs	r7, #1
 8007e48:	2f16      	cmp	r7, #22
 8007e4a:	d852      	bhi.n	8007ef2 <_dtoa_r+0x212>
 8007e4c:	4b5d      	ldr	r3, [pc, #372]	@ (8007fc4 <_dtoa_r+0x2e4>)
 8007e4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e5a:	f7f8 fe67 	bl	8000b2c <__aeabi_dcmplt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d049      	beq.n	8007ef6 <_dtoa_r+0x216>
 8007e62:	3f01      	subs	r7, #1
 8007e64:	2300      	movs	r3, #0
 8007e66:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e6a:	1b9b      	subs	r3, r3, r6
 8007e6c:	1e5a      	subs	r2, r3, #1
 8007e6e:	bf45      	ittet	mi
 8007e70:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e74:	9300      	strmi	r3, [sp, #0]
 8007e76:	2300      	movpl	r3, #0
 8007e78:	2300      	movmi	r3, #0
 8007e7a:	9206      	str	r2, [sp, #24]
 8007e7c:	bf54      	ite	pl
 8007e7e:	9300      	strpl	r3, [sp, #0]
 8007e80:	9306      	strmi	r3, [sp, #24]
 8007e82:	2f00      	cmp	r7, #0
 8007e84:	db39      	blt.n	8007efa <_dtoa_r+0x21a>
 8007e86:	9b06      	ldr	r3, [sp, #24]
 8007e88:	970d      	str	r7, [sp, #52]	@ 0x34
 8007e8a:	443b      	add	r3, r7
 8007e8c:	9306      	str	r3, [sp, #24]
 8007e8e:	2300      	movs	r3, #0
 8007e90:	9308      	str	r3, [sp, #32]
 8007e92:	9b07      	ldr	r3, [sp, #28]
 8007e94:	2b09      	cmp	r3, #9
 8007e96:	d863      	bhi.n	8007f60 <_dtoa_r+0x280>
 8007e98:	2b05      	cmp	r3, #5
 8007e9a:	bfc4      	itt	gt
 8007e9c:	3b04      	subgt	r3, #4
 8007e9e:	9307      	strgt	r3, [sp, #28]
 8007ea0:	9b07      	ldr	r3, [sp, #28]
 8007ea2:	f1a3 0302 	sub.w	r3, r3, #2
 8007ea6:	bfcc      	ite	gt
 8007ea8:	2400      	movgt	r4, #0
 8007eaa:	2401      	movle	r4, #1
 8007eac:	2b03      	cmp	r3, #3
 8007eae:	d863      	bhi.n	8007f78 <_dtoa_r+0x298>
 8007eb0:	e8df f003 	tbb	[pc, r3]
 8007eb4:	2b375452 	.word	0x2b375452
 8007eb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007ebc:	441e      	add	r6, r3
 8007ebe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ec2:	2b20      	cmp	r3, #32
 8007ec4:	bfc1      	itttt	gt
 8007ec6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007eca:	409f      	lslgt	r7, r3
 8007ecc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ed0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007ed4:	bfd6      	itet	le
 8007ed6:	f1c3 0320 	rsble	r3, r3, #32
 8007eda:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ede:	fa04 f003 	lslle.w	r0, r4, r3
 8007ee2:	f7f8 fb37 	bl	8000554 <__aeabi_ui2d>
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007eec:	3e01      	subs	r6, #1
 8007eee:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ef0:	e776      	b.n	8007de0 <_dtoa_r+0x100>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e7b7      	b.n	8007e66 <_dtoa_r+0x186>
 8007ef6:	9010      	str	r0, [sp, #64]	@ 0x40
 8007ef8:	e7b6      	b.n	8007e68 <_dtoa_r+0x188>
 8007efa:	9b00      	ldr	r3, [sp, #0]
 8007efc:	1bdb      	subs	r3, r3, r7
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	427b      	negs	r3, r7
 8007f02:	9308      	str	r3, [sp, #32]
 8007f04:	2300      	movs	r3, #0
 8007f06:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f08:	e7c3      	b.n	8007e92 <_dtoa_r+0x1b2>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f10:	eb07 0b03 	add.w	fp, r7, r3
 8007f14:	f10b 0301 	add.w	r3, fp, #1
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	9303      	str	r3, [sp, #12]
 8007f1c:	bfb8      	it	lt
 8007f1e:	2301      	movlt	r3, #1
 8007f20:	e006      	b.n	8007f30 <_dtoa_r+0x250>
 8007f22:	2301      	movs	r3, #1
 8007f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	dd28      	ble.n	8007f7e <_dtoa_r+0x29e>
 8007f2c:	469b      	mov	fp, r3
 8007f2e:	9303      	str	r3, [sp, #12]
 8007f30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007f34:	2100      	movs	r1, #0
 8007f36:	2204      	movs	r2, #4
 8007f38:	f102 0514 	add.w	r5, r2, #20
 8007f3c:	429d      	cmp	r5, r3
 8007f3e:	d926      	bls.n	8007f8e <_dtoa_r+0x2ae>
 8007f40:	6041      	str	r1, [r0, #4]
 8007f42:	4648      	mov	r0, r9
 8007f44:	f000 fd9c 	bl	8008a80 <_Balloc>
 8007f48:	4682      	mov	sl, r0
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	d142      	bne.n	8007fd4 <_dtoa_r+0x2f4>
 8007f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8007fc8 <_dtoa_r+0x2e8>)
 8007f50:	4602      	mov	r2, r0
 8007f52:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f56:	e6da      	b.n	8007d0e <_dtoa_r+0x2e>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	e7e3      	b.n	8007f24 <_dtoa_r+0x244>
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	e7d5      	b.n	8007f0c <_dtoa_r+0x22c>
 8007f60:	2401      	movs	r4, #1
 8007f62:	2300      	movs	r3, #0
 8007f64:	9307      	str	r3, [sp, #28]
 8007f66:	9409      	str	r4, [sp, #36]	@ 0x24
 8007f68:	f04f 3bff 	mov.w	fp, #4294967295
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f72:	2312      	movs	r3, #18
 8007f74:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f76:	e7db      	b.n	8007f30 <_dtoa_r+0x250>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f7c:	e7f4      	b.n	8007f68 <_dtoa_r+0x288>
 8007f7e:	f04f 0b01 	mov.w	fp, #1
 8007f82:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f86:	465b      	mov	r3, fp
 8007f88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007f8c:	e7d0      	b.n	8007f30 <_dtoa_r+0x250>
 8007f8e:	3101      	adds	r1, #1
 8007f90:	0052      	lsls	r2, r2, #1
 8007f92:	e7d1      	b.n	8007f38 <_dtoa_r+0x258>
 8007f94:	f3af 8000 	nop.w
 8007f98:	636f4361 	.word	0x636f4361
 8007f9c:	3fd287a7 	.word	0x3fd287a7
 8007fa0:	8b60c8b3 	.word	0x8b60c8b3
 8007fa4:	3fc68a28 	.word	0x3fc68a28
 8007fa8:	509f79fb 	.word	0x509f79fb
 8007fac:	3fd34413 	.word	0x3fd34413
 8007fb0:	0800b656 	.word	0x0800b656
 8007fb4:	0800b66d 	.word	0x0800b66d
 8007fb8:	7ff00000 	.word	0x7ff00000
 8007fbc:	0800b621 	.word	0x0800b621
 8007fc0:	3ff80000 	.word	0x3ff80000
 8007fc4:	0800b820 	.word	0x0800b820
 8007fc8:	0800b6c5 	.word	0x0800b6c5
 8007fcc:	0800b652 	.word	0x0800b652
 8007fd0:	0800b620 	.word	0x0800b620
 8007fd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fd8:	6018      	str	r0, [r3, #0]
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	2b0e      	cmp	r3, #14
 8007fde:	f200 80a1 	bhi.w	8008124 <_dtoa_r+0x444>
 8007fe2:	2c00      	cmp	r4, #0
 8007fe4:	f000 809e 	beq.w	8008124 <_dtoa_r+0x444>
 8007fe8:	2f00      	cmp	r7, #0
 8007fea:	dd33      	ble.n	8008054 <_dtoa_r+0x374>
 8007fec:	4b9c      	ldr	r3, [pc, #624]	@ (8008260 <_dtoa_r+0x580>)
 8007fee:	f007 020f 	and.w	r2, r7, #15
 8007ff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ff6:	ed93 7b00 	vldr	d7, [r3]
 8007ffa:	05f8      	lsls	r0, r7, #23
 8007ffc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008000:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008004:	d516      	bpl.n	8008034 <_dtoa_r+0x354>
 8008006:	4b97      	ldr	r3, [pc, #604]	@ (8008264 <_dtoa_r+0x584>)
 8008008:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800800c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008010:	f7f8 fc44 	bl	800089c <__aeabi_ddiv>
 8008014:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008018:	f004 040f 	and.w	r4, r4, #15
 800801c:	2603      	movs	r6, #3
 800801e:	4d91      	ldr	r5, [pc, #580]	@ (8008264 <_dtoa_r+0x584>)
 8008020:	b954      	cbnz	r4, 8008038 <_dtoa_r+0x358>
 8008022:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800802a:	f7f8 fc37 	bl	800089c <__aeabi_ddiv>
 800802e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008032:	e028      	b.n	8008086 <_dtoa_r+0x3a6>
 8008034:	2602      	movs	r6, #2
 8008036:	e7f2      	b.n	800801e <_dtoa_r+0x33e>
 8008038:	07e1      	lsls	r1, r4, #31
 800803a:	d508      	bpl.n	800804e <_dtoa_r+0x36e>
 800803c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008040:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008044:	f7f8 fb00 	bl	8000648 <__aeabi_dmul>
 8008048:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800804c:	3601      	adds	r6, #1
 800804e:	1064      	asrs	r4, r4, #1
 8008050:	3508      	adds	r5, #8
 8008052:	e7e5      	b.n	8008020 <_dtoa_r+0x340>
 8008054:	f000 80af 	beq.w	80081b6 <_dtoa_r+0x4d6>
 8008058:	427c      	negs	r4, r7
 800805a:	4b81      	ldr	r3, [pc, #516]	@ (8008260 <_dtoa_r+0x580>)
 800805c:	4d81      	ldr	r5, [pc, #516]	@ (8008264 <_dtoa_r+0x584>)
 800805e:	f004 020f 	and.w	r2, r4, #15
 8008062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800806e:	f7f8 faeb 	bl	8000648 <__aeabi_dmul>
 8008072:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008076:	1124      	asrs	r4, r4, #4
 8008078:	2300      	movs	r3, #0
 800807a:	2602      	movs	r6, #2
 800807c:	2c00      	cmp	r4, #0
 800807e:	f040 808f 	bne.w	80081a0 <_dtoa_r+0x4c0>
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1d3      	bne.n	800802e <_dtoa_r+0x34e>
 8008086:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008088:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	f000 8094 	beq.w	80081ba <_dtoa_r+0x4da>
 8008092:	4b75      	ldr	r3, [pc, #468]	@ (8008268 <_dtoa_r+0x588>)
 8008094:	2200      	movs	r2, #0
 8008096:	4620      	mov	r0, r4
 8008098:	4629      	mov	r1, r5
 800809a:	f7f8 fd47 	bl	8000b2c <__aeabi_dcmplt>
 800809e:	2800      	cmp	r0, #0
 80080a0:	f000 808b 	beq.w	80081ba <_dtoa_r+0x4da>
 80080a4:	9b03      	ldr	r3, [sp, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 8087 	beq.w	80081ba <_dtoa_r+0x4da>
 80080ac:	f1bb 0f00 	cmp.w	fp, #0
 80080b0:	dd34      	ble.n	800811c <_dtoa_r+0x43c>
 80080b2:	4620      	mov	r0, r4
 80080b4:	4b6d      	ldr	r3, [pc, #436]	@ (800826c <_dtoa_r+0x58c>)
 80080b6:	2200      	movs	r2, #0
 80080b8:	4629      	mov	r1, r5
 80080ba:	f7f8 fac5 	bl	8000648 <__aeabi_dmul>
 80080be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080c2:	f107 38ff 	add.w	r8, r7, #4294967295
 80080c6:	3601      	adds	r6, #1
 80080c8:	465c      	mov	r4, fp
 80080ca:	4630      	mov	r0, r6
 80080cc:	f7f8 fa52 	bl	8000574 <__aeabi_i2d>
 80080d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080d4:	f7f8 fab8 	bl	8000648 <__aeabi_dmul>
 80080d8:	4b65      	ldr	r3, [pc, #404]	@ (8008270 <_dtoa_r+0x590>)
 80080da:	2200      	movs	r2, #0
 80080dc:	f7f8 f8fe 	bl	80002dc <__adddf3>
 80080e0:	4605      	mov	r5, r0
 80080e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	d16a      	bne.n	80081c0 <_dtoa_r+0x4e0>
 80080ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080ee:	4b61      	ldr	r3, [pc, #388]	@ (8008274 <_dtoa_r+0x594>)
 80080f0:	2200      	movs	r2, #0
 80080f2:	f7f8 f8f1 	bl	80002d8 <__aeabi_dsub>
 80080f6:	4602      	mov	r2, r0
 80080f8:	460b      	mov	r3, r1
 80080fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080fe:	462a      	mov	r2, r5
 8008100:	4633      	mov	r3, r6
 8008102:	f7f8 fd31 	bl	8000b68 <__aeabi_dcmpgt>
 8008106:	2800      	cmp	r0, #0
 8008108:	f040 8298 	bne.w	800863c <_dtoa_r+0x95c>
 800810c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008110:	462a      	mov	r2, r5
 8008112:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008116:	f7f8 fd09 	bl	8000b2c <__aeabi_dcmplt>
 800811a:	bb38      	cbnz	r0, 800816c <_dtoa_r+0x48c>
 800811c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008120:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008124:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008126:	2b00      	cmp	r3, #0
 8008128:	f2c0 8157 	blt.w	80083da <_dtoa_r+0x6fa>
 800812c:	2f0e      	cmp	r7, #14
 800812e:	f300 8154 	bgt.w	80083da <_dtoa_r+0x6fa>
 8008132:	4b4b      	ldr	r3, [pc, #300]	@ (8008260 <_dtoa_r+0x580>)
 8008134:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008138:	ed93 7b00 	vldr	d7, [r3]
 800813c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800813e:	2b00      	cmp	r3, #0
 8008140:	ed8d 7b00 	vstr	d7, [sp]
 8008144:	f280 80e5 	bge.w	8008312 <_dtoa_r+0x632>
 8008148:	9b03      	ldr	r3, [sp, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	f300 80e1 	bgt.w	8008312 <_dtoa_r+0x632>
 8008150:	d10c      	bne.n	800816c <_dtoa_r+0x48c>
 8008152:	4b48      	ldr	r3, [pc, #288]	@ (8008274 <_dtoa_r+0x594>)
 8008154:	2200      	movs	r2, #0
 8008156:	ec51 0b17 	vmov	r0, r1, d7
 800815a:	f7f8 fa75 	bl	8000648 <__aeabi_dmul>
 800815e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008162:	f7f8 fcf7 	bl	8000b54 <__aeabi_dcmpge>
 8008166:	2800      	cmp	r0, #0
 8008168:	f000 8266 	beq.w	8008638 <_dtoa_r+0x958>
 800816c:	2400      	movs	r4, #0
 800816e:	4625      	mov	r5, r4
 8008170:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008172:	4656      	mov	r6, sl
 8008174:	ea6f 0803 	mvn.w	r8, r3
 8008178:	2700      	movs	r7, #0
 800817a:	4621      	mov	r1, r4
 800817c:	4648      	mov	r0, r9
 800817e:	f000 fcbf 	bl	8008b00 <_Bfree>
 8008182:	2d00      	cmp	r5, #0
 8008184:	f000 80bd 	beq.w	8008302 <_dtoa_r+0x622>
 8008188:	b12f      	cbz	r7, 8008196 <_dtoa_r+0x4b6>
 800818a:	42af      	cmp	r7, r5
 800818c:	d003      	beq.n	8008196 <_dtoa_r+0x4b6>
 800818e:	4639      	mov	r1, r7
 8008190:	4648      	mov	r0, r9
 8008192:	f000 fcb5 	bl	8008b00 <_Bfree>
 8008196:	4629      	mov	r1, r5
 8008198:	4648      	mov	r0, r9
 800819a:	f000 fcb1 	bl	8008b00 <_Bfree>
 800819e:	e0b0      	b.n	8008302 <_dtoa_r+0x622>
 80081a0:	07e2      	lsls	r2, r4, #31
 80081a2:	d505      	bpl.n	80081b0 <_dtoa_r+0x4d0>
 80081a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80081a8:	f7f8 fa4e 	bl	8000648 <__aeabi_dmul>
 80081ac:	3601      	adds	r6, #1
 80081ae:	2301      	movs	r3, #1
 80081b0:	1064      	asrs	r4, r4, #1
 80081b2:	3508      	adds	r5, #8
 80081b4:	e762      	b.n	800807c <_dtoa_r+0x39c>
 80081b6:	2602      	movs	r6, #2
 80081b8:	e765      	b.n	8008086 <_dtoa_r+0x3a6>
 80081ba:	9c03      	ldr	r4, [sp, #12]
 80081bc:	46b8      	mov	r8, r7
 80081be:	e784      	b.n	80080ca <_dtoa_r+0x3ea>
 80081c0:	4b27      	ldr	r3, [pc, #156]	@ (8008260 <_dtoa_r+0x580>)
 80081c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081cc:	4454      	add	r4, sl
 80081ce:	2900      	cmp	r1, #0
 80081d0:	d054      	beq.n	800827c <_dtoa_r+0x59c>
 80081d2:	4929      	ldr	r1, [pc, #164]	@ (8008278 <_dtoa_r+0x598>)
 80081d4:	2000      	movs	r0, #0
 80081d6:	f7f8 fb61 	bl	800089c <__aeabi_ddiv>
 80081da:	4633      	mov	r3, r6
 80081dc:	462a      	mov	r2, r5
 80081de:	f7f8 f87b 	bl	80002d8 <__aeabi_dsub>
 80081e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081e6:	4656      	mov	r6, sl
 80081e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ec:	f7f8 fcdc 	bl	8000ba8 <__aeabi_d2iz>
 80081f0:	4605      	mov	r5, r0
 80081f2:	f7f8 f9bf 	bl	8000574 <__aeabi_i2d>
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081fe:	f7f8 f86b 	bl	80002d8 <__aeabi_dsub>
 8008202:	3530      	adds	r5, #48	@ 0x30
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800820c:	f806 5b01 	strb.w	r5, [r6], #1
 8008210:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008214:	f7f8 fc8a 	bl	8000b2c <__aeabi_dcmplt>
 8008218:	2800      	cmp	r0, #0
 800821a:	d172      	bne.n	8008302 <_dtoa_r+0x622>
 800821c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008220:	4911      	ldr	r1, [pc, #68]	@ (8008268 <_dtoa_r+0x588>)
 8008222:	2000      	movs	r0, #0
 8008224:	f7f8 f858 	bl	80002d8 <__aeabi_dsub>
 8008228:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800822c:	f7f8 fc7e 	bl	8000b2c <__aeabi_dcmplt>
 8008230:	2800      	cmp	r0, #0
 8008232:	f040 80b4 	bne.w	800839e <_dtoa_r+0x6be>
 8008236:	42a6      	cmp	r6, r4
 8008238:	f43f af70 	beq.w	800811c <_dtoa_r+0x43c>
 800823c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008240:	4b0a      	ldr	r3, [pc, #40]	@ (800826c <_dtoa_r+0x58c>)
 8008242:	2200      	movs	r2, #0
 8008244:	f7f8 fa00 	bl	8000648 <__aeabi_dmul>
 8008248:	4b08      	ldr	r3, [pc, #32]	@ (800826c <_dtoa_r+0x58c>)
 800824a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800824e:	2200      	movs	r2, #0
 8008250:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008254:	f7f8 f9f8 	bl	8000648 <__aeabi_dmul>
 8008258:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800825c:	e7c4      	b.n	80081e8 <_dtoa_r+0x508>
 800825e:	bf00      	nop
 8008260:	0800b820 	.word	0x0800b820
 8008264:	0800b7f8 	.word	0x0800b7f8
 8008268:	3ff00000 	.word	0x3ff00000
 800826c:	40240000 	.word	0x40240000
 8008270:	401c0000 	.word	0x401c0000
 8008274:	40140000 	.word	0x40140000
 8008278:	3fe00000 	.word	0x3fe00000
 800827c:	4631      	mov	r1, r6
 800827e:	4628      	mov	r0, r5
 8008280:	f7f8 f9e2 	bl	8000648 <__aeabi_dmul>
 8008284:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008288:	9413      	str	r4, [sp, #76]	@ 0x4c
 800828a:	4656      	mov	r6, sl
 800828c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008290:	f7f8 fc8a 	bl	8000ba8 <__aeabi_d2iz>
 8008294:	4605      	mov	r5, r0
 8008296:	f7f8 f96d 	bl	8000574 <__aeabi_i2d>
 800829a:	4602      	mov	r2, r0
 800829c:	460b      	mov	r3, r1
 800829e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082a2:	f7f8 f819 	bl	80002d8 <__aeabi_dsub>
 80082a6:	3530      	adds	r5, #48	@ 0x30
 80082a8:	f806 5b01 	strb.w	r5, [r6], #1
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	42a6      	cmp	r6, r4
 80082b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082b6:	f04f 0200 	mov.w	r2, #0
 80082ba:	d124      	bne.n	8008306 <_dtoa_r+0x626>
 80082bc:	4baf      	ldr	r3, [pc, #700]	@ (800857c <_dtoa_r+0x89c>)
 80082be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082c2:	f7f8 f80b 	bl	80002dc <__adddf3>
 80082c6:	4602      	mov	r2, r0
 80082c8:	460b      	mov	r3, r1
 80082ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ce:	f7f8 fc4b 	bl	8000b68 <__aeabi_dcmpgt>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d163      	bne.n	800839e <_dtoa_r+0x6be>
 80082d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082da:	49a8      	ldr	r1, [pc, #672]	@ (800857c <_dtoa_r+0x89c>)
 80082dc:	2000      	movs	r0, #0
 80082de:	f7f7 fffb 	bl	80002d8 <__aeabi_dsub>
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ea:	f7f8 fc1f 	bl	8000b2c <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	f43f af14 	beq.w	800811c <_dtoa_r+0x43c>
 80082f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082f6:	1e73      	subs	r3, r6, #1
 80082f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082fe:	2b30      	cmp	r3, #48	@ 0x30
 8008300:	d0f8      	beq.n	80082f4 <_dtoa_r+0x614>
 8008302:	4647      	mov	r7, r8
 8008304:	e03b      	b.n	800837e <_dtoa_r+0x69e>
 8008306:	4b9e      	ldr	r3, [pc, #632]	@ (8008580 <_dtoa_r+0x8a0>)
 8008308:	f7f8 f99e 	bl	8000648 <__aeabi_dmul>
 800830c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008310:	e7bc      	b.n	800828c <_dtoa_r+0x5ac>
 8008312:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008316:	4656      	mov	r6, sl
 8008318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800831c:	4620      	mov	r0, r4
 800831e:	4629      	mov	r1, r5
 8008320:	f7f8 fabc 	bl	800089c <__aeabi_ddiv>
 8008324:	f7f8 fc40 	bl	8000ba8 <__aeabi_d2iz>
 8008328:	4680      	mov	r8, r0
 800832a:	f7f8 f923 	bl	8000574 <__aeabi_i2d>
 800832e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008332:	f7f8 f989 	bl	8000648 <__aeabi_dmul>
 8008336:	4602      	mov	r2, r0
 8008338:	460b      	mov	r3, r1
 800833a:	4620      	mov	r0, r4
 800833c:	4629      	mov	r1, r5
 800833e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008342:	f7f7 ffc9 	bl	80002d8 <__aeabi_dsub>
 8008346:	f806 4b01 	strb.w	r4, [r6], #1
 800834a:	9d03      	ldr	r5, [sp, #12]
 800834c:	eba6 040a 	sub.w	r4, r6, sl
 8008350:	42a5      	cmp	r5, r4
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	d133      	bne.n	80083c0 <_dtoa_r+0x6e0>
 8008358:	f7f7 ffc0 	bl	80002dc <__adddf3>
 800835c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008360:	4604      	mov	r4, r0
 8008362:	460d      	mov	r5, r1
 8008364:	f7f8 fc00 	bl	8000b68 <__aeabi_dcmpgt>
 8008368:	b9c0      	cbnz	r0, 800839c <_dtoa_r+0x6bc>
 800836a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800836e:	4620      	mov	r0, r4
 8008370:	4629      	mov	r1, r5
 8008372:	f7f8 fbd1 	bl	8000b18 <__aeabi_dcmpeq>
 8008376:	b110      	cbz	r0, 800837e <_dtoa_r+0x69e>
 8008378:	f018 0f01 	tst.w	r8, #1
 800837c:	d10e      	bne.n	800839c <_dtoa_r+0x6bc>
 800837e:	9902      	ldr	r1, [sp, #8]
 8008380:	4648      	mov	r0, r9
 8008382:	f000 fbbd 	bl	8008b00 <_Bfree>
 8008386:	2300      	movs	r3, #0
 8008388:	7033      	strb	r3, [r6, #0]
 800838a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800838c:	3701      	adds	r7, #1
 800838e:	601f      	str	r7, [r3, #0]
 8008390:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008392:	2b00      	cmp	r3, #0
 8008394:	f000 824b 	beq.w	800882e <_dtoa_r+0xb4e>
 8008398:	601e      	str	r6, [r3, #0]
 800839a:	e248      	b.n	800882e <_dtoa_r+0xb4e>
 800839c:	46b8      	mov	r8, r7
 800839e:	4633      	mov	r3, r6
 80083a0:	461e      	mov	r6, r3
 80083a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083a6:	2a39      	cmp	r2, #57	@ 0x39
 80083a8:	d106      	bne.n	80083b8 <_dtoa_r+0x6d8>
 80083aa:	459a      	cmp	sl, r3
 80083ac:	d1f8      	bne.n	80083a0 <_dtoa_r+0x6c0>
 80083ae:	2230      	movs	r2, #48	@ 0x30
 80083b0:	f108 0801 	add.w	r8, r8, #1
 80083b4:	f88a 2000 	strb.w	r2, [sl]
 80083b8:	781a      	ldrb	r2, [r3, #0]
 80083ba:	3201      	adds	r2, #1
 80083bc:	701a      	strb	r2, [r3, #0]
 80083be:	e7a0      	b.n	8008302 <_dtoa_r+0x622>
 80083c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008580 <_dtoa_r+0x8a0>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	f7f8 f940 	bl	8000648 <__aeabi_dmul>
 80083c8:	2200      	movs	r2, #0
 80083ca:	2300      	movs	r3, #0
 80083cc:	4604      	mov	r4, r0
 80083ce:	460d      	mov	r5, r1
 80083d0:	f7f8 fba2 	bl	8000b18 <__aeabi_dcmpeq>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	d09f      	beq.n	8008318 <_dtoa_r+0x638>
 80083d8:	e7d1      	b.n	800837e <_dtoa_r+0x69e>
 80083da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083dc:	2a00      	cmp	r2, #0
 80083de:	f000 80ea 	beq.w	80085b6 <_dtoa_r+0x8d6>
 80083e2:	9a07      	ldr	r2, [sp, #28]
 80083e4:	2a01      	cmp	r2, #1
 80083e6:	f300 80cd 	bgt.w	8008584 <_dtoa_r+0x8a4>
 80083ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80083ec:	2a00      	cmp	r2, #0
 80083ee:	f000 80c1 	beq.w	8008574 <_dtoa_r+0x894>
 80083f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80083f6:	9c08      	ldr	r4, [sp, #32]
 80083f8:	9e00      	ldr	r6, [sp, #0]
 80083fa:	9a00      	ldr	r2, [sp, #0]
 80083fc:	441a      	add	r2, r3
 80083fe:	9200      	str	r2, [sp, #0]
 8008400:	9a06      	ldr	r2, [sp, #24]
 8008402:	2101      	movs	r1, #1
 8008404:	441a      	add	r2, r3
 8008406:	4648      	mov	r0, r9
 8008408:	9206      	str	r2, [sp, #24]
 800840a:	f000 fc77 	bl	8008cfc <__i2b>
 800840e:	4605      	mov	r5, r0
 8008410:	b166      	cbz	r6, 800842c <_dtoa_r+0x74c>
 8008412:	9b06      	ldr	r3, [sp, #24]
 8008414:	2b00      	cmp	r3, #0
 8008416:	dd09      	ble.n	800842c <_dtoa_r+0x74c>
 8008418:	42b3      	cmp	r3, r6
 800841a:	9a00      	ldr	r2, [sp, #0]
 800841c:	bfa8      	it	ge
 800841e:	4633      	movge	r3, r6
 8008420:	1ad2      	subs	r2, r2, r3
 8008422:	9200      	str	r2, [sp, #0]
 8008424:	9a06      	ldr	r2, [sp, #24]
 8008426:	1af6      	subs	r6, r6, r3
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	9306      	str	r3, [sp, #24]
 800842c:	9b08      	ldr	r3, [sp, #32]
 800842e:	b30b      	cbz	r3, 8008474 <_dtoa_r+0x794>
 8008430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 80c6 	beq.w	80085c4 <_dtoa_r+0x8e4>
 8008438:	2c00      	cmp	r4, #0
 800843a:	f000 80c0 	beq.w	80085be <_dtoa_r+0x8de>
 800843e:	4629      	mov	r1, r5
 8008440:	4622      	mov	r2, r4
 8008442:	4648      	mov	r0, r9
 8008444:	f000 fd12 	bl	8008e6c <__pow5mult>
 8008448:	9a02      	ldr	r2, [sp, #8]
 800844a:	4601      	mov	r1, r0
 800844c:	4605      	mov	r5, r0
 800844e:	4648      	mov	r0, r9
 8008450:	f000 fc6a 	bl	8008d28 <__multiply>
 8008454:	9902      	ldr	r1, [sp, #8]
 8008456:	4680      	mov	r8, r0
 8008458:	4648      	mov	r0, r9
 800845a:	f000 fb51 	bl	8008b00 <_Bfree>
 800845e:	9b08      	ldr	r3, [sp, #32]
 8008460:	1b1b      	subs	r3, r3, r4
 8008462:	9308      	str	r3, [sp, #32]
 8008464:	f000 80b1 	beq.w	80085ca <_dtoa_r+0x8ea>
 8008468:	9a08      	ldr	r2, [sp, #32]
 800846a:	4641      	mov	r1, r8
 800846c:	4648      	mov	r0, r9
 800846e:	f000 fcfd 	bl	8008e6c <__pow5mult>
 8008472:	9002      	str	r0, [sp, #8]
 8008474:	2101      	movs	r1, #1
 8008476:	4648      	mov	r0, r9
 8008478:	f000 fc40 	bl	8008cfc <__i2b>
 800847c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800847e:	4604      	mov	r4, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 81d8 	beq.w	8008836 <_dtoa_r+0xb56>
 8008486:	461a      	mov	r2, r3
 8008488:	4601      	mov	r1, r0
 800848a:	4648      	mov	r0, r9
 800848c:	f000 fcee 	bl	8008e6c <__pow5mult>
 8008490:	9b07      	ldr	r3, [sp, #28]
 8008492:	2b01      	cmp	r3, #1
 8008494:	4604      	mov	r4, r0
 8008496:	f300 809f 	bgt.w	80085d8 <_dtoa_r+0x8f8>
 800849a:	9b04      	ldr	r3, [sp, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	f040 8097 	bne.w	80085d0 <_dtoa_r+0x8f0>
 80084a2:	9b05      	ldr	r3, [sp, #20]
 80084a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f040 8093 	bne.w	80085d4 <_dtoa_r+0x8f4>
 80084ae:	9b05      	ldr	r3, [sp, #20]
 80084b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084b4:	0d1b      	lsrs	r3, r3, #20
 80084b6:	051b      	lsls	r3, r3, #20
 80084b8:	b133      	cbz	r3, 80084c8 <_dtoa_r+0x7e8>
 80084ba:	9b00      	ldr	r3, [sp, #0]
 80084bc:	3301      	adds	r3, #1
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	9b06      	ldr	r3, [sp, #24]
 80084c2:	3301      	adds	r3, #1
 80084c4:	9306      	str	r3, [sp, #24]
 80084c6:	2301      	movs	r3, #1
 80084c8:	9308      	str	r3, [sp, #32]
 80084ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 81b8 	beq.w	8008842 <_dtoa_r+0xb62>
 80084d2:	6923      	ldr	r3, [r4, #16]
 80084d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084d8:	6918      	ldr	r0, [r3, #16]
 80084da:	f000 fbc3 	bl	8008c64 <__hi0bits>
 80084de:	f1c0 0020 	rsb	r0, r0, #32
 80084e2:	9b06      	ldr	r3, [sp, #24]
 80084e4:	4418      	add	r0, r3
 80084e6:	f010 001f 	ands.w	r0, r0, #31
 80084ea:	f000 8082 	beq.w	80085f2 <_dtoa_r+0x912>
 80084ee:	f1c0 0320 	rsb	r3, r0, #32
 80084f2:	2b04      	cmp	r3, #4
 80084f4:	dd73      	ble.n	80085de <_dtoa_r+0x8fe>
 80084f6:	9b00      	ldr	r3, [sp, #0]
 80084f8:	f1c0 001c 	rsb	r0, r0, #28
 80084fc:	4403      	add	r3, r0
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	9b06      	ldr	r3, [sp, #24]
 8008502:	4403      	add	r3, r0
 8008504:	4406      	add	r6, r0
 8008506:	9306      	str	r3, [sp, #24]
 8008508:	9b00      	ldr	r3, [sp, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	dd05      	ble.n	800851a <_dtoa_r+0x83a>
 800850e:	9902      	ldr	r1, [sp, #8]
 8008510:	461a      	mov	r2, r3
 8008512:	4648      	mov	r0, r9
 8008514:	f000 fd04 	bl	8008f20 <__lshift>
 8008518:	9002      	str	r0, [sp, #8]
 800851a:	9b06      	ldr	r3, [sp, #24]
 800851c:	2b00      	cmp	r3, #0
 800851e:	dd05      	ble.n	800852c <_dtoa_r+0x84c>
 8008520:	4621      	mov	r1, r4
 8008522:	461a      	mov	r2, r3
 8008524:	4648      	mov	r0, r9
 8008526:	f000 fcfb 	bl	8008f20 <__lshift>
 800852a:	4604      	mov	r4, r0
 800852c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800852e:	2b00      	cmp	r3, #0
 8008530:	d061      	beq.n	80085f6 <_dtoa_r+0x916>
 8008532:	9802      	ldr	r0, [sp, #8]
 8008534:	4621      	mov	r1, r4
 8008536:	f000 fd5f 	bl	8008ff8 <__mcmp>
 800853a:	2800      	cmp	r0, #0
 800853c:	da5b      	bge.n	80085f6 <_dtoa_r+0x916>
 800853e:	2300      	movs	r3, #0
 8008540:	9902      	ldr	r1, [sp, #8]
 8008542:	220a      	movs	r2, #10
 8008544:	4648      	mov	r0, r9
 8008546:	f000 fafd 	bl	8008b44 <__multadd>
 800854a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800854c:	9002      	str	r0, [sp, #8]
 800854e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 8177 	beq.w	8008846 <_dtoa_r+0xb66>
 8008558:	4629      	mov	r1, r5
 800855a:	2300      	movs	r3, #0
 800855c:	220a      	movs	r2, #10
 800855e:	4648      	mov	r0, r9
 8008560:	f000 faf0 	bl	8008b44 <__multadd>
 8008564:	f1bb 0f00 	cmp.w	fp, #0
 8008568:	4605      	mov	r5, r0
 800856a:	dc6f      	bgt.n	800864c <_dtoa_r+0x96c>
 800856c:	9b07      	ldr	r3, [sp, #28]
 800856e:	2b02      	cmp	r3, #2
 8008570:	dc49      	bgt.n	8008606 <_dtoa_r+0x926>
 8008572:	e06b      	b.n	800864c <_dtoa_r+0x96c>
 8008574:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008576:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800857a:	e73c      	b.n	80083f6 <_dtoa_r+0x716>
 800857c:	3fe00000 	.word	0x3fe00000
 8008580:	40240000 	.word	0x40240000
 8008584:	9b03      	ldr	r3, [sp, #12]
 8008586:	1e5c      	subs	r4, r3, #1
 8008588:	9b08      	ldr	r3, [sp, #32]
 800858a:	42a3      	cmp	r3, r4
 800858c:	db09      	blt.n	80085a2 <_dtoa_r+0x8c2>
 800858e:	1b1c      	subs	r4, r3, r4
 8008590:	9b03      	ldr	r3, [sp, #12]
 8008592:	2b00      	cmp	r3, #0
 8008594:	f6bf af30 	bge.w	80083f8 <_dtoa_r+0x718>
 8008598:	9b00      	ldr	r3, [sp, #0]
 800859a:	9a03      	ldr	r2, [sp, #12]
 800859c:	1a9e      	subs	r6, r3, r2
 800859e:	2300      	movs	r3, #0
 80085a0:	e72b      	b.n	80083fa <_dtoa_r+0x71a>
 80085a2:	9b08      	ldr	r3, [sp, #32]
 80085a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80085a6:	9408      	str	r4, [sp, #32]
 80085a8:	1ae3      	subs	r3, r4, r3
 80085aa:	441a      	add	r2, r3
 80085ac:	9e00      	ldr	r6, [sp, #0]
 80085ae:	9b03      	ldr	r3, [sp, #12]
 80085b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80085b2:	2400      	movs	r4, #0
 80085b4:	e721      	b.n	80083fa <_dtoa_r+0x71a>
 80085b6:	9c08      	ldr	r4, [sp, #32]
 80085b8:	9e00      	ldr	r6, [sp, #0]
 80085ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80085bc:	e728      	b.n	8008410 <_dtoa_r+0x730>
 80085be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80085c2:	e751      	b.n	8008468 <_dtoa_r+0x788>
 80085c4:	9a08      	ldr	r2, [sp, #32]
 80085c6:	9902      	ldr	r1, [sp, #8]
 80085c8:	e750      	b.n	800846c <_dtoa_r+0x78c>
 80085ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80085ce:	e751      	b.n	8008474 <_dtoa_r+0x794>
 80085d0:	2300      	movs	r3, #0
 80085d2:	e779      	b.n	80084c8 <_dtoa_r+0x7e8>
 80085d4:	9b04      	ldr	r3, [sp, #16]
 80085d6:	e777      	b.n	80084c8 <_dtoa_r+0x7e8>
 80085d8:	2300      	movs	r3, #0
 80085da:	9308      	str	r3, [sp, #32]
 80085dc:	e779      	b.n	80084d2 <_dtoa_r+0x7f2>
 80085de:	d093      	beq.n	8008508 <_dtoa_r+0x828>
 80085e0:	9a00      	ldr	r2, [sp, #0]
 80085e2:	331c      	adds	r3, #28
 80085e4:	441a      	add	r2, r3
 80085e6:	9200      	str	r2, [sp, #0]
 80085e8:	9a06      	ldr	r2, [sp, #24]
 80085ea:	441a      	add	r2, r3
 80085ec:	441e      	add	r6, r3
 80085ee:	9206      	str	r2, [sp, #24]
 80085f0:	e78a      	b.n	8008508 <_dtoa_r+0x828>
 80085f2:	4603      	mov	r3, r0
 80085f4:	e7f4      	b.n	80085e0 <_dtoa_r+0x900>
 80085f6:	9b03      	ldr	r3, [sp, #12]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	46b8      	mov	r8, r7
 80085fc:	dc20      	bgt.n	8008640 <_dtoa_r+0x960>
 80085fe:	469b      	mov	fp, r3
 8008600:	9b07      	ldr	r3, [sp, #28]
 8008602:	2b02      	cmp	r3, #2
 8008604:	dd1e      	ble.n	8008644 <_dtoa_r+0x964>
 8008606:	f1bb 0f00 	cmp.w	fp, #0
 800860a:	f47f adb1 	bne.w	8008170 <_dtoa_r+0x490>
 800860e:	4621      	mov	r1, r4
 8008610:	465b      	mov	r3, fp
 8008612:	2205      	movs	r2, #5
 8008614:	4648      	mov	r0, r9
 8008616:	f000 fa95 	bl	8008b44 <__multadd>
 800861a:	4601      	mov	r1, r0
 800861c:	4604      	mov	r4, r0
 800861e:	9802      	ldr	r0, [sp, #8]
 8008620:	f000 fcea 	bl	8008ff8 <__mcmp>
 8008624:	2800      	cmp	r0, #0
 8008626:	f77f ada3 	ble.w	8008170 <_dtoa_r+0x490>
 800862a:	4656      	mov	r6, sl
 800862c:	2331      	movs	r3, #49	@ 0x31
 800862e:	f806 3b01 	strb.w	r3, [r6], #1
 8008632:	f108 0801 	add.w	r8, r8, #1
 8008636:	e59f      	b.n	8008178 <_dtoa_r+0x498>
 8008638:	9c03      	ldr	r4, [sp, #12]
 800863a:	46b8      	mov	r8, r7
 800863c:	4625      	mov	r5, r4
 800863e:	e7f4      	b.n	800862a <_dtoa_r+0x94a>
 8008640:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008646:	2b00      	cmp	r3, #0
 8008648:	f000 8101 	beq.w	800884e <_dtoa_r+0xb6e>
 800864c:	2e00      	cmp	r6, #0
 800864e:	dd05      	ble.n	800865c <_dtoa_r+0x97c>
 8008650:	4629      	mov	r1, r5
 8008652:	4632      	mov	r2, r6
 8008654:	4648      	mov	r0, r9
 8008656:	f000 fc63 	bl	8008f20 <__lshift>
 800865a:	4605      	mov	r5, r0
 800865c:	9b08      	ldr	r3, [sp, #32]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d05c      	beq.n	800871c <_dtoa_r+0xa3c>
 8008662:	6869      	ldr	r1, [r5, #4]
 8008664:	4648      	mov	r0, r9
 8008666:	f000 fa0b 	bl	8008a80 <_Balloc>
 800866a:	4606      	mov	r6, r0
 800866c:	b928      	cbnz	r0, 800867a <_dtoa_r+0x99a>
 800866e:	4b82      	ldr	r3, [pc, #520]	@ (8008878 <_dtoa_r+0xb98>)
 8008670:	4602      	mov	r2, r0
 8008672:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008676:	f7ff bb4a 	b.w	8007d0e <_dtoa_r+0x2e>
 800867a:	692a      	ldr	r2, [r5, #16]
 800867c:	3202      	adds	r2, #2
 800867e:	0092      	lsls	r2, r2, #2
 8008680:	f105 010c 	add.w	r1, r5, #12
 8008684:	300c      	adds	r0, #12
 8008686:	f001 ff69 	bl	800a55c <memcpy>
 800868a:	2201      	movs	r2, #1
 800868c:	4631      	mov	r1, r6
 800868e:	4648      	mov	r0, r9
 8008690:	f000 fc46 	bl	8008f20 <__lshift>
 8008694:	f10a 0301 	add.w	r3, sl, #1
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	eb0a 030b 	add.w	r3, sl, fp
 800869e:	9308      	str	r3, [sp, #32]
 80086a0:	9b04      	ldr	r3, [sp, #16]
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	462f      	mov	r7, r5
 80086a8:	9306      	str	r3, [sp, #24]
 80086aa:	4605      	mov	r5, r0
 80086ac:	9b00      	ldr	r3, [sp, #0]
 80086ae:	9802      	ldr	r0, [sp, #8]
 80086b0:	4621      	mov	r1, r4
 80086b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80086b6:	f7ff fa8b 	bl	8007bd0 <quorem>
 80086ba:	4603      	mov	r3, r0
 80086bc:	3330      	adds	r3, #48	@ 0x30
 80086be:	9003      	str	r0, [sp, #12]
 80086c0:	4639      	mov	r1, r7
 80086c2:	9802      	ldr	r0, [sp, #8]
 80086c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086c6:	f000 fc97 	bl	8008ff8 <__mcmp>
 80086ca:	462a      	mov	r2, r5
 80086cc:	9004      	str	r0, [sp, #16]
 80086ce:	4621      	mov	r1, r4
 80086d0:	4648      	mov	r0, r9
 80086d2:	f000 fcad 	bl	8009030 <__mdiff>
 80086d6:	68c2      	ldr	r2, [r0, #12]
 80086d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086da:	4606      	mov	r6, r0
 80086dc:	bb02      	cbnz	r2, 8008720 <_dtoa_r+0xa40>
 80086de:	4601      	mov	r1, r0
 80086e0:	9802      	ldr	r0, [sp, #8]
 80086e2:	f000 fc89 	bl	8008ff8 <__mcmp>
 80086e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086e8:	4602      	mov	r2, r0
 80086ea:	4631      	mov	r1, r6
 80086ec:	4648      	mov	r0, r9
 80086ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80086f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086f2:	f000 fa05 	bl	8008b00 <_Bfree>
 80086f6:	9b07      	ldr	r3, [sp, #28]
 80086f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086fa:	9e00      	ldr	r6, [sp, #0]
 80086fc:	ea42 0103 	orr.w	r1, r2, r3
 8008700:	9b06      	ldr	r3, [sp, #24]
 8008702:	4319      	orrs	r1, r3
 8008704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008706:	d10d      	bne.n	8008724 <_dtoa_r+0xa44>
 8008708:	2b39      	cmp	r3, #57	@ 0x39
 800870a:	d027      	beq.n	800875c <_dtoa_r+0xa7c>
 800870c:	9a04      	ldr	r2, [sp, #16]
 800870e:	2a00      	cmp	r2, #0
 8008710:	dd01      	ble.n	8008716 <_dtoa_r+0xa36>
 8008712:	9b03      	ldr	r3, [sp, #12]
 8008714:	3331      	adds	r3, #49	@ 0x31
 8008716:	f88b 3000 	strb.w	r3, [fp]
 800871a:	e52e      	b.n	800817a <_dtoa_r+0x49a>
 800871c:	4628      	mov	r0, r5
 800871e:	e7b9      	b.n	8008694 <_dtoa_r+0x9b4>
 8008720:	2201      	movs	r2, #1
 8008722:	e7e2      	b.n	80086ea <_dtoa_r+0xa0a>
 8008724:	9904      	ldr	r1, [sp, #16]
 8008726:	2900      	cmp	r1, #0
 8008728:	db04      	blt.n	8008734 <_dtoa_r+0xa54>
 800872a:	9807      	ldr	r0, [sp, #28]
 800872c:	4301      	orrs	r1, r0
 800872e:	9806      	ldr	r0, [sp, #24]
 8008730:	4301      	orrs	r1, r0
 8008732:	d120      	bne.n	8008776 <_dtoa_r+0xa96>
 8008734:	2a00      	cmp	r2, #0
 8008736:	ddee      	ble.n	8008716 <_dtoa_r+0xa36>
 8008738:	9902      	ldr	r1, [sp, #8]
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	2201      	movs	r2, #1
 800873e:	4648      	mov	r0, r9
 8008740:	f000 fbee 	bl	8008f20 <__lshift>
 8008744:	4621      	mov	r1, r4
 8008746:	9002      	str	r0, [sp, #8]
 8008748:	f000 fc56 	bl	8008ff8 <__mcmp>
 800874c:	2800      	cmp	r0, #0
 800874e:	9b00      	ldr	r3, [sp, #0]
 8008750:	dc02      	bgt.n	8008758 <_dtoa_r+0xa78>
 8008752:	d1e0      	bne.n	8008716 <_dtoa_r+0xa36>
 8008754:	07da      	lsls	r2, r3, #31
 8008756:	d5de      	bpl.n	8008716 <_dtoa_r+0xa36>
 8008758:	2b39      	cmp	r3, #57	@ 0x39
 800875a:	d1da      	bne.n	8008712 <_dtoa_r+0xa32>
 800875c:	2339      	movs	r3, #57	@ 0x39
 800875e:	f88b 3000 	strb.w	r3, [fp]
 8008762:	4633      	mov	r3, r6
 8008764:	461e      	mov	r6, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800876c:	2a39      	cmp	r2, #57	@ 0x39
 800876e:	d04e      	beq.n	800880e <_dtoa_r+0xb2e>
 8008770:	3201      	adds	r2, #1
 8008772:	701a      	strb	r2, [r3, #0]
 8008774:	e501      	b.n	800817a <_dtoa_r+0x49a>
 8008776:	2a00      	cmp	r2, #0
 8008778:	dd03      	ble.n	8008782 <_dtoa_r+0xaa2>
 800877a:	2b39      	cmp	r3, #57	@ 0x39
 800877c:	d0ee      	beq.n	800875c <_dtoa_r+0xa7c>
 800877e:	3301      	adds	r3, #1
 8008780:	e7c9      	b.n	8008716 <_dtoa_r+0xa36>
 8008782:	9a00      	ldr	r2, [sp, #0]
 8008784:	9908      	ldr	r1, [sp, #32]
 8008786:	f802 3c01 	strb.w	r3, [r2, #-1]
 800878a:	428a      	cmp	r2, r1
 800878c:	d028      	beq.n	80087e0 <_dtoa_r+0xb00>
 800878e:	9902      	ldr	r1, [sp, #8]
 8008790:	2300      	movs	r3, #0
 8008792:	220a      	movs	r2, #10
 8008794:	4648      	mov	r0, r9
 8008796:	f000 f9d5 	bl	8008b44 <__multadd>
 800879a:	42af      	cmp	r7, r5
 800879c:	9002      	str	r0, [sp, #8]
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	f04f 020a 	mov.w	r2, #10
 80087a6:	4639      	mov	r1, r7
 80087a8:	4648      	mov	r0, r9
 80087aa:	d107      	bne.n	80087bc <_dtoa_r+0xadc>
 80087ac:	f000 f9ca 	bl	8008b44 <__multadd>
 80087b0:	4607      	mov	r7, r0
 80087b2:	4605      	mov	r5, r0
 80087b4:	9b00      	ldr	r3, [sp, #0]
 80087b6:	3301      	adds	r3, #1
 80087b8:	9300      	str	r3, [sp, #0]
 80087ba:	e777      	b.n	80086ac <_dtoa_r+0x9cc>
 80087bc:	f000 f9c2 	bl	8008b44 <__multadd>
 80087c0:	4629      	mov	r1, r5
 80087c2:	4607      	mov	r7, r0
 80087c4:	2300      	movs	r3, #0
 80087c6:	220a      	movs	r2, #10
 80087c8:	4648      	mov	r0, r9
 80087ca:	f000 f9bb 	bl	8008b44 <__multadd>
 80087ce:	4605      	mov	r5, r0
 80087d0:	e7f0      	b.n	80087b4 <_dtoa_r+0xad4>
 80087d2:	f1bb 0f00 	cmp.w	fp, #0
 80087d6:	bfcc      	ite	gt
 80087d8:	465e      	movgt	r6, fp
 80087da:	2601      	movle	r6, #1
 80087dc:	4456      	add	r6, sl
 80087de:	2700      	movs	r7, #0
 80087e0:	9902      	ldr	r1, [sp, #8]
 80087e2:	9300      	str	r3, [sp, #0]
 80087e4:	2201      	movs	r2, #1
 80087e6:	4648      	mov	r0, r9
 80087e8:	f000 fb9a 	bl	8008f20 <__lshift>
 80087ec:	4621      	mov	r1, r4
 80087ee:	9002      	str	r0, [sp, #8]
 80087f0:	f000 fc02 	bl	8008ff8 <__mcmp>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	dcb4      	bgt.n	8008762 <_dtoa_r+0xa82>
 80087f8:	d102      	bne.n	8008800 <_dtoa_r+0xb20>
 80087fa:	9b00      	ldr	r3, [sp, #0]
 80087fc:	07db      	lsls	r3, r3, #31
 80087fe:	d4b0      	bmi.n	8008762 <_dtoa_r+0xa82>
 8008800:	4633      	mov	r3, r6
 8008802:	461e      	mov	r6, r3
 8008804:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008808:	2a30      	cmp	r2, #48	@ 0x30
 800880a:	d0fa      	beq.n	8008802 <_dtoa_r+0xb22>
 800880c:	e4b5      	b.n	800817a <_dtoa_r+0x49a>
 800880e:	459a      	cmp	sl, r3
 8008810:	d1a8      	bne.n	8008764 <_dtoa_r+0xa84>
 8008812:	2331      	movs	r3, #49	@ 0x31
 8008814:	f108 0801 	add.w	r8, r8, #1
 8008818:	f88a 3000 	strb.w	r3, [sl]
 800881c:	e4ad      	b.n	800817a <_dtoa_r+0x49a>
 800881e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008820:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800887c <_dtoa_r+0xb9c>
 8008824:	b11b      	cbz	r3, 800882e <_dtoa_r+0xb4e>
 8008826:	f10a 0308 	add.w	r3, sl, #8
 800882a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800882c:	6013      	str	r3, [r2, #0]
 800882e:	4650      	mov	r0, sl
 8008830:	b017      	add	sp, #92	@ 0x5c
 8008832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008836:	9b07      	ldr	r3, [sp, #28]
 8008838:	2b01      	cmp	r3, #1
 800883a:	f77f ae2e 	ble.w	800849a <_dtoa_r+0x7ba>
 800883e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008840:	9308      	str	r3, [sp, #32]
 8008842:	2001      	movs	r0, #1
 8008844:	e64d      	b.n	80084e2 <_dtoa_r+0x802>
 8008846:	f1bb 0f00 	cmp.w	fp, #0
 800884a:	f77f aed9 	ble.w	8008600 <_dtoa_r+0x920>
 800884e:	4656      	mov	r6, sl
 8008850:	9802      	ldr	r0, [sp, #8]
 8008852:	4621      	mov	r1, r4
 8008854:	f7ff f9bc 	bl	8007bd0 <quorem>
 8008858:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800885c:	f806 3b01 	strb.w	r3, [r6], #1
 8008860:	eba6 020a 	sub.w	r2, r6, sl
 8008864:	4593      	cmp	fp, r2
 8008866:	ddb4      	ble.n	80087d2 <_dtoa_r+0xaf2>
 8008868:	9902      	ldr	r1, [sp, #8]
 800886a:	2300      	movs	r3, #0
 800886c:	220a      	movs	r2, #10
 800886e:	4648      	mov	r0, r9
 8008870:	f000 f968 	bl	8008b44 <__multadd>
 8008874:	9002      	str	r0, [sp, #8]
 8008876:	e7eb      	b.n	8008850 <_dtoa_r+0xb70>
 8008878:	0800b6c5 	.word	0x0800b6c5
 800887c:	0800b649 	.word	0x0800b649

08008880 <_free_r>:
 8008880:	b538      	push	{r3, r4, r5, lr}
 8008882:	4605      	mov	r5, r0
 8008884:	2900      	cmp	r1, #0
 8008886:	d041      	beq.n	800890c <_free_r+0x8c>
 8008888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800888c:	1f0c      	subs	r4, r1, #4
 800888e:	2b00      	cmp	r3, #0
 8008890:	bfb8      	it	lt
 8008892:	18e4      	addlt	r4, r4, r3
 8008894:	f000 f8e8 	bl	8008a68 <__malloc_lock>
 8008898:	4a1d      	ldr	r2, [pc, #116]	@ (8008910 <_free_r+0x90>)
 800889a:	6813      	ldr	r3, [r2, #0]
 800889c:	b933      	cbnz	r3, 80088ac <_free_r+0x2c>
 800889e:	6063      	str	r3, [r4, #4]
 80088a0:	6014      	str	r4, [r2, #0]
 80088a2:	4628      	mov	r0, r5
 80088a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088a8:	f000 b8e4 	b.w	8008a74 <__malloc_unlock>
 80088ac:	42a3      	cmp	r3, r4
 80088ae:	d908      	bls.n	80088c2 <_free_r+0x42>
 80088b0:	6820      	ldr	r0, [r4, #0]
 80088b2:	1821      	adds	r1, r4, r0
 80088b4:	428b      	cmp	r3, r1
 80088b6:	bf01      	itttt	eq
 80088b8:	6819      	ldreq	r1, [r3, #0]
 80088ba:	685b      	ldreq	r3, [r3, #4]
 80088bc:	1809      	addeq	r1, r1, r0
 80088be:	6021      	streq	r1, [r4, #0]
 80088c0:	e7ed      	b.n	800889e <_free_r+0x1e>
 80088c2:	461a      	mov	r2, r3
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	b10b      	cbz	r3, 80088cc <_free_r+0x4c>
 80088c8:	42a3      	cmp	r3, r4
 80088ca:	d9fa      	bls.n	80088c2 <_free_r+0x42>
 80088cc:	6811      	ldr	r1, [r2, #0]
 80088ce:	1850      	adds	r0, r2, r1
 80088d0:	42a0      	cmp	r0, r4
 80088d2:	d10b      	bne.n	80088ec <_free_r+0x6c>
 80088d4:	6820      	ldr	r0, [r4, #0]
 80088d6:	4401      	add	r1, r0
 80088d8:	1850      	adds	r0, r2, r1
 80088da:	4283      	cmp	r3, r0
 80088dc:	6011      	str	r1, [r2, #0]
 80088de:	d1e0      	bne.n	80088a2 <_free_r+0x22>
 80088e0:	6818      	ldr	r0, [r3, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	6053      	str	r3, [r2, #4]
 80088e6:	4408      	add	r0, r1
 80088e8:	6010      	str	r0, [r2, #0]
 80088ea:	e7da      	b.n	80088a2 <_free_r+0x22>
 80088ec:	d902      	bls.n	80088f4 <_free_r+0x74>
 80088ee:	230c      	movs	r3, #12
 80088f0:	602b      	str	r3, [r5, #0]
 80088f2:	e7d6      	b.n	80088a2 <_free_r+0x22>
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	1821      	adds	r1, r4, r0
 80088f8:	428b      	cmp	r3, r1
 80088fa:	bf04      	itt	eq
 80088fc:	6819      	ldreq	r1, [r3, #0]
 80088fe:	685b      	ldreq	r3, [r3, #4]
 8008900:	6063      	str	r3, [r4, #4]
 8008902:	bf04      	itt	eq
 8008904:	1809      	addeq	r1, r1, r0
 8008906:	6021      	streq	r1, [r4, #0]
 8008908:	6054      	str	r4, [r2, #4]
 800890a:	e7ca      	b.n	80088a2 <_free_r+0x22>
 800890c:	bd38      	pop	{r3, r4, r5, pc}
 800890e:	bf00      	nop
 8008910:	200004f4 	.word	0x200004f4

08008914 <malloc>:
 8008914:	4b02      	ldr	r3, [pc, #8]	@ (8008920 <malloc+0xc>)
 8008916:	4601      	mov	r1, r0
 8008918:	6818      	ldr	r0, [r3, #0]
 800891a:	f000 b825 	b.w	8008968 <_malloc_r>
 800891e:	bf00      	nop
 8008920:	20000018 	.word	0x20000018

08008924 <sbrk_aligned>:
 8008924:	b570      	push	{r4, r5, r6, lr}
 8008926:	4e0f      	ldr	r6, [pc, #60]	@ (8008964 <sbrk_aligned+0x40>)
 8008928:	460c      	mov	r4, r1
 800892a:	6831      	ldr	r1, [r6, #0]
 800892c:	4605      	mov	r5, r0
 800892e:	b911      	cbnz	r1, 8008936 <sbrk_aligned+0x12>
 8008930:	f001 fe04 	bl	800a53c <_sbrk_r>
 8008934:	6030      	str	r0, [r6, #0]
 8008936:	4621      	mov	r1, r4
 8008938:	4628      	mov	r0, r5
 800893a:	f001 fdff 	bl	800a53c <_sbrk_r>
 800893e:	1c43      	adds	r3, r0, #1
 8008940:	d103      	bne.n	800894a <sbrk_aligned+0x26>
 8008942:	f04f 34ff 	mov.w	r4, #4294967295
 8008946:	4620      	mov	r0, r4
 8008948:	bd70      	pop	{r4, r5, r6, pc}
 800894a:	1cc4      	adds	r4, r0, #3
 800894c:	f024 0403 	bic.w	r4, r4, #3
 8008950:	42a0      	cmp	r0, r4
 8008952:	d0f8      	beq.n	8008946 <sbrk_aligned+0x22>
 8008954:	1a21      	subs	r1, r4, r0
 8008956:	4628      	mov	r0, r5
 8008958:	f001 fdf0 	bl	800a53c <_sbrk_r>
 800895c:	3001      	adds	r0, #1
 800895e:	d1f2      	bne.n	8008946 <sbrk_aligned+0x22>
 8008960:	e7ef      	b.n	8008942 <sbrk_aligned+0x1e>
 8008962:	bf00      	nop
 8008964:	200004f0 	.word	0x200004f0

08008968 <_malloc_r>:
 8008968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800896c:	1ccd      	adds	r5, r1, #3
 800896e:	f025 0503 	bic.w	r5, r5, #3
 8008972:	3508      	adds	r5, #8
 8008974:	2d0c      	cmp	r5, #12
 8008976:	bf38      	it	cc
 8008978:	250c      	movcc	r5, #12
 800897a:	2d00      	cmp	r5, #0
 800897c:	4606      	mov	r6, r0
 800897e:	db01      	blt.n	8008984 <_malloc_r+0x1c>
 8008980:	42a9      	cmp	r1, r5
 8008982:	d904      	bls.n	800898e <_malloc_r+0x26>
 8008984:	230c      	movs	r3, #12
 8008986:	6033      	str	r3, [r6, #0]
 8008988:	2000      	movs	r0, #0
 800898a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800898e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a64 <_malloc_r+0xfc>
 8008992:	f000 f869 	bl	8008a68 <__malloc_lock>
 8008996:	f8d8 3000 	ldr.w	r3, [r8]
 800899a:	461c      	mov	r4, r3
 800899c:	bb44      	cbnz	r4, 80089f0 <_malloc_r+0x88>
 800899e:	4629      	mov	r1, r5
 80089a0:	4630      	mov	r0, r6
 80089a2:	f7ff ffbf 	bl	8008924 <sbrk_aligned>
 80089a6:	1c43      	adds	r3, r0, #1
 80089a8:	4604      	mov	r4, r0
 80089aa:	d158      	bne.n	8008a5e <_malloc_r+0xf6>
 80089ac:	f8d8 4000 	ldr.w	r4, [r8]
 80089b0:	4627      	mov	r7, r4
 80089b2:	2f00      	cmp	r7, #0
 80089b4:	d143      	bne.n	8008a3e <_malloc_r+0xd6>
 80089b6:	2c00      	cmp	r4, #0
 80089b8:	d04b      	beq.n	8008a52 <_malloc_r+0xea>
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	4639      	mov	r1, r7
 80089be:	4630      	mov	r0, r6
 80089c0:	eb04 0903 	add.w	r9, r4, r3
 80089c4:	f001 fdba 	bl	800a53c <_sbrk_r>
 80089c8:	4581      	cmp	r9, r0
 80089ca:	d142      	bne.n	8008a52 <_malloc_r+0xea>
 80089cc:	6821      	ldr	r1, [r4, #0]
 80089ce:	1a6d      	subs	r5, r5, r1
 80089d0:	4629      	mov	r1, r5
 80089d2:	4630      	mov	r0, r6
 80089d4:	f7ff ffa6 	bl	8008924 <sbrk_aligned>
 80089d8:	3001      	adds	r0, #1
 80089da:	d03a      	beq.n	8008a52 <_malloc_r+0xea>
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	442b      	add	r3, r5
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	f8d8 3000 	ldr.w	r3, [r8]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	bb62      	cbnz	r2, 8008a44 <_malloc_r+0xdc>
 80089ea:	f8c8 7000 	str.w	r7, [r8]
 80089ee:	e00f      	b.n	8008a10 <_malloc_r+0xa8>
 80089f0:	6822      	ldr	r2, [r4, #0]
 80089f2:	1b52      	subs	r2, r2, r5
 80089f4:	d420      	bmi.n	8008a38 <_malloc_r+0xd0>
 80089f6:	2a0b      	cmp	r2, #11
 80089f8:	d917      	bls.n	8008a2a <_malloc_r+0xc2>
 80089fa:	1961      	adds	r1, r4, r5
 80089fc:	42a3      	cmp	r3, r4
 80089fe:	6025      	str	r5, [r4, #0]
 8008a00:	bf18      	it	ne
 8008a02:	6059      	strne	r1, [r3, #4]
 8008a04:	6863      	ldr	r3, [r4, #4]
 8008a06:	bf08      	it	eq
 8008a08:	f8c8 1000 	streq.w	r1, [r8]
 8008a0c:	5162      	str	r2, [r4, r5]
 8008a0e:	604b      	str	r3, [r1, #4]
 8008a10:	4630      	mov	r0, r6
 8008a12:	f000 f82f 	bl	8008a74 <__malloc_unlock>
 8008a16:	f104 000b 	add.w	r0, r4, #11
 8008a1a:	1d23      	adds	r3, r4, #4
 8008a1c:	f020 0007 	bic.w	r0, r0, #7
 8008a20:	1ac2      	subs	r2, r0, r3
 8008a22:	bf1c      	itt	ne
 8008a24:	1a1b      	subne	r3, r3, r0
 8008a26:	50a3      	strne	r3, [r4, r2]
 8008a28:	e7af      	b.n	800898a <_malloc_r+0x22>
 8008a2a:	6862      	ldr	r2, [r4, #4]
 8008a2c:	42a3      	cmp	r3, r4
 8008a2e:	bf0c      	ite	eq
 8008a30:	f8c8 2000 	streq.w	r2, [r8]
 8008a34:	605a      	strne	r2, [r3, #4]
 8008a36:	e7eb      	b.n	8008a10 <_malloc_r+0xa8>
 8008a38:	4623      	mov	r3, r4
 8008a3a:	6864      	ldr	r4, [r4, #4]
 8008a3c:	e7ae      	b.n	800899c <_malloc_r+0x34>
 8008a3e:	463c      	mov	r4, r7
 8008a40:	687f      	ldr	r7, [r7, #4]
 8008a42:	e7b6      	b.n	80089b2 <_malloc_r+0x4a>
 8008a44:	461a      	mov	r2, r3
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	d1fb      	bne.n	8008a44 <_malloc_r+0xdc>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	6053      	str	r3, [r2, #4]
 8008a50:	e7de      	b.n	8008a10 <_malloc_r+0xa8>
 8008a52:	230c      	movs	r3, #12
 8008a54:	6033      	str	r3, [r6, #0]
 8008a56:	4630      	mov	r0, r6
 8008a58:	f000 f80c 	bl	8008a74 <__malloc_unlock>
 8008a5c:	e794      	b.n	8008988 <_malloc_r+0x20>
 8008a5e:	6005      	str	r5, [r0, #0]
 8008a60:	e7d6      	b.n	8008a10 <_malloc_r+0xa8>
 8008a62:	bf00      	nop
 8008a64:	200004f4 	.word	0x200004f4

08008a68 <__malloc_lock>:
 8008a68:	4801      	ldr	r0, [pc, #4]	@ (8008a70 <__malloc_lock+0x8>)
 8008a6a:	f7ff b8a8 	b.w	8007bbe <__retarget_lock_acquire_recursive>
 8008a6e:	bf00      	nop
 8008a70:	200004ec 	.word	0x200004ec

08008a74 <__malloc_unlock>:
 8008a74:	4801      	ldr	r0, [pc, #4]	@ (8008a7c <__malloc_unlock+0x8>)
 8008a76:	f7ff b8a3 	b.w	8007bc0 <__retarget_lock_release_recursive>
 8008a7a:	bf00      	nop
 8008a7c:	200004ec 	.word	0x200004ec

08008a80 <_Balloc>:
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	69c6      	ldr	r6, [r0, #28]
 8008a84:	4604      	mov	r4, r0
 8008a86:	460d      	mov	r5, r1
 8008a88:	b976      	cbnz	r6, 8008aa8 <_Balloc+0x28>
 8008a8a:	2010      	movs	r0, #16
 8008a8c:	f7ff ff42 	bl	8008914 <malloc>
 8008a90:	4602      	mov	r2, r0
 8008a92:	61e0      	str	r0, [r4, #28]
 8008a94:	b920      	cbnz	r0, 8008aa0 <_Balloc+0x20>
 8008a96:	4b18      	ldr	r3, [pc, #96]	@ (8008af8 <_Balloc+0x78>)
 8008a98:	4818      	ldr	r0, [pc, #96]	@ (8008afc <_Balloc+0x7c>)
 8008a9a:	216b      	movs	r1, #107	@ 0x6b
 8008a9c:	f001 fd74 	bl	800a588 <__assert_func>
 8008aa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008aa4:	6006      	str	r6, [r0, #0]
 8008aa6:	60c6      	str	r6, [r0, #12]
 8008aa8:	69e6      	ldr	r6, [r4, #28]
 8008aaa:	68f3      	ldr	r3, [r6, #12]
 8008aac:	b183      	cbz	r3, 8008ad0 <_Balloc+0x50>
 8008aae:	69e3      	ldr	r3, [r4, #28]
 8008ab0:	68db      	ldr	r3, [r3, #12]
 8008ab2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ab6:	b9b8      	cbnz	r0, 8008ae8 <_Balloc+0x68>
 8008ab8:	2101      	movs	r1, #1
 8008aba:	fa01 f605 	lsl.w	r6, r1, r5
 8008abe:	1d72      	adds	r2, r6, #5
 8008ac0:	0092      	lsls	r2, r2, #2
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	f001 fd7e 	bl	800a5c4 <_calloc_r>
 8008ac8:	b160      	cbz	r0, 8008ae4 <_Balloc+0x64>
 8008aca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ace:	e00e      	b.n	8008aee <_Balloc+0x6e>
 8008ad0:	2221      	movs	r2, #33	@ 0x21
 8008ad2:	2104      	movs	r1, #4
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f001 fd75 	bl	800a5c4 <_calloc_r>
 8008ada:	69e3      	ldr	r3, [r4, #28]
 8008adc:	60f0      	str	r0, [r6, #12]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1e4      	bne.n	8008aae <_Balloc+0x2e>
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}
 8008ae8:	6802      	ldr	r2, [r0, #0]
 8008aea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008aee:	2300      	movs	r3, #0
 8008af0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008af4:	e7f7      	b.n	8008ae6 <_Balloc+0x66>
 8008af6:	bf00      	nop
 8008af8:	0800b656 	.word	0x0800b656
 8008afc:	0800b6d6 	.word	0x0800b6d6

08008b00 <_Bfree>:
 8008b00:	b570      	push	{r4, r5, r6, lr}
 8008b02:	69c6      	ldr	r6, [r0, #28]
 8008b04:	4605      	mov	r5, r0
 8008b06:	460c      	mov	r4, r1
 8008b08:	b976      	cbnz	r6, 8008b28 <_Bfree+0x28>
 8008b0a:	2010      	movs	r0, #16
 8008b0c:	f7ff ff02 	bl	8008914 <malloc>
 8008b10:	4602      	mov	r2, r0
 8008b12:	61e8      	str	r0, [r5, #28]
 8008b14:	b920      	cbnz	r0, 8008b20 <_Bfree+0x20>
 8008b16:	4b09      	ldr	r3, [pc, #36]	@ (8008b3c <_Bfree+0x3c>)
 8008b18:	4809      	ldr	r0, [pc, #36]	@ (8008b40 <_Bfree+0x40>)
 8008b1a:	218f      	movs	r1, #143	@ 0x8f
 8008b1c:	f001 fd34 	bl	800a588 <__assert_func>
 8008b20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b24:	6006      	str	r6, [r0, #0]
 8008b26:	60c6      	str	r6, [r0, #12]
 8008b28:	b13c      	cbz	r4, 8008b3a <_Bfree+0x3a>
 8008b2a:	69eb      	ldr	r3, [r5, #28]
 8008b2c:	6862      	ldr	r2, [r4, #4]
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b34:	6021      	str	r1, [r4, #0]
 8008b36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b3a:	bd70      	pop	{r4, r5, r6, pc}
 8008b3c:	0800b656 	.word	0x0800b656
 8008b40:	0800b6d6 	.word	0x0800b6d6

08008b44 <__multadd>:
 8008b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b48:	690d      	ldr	r5, [r1, #16]
 8008b4a:	4607      	mov	r7, r0
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	461e      	mov	r6, r3
 8008b50:	f101 0c14 	add.w	ip, r1, #20
 8008b54:	2000      	movs	r0, #0
 8008b56:	f8dc 3000 	ldr.w	r3, [ip]
 8008b5a:	b299      	uxth	r1, r3
 8008b5c:	fb02 6101 	mla	r1, r2, r1, r6
 8008b60:	0c1e      	lsrs	r6, r3, #16
 8008b62:	0c0b      	lsrs	r3, r1, #16
 8008b64:	fb02 3306 	mla	r3, r2, r6, r3
 8008b68:	b289      	uxth	r1, r1
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b70:	4285      	cmp	r5, r0
 8008b72:	f84c 1b04 	str.w	r1, [ip], #4
 8008b76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b7a:	dcec      	bgt.n	8008b56 <__multadd+0x12>
 8008b7c:	b30e      	cbz	r6, 8008bc2 <__multadd+0x7e>
 8008b7e:	68a3      	ldr	r3, [r4, #8]
 8008b80:	42ab      	cmp	r3, r5
 8008b82:	dc19      	bgt.n	8008bb8 <__multadd+0x74>
 8008b84:	6861      	ldr	r1, [r4, #4]
 8008b86:	4638      	mov	r0, r7
 8008b88:	3101      	adds	r1, #1
 8008b8a:	f7ff ff79 	bl	8008a80 <_Balloc>
 8008b8e:	4680      	mov	r8, r0
 8008b90:	b928      	cbnz	r0, 8008b9e <__multadd+0x5a>
 8008b92:	4602      	mov	r2, r0
 8008b94:	4b0c      	ldr	r3, [pc, #48]	@ (8008bc8 <__multadd+0x84>)
 8008b96:	480d      	ldr	r0, [pc, #52]	@ (8008bcc <__multadd+0x88>)
 8008b98:	21ba      	movs	r1, #186	@ 0xba
 8008b9a:	f001 fcf5 	bl	800a588 <__assert_func>
 8008b9e:	6922      	ldr	r2, [r4, #16]
 8008ba0:	3202      	adds	r2, #2
 8008ba2:	f104 010c 	add.w	r1, r4, #12
 8008ba6:	0092      	lsls	r2, r2, #2
 8008ba8:	300c      	adds	r0, #12
 8008baa:	f001 fcd7 	bl	800a55c <memcpy>
 8008bae:	4621      	mov	r1, r4
 8008bb0:	4638      	mov	r0, r7
 8008bb2:	f7ff ffa5 	bl	8008b00 <_Bfree>
 8008bb6:	4644      	mov	r4, r8
 8008bb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bbc:	3501      	adds	r5, #1
 8008bbe:	615e      	str	r6, [r3, #20]
 8008bc0:	6125      	str	r5, [r4, #16]
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc8:	0800b6c5 	.word	0x0800b6c5
 8008bcc:	0800b6d6 	.word	0x0800b6d6

08008bd0 <__s2b>:
 8008bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bd4:	460c      	mov	r4, r1
 8008bd6:	4615      	mov	r5, r2
 8008bd8:	461f      	mov	r7, r3
 8008bda:	2209      	movs	r2, #9
 8008bdc:	3308      	adds	r3, #8
 8008bde:	4606      	mov	r6, r0
 8008be0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008be4:	2100      	movs	r1, #0
 8008be6:	2201      	movs	r2, #1
 8008be8:	429a      	cmp	r2, r3
 8008bea:	db09      	blt.n	8008c00 <__s2b+0x30>
 8008bec:	4630      	mov	r0, r6
 8008bee:	f7ff ff47 	bl	8008a80 <_Balloc>
 8008bf2:	b940      	cbnz	r0, 8008c06 <__s2b+0x36>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	4b19      	ldr	r3, [pc, #100]	@ (8008c5c <__s2b+0x8c>)
 8008bf8:	4819      	ldr	r0, [pc, #100]	@ (8008c60 <__s2b+0x90>)
 8008bfa:	21d3      	movs	r1, #211	@ 0xd3
 8008bfc:	f001 fcc4 	bl	800a588 <__assert_func>
 8008c00:	0052      	lsls	r2, r2, #1
 8008c02:	3101      	adds	r1, #1
 8008c04:	e7f0      	b.n	8008be8 <__s2b+0x18>
 8008c06:	9b08      	ldr	r3, [sp, #32]
 8008c08:	6143      	str	r3, [r0, #20]
 8008c0a:	2d09      	cmp	r5, #9
 8008c0c:	f04f 0301 	mov.w	r3, #1
 8008c10:	6103      	str	r3, [r0, #16]
 8008c12:	dd16      	ble.n	8008c42 <__s2b+0x72>
 8008c14:	f104 0909 	add.w	r9, r4, #9
 8008c18:	46c8      	mov	r8, r9
 8008c1a:	442c      	add	r4, r5
 8008c1c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008c20:	4601      	mov	r1, r0
 8008c22:	3b30      	subs	r3, #48	@ 0x30
 8008c24:	220a      	movs	r2, #10
 8008c26:	4630      	mov	r0, r6
 8008c28:	f7ff ff8c 	bl	8008b44 <__multadd>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	d1f5      	bne.n	8008c1c <__s2b+0x4c>
 8008c30:	f1a5 0408 	sub.w	r4, r5, #8
 8008c34:	444c      	add	r4, r9
 8008c36:	1b2d      	subs	r5, r5, r4
 8008c38:	1963      	adds	r3, r4, r5
 8008c3a:	42bb      	cmp	r3, r7
 8008c3c:	db04      	blt.n	8008c48 <__s2b+0x78>
 8008c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c42:	340a      	adds	r4, #10
 8008c44:	2509      	movs	r5, #9
 8008c46:	e7f6      	b.n	8008c36 <__s2b+0x66>
 8008c48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008c4c:	4601      	mov	r1, r0
 8008c4e:	3b30      	subs	r3, #48	@ 0x30
 8008c50:	220a      	movs	r2, #10
 8008c52:	4630      	mov	r0, r6
 8008c54:	f7ff ff76 	bl	8008b44 <__multadd>
 8008c58:	e7ee      	b.n	8008c38 <__s2b+0x68>
 8008c5a:	bf00      	nop
 8008c5c:	0800b6c5 	.word	0x0800b6c5
 8008c60:	0800b6d6 	.word	0x0800b6d6

08008c64 <__hi0bits>:
 8008c64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008c68:	4603      	mov	r3, r0
 8008c6a:	bf36      	itet	cc
 8008c6c:	0403      	lslcc	r3, r0, #16
 8008c6e:	2000      	movcs	r0, #0
 8008c70:	2010      	movcc	r0, #16
 8008c72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c76:	bf3c      	itt	cc
 8008c78:	021b      	lslcc	r3, r3, #8
 8008c7a:	3008      	addcc	r0, #8
 8008c7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c80:	bf3c      	itt	cc
 8008c82:	011b      	lslcc	r3, r3, #4
 8008c84:	3004      	addcc	r0, #4
 8008c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c8a:	bf3c      	itt	cc
 8008c8c:	009b      	lslcc	r3, r3, #2
 8008c8e:	3002      	addcc	r0, #2
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	db05      	blt.n	8008ca0 <__hi0bits+0x3c>
 8008c94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c98:	f100 0001 	add.w	r0, r0, #1
 8008c9c:	bf08      	it	eq
 8008c9e:	2020      	moveq	r0, #32
 8008ca0:	4770      	bx	lr

08008ca2 <__lo0bits>:
 8008ca2:	6803      	ldr	r3, [r0, #0]
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	f013 0007 	ands.w	r0, r3, #7
 8008caa:	d00b      	beq.n	8008cc4 <__lo0bits+0x22>
 8008cac:	07d9      	lsls	r1, r3, #31
 8008cae:	d421      	bmi.n	8008cf4 <__lo0bits+0x52>
 8008cb0:	0798      	lsls	r0, r3, #30
 8008cb2:	bf49      	itett	mi
 8008cb4:	085b      	lsrmi	r3, r3, #1
 8008cb6:	089b      	lsrpl	r3, r3, #2
 8008cb8:	2001      	movmi	r0, #1
 8008cba:	6013      	strmi	r3, [r2, #0]
 8008cbc:	bf5c      	itt	pl
 8008cbe:	6013      	strpl	r3, [r2, #0]
 8008cc0:	2002      	movpl	r0, #2
 8008cc2:	4770      	bx	lr
 8008cc4:	b299      	uxth	r1, r3
 8008cc6:	b909      	cbnz	r1, 8008ccc <__lo0bits+0x2a>
 8008cc8:	0c1b      	lsrs	r3, r3, #16
 8008cca:	2010      	movs	r0, #16
 8008ccc:	b2d9      	uxtb	r1, r3
 8008cce:	b909      	cbnz	r1, 8008cd4 <__lo0bits+0x32>
 8008cd0:	3008      	adds	r0, #8
 8008cd2:	0a1b      	lsrs	r3, r3, #8
 8008cd4:	0719      	lsls	r1, r3, #28
 8008cd6:	bf04      	itt	eq
 8008cd8:	091b      	lsreq	r3, r3, #4
 8008cda:	3004      	addeq	r0, #4
 8008cdc:	0799      	lsls	r1, r3, #30
 8008cde:	bf04      	itt	eq
 8008ce0:	089b      	lsreq	r3, r3, #2
 8008ce2:	3002      	addeq	r0, #2
 8008ce4:	07d9      	lsls	r1, r3, #31
 8008ce6:	d403      	bmi.n	8008cf0 <__lo0bits+0x4e>
 8008ce8:	085b      	lsrs	r3, r3, #1
 8008cea:	f100 0001 	add.w	r0, r0, #1
 8008cee:	d003      	beq.n	8008cf8 <__lo0bits+0x56>
 8008cf0:	6013      	str	r3, [r2, #0]
 8008cf2:	4770      	bx	lr
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	4770      	bx	lr
 8008cf8:	2020      	movs	r0, #32
 8008cfa:	4770      	bx	lr

08008cfc <__i2b>:
 8008cfc:	b510      	push	{r4, lr}
 8008cfe:	460c      	mov	r4, r1
 8008d00:	2101      	movs	r1, #1
 8008d02:	f7ff febd 	bl	8008a80 <_Balloc>
 8008d06:	4602      	mov	r2, r0
 8008d08:	b928      	cbnz	r0, 8008d16 <__i2b+0x1a>
 8008d0a:	4b05      	ldr	r3, [pc, #20]	@ (8008d20 <__i2b+0x24>)
 8008d0c:	4805      	ldr	r0, [pc, #20]	@ (8008d24 <__i2b+0x28>)
 8008d0e:	f240 1145 	movw	r1, #325	@ 0x145
 8008d12:	f001 fc39 	bl	800a588 <__assert_func>
 8008d16:	2301      	movs	r3, #1
 8008d18:	6144      	str	r4, [r0, #20]
 8008d1a:	6103      	str	r3, [r0, #16]
 8008d1c:	bd10      	pop	{r4, pc}
 8008d1e:	bf00      	nop
 8008d20:	0800b6c5 	.word	0x0800b6c5
 8008d24:	0800b6d6 	.word	0x0800b6d6

08008d28 <__multiply>:
 8008d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	4617      	mov	r7, r2
 8008d2e:	690a      	ldr	r2, [r1, #16]
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	bfa8      	it	ge
 8008d36:	463b      	movge	r3, r7
 8008d38:	4689      	mov	r9, r1
 8008d3a:	bfa4      	itt	ge
 8008d3c:	460f      	movge	r7, r1
 8008d3e:	4699      	movge	r9, r3
 8008d40:	693d      	ldr	r5, [r7, #16]
 8008d42:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	eb05 060a 	add.w	r6, r5, sl
 8008d4e:	42b3      	cmp	r3, r6
 8008d50:	b085      	sub	sp, #20
 8008d52:	bfb8      	it	lt
 8008d54:	3101      	addlt	r1, #1
 8008d56:	f7ff fe93 	bl	8008a80 <_Balloc>
 8008d5a:	b930      	cbnz	r0, 8008d6a <__multiply+0x42>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	4b41      	ldr	r3, [pc, #260]	@ (8008e64 <__multiply+0x13c>)
 8008d60:	4841      	ldr	r0, [pc, #260]	@ (8008e68 <__multiply+0x140>)
 8008d62:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d66:	f001 fc0f 	bl	800a588 <__assert_func>
 8008d6a:	f100 0414 	add.w	r4, r0, #20
 8008d6e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008d72:	4623      	mov	r3, r4
 8008d74:	2200      	movs	r2, #0
 8008d76:	4573      	cmp	r3, lr
 8008d78:	d320      	bcc.n	8008dbc <__multiply+0x94>
 8008d7a:	f107 0814 	add.w	r8, r7, #20
 8008d7e:	f109 0114 	add.w	r1, r9, #20
 8008d82:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008d86:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008d8a:	9302      	str	r3, [sp, #8]
 8008d8c:	1beb      	subs	r3, r5, r7
 8008d8e:	3b15      	subs	r3, #21
 8008d90:	f023 0303 	bic.w	r3, r3, #3
 8008d94:	3304      	adds	r3, #4
 8008d96:	3715      	adds	r7, #21
 8008d98:	42bd      	cmp	r5, r7
 8008d9a:	bf38      	it	cc
 8008d9c:	2304      	movcc	r3, #4
 8008d9e:	9301      	str	r3, [sp, #4]
 8008da0:	9b02      	ldr	r3, [sp, #8]
 8008da2:	9103      	str	r1, [sp, #12]
 8008da4:	428b      	cmp	r3, r1
 8008da6:	d80c      	bhi.n	8008dc2 <__multiply+0x9a>
 8008da8:	2e00      	cmp	r6, #0
 8008daa:	dd03      	ble.n	8008db4 <__multiply+0x8c>
 8008dac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d055      	beq.n	8008e60 <__multiply+0x138>
 8008db4:	6106      	str	r6, [r0, #16]
 8008db6:	b005      	add	sp, #20
 8008db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dbc:	f843 2b04 	str.w	r2, [r3], #4
 8008dc0:	e7d9      	b.n	8008d76 <__multiply+0x4e>
 8008dc2:	f8b1 a000 	ldrh.w	sl, [r1]
 8008dc6:	f1ba 0f00 	cmp.w	sl, #0
 8008dca:	d01f      	beq.n	8008e0c <__multiply+0xe4>
 8008dcc:	46c4      	mov	ip, r8
 8008dce:	46a1      	mov	r9, r4
 8008dd0:	2700      	movs	r7, #0
 8008dd2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dd6:	f8d9 3000 	ldr.w	r3, [r9]
 8008dda:	fa1f fb82 	uxth.w	fp, r2
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	fb0a 330b 	mla	r3, sl, fp, r3
 8008de4:	443b      	add	r3, r7
 8008de6:	f8d9 7000 	ldr.w	r7, [r9]
 8008dea:	0c12      	lsrs	r2, r2, #16
 8008dec:	0c3f      	lsrs	r7, r7, #16
 8008dee:	fb0a 7202 	mla	r2, sl, r2, r7
 8008df2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dfc:	4565      	cmp	r5, ip
 8008dfe:	f849 3b04 	str.w	r3, [r9], #4
 8008e02:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008e06:	d8e4      	bhi.n	8008dd2 <__multiply+0xaa>
 8008e08:	9b01      	ldr	r3, [sp, #4]
 8008e0a:	50e7      	str	r7, [r4, r3]
 8008e0c:	9b03      	ldr	r3, [sp, #12]
 8008e0e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e12:	3104      	adds	r1, #4
 8008e14:	f1b9 0f00 	cmp.w	r9, #0
 8008e18:	d020      	beq.n	8008e5c <__multiply+0x134>
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	4647      	mov	r7, r8
 8008e1e:	46a4      	mov	ip, r4
 8008e20:	f04f 0a00 	mov.w	sl, #0
 8008e24:	f8b7 b000 	ldrh.w	fp, [r7]
 8008e28:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008e2c:	fb09 220b 	mla	r2, r9, fp, r2
 8008e30:	4452      	add	r2, sl
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e38:	f84c 3b04 	str.w	r3, [ip], #4
 8008e3c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008e40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e44:	f8bc 3000 	ldrh.w	r3, [ip]
 8008e48:	fb09 330a 	mla	r3, r9, sl, r3
 8008e4c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e50:	42bd      	cmp	r5, r7
 8008e52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e56:	d8e5      	bhi.n	8008e24 <__multiply+0xfc>
 8008e58:	9a01      	ldr	r2, [sp, #4]
 8008e5a:	50a3      	str	r3, [r4, r2]
 8008e5c:	3404      	adds	r4, #4
 8008e5e:	e79f      	b.n	8008da0 <__multiply+0x78>
 8008e60:	3e01      	subs	r6, #1
 8008e62:	e7a1      	b.n	8008da8 <__multiply+0x80>
 8008e64:	0800b6c5 	.word	0x0800b6c5
 8008e68:	0800b6d6 	.word	0x0800b6d6

08008e6c <__pow5mult>:
 8008e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e70:	4615      	mov	r5, r2
 8008e72:	f012 0203 	ands.w	r2, r2, #3
 8008e76:	4607      	mov	r7, r0
 8008e78:	460e      	mov	r6, r1
 8008e7a:	d007      	beq.n	8008e8c <__pow5mult+0x20>
 8008e7c:	4c25      	ldr	r4, [pc, #148]	@ (8008f14 <__pow5mult+0xa8>)
 8008e7e:	3a01      	subs	r2, #1
 8008e80:	2300      	movs	r3, #0
 8008e82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e86:	f7ff fe5d 	bl	8008b44 <__multadd>
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	10ad      	asrs	r5, r5, #2
 8008e8e:	d03d      	beq.n	8008f0c <__pow5mult+0xa0>
 8008e90:	69fc      	ldr	r4, [r7, #28]
 8008e92:	b97c      	cbnz	r4, 8008eb4 <__pow5mult+0x48>
 8008e94:	2010      	movs	r0, #16
 8008e96:	f7ff fd3d 	bl	8008914 <malloc>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	61f8      	str	r0, [r7, #28]
 8008e9e:	b928      	cbnz	r0, 8008eac <__pow5mult+0x40>
 8008ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8008f18 <__pow5mult+0xac>)
 8008ea2:	481e      	ldr	r0, [pc, #120]	@ (8008f1c <__pow5mult+0xb0>)
 8008ea4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ea8:	f001 fb6e 	bl	800a588 <__assert_func>
 8008eac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008eb0:	6004      	str	r4, [r0, #0]
 8008eb2:	60c4      	str	r4, [r0, #12]
 8008eb4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008eb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ebc:	b94c      	cbnz	r4, 8008ed2 <__pow5mult+0x66>
 8008ebe:	f240 2171 	movw	r1, #625	@ 0x271
 8008ec2:	4638      	mov	r0, r7
 8008ec4:	f7ff ff1a 	bl	8008cfc <__i2b>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ece:	4604      	mov	r4, r0
 8008ed0:	6003      	str	r3, [r0, #0]
 8008ed2:	f04f 0900 	mov.w	r9, #0
 8008ed6:	07eb      	lsls	r3, r5, #31
 8008ed8:	d50a      	bpl.n	8008ef0 <__pow5mult+0x84>
 8008eda:	4631      	mov	r1, r6
 8008edc:	4622      	mov	r2, r4
 8008ede:	4638      	mov	r0, r7
 8008ee0:	f7ff ff22 	bl	8008d28 <__multiply>
 8008ee4:	4631      	mov	r1, r6
 8008ee6:	4680      	mov	r8, r0
 8008ee8:	4638      	mov	r0, r7
 8008eea:	f7ff fe09 	bl	8008b00 <_Bfree>
 8008eee:	4646      	mov	r6, r8
 8008ef0:	106d      	asrs	r5, r5, #1
 8008ef2:	d00b      	beq.n	8008f0c <__pow5mult+0xa0>
 8008ef4:	6820      	ldr	r0, [r4, #0]
 8008ef6:	b938      	cbnz	r0, 8008f08 <__pow5mult+0x9c>
 8008ef8:	4622      	mov	r2, r4
 8008efa:	4621      	mov	r1, r4
 8008efc:	4638      	mov	r0, r7
 8008efe:	f7ff ff13 	bl	8008d28 <__multiply>
 8008f02:	6020      	str	r0, [r4, #0]
 8008f04:	f8c0 9000 	str.w	r9, [r0]
 8008f08:	4604      	mov	r4, r0
 8008f0a:	e7e4      	b.n	8008ed6 <__pow5mult+0x6a>
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f12:	bf00      	nop
 8008f14:	0800b7e8 	.word	0x0800b7e8
 8008f18:	0800b656 	.word	0x0800b656
 8008f1c:	0800b6d6 	.word	0x0800b6d6

08008f20 <__lshift>:
 8008f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f24:	460c      	mov	r4, r1
 8008f26:	6849      	ldr	r1, [r1, #4]
 8008f28:	6923      	ldr	r3, [r4, #16]
 8008f2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f2e:	68a3      	ldr	r3, [r4, #8]
 8008f30:	4607      	mov	r7, r0
 8008f32:	4691      	mov	r9, r2
 8008f34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f38:	f108 0601 	add.w	r6, r8, #1
 8008f3c:	42b3      	cmp	r3, r6
 8008f3e:	db0b      	blt.n	8008f58 <__lshift+0x38>
 8008f40:	4638      	mov	r0, r7
 8008f42:	f7ff fd9d 	bl	8008a80 <_Balloc>
 8008f46:	4605      	mov	r5, r0
 8008f48:	b948      	cbnz	r0, 8008f5e <__lshift+0x3e>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	4b28      	ldr	r3, [pc, #160]	@ (8008ff0 <__lshift+0xd0>)
 8008f4e:	4829      	ldr	r0, [pc, #164]	@ (8008ff4 <__lshift+0xd4>)
 8008f50:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f54:	f001 fb18 	bl	800a588 <__assert_func>
 8008f58:	3101      	adds	r1, #1
 8008f5a:	005b      	lsls	r3, r3, #1
 8008f5c:	e7ee      	b.n	8008f3c <__lshift+0x1c>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	f100 0114 	add.w	r1, r0, #20
 8008f64:	f100 0210 	add.w	r2, r0, #16
 8008f68:	4618      	mov	r0, r3
 8008f6a:	4553      	cmp	r3, sl
 8008f6c:	db33      	blt.n	8008fd6 <__lshift+0xb6>
 8008f6e:	6920      	ldr	r0, [r4, #16]
 8008f70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f74:	f104 0314 	add.w	r3, r4, #20
 8008f78:	f019 091f 	ands.w	r9, r9, #31
 8008f7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f84:	d02b      	beq.n	8008fde <__lshift+0xbe>
 8008f86:	f1c9 0e20 	rsb	lr, r9, #32
 8008f8a:	468a      	mov	sl, r1
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	6818      	ldr	r0, [r3, #0]
 8008f90:	fa00 f009 	lsl.w	r0, r0, r9
 8008f94:	4310      	orrs	r0, r2
 8008f96:	f84a 0b04 	str.w	r0, [sl], #4
 8008f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9e:	459c      	cmp	ip, r3
 8008fa0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008fa4:	d8f3      	bhi.n	8008f8e <__lshift+0x6e>
 8008fa6:	ebac 0304 	sub.w	r3, ip, r4
 8008faa:	3b15      	subs	r3, #21
 8008fac:	f023 0303 	bic.w	r3, r3, #3
 8008fb0:	3304      	adds	r3, #4
 8008fb2:	f104 0015 	add.w	r0, r4, #21
 8008fb6:	4560      	cmp	r0, ip
 8008fb8:	bf88      	it	hi
 8008fba:	2304      	movhi	r3, #4
 8008fbc:	50ca      	str	r2, [r1, r3]
 8008fbe:	b10a      	cbz	r2, 8008fc4 <__lshift+0xa4>
 8008fc0:	f108 0602 	add.w	r6, r8, #2
 8008fc4:	3e01      	subs	r6, #1
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	612e      	str	r6, [r5, #16]
 8008fca:	4621      	mov	r1, r4
 8008fcc:	f7ff fd98 	bl	8008b00 <_Bfree>
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fda:	3301      	adds	r3, #1
 8008fdc:	e7c5      	b.n	8008f6a <__lshift+0x4a>
 8008fde:	3904      	subs	r1, #4
 8008fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fe4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fe8:	459c      	cmp	ip, r3
 8008fea:	d8f9      	bhi.n	8008fe0 <__lshift+0xc0>
 8008fec:	e7ea      	b.n	8008fc4 <__lshift+0xa4>
 8008fee:	bf00      	nop
 8008ff0:	0800b6c5 	.word	0x0800b6c5
 8008ff4:	0800b6d6 	.word	0x0800b6d6

08008ff8 <__mcmp>:
 8008ff8:	690a      	ldr	r2, [r1, #16]
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	6900      	ldr	r0, [r0, #16]
 8008ffe:	1a80      	subs	r0, r0, r2
 8009000:	b530      	push	{r4, r5, lr}
 8009002:	d10e      	bne.n	8009022 <__mcmp+0x2a>
 8009004:	3314      	adds	r3, #20
 8009006:	3114      	adds	r1, #20
 8009008:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800900c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009010:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009014:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009018:	4295      	cmp	r5, r2
 800901a:	d003      	beq.n	8009024 <__mcmp+0x2c>
 800901c:	d205      	bcs.n	800902a <__mcmp+0x32>
 800901e:	f04f 30ff 	mov.w	r0, #4294967295
 8009022:	bd30      	pop	{r4, r5, pc}
 8009024:	42a3      	cmp	r3, r4
 8009026:	d3f3      	bcc.n	8009010 <__mcmp+0x18>
 8009028:	e7fb      	b.n	8009022 <__mcmp+0x2a>
 800902a:	2001      	movs	r0, #1
 800902c:	e7f9      	b.n	8009022 <__mcmp+0x2a>
	...

08009030 <__mdiff>:
 8009030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	4689      	mov	r9, r1
 8009036:	4606      	mov	r6, r0
 8009038:	4611      	mov	r1, r2
 800903a:	4648      	mov	r0, r9
 800903c:	4614      	mov	r4, r2
 800903e:	f7ff ffdb 	bl	8008ff8 <__mcmp>
 8009042:	1e05      	subs	r5, r0, #0
 8009044:	d112      	bne.n	800906c <__mdiff+0x3c>
 8009046:	4629      	mov	r1, r5
 8009048:	4630      	mov	r0, r6
 800904a:	f7ff fd19 	bl	8008a80 <_Balloc>
 800904e:	4602      	mov	r2, r0
 8009050:	b928      	cbnz	r0, 800905e <__mdiff+0x2e>
 8009052:	4b3f      	ldr	r3, [pc, #252]	@ (8009150 <__mdiff+0x120>)
 8009054:	f240 2137 	movw	r1, #567	@ 0x237
 8009058:	483e      	ldr	r0, [pc, #248]	@ (8009154 <__mdiff+0x124>)
 800905a:	f001 fa95 	bl	800a588 <__assert_func>
 800905e:	2301      	movs	r3, #1
 8009060:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009064:	4610      	mov	r0, r2
 8009066:	b003      	add	sp, #12
 8009068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800906c:	bfbc      	itt	lt
 800906e:	464b      	movlt	r3, r9
 8009070:	46a1      	movlt	r9, r4
 8009072:	4630      	mov	r0, r6
 8009074:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009078:	bfba      	itte	lt
 800907a:	461c      	movlt	r4, r3
 800907c:	2501      	movlt	r5, #1
 800907e:	2500      	movge	r5, #0
 8009080:	f7ff fcfe 	bl	8008a80 <_Balloc>
 8009084:	4602      	mov	r2, r0
 8009086:	b918      	cbnz	r0, 8009090 <__mdiff+0x60>
 8009088:	4b31      	ldr	r3, [pc, #196]	@ (8009150 <__mdiff+0x120>)
 800908a:	f240 2145 	movw	r1, #581	@ 0x245
 800908e:	e7e3      	b.n	8009058 <__mdiff+0x28>
 8009090:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009094:	6926      	ldr	r6, [r4, #16]
 8009096:	60c5      	str	r5, [r0, #12]
 8009098:	f109 0310 	add.w	r3, r9, #16
 800909c:	f109 0514 	add.w	r5, r9, #20
 80090a0:	f104 0e14 	add.w	lr, r4, #20
 80090a4:	f100 0b14 	add.w	fp, r0, #20
 80090a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80090ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80090b0:	9301      	str	r3, [sp, #4]
 80090b2:	46d9      	mov	r9, fp
 80090b4:	f04f 0c00 	mov.w	ip, #0
 80090b8:	9b01      	ldr	r3, [sp, #4]
 80090ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80090be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80090c2:	9301      	str	r3, [sp, #4]
 80090c4:	fa1f f38a 	uxth.w	r3, sl
 80090c8:	4619      	mov	r1, r3
 80090ca:	b283      	uxth	r3, r0
 80090cc:	1acb      	subs	r3, r1, r3
 80090ce:	0c00      	lsrs	r0, r0, #16
 80090d0:	4463      	add	r3, ip
 80090d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80090d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80090da:	b29b      	uxth	r3, r3
 80090dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80090e0:	4576      	cmp	r6, lr
 80090e2:	f849 3b04 	str.w	r3, [r9], #4
 80090e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090ea:	d8e5      	bhi.n	80090b8 <__mdiff+0x88>
 80090ec:	1b33      	subs	r3, r6, r4
 80090ee:	3b15      	subs	r3, #21
 80090f0:	f023 0303 	bic.w	r3, r3, #3
 80090f4:	3415      	adds	r4, #21
 80090f6:	3304      	adds	r3, #4
 80090f8:	42a6      	cmp	r6, r4
 80090fa:	bf38      	it	cc
 80090fc:	2304      	movcc	r3, #4
 80090fe:	441d      	add	r5, r3
 8009100:	445b      	add	r3, fp
 8009102:	461e      	mov	r6, r3
 8009104:	462c      	mov	r4, r5
 8009106:	4544      	cmp	r4, r8
 8009108:	d30e      	bcc.n	8009128 <__mdiff+0xf8>
 800910a:	f108 0103 	add.w	r1, r8, #3
 800910e:	1b49      	subs	r1, r1, r5
 8009110:	f021 0103 	bic.w	r1, r1, #3
 8009114:	3d03      	subs	r5, #3
 8009116:	45a8      	cmp	r8, r5
 8009118:	bf38      	it	cc
 800911a:	2100      	movcc	r1, #0
 800911c:	440b      	add	r3, r1
 800911e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009122:	b191      	cbz	r1, 800914a <__mdiff+0x11a>
 8009124:	6117      	str	r7, [r2, #16]
 8009126:	e79d      	b.n	8009064 <__mdiff+0x34>
 8009128:	f854 1b04 	ldr.w	r1, [r4], #4
 800912c:	46e6      	mov	lr, ip
 800912e:	0c08      	lsrs	r0, r1, #16
 8009130:	fa1c fc81 	uxtah	ip, ip, r1
 8009134:	4471      	add	r1, lr
 8009136:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800913a:	b289      	uxth	r1, r1
 800913c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009140:	f846 1b04 	str.w	r1, [r6], #4
 8009144:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009148:	e7dd      	b.n	8009106 <__mdiff+0xd6>
 800914a:	3f01      	subs	r7, #1
 800914c:	e7e7      	b.n	800911e <__mdiff+0xee>
 800914e:	bf00      	nop
 8009150:	0800b6c5 	.word	0x0800b6c5
 8009154:	0800b6d6 	.word	0x0800b6d6

08009158 <__ulp>:
 8009158:	b082      	sub	sp, #8
 800915a:	ed8d 0b00 	vstr	d0, [sp]
 800915e:	9a01      	ldr	r2, [sp, #4]
 8009160:	4b0f      	ldr	r3, [pc, #60]	@ (80091a0 <__ulp+0x48>)
 8009162:	4013      	ands	r3, r2
 8009164:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009168:	2b00      	cmp	r3, #0
 800916a:	dc08      	bgt.n	800917e <__ulp+0x26>
 800916c:	425b      	negs	r3, r3
 800916e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009172:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009176:	da04      	bge.n	8009182 <__ulp+0x2a>
 8009178:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800917c:	4113      	asrs	r3, r2
 800917e:	2200      	movs	r2, #0
 8009180:	e008      	b.n	8009194 <__ulp+0x3c>
 8009182:	f1a2 0314 	sub.w	r3, r2, #20
 8009186:	2b1e      	cmp	r3, #30
 8009188:	bfda      	itte	le
 800918a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800918e:	40da      	lsrle	r2, r3
 8009190:	2201      	movgt	r2, #1
 8009192:	2300      	movs	r3, #0
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	ec41 0b10 	vmov	d0, r0, r1
 800919c:	b002      	add	sp, #8
 800919e:	4770      	bx	lr
 80091a0:	7ff00000 	.word	0x7ff00000

080091a4 <__b2d>:
 80091a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091a8:	6906      	ldr	r6, [r0, #16]
 80091aa:	f100 0814 	add.w	r8, r0, #20
 80091ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80091b2:	1f37      	subs	r7, r6, #4
 80091b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80091b8:	4610      	mov	r0, r2
 80091ba:	f7ff fd53 	bl	8008c64 <__hi0bits>
 80091be:	f1c0 0320 	rsb	r3, r0, #32
 80091c2:	280a      	cmp	r0, #10
 80091c4:	600b      	str	r3, [r1, #0]
 80091c6:	491b      	ldr	r1, [pc, #108]	@ (8009234 <__b2d+0x90>)
 80091c8:	dc15      	bgt.n	80091f6 <__b2d+0x52>
 80091ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80091ce:	fa22 f30c 	lsr.w	r3, r2, ip
 80091d2:	45b8      	cmp	r8, r7
 80091d4:	ea43 0501 	orr.w	r5, r3, r1
 80091d8:	bf34      	ite	cc
 80091da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80091de:	2300      	movcs	r3, #0
 80091e0:	3015      	adds	r0, #21
 80091e2:	fa02 f000 	lsl.w	r0, r2, r0
 80091e6:	fa23 f30c 	lsr.w	r3, r3, ip
 80091ea:	4303      	orrs	r3, r0
 80091ec:	461c      	mov	r4, r3
 80091ee:	ec45 4b10 	vmov	d0, r4, r5
 80091f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091f6:	45b8      	cmp	r8, r7
 80091f8:	bf3a      	itte	cc
 80091fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80091fe:	f1a6 0708 	subcc.w	r7, r6, #8
 8009202:	2300      	movcs	r3, #0
 8009204:	380b      	subs	r0, #11
 8009206:	d012      	beq.n	800922e <__b2d+0x8a>
 8009208:	f1c0 0120 	rsb	r1, r0, #32
 800920c:	fa23 f401 	lsr.w	r4, r3, r1
 8009210:	4082      	lsls	r2, r0
 8009212:	4322      	orrs	r2, r4
 8009214:	4547      	cmp	r7, r8
 8009216:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800921a:	bf8c      	ite	hi
 800921c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009220:	2200      	movls	r2, #0
 8009222:	4083      	lsls	r3, r0
 8009224:	40ca      	lsrs	r2, r1
 8009226:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800922a:	4313      	orrs	r3, r2
 800922c:	e7de      	b.n	80091ec <__b2d+0x48>
 800922e:	ea42 0501 	orr.w	r5, r2, r1
 8009232:	e7db      	b.n	80091ec <__b2d+0x48>
 8009234:	3ff00000 	.word	0x3ff00000

08009238 <__d2b>:
 8009238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800923c:	460f      	mov	r7, r1
 800923e:	2101      	movs	r1, #1
 8009240:	ec59 8b10 	vmov	r8, r9, d0
 8009244:	4616      	mov	r6, r2
 8009246:	f7ff fc1b 	bl	8008a80 <_Balloc>
 800924a:	4604      	mov	r4, r0
 800924c:	b930      	cbnz	r0, 800925c <__d2b+0x24>
 800924e:	4602      	mov	r2, r0
 8009250:	4b23      	ldr	r3, [pc, #140]	@ (80092e0 <__d2b+0xa8>)
 8009252:	4824      	ldr	r0, [pc, #144]	@ (80092e4 <__d2b+0xac>)
 8009254:	f240 310f 	movw	r1, #783	@ 0x30f
 8009258:	f001 f996 	bl	800a588 <__assert_func>
 800925c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009264:	b10d      	cbz	r5, 800926a <__d2b+0x32>
 8009266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800926a:	9301      	str	r3, [sp, #4]
 800926c:	f1b8 0300 	subs.w	r3, r8, #0
 8009270:	d023      	beq.n	80092ba <__d2b+0x82>
 8009272:	4668      	mov	r0, sp
 8009274:	9300      	str	r3, [sp, #0]
 8009276:	f7ff fd14 	bl	8008ca2 <__lo0bits>
 800927a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800927e:	b1d0      	cbz	r0, 80092b6 <__d2b+0x7e>
 8009280:	f1c0 0320 	rsb	r3, r0, #32
 8009284:	fa02 f303 	lsl.w	r3, r2, r3
 8009288:	430b      	orrs	r3, r1
 800928a:	40c2      	lsrs	r2, r0
 800928c:	6163      	str	r3, [r4, #20]
 800928e:	9201      	str	r2, [sp, #4]
 8009290:	9b01      	ldr	r3, [sp, #4]
 8009292:	61a3      	str	r3, [r4, #24]
 8009294:	2b00      	cmp	r3, #0
 8009296:	bf0c      	ite	eq
 8009298:	2201      	moveq	r2, #1
 800929a:	2202      	movne	r2, #2
 800929c:	6122      	str	r2, [r4, #16]
 800929e:	b1a5      	cbz	r5, 80092ca <__d2b+0x92>
 80092a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80092a4:	4405      	add	r5, r0
 80092a6:	603d      	str	r5, [r7, #0]
 80092a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80092ac:	6030      	str	r0, [r6, #0]
 80092ae:	4620      	mov	r0, r4
 80092b0:	b003      	add	sp, #12
 80092b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092b6:	6161      	str	r1, [r4, #20]
 80092b8:	e7ea      	b.n	8009290 <__d2b+0x58>
 80092ba:	a801      	add	r0, sp, #4
 80092bc:	f7ff fcf1 	bl	8008ca2 <__lo0bits>
 80092c0:	9b01      	ldr	r3, [sp, #4]
 80092c2:	6163      	str	r3, [r4, #20]
 80092c4:	3020      	adds	r0, #32
 80092c6:	2201      	movs	r2, #1
 80092c8:	e7e8      	b.n	800929c <__d2b+0x64>
 80092ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80092d2:	6038      	str	r0, [r7, #0]
 80092d4:	6918      	ldr	r0, [r3, #16]
 80092d6:	f7ff fcc5 	bl	8008c64 <__hi0bits>
 80092da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092de:	e7e5      	b.n	80092ac <__d2b+0x74>
 80092e0:	0800b6c5 	.word	0x0800b6c5
 80092e4:	0800b6d6 	.word	0x0800b6d6

080092e8 <__ratio>:
 80092e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ec:	b085      	sub	sp, #20
 80092ee:	e9cd 1000 	strd	r1, r0, [sp]
 80092f2:	a902      	add	r1, sp, #8
 80092f4:	f7ff ff56 	bl	80091a4 <__b2d>
 80092f8:	9800      	ldr	r0, [sp, #0]
 80092fa:	a903      	add	r1, sp, #12
 80092fc:	ec55 4b10 	vmov	r4, r5, d0
 8009300:	f7ff ff50 	bl	80091a4 <__b2d>
 8009304:	9b01      	ldr	r3, [sp, #4]
 8009306:	6919      	ldr	r1, [r3, #16]
 8009308:	9b00      	ldr	r3, [sp, #0]
 800930a:	691b      	ldr	r3, [r3, #16]
 800930c:	1ac9      	subs	r1, r1, r3
 800930e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009312:	1a9b      	subs	r3, r3, r2
 8009314:	ec5b ab10 	vmov	sl, fp, d0
 8009318:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800931c:	2b00      	cmp	r3, #0
 800931e:	bfce      	itee	gt
 8009320:	462a      	movgt	r2, r5
 8009322:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009326:	465a      	movle	r2, fp
 8009328:	462f      	mov	r7, r5
 800932a:	46d9      	mov	r9, fp
 800932c:	bfcc      	ite	gt
 800932e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009332:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009336:	464b      	mov	r3, r9
 8009338:	4652      	mov	r2, sl
 800933a:	4620      	mov	r0, r4
 800933c:	4639      	mov	r1, r7
 800933e:	f7f7 faad 	bl	800089c <__aeabi_ddiv>
 8009342:	ec41 0b10 	vmov	d0, r0, r1
 8009346:	b005      	add	sp, #20
 8009348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800934c <__copybits>:
 800934c:	3901      	subs	r1, #1
 800934e:	b570      	push	{r4, r5, r6, lr}
 8009350:	1149      	asrs	r1, r1, #5
 8009352:	6914      	ldr	r4, [r2, #16]
 8009354:	3101      	adds	r1, #1
 8009356:	f102 0314 	add.w	r3, r2, #20
 800935a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800935e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009362:	1f05      	subs	r5, r0, #4
 8009364:	42a3      	cmp	r3, r4
 8009366:	d30c      	bcc.n	8009382 <__copybits+0x36>
 8009368:	1aa3      	subs	r3, r4, r2
 800936a:	3b11      	subs	r3, #17
 800936c:	f023 0303 	bic.w	r3, r3, #3
 8009370:	3211      	adds	r2, #17
 8009372:	42a2      	cmp	r2, r4
 8009374:	bf88      	it	hi
 8009376:	2300      	movhi	r3, #0
 8009378:	4418      	add	r0, r3
 800937a:	2300      	movs	r3, #0
 800937c:	4288      	cmp	r0, r1
 800937e:	d305      	bcc.n	800938c <__copybits+0x40>
 8009380:	bd70      	pop	{r4, r5, r6, pc}
 8009382:	f853 6b04 	ldr.w	r6, [r3], #4
 8009386:	f845 6f04 	str.w	r6, [r5, #4]!
 800938a:	e7eb      	b.n	8009364 <__copybits+0x18>
 800938c:	f840 3b04 	str.w	r3, [r0], #4
 8009390:	e7f4      	b.n	800937c <__copybits+0x30>

08009392 <__any_on>:
 8009392:	f100 0214 	add.w	r2, r0, #20
 8009396:	6900      	ldr	r0, [r0, #16]
 8009398:	114b      	asrs	r3, r1, #5
 800939a:	4298      	cmp	r0, r3
 800939c:	b510      	push	{r4, lr}
 800939e:	db11      	blt.n	80093c4 <__any_on+0x32>
 80093a0:	dd0a      	ble.n	80093b8 <__any_on+0x26>
 80093a2:	f011 011f 	ands.w	r1, r1, #31
 80093a6:	d007      	beq.n	80093b8 <__any_on+0x26>
 80093a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80093ac:	fa24 f001 	lsr.w	r0, r4, r1
 80093b0:	fa00 f101 	lsl.w	r1, r0, r1
 80093b4:	428c      	cmp	r4, r1
 80093b6:	d10b      	bne.n	80093d0 <__any_on+0x3e>
 80093b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80093bc:	4293      	cmp	r3, r2
 80093be:	d803      	bhi.n	80093c8 <__any_on+0x36>
 80093c0:	2000      	movs	r0, #0
 80093c2:	bd10      	pop	{r4, pc}
 80093c4:	4603      	mov	r3, r0
 80093c6:	e7f7      	b.n	80093b8 <__any_on+0x26>
 80093c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093cc:	2900      	cmp	r1, #0
 80093ce:	d0f5      	beq.n	80093bc <__any_on+0x2a>
 80093d0:	2001      	movs	r0, #1
 80093d2:	e7f6      	b.n	80093c2 <__any_on+0x30>

080093d4 <sulp>:
 80093d4:	b570      	push	{r4, r5, r6, lr}
 80093d6:	4604      	mov	r4, r0
 80093d8:	460d      	mov	r5, r1
 80093da:	ec45 4b10 	vmov	d0, r4, r5
 80093de:	4616      	mov	r6, r2
 80093e0:	f7ff feba 	bl	8009158 <__ulp>
 80093e4:	ec51 0b10 	vmov	r0, r1, d0
 80093e8:	b17e      	cbz	r6, 800940a <sulp+0x36>
 80093ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80093ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	dd09      	ble.n	800940a <sulp+0x36>
 80093f6:	051b      	lsls	r3, r3, #20
 80093f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80093fc:	2400      	movs	r4, #0
 80093fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009402:	4622      	mov	r2, r4
 8009404:	462b      	mov	r3, r5
 8009406:	f7f7 f91f 	bl	8000648 <__aeabi_dmul>
 800940a:	ec41 0b10 	vmov	d0, r0, r1
 800940e:	bd70      	pop	{r4, r5, r6, pc}

08009410 <_strtod_l>:
 8009410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009414:	b09f      	sub	sp, #124	@ 0x7c
 8009416:	460c      	mov	r4, r1
 8009418:	9217      	str	r2, [sp, #92]	@ 0x5c
 800941a:	2200      	movs	r2, #0
 800941c:	921a      	str	r2, [sp, #104]	@ 0x68
 800941e:	9005      	str	r0, [sp, #20]
 8009420:	f04f 0a00 	mov.w	sl, #0
 8009424:	f04f 0b00 	mov.w	fp, #0
 8009428:	460a      	mov	r2, r1
 800942a:	9219      	str	r2, [sp, #100]	@ 0x64
 800942c:	7811      	ldrb	r1, [r2, #0]
 800942e:	292b      	cmp	r1, #43	@ 0x2b
 8009430:	d04a      	beq.n	80094c8 <_strtod_l+0xb8>
 8009432:	d838      	bhi.n	80094a6 <_strtod_l+0x96>
 8009434:	290d      	cmp	r1, #13
 8009436:	d832      	bhi.n	800949e <_strtod_l+0x8e>
 8009438:	2908      	cmp	r1, #8
 800943a:	d832      	bhi.n	80094a2 <_strtod_l+0x92>
 800943c:	2900      	cmp	r1, #0
 800943e:	d03b      	beq.n	80094b8 <_strtod_l+0xa8>
 8009440:	2200      	movs	r2, #0
 8009442:	920e      	str	r2, [sp, #56]	@ 0x38
 8009444:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009446:	782a      	ldrb	r2, [r5, #0]
 8009448:	2a30      	cmp	r2, #48	@ 0x30
 800944a:	f040 80b2 	bne.w	80095b2 <_strtod_l+0x1a2>
 800944e:	786a      	ldrb	r2, [r5, #1]
 8009450:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009454:	2a58      	cmp	r2, #88	@ 0x58
 8009456:	d16e      	bne.n	8009536 <_strtod_l+0x126>
 8009458:	9302      	str	r3, [sp, #8]
 800945a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800945c:	9301      	str	r3, [sp, #4]
 800945e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009460:	9300      	str	r3, [sp, #0]
 8009462:	4a8f      	ldr	r2, [pc, #572]	@ (80096a0 <_strtod_l+0x290>)
 8009464:	9805      	ldr	r0, [sp, #20]
 8009466:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009468:	a919      	add	r1, sp, #100	@ 0x64
 800946a:	f001 f927 	bl	800a6bc <__gethex>
 800946e:	f010 060f 	ands.w	r6, r0, #15
 8009472:	4604      	mov	r4, r0
 8009474:	d005      	beq.n	8009482 <_strtod_l+0x72>
 8009476:	2e06      	cmp	r6, #6
 8009478:	d128      	bne.n	80094cc <_strtod_l+0xbc>
 800947a:	3501      	adds	r5, #1
 800947c:	2300      	movs	r3, #0
 800947e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009480:	930e      	str	r3, [sp, #56]	@ 0x38
 8009482:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009484:	2b00      	cmp	r3, #0
 8009486:	f040 858e 	bne.w	8009fa6 <_strtod_l+0xb96>
 800948a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800948c:	b1cb      	cbz	r3, 80094c2 <_strtod_l+0xb2>
 800948e:	4652      	mov	r2, sl
 8009490:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009494:	ec43 2b10 	vmov	d0, r2, r3
 8009498:	b01f      	add	sp, #124	@ 0x7c
 800949a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949e:	2920      	cmp	r1, #32
 80094a0:	d1ce      	bne.n	8009440 <_strtod_l+0x30>
 80094a2:	3201      	adds	r2, #1
 80094a4:	e7c1      	b.n	800942a <_strtod_l+0x1a>
 80094a6:	292d      	cmp	r1, #45	@ 0x2d
 80094a8:	d1ca      	bne.n	8009440 <_strtod_l+0x30>
 80094aa:	2101      	movs	r1, #1
 80094ac:	910e      	str	r1, [sp, #56]	@ 0x38
 80094ae:	1c51      	adds	r1, r2, #1
 80094b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80094b2:	7852      	ldrb	r2, [r2, #1]
 80094b4:	2a00      	cmp	r2, #0
 80094b6:	d1c5      	bne.n	8009444 <_strtod_l+0x34>
 80094b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80094ba:	9419      	str	r4, [sp, #100]	@ 0x64
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f040 8570 	bne.w	8009fa2 <_strtod_l+0xb92>
 80094c2:	4652      	mov	r2, sl
 80094c4:	465b      	mov	r3, fp
 80094c6:	e7e5      	b.n	8009494 <_strtod_l+0x84>
 80094c8:	2100      	movs	r1, #0
 80094ca:	e7ef      	b.n	80094ac <_strtod_l+0x9c>
 80094cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80094ce:	b13a      	cbz	r2, 80094e0 <_strtod_l+0xd0>
 80094d0:	2135      	movs	r1, #53	@ 0x35
 80094d2:	a81c      	add	r0, sp, #112	@ 0x70
 80094d4:	f7ff ff3a 	bl	800934c <__copybits>
 80094d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094da:	9805      	ldr	r0, [sp, #20]
 80094dc:	f7ff fb10 	bl	8008b00 <_Bfree>
 80094e0:	3e01      	subs	r6, #1
 80094e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80094e4:	2e04      	cmp	r6, #4
 80094e6:	d806      	bhi.n	80094f6 <_strtod_l+0xe6>
 80094e8:	e8df f006 	tbb	[pc, r6]
 80094ec:	201d0314 	.word	0x201d0314
 80094f0:	14          	.byte	0x14
 80094f1:	00          	.byte	0x00
 80094f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80094f6:	05e1      	lsls	r1, r4, #23
 80094f8:	bf48      	it	mi
 80094fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80094fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009502:	0d1b      	lsrs	r3, r3, #20
 8009504:	051b      	lsls	r3, r3, #20
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1bb      	bne.n	8009482 <_strtod_l+0x72>
 800950a:	f7fe fb2d 	bl	8007b68 <__errno>
 800950e:	2322      	movs	r3, #34	@ 0x22
 8009510:	6003      	str	r3, [r0, #0]
 8009512:	e7b6      	b.n	8009482 <_strtod_l+0x72>
 8009514:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009518:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800951c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009520:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009524:	e7e7      	b.n	80094f6 <_strtod_l+0xe6>
 8009526:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80096a8 <_strtod_l+0x298>
 800952a:	e7e4      	b.n	80094f6 <_strtod_l+0xe6>
 800952c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009530:	f04f 3aff 	mov.w	sl, #4294967295
 8009534:	e7df      	b.n	80094f6 <_strtod_l+0xe6>
 8009536:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	9219      	str	r2, [sp, #100]	@ 0x64
 800953c:	785b      	ldrb	r3, [r3, #1]
 800953e:	2b30      	cmp	r3, #48	@ 0x30
 8009540:	d0f9      	beq.n	8009536 <_strtod_l+0x126>
 8009542:	2b00      	cmp	r3, #0
 8009544:	d09d      	beq.n	8009482 <_strtod_l+0x72>
 8009546:	2301      	movs	r3, #1
 8009548:	2700      	movs	r7, #0
 800954a:	9308      	str	r3, [sp, #32]
 800954c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800954e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009550:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009552:	46b9      	mov	r9, r7
 8009554:	220a      	movs	r2, #10
 8009556:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009558:	7805      	ldrb	r5, [r0, #0]
 800955a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800955e:	b2d9      	uxtb	r1, r3
 8009560:	2909      	cmp	r1, #9
 8009562:	d928      	bls.n	80095b6 <_strtod_l+0x1a6>
 8009564:	494f      	ldr	r1, [pc, #316]	@ (80096a4 <_strtod_l+0x294>)
 8009566:	2201      	movs	r2, #1
 8009568:	f000 ffd6 	bl	800a518 <strncmp>
 800956c:	2800      	cmp	r0, #0
 800956e:	d032      	beq.n	80095d6 <_strtod_l+0x1c6>
 8009570:	2000      	movs	r0, #0
 8009572:	462a      	mov	r2, r5
 8009574:	900a      	str	r0, [sp, #40]	@ 0x28
 8009576:	464d      	mov	r5, r9
 8009578:	4603      	mov	r3, r0
 800957a:	2a65      	cmp	r2, #101	@ 0x65
 800957c:	d001      	beq.n	8009582 <_strtod_l+0x172>
 800957e:	2a45      	cmp	r2, #69	@ 0x45
 8009580:	d114      	bne.n	80095ac <_strtod_l+0x19c>
 8009582:	b91d      	cbnz	r5, 800958c <_strtod_l+0x17c>
 8009584:	9a08      	ldr	r2, [sp, #32]
 8009586:	4302      	orrs	r2, r0
 8009588:	d096      	beq.n	80094b8 <_strtod_l+0xa8>
 800958a:	2500      	movs	r5, #0
 800958c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800958e:	1c62      	adds	r2, r4, #1
 8009590:	9219      	str	r2, [sp, #100]	@ 0x64
 8009592:	7862      	ldrb	r2, [r4, #1]
 8009594:	2a2b      	cmp	r2, #43	@ 0x2b
 8009596:	d07a      	beq.n	800968e <_strtod_l+0x27e>
 8009598:	2a2d      	cmp	r2, #45	@ 0x2d
 800959a:	d07e      	beq.n	800969a <_strtod_l+0x28a>
 800959c:	f04f 0c00 	mov.w	ip, #0
 80095a0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80095a4:	2909      	cmp	r1, #9
 80095a6:	f240 8085 	bls.w	80096b4 <_strtod_l+0x2a4>
 80095aa:	9419      	str	r4, [sp, #100]	@ 0x64
 80095ac:	f04f 0800 	mov.w	r8, #0
 80095b0:	e0a5      	b.n	80096fe <_strtod_l+0x2ee>
 80095b2:	2300      	movs	r3, #0
 80095b4:	e7c8      	b.n	8009548 <_strtod_l+0x138>
 80095b6:	f1b9 0f08 	cmp.w	r9, #8
 80095ba:	bfd8      	it	le
 80095bc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80095be:	f100 0001 	add.w	r0, r0, #1
 80095c2:	bfda      	itte	le
 80095c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80095c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80095ca:	fb02 3707 	mlagt	r7, r2, r7, r3
 80095ce:	f109 0901 	add.w	r9, r9, #1
 80095d2:	9019      	str	r0, [sp, #100]	@ 0x64
 80095d4:	e7bf      	b.n	8009556 <_strtod_l+0x146>
 80095d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095d8:	1c5a      	adds	r2, r3, #1
 80095da:	9219      	str	r2, [sp, #100]	@ 0x64
 80095dc:	785a      	ldrb	r2, [r3, #1]
 80095de:	f1b9 0f00 	cmp.w	r9, #0
 80095e2:	d03b      	beq.n	800965c <_strtod_l+0x24c>
 80095e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095e6:	464d      	mov	r5, r9
 80095e8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80095ec:	2b09      	cmp	r3, #9
 80095ee:	d912      	bls.n	8009616 <_strtod_l+0x206>
 80095f0:	2301      	movs	r3, #1
 80095f2:	e7c2      	b.n	800957a <_strtod_l+0x16a>
 80095f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095f6:	1c5a      	adds	r2, r3, #1
 80095f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80095fa:	785a      	ldrb	r2, [r3, #1]
 80095fc:	3001      	adds	r0, #1
 80095fe:	2a30      	cmp	r2, #48	@ 0x30
 8009600:	d0f8      	beq.n	80095f4 <_strtod_l+0x1e4>
 8009602:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009606:	2b08      	cmp	r3, #8
 8009608:	f200 84d2 	bhi.w	8009fb0 <_strtod_l+0xba0>
 800960c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800960e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009610:	2000      	movs	r0, #0
 8009612:	930c      	str	r3, [sp, #48]	@ 0x30
 8009614:	4605      	mov	r5, r0
 8009616:	3a30      	subs	r2, #48	@ 0x30
 8009618:	f100 0301 	add.w	r3, r0, #1
 800961c:	d018      	beq.n	8009650 <_strtod_l+0x240>
 800961e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009620:	4419      	add	r1, r3
 8009622:	910a      	str	r1, [sp, #40]	@ 0x28
 8009624:	462e      	mov	r6, r5
 8009626:	f04f 0e0a 	mov.w	lr, #10
 800962a:	1c71      	adds	r1, r6, #1
 800962c:	eba1 0c05 	sub.w	ip, r1, r5
 8009630:	4563      	cmp	r3, ip
 8009632:	dc15      	bgt.n	8009660 <_strtod_l+0x250>
 8009634:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009638:	182b      	adds	r3, r5, r0
 800963a:	2b08      	cmp	r3, #8
 800963c:	f105 0501 	add.w	r5, r5, #1
 8009640:	4405      	add	r5, r0
 8009642:	dc1a      	bgt.n	800967a <_strtod_l+0x26a>
 8009644:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009646:	230a      	movs	r3, #10
 8009648:	fb03 2301 	mla	r3, r3, r1, r2
 800964c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800964e:	2300      	movs	r3, #0
 8009650:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009652:	1c51      	adds	r1, r2, #1
 8009654:	9119      	str	r1, [sp, #100]	@ 0x64
 8009656:	7852      	ldrb	r2, [r2, #1]
 8009658:	4618      	mov	r0, r3
 800965a:	e7c5      	b.n	80095e8 <_strtod_l+0x1d8>
 800965c:	4648      	mov	r0, r9
 800965e:	e7ce      	b.n	80095fe <_strtod_l+0x1ee>
 8009660:	2e08      	cmp	r6, #8
 8009662:	dc05      	bgt.n	8009670 <_strtod_l+0x260>
 8009664:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009666:	fb0e f606 	mul.w	r6, lr, r6
 800966a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800966c:	460e      	mov	r6, r1
 800966e:	e7dc      	b.n	800962a <_strtod_l+0x21a>
 8009670:	2910      	cmp	r1, #16
 8009672:	bfd8      	it	le
 8009674:	fb0e f707 	mulle.w	r7, lr, r7
 8009678:	e7f8      	b.n	800966c <_strtod_l+0x25c>
 800967a:	2b0f      	cmp	r3, #15
 800967c:	bfdc      	itt	le
 800967e:	230a      	movle	r3, #10
 8009680:	fb03 2707 	mlale	r7, r3, r7, r2
 8009684:	e7e3      	b.n	800964e <_strtod_l+0x23e>
 8009686:	2300      	movs	r3, #0
 8009688:	930a      	str	r3, [sp, #40]	@ 0x28
 800968a:	2301      	movs	r3, #1
 800968c:	e77a      	b.n	8009584 <_strtod_l+0x174>
 800968e:	f04f 0c00 	mov.w	ip, #0
 8009692:	1ca2      	adds	r2, r4, #2
 8009694:	9219      	str	r2, [sp, #100]	@ 0x64
 8009696:	78a2      	ldrb	r2, [r4, #2]
 8009698:	e782      	b.n	80095a0 <_strtod_l+0x190>
 800969a:	f04f 0c01 	mov.w	ip, #1
 800969e:	e7f8      	b.n	8009692 <_strtod_l+0x282>
 80096a0:	0800b8fc 	.word	0x0800b8fc
 80096a4:	0800b72f 	.word	0x0800b72f
 80096a8:	7ff00000 	.word	0x7ff00000
 80096ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096ae:	1c51      	adds	r1, r2, #1
 80096b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80096b2:	7852      	ldrb	r2, [r2, #1]
 80096b4:	2a30      	cmp	r2, #48	@ 0x30
 80096b6:	d0f9      	beq.n	80096ac <_strtod_l+0x29c>
 80096b8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80096bc:	2908      	cmp	r1, #8
 80096be:	f63f af75 	bhi.w	80095ac <_strtod_l+0x19c>
 80096c2:	3a30      	subs	r2, #48	@ 0x30
 80096c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80096c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80096ca:	f04f 080a 	mov.w	r8, #10
 80096ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096d0:	1c56      	adds	r6, r2, #1
 80096d2:	9619      	str	r6, [sp, #100]	@ 0x64
 80096d4:	7852      	ldrb	r2, [r2, #1]
 80096d6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80096da:	f1be 0f09 	cmp.w	lr, #9
 80096de:	d939      	bls.n	8009754 <_strtod_l+0x344>
 80096e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80096e2:	1a76      	subs	r6, r6, r1
 80096e4:	2e08      	cmp	r6, #8
 80096e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80096ea:	dc03      	bgt.n	80096f4 <_strtod_l+0x2e4>
 80096ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096ee:	4588      	cmp	r8, r1
 80096f0:	bfa8      	it	ge
 80096f2:	4688      	movge	r8, r1
 80096f4:	f1bc 0f00 	cmp.w	ip, #0
 80096f8:	d001      	beq.n	80096fe <_strtod_l+0x2ee>
 80096fa:	f1c8 0800 	rsb	r8, r8, #0
 80096fe:	2d00      	cmp	r5, #0
 8009700:	d14e      	bne.n	80097a0 <_strtod_l+0x390>
 8009702:	9908      	ldr	r1, [sp, #32]
 8009704:	4308      	orrs	r0, r1
 8009706:	f47f aebc 	bne.w	8009482 <_strtod_l+0x72>
 800970a:	2b00      	cmp	r3, #0
 800970c:	f47f aed4 	bne.w	80094b8 <_strtod_l+0xa8>
 8009710:	2a69      	cmp	r2, #105	@ 0x69
 8009712:	d028      	beq.n	8009766 <_strtod_l+0x356>
 8009714:	dc25      	bgt.n	8009762 <_strtod_l+0x352>
 8009716:	2a49      	cmp	r2, #73	@ 0x49
 8009718:	d025      	beq.n	8009766 <_strtod_l+0x356>
 800971a:	2a4e      	cmp	r2, #78	@ 0x4e
 800971c:	f47f aecc 	bne.w	80094b8 <_strtod_l+0xa8>
 8009720:	499a      	ldr	r1, [pc, #616]	@ (800998c <_strtod_l+0x57c>)
 8009722:	a819      	add	r0, sp, #100	@ 0x64
 8009724:	f001 f9ec 	bl	800ab00 <__match>
 8009728:	2800      	cmp	r0, #0
 800972a:	f43f aec5 	beq.w	80094b8 <_strtod_l+0xa8>
 800972e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	2b28      	cmp	r3, #40	@ 0x28
 8009734:	d12e      	bne.n	8009794 <_strtod_l+0x384>
 8009736:	4996      	ldr	r1, [pc, #600]	@ (8009990 <_strtod_l+0x580>)
 8009738:	aa1c      	add	r2, sp, #112	@ 0x70
 800973a:	a819      	add	r0, sp, #100	@ 0x64
 800973c:	f001 f9f4 	bl	800ab28 <__hexnan>
 8009740:	2805      	cmp	r0, #5
 8009742:	d127      	bne.n	8009794 <_strtod_l+0x384>
 8009744:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009746:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800974a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800974e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009752:	e696      	b.n	8009482 <_strtod_l+0x72>
 8009754:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009756:	fb08 2101 	mla	r1, r8, r1, r2
 800975a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800975e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009760:	e7b5      	b.n	80096ce <_strtod_l+0x2be>
 8009762:	2a6e      	cmp	r2, #110	@ 0x6e
 8009764:	e7da      	b.n	800971c <_strtod_l+0x30c>
 8009766:	498b      	ldr	r1, [pc, #556]	@ (8009994 <_strtod_l+0x584>)
 8009768:	a819      	add	r0, sp, #100	@ 0x64
 800976a:	f001 f9c9 	bl	800ab00 <__match>
 800976e:	2800      	cmp	r0, #0
 8009770:	f43f aea2 	beq.w	80094b8 <_strtod_l+0xa8>
 8009774:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009776:	4988      	ldr	r1, [pc, #544]	@ (8009998 <_strtod_l+0x588>)
 8009778:	3b01      	subs	r3, #1
 800977a:	a819      	add	r0, sp, #100	@ 0x64
 800977c:	9319      	str	r3, [sp, #100]	@ 0x64
 800977e:	f001 f9bf 	bl	800ab00 <__match>
 8009782:	b910      	cbnz	r0, 800978a <_strtod_l+0x37a>
 8009784:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009786:	3301      	adds	r3, #1
 8009788:	9319      	str	r3, [sp, #100]	@ 0x64
 800978a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80099a8 <_strtod_l+0x598>
 800978e:	f04f 0a00 	mov.w	sl, #0
 8009792:	e676      	b.n	8009482 <_strtod_l+0x72>
 8009794:	4881      	ldr	r0, [pc, #516]	@ (800999c <_strtod_l+0x58c>)
 8009796:	f000 feef 	bl	800a578 <nan>
 800979a:	ec5b ab10 	vmov	sl, fp, d0
 800979e:	e670      	b.n	8009482 <_strtod_l+0x72>
 80097a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097a2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80097a4:	eba8 0303 	sub.w	r3, r8, r3
 80097a8:	f1b9 0f00 	cmp.w	r9, #0
 80097ac:	bf08      	it	eq
 80097ae:	46a9      	moveq	r9, r5
 80097b0:	2d10      	cmp	r5, #16
 80097b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b4:	462c      	mov	r4, r5
 80097b6:	bfa8      	it	ge
 80097b8:	2410      	movge	r4, #16
 80097ba:	f7f6 fecb 	bl	8000554 <__aeabi_ui2d>
 80097be:	2d09      	cmp	r5, #9
 80097c0:	4682      	mov	sl, r0
 80097c2:	468b      	mov	fp, r1
 80097c4:	dc13      	bgt.n	80097ee <_strtod_l+0x3de>
 80097c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f43f ae5a 	beq.w	8009482 <_strtod_l+0x72>
 80097ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097d0:	dd78      	ble.n	80098c4 <_strtod_l+0x4b4>
 80097d2:	2b16      	cmp	r3, #22
 80097d4:	dc5f      	bgt.n	8009896 <_strtod_l+0x486>
 80097d6:	4972      	ldr	r1, [pc, #456]	@ (80099a0 <_strtod_l+0x590>)
 80097d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097e0:	4652      	mov	r2, sl
 80097e2:	465b      	mov	r3, fp
 80097e4:	f7f6 ff30 	bl	8000648 <__aeabi_dmul>
 80097e8:	4682      	mov	sl, r0
 80097ea:	468b      	mov	fp, r1
 80097ec:	e649      	b.n	8009482 <_strtod_l+0x72>
 80097ee:	4b6c      	ldr	r3, [pc, #432]	@ (80099a0 <_strtod_l+0x590>)
 80097f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80097f8:	f7f6 ff26 	bl	8000648 <__aeabi_dmul>
 80097fc:	4682      	mov	sl, r0
 80097fe:	4638      	mov	r0, r7
 8009800:	468b      	mov	fp, r1
 8009802:	f7f6 fea7 	bl	8000554 <__aeabi_ui2d>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	4650      	mov	r0, sl
 800980c:	4659      	mov	r1, fp
 800980e:	f7f6 fd65 	bl	80002dc <__adddf3>
 8009812:	2d0f      	cmp	r5, #15
 8009814:	4682      	mov	sl, r0
 8009816:	468b      	mov	fp, r1
 8009818:	ddd5      	ble.n	80097c6 <_strtod_l+0x3b6>
 800981a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800981c:	1b2c      	subs	r4, r5, r4
 800981e:	441c      	add	r4, r3
 8009820:	2c00      	cmp	r4, #0
 8009822:	f340 8093 	ble.w	800994c <_strtod_l+0x53c>
 8009826:	f014 030f 	ands.w	r3, r4, #15
 800982a:	d00a      	beq.n	8009842 <_strtod_l+0x432>
 800982c:	495c      	ldr	r1, [pc, #368]	@ (80099a0 <_strtod_l+0x590>)
 800982e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009832:	4652      	mov	r2, sl
 8009834:	465b      	mov	r3, fp
 8009836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800983a:	f7f6 ff05 	bl	8000648 <__aeabi_dmul>
 800983e:	4682      	mov	sl, r0
 8009840:	468b      	mov	fp, r1
 8009842:	f034 040f 	bics.w	r4, r4, #15
 8009846:	d073      	beq.n	8009930 <_strtod_l+0x520>
 8009848:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800984c:	dd49      	ble.n	80098e2 <_strtod_l+0x4d2>
 800984e:	2400      	movs	r4, #0
 8009850:	46a0      	mov	r8, r4
 8009852:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009854:	46a1      	mov	r9, r4
 8009856:	9a05      	ldr	r2, [sp, #20]
 8009858:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80099a8 <_strtod_l+0x598>
 800985c:	2322      	movs	r3, #34	@ 0x22
 800985e:	6013      	str	r3, [r2, #0]
 8009860:	f04f 0a00 	mov.w	sl, #0
 8009864:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009866:	2b00      	cmp	r3, #0
 8009868:	f43f ae0b 	beq.w	8009482 <_strtod_l+0x72>
 800986c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800986e:	9805      	ldr	r0, [sp, #20]
 8009870:	f7ff f946 	bl	8008b00 <_Bfree>
 8009874:	9805      	ldr	r0, [sp, #20]
 8009876:	4649      	mov	r1, r9
 8009878:	f7ff f942 	bl	8008b00 <_Bfree>
 800987c:	9805      	ldr	r0, [sp, #20]
 800987e:	4641      	mov	r1, r8
 8009880:	f7ff f93e 	bl	8008b00 <_Bfree>
 8009884:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009886:	9805      	ldr	r0, [sp, #20]
 8009888:	f7ff f93a 	bl	8008b00 <_Bfree>
 800988c:	9805      	ldr	r0, [sp, #20]
 800988e:	4621      	mov	r1, r4
 8009890:	f7ff f936 	bl	8008b00 <_Bfree>
 8009894:	e5f5      	b.n	8009482 <_strtod_l+0x72>
 8009896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009898:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800989c:	4293      	cmp	r3, r2
 800989e:	dbbc      	blt.n	800981a <_strtod_l+0x40a>
 80098a0:	4c3f      	ldr	r4, [pc, #252]	@ (80099a0 <_strtod_l+0x590>)
 80098a2:	f1c5 050f 	rsb	r5, r5, #15
 80098a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80098aa:	4652      	mov	r2, sl
 80098ac:	465b      	mov	r3, fp
 80098ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098b2:	f7f6 fec9 	bl	8000648 <__aeabi_dmul>
 80098b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b8:	1b5d      	subs	r5, r3, r5
 80098ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80098be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098c2:	e78f      	b.n	80097e4 <_strtod_l+0x3d4>
 80098c4:	3316      	adds	r3, #22
 80098c6:	dba8      	blt.n	800981a <_strtod_l+0x40a>
 80098c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ca:	eba3 0808 	sub.w	r8, r3, r8
 80098ce:	4b34      	ldr	r3, [pc, #208]	@ (80099a0 <_strtod_l+0x590>)
 80098d0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80098d4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80098d8:	4650      	mov	r0, sl
 80098da:	4659      	mov	r1, fp
 80098dc:	f7f6 ffde 	bl	800089c <__aeabi_ddiv>
 80098e0:	e782      	b.n	80097e8 <_strtod_l+0x3d8>
 80098e2:	2300      	movs	r3, #0
 80098e4:	4f2f      	ldr	r7, [pc, #188]	@ (80099a4 <_strtod_l+0x594>)
 80098e6:	1124      	asrs	r4, r4, #4
 80098e8:	4650      	mov	r0, sl
 80098ea:	4659      	mov	r1, fp
 80098ec:	461e      	mov	r6, r3
 80098ee:	2c01      	cmp	r4, #1
 80098f0:	dc21      	bgt.n	8009936 <_strtod_l+0x526>
 80098f2:	b10b      	cbz	r3, 80098f8 <_strtod_l+0x4e8>
 80098f4:	4682      	mov	sl, r0
 80098f6:	468b      	mov	fp, r1
 80098f8:	492a      	ldr	r1, [pc, #168]	@ (80099a4 <_strtod_l+0x594>)
 80098fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80098fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009902:	4652      	mov	r2, sl
 8009904:	465b      	mov	r3, fp
 8009906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800990a:	f7f6 fe9d 	bl	8000648 <__aeabi_dmul>
 800990e:	4b26      	ldr	r3, [pc, #152]	@ (80099a8 <_strtod_l+0x598>)
 8009910:	460a      	mov	r2, r1
 8009912:	400b      	ands	r3, r1
 8009914:	4925      	ldr	r1, [pc, #148]	@ (80099ac <_strtod_l+0x59c>)
 8009916:	428b      	cmp	r3, r1
 8009918:	4682      	mov	sl, r0
 800991a:	d898      	bhi.n	800984e <_strtod_l+0x43e>
 800991c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009920:	428b      	cmp	r3, r1
 8009922:	bf86      	itte	hi
 8009924:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80099b0 <_strtod_l+0x5a0>
 8009928:	f04f 3aff 	movhi.w	sl, #4294967295
 800992c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009930:	2300      	movs	r3, #0
 8009932:	9308      	str	r3, [sp, #32]
 8009934:	e076      	b.n	8009a24 <_strtod_l+0x614>
 8009936:	07e2      	lsls	r2, r4, #31
 8009938:	d504      	bpl.n	8009944 <_strtod_l+0x534>
 800993a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800993e:	f7f6 fe83 	bl	8000648 <__aeabi_dmul>
 8009942:	2301      	movs	r3, #1
 8009944:	3601      	adds	r6, #1
 8009946:	1064      	asrs	r4, r4, #1
 8009948:	3708      	adds	r7, #8
 800994a:	e7d0      	b.n	80098ee <_strtod_l+0x4de>
 800994c:	d0f0      	beq.n	8009930 <_strtod_l+0x520>
 800994e:	4264      	negs	r4, r4
 8009950:	f014 020f 	ands.w	r2, r4, #15
 8009954:	d00a      	beq.n	800996c <_strtod_l+0x55c>
 8009956:	4b12      	ldr	r3, [pc, #72]	@ (80099a0 <_strtod_l+0x590>)
 8009958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800995c:	4650      	mov	r0, sl
 800995e:	4659      	mov	r1, fp
 8009960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009964:	f7f6 ff9a 	bl	800089c <__aeabi_ddiv>
 8009968:	4682      	mov	sl, r0
 800996a:	468b      	mov	fp, r1
 800996c:	1124      	asrs	r4, r4, #4
 800996e:	d0df      	beq.n	8009930 <_strtod_l+0x520>
 8009970:	2c1f      	cmp	r4, #31
 8009972:	dd1f      	ble.n	80099b4 <_strtod_l+0x5a4>
 8009974:	2400      	movs	r4, #0
 8009976:	46a0      	mov	r8, r4
 8009978:	940b      	str	r4, [sp, #44]	@ 0x2c
 800997a:	46a1      	mov	r9, r4
 800997c:	9a05      	ldr	r2, [sp, #20]
 800997e:	2322      	movs	r3, #34	@ 0x22
 8009980:	f04f 0a00 	mov.w	sl, #0
 8009984:	f04f 0b00 	mov.w	fp, #0
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	e76b      	b.n	8009864 <_strtod_l+0x454>
 800998c:	0800b61d 	.word	0x0800b61d
 8009990:	0800b8e8 	.word	0x0800b8e8
 8009994:	0800b615 	.word	0x0800b615
 8009998:	0800b64c 	.word	0x0800b64c
 800999c:	0800b785 	.word	0x0800b785
 80099a0:	0800b820 	.word	0x0800b820
 80099a4:	0800b7f8 	.word	0x0800b7f8
 80099a8:	7ff00000 	.word	0x7ff00000
 80099ac:	7ca00000 	.word	0x7ca00000
 80099b0:	7fefffff 	.word	0x7fefffff
 80099b4:	f014 0310 	ands.w	r3, r4, #16
 80099b8:	bf18      	it	ne
 80099ba:	236a      	movne	r3, #106	@ 0x6a
 80099bc:	4ea9      	ldr	r6, [pc, #676]	@ (8009c64 <_strtod_l+0x854>)
 80099be:	9308      	str	r3, [sp, #32]
 80099c0:	4650      	mov	r0, sl
 80099c2:	4659      	mov	r1, fp
 80099c4:	2300      	movs	r3, #0
 80099c6:	07e7      	lsls	r7, r4, #31
 80099c8:	d504      	bpl.n	80099d4 <_strtod_l+0x5c4>
 80099ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80099ce:	f7f6 fe3b 	bl	8000648 <__aeabi_dmul>
 80099d2:	2301      	movs	r3, #1
 80099d4:	1064      	asrs	r4, r4, #1
 80099d6:	f106 0608 	add.w	r6, r6, #8
 80099da:	d1f4      	bne.n	80099c6 <_strtod_l+0x5b6>
 80099dc:	b10b      	cbz	r3, 80099e2 <_strtod_l+0x5d2>
 80099de:	4682      	mov	sl, r0
 80099e0:	468b      	mov	fp, r1
 80099e2:	9b08      	ldr	r3, [sp, #32]
 80099e4:	b1b3      	cbz	r3, 8009a14 <_strtod_l+0x604>
 80099e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80099ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	4659      	mov	r1, fp
 80099f2:	dd0f      	ble.n	8009a14 <_strtod_l+0x604>
 80099f4:	2b1f      	cmp	r3, #31
 80099f6:	dd56      	ble.n	8009aa6 <_strtod_l+0x696>
 80099f8:	2b34      	cmp	r3, #52	@ 0x34
 80099fa:	bfde      	ittt	le
 80099fc:	f04f 33ff 	movle.w	r3, #4294967295
 8009a00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009a04:	4093      	lslle	r3, r2
 8009a06:	f04f 0a00 	mov.w	sl, #0
 8009a0a:	bfcc      	ite	gt
 8009a0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009a10:	ea03 0b01 	andle.w	fp, r3, r1
 8009a14:	2200      	movs	r2, #0
 8009a16:	2300      	movs	r3, #0
 8009a18:	4650      	mov	r0, sl
 8009a1a:	4659      	mov	r1, fp
 8009a1c:	f7f7 f87c 	bl	8000b18 <__aeabi_dcmpeq>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d1a7      	bne.n	8009974 <_strtod_l+0x564>
 8009a24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009a2a:	9805      	ldr	r0, [sp, #20]
 8009a2c:	462b      	mov	r3, r5
 8009a2e:	464a      	mov	r2, r9
 8009a30:	f7ff f8ce 	bl	8008bd0 <__s2b>
 8009a34:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f43f af09 	beq.w	800984e <_strtod_l+0x43e>
 8009a3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a40:	2a00      	cmp	r2, #0
 8009a42:	eba3 0308 	sub.w	r3, r3, r8
 8009a46:	bfa8      	it	ge
 8009a48:	2300      	movge	r3, #0
 8009a4a:	9312      	str	r3, [sp, #72]	@ 0x48
 8009a4c:	2400      	movs	r4, #0
 8009a4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009a52:	9316      	str	r3, [sp, #88]	@ 0x58
 8009a54:	46a0      	mov	r8, r4
 8009a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a58:	9805      	ldr	r0, [sp, #20]
 8009a5a:	6859      	ldr	r1, [r3, #4]
 8009a5c:	f7ff f810 	bl	8008a80 <_Balloc>
 8009a60:	4681      	mov	r9, r0
 8009a62:	2800      	cmp	r0, #0
 8009a64:	f43f aef7 	beq.w	8009856 <_strtod_l+0x446>
 8009a68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a6a:	691a      	ldr	r2, [r3, #16]
 8009a6c:	3202      	adds	r2, #2
 8009a6e:	f103 010c 	add.w	r1, r3, #12
 8009a72:	0092      	lsls	r2, r2, #2
 8009a74:	300c      	adds	r0, #12
 8009a76:	f000 fd71 	bl	800a55c <memcpy>
 8009a7a:	ec4b ab10 	vmov	d0, sl, fp
 8009a7e:	9805      	ldr	r0, [sp, #20]
 8009a80:	aa1c      	add	r2, sp, #112	@ 0x70
 8009a82:	a91b      	add	r1, sp, #108	@ 0x6c
 8009a84:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009a88:	f7ff fbd6 	bl	8009238 <__d2b>
 8009a8c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	f43f aee1 	beq.w	8009856 <_strtod_l+0x446>
 8009a94:	9805      	ldr	r0, [sp, #20]
 8009a96:	2101      	movs	r1, #1
 8009a98:	f7ff f930 	bl	8008cfc <__i2b>
 8009a9c:	4680      	mov	r8, r0
 8009a9e:	b948      	cbnz	r0, 8009ab4 <_strtod_l+0x6a4>
 8009aa0:	f04f 0800 	mov.w	r8, #0
 8009aa4:	e6d7      	b.n	8009856 <_strtod_l+0x446>
 8009aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8009aae:	ea03 0a0a 	and.w	sl, r3, sl
 8009ab2:	e7af      	b.n	8009a14 <_strtod_l+0x604>
 8009ab4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009ab6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ab8:	2d00      	cmp	r5, #0
 8009aba:	bfab      	itete	ge
 8009abc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009abe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ac0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009ac2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009ac4:	bfac      	ite	ge
 8009ac6:	18ef      	addge	r7, r5, r3
 8009ac8:	1b5e      	sublt	r6, r3, r5
 8009aca:	9b08      	ldr	r3, [sp, #32]
 8009acc:	1aed      	subs	r5, r5, r3
 8009ace:	4415      	add	r5, r2
 8009ad0:	4b65      	ldr	r3, [pc, #404]	@ (8009c68 <_strtod_l+0x858>)
 8009ad2:	3d01      	subs	r5, #1
 8009ad4:	429d      	cmp	r5, r3
 8009ad6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009ada:	da50      	bge.n	8009b7e <_strtod_l+0x76e>
 8009adc:	1b5b      	subs	r3, r3, r5
 8009ade:	2b1f      	cmp	r3, #31
 8009ae0:	eba2 0203 	sub.w	r2, r2, r3
 8009ae4:	f04f 0101 	mov.w	r1, #1
 8009ae8:	dc3d      	bgt.n	8009b66 <_strtod_l+0x756>
 8009aea:	fa01 f303 	lsl.w	r3, r1, r3
 8009aee:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009af0:	2300      	movs	r3, #0
 8009af2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009af4:	18bd      	adds	r5, r7, r2
 8009af6:	9b08      	ldr	r3, [sp, #32]
 8009af8:	42af      	cmp	r7, r5
 8009afa:	4416      	add	r6, r2
 8009afc:	441e      	add	r6, r3
 8009afe:	463b      	mov	r3, r7
 8009b00:	bfa8      	it	ge
 8009b02:	462b      	movge	r3, r5
 8009b04:	42b3      	cmp	r3, r6
 8009b06:	bfa8      	it	ge
 8009b08:	4633      	movge	r3, r6
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	bfc2      	ittt	gt
 8009b0e:	1aed      	subgt	r5, r5, r3
 8009b10:	1af6      	subgt	r6, r6, r3
 8009b12:	1aff      	subgt	r7, r7, r3
 8009b14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	dd16      	ble.n	8009b48 <_strtod_l+0x738>
 8009b1a:	4641      	mov	r1, r8
 8009b1c:	9805      	ldr	r0, [sp, #20]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	f7ff f9a4 	bl	8008e6c <__pow5mult>
 8009b24:	4680      	mov	r8, r0
 8009b26:	2800      	cmp	r0, #0
 8009b28:	d0ba      	beq.n	8009aa0 <_strtod_l+0x690>
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b2e:	9805      	ldr	r0, [sp, #20]
 8009b30:	f7ff f8fa 	bl	8008d28 <__multiply>
 8009b34:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b36:	2800      	cmp	r0, #0
 8009b38:	f43f ae8d 	beq.w	8009856 <_strtod_l+0x446>
 8009b3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b3e:	9805      	ldr	r0, [sp, #20]
 8009b40:	f7fe ffde 	bl	8008b00 <_Bfree>
 8009b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b46:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b48:	2d00      	cmp	r5, #0
 8009b4a:	dc1d      	bgt.n	8009b88 <_strtod_l+0x778>
 8009b4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	dd23      	ble.n	8009b9a <_strtod_l+0x78a>
 8009b52:	4649      	mov	r1, r9
 8009b54:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009b56:	9805      	ldr	r0, [sp, #20]
 8009b58:	f7ff f988 	bl	8008e6c <__pow5mult>
 8009b5c:	4681      	mov	r9, r0
 8009b5e:	b9e0      	cbnz	r0, 8009b9a <_strtod_l+0x78a>
 8009b60:	f04f 0900 	mov.w	r9, #0
 8009b64:	e677      	b.n	8009856 <_strtod_l+0x446>
 8009b66:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009b6a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009b6e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009b72:	35e2      	adds	r5, #226	@ 0xe2
 8009b74:	fa01 f305 	lsl.w	r3, r1, r5
 8009b78:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b7a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009b7c:	e7ba      	b.n	8009af4 <_strtod_l+0x6e4>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b82:	2301      	movs	r3, #1
 8009b84:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b86:	e7b5      	b.n	8009af4 <_strtod_l+0x6e4>
 8009b88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b8a:	9805      	ldr	r0, [sp, #20]
 8009b8c:	462a      	mov	r2, r5
 8009b8e:	f7ff f9c7 	bl	8008f20 <__lshift>
 8009b92:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1d9      	bne.n	8009b4c <_strtod_l+0x73c>
 8009b98:	e65d      	b.n	8009856 <_strtod_l+0x446>
 8009b9a:	2e00      	cmp	r6, #0
 8009b9c:	dd07      	ble.n	8009bae <_strtod_l+0x79e>
 8009b9e:	4649      	mov	r1, r9
 8009ba0:	9805      	ldr	r0, [sp, #20]
 8009ba2:	4632      	mov	r2, r6
 8009ba4:	f7ff f9bc 	bl	8008f20 <__lshift>
 8009ba8:	4681      	mov	r9, r0
 8009baa:	2800      	cmp	r0, #0
 8009bac:	d0d8      	beq.n	8009b60 <_strtod_l+0x750>
 8009bae:	2f00      	cmp	r7, #0
 8009bb0:	dd08      	ble.n	8009bc4 <_strtod_l+0x7b4>
 8009bb2:	4641      	mov	r1, r8
 8009bb4:	9805      	ldr	r0, [sp, #20]
 8009bb6:	463a      	mov	r2, r7
 8009bb8:	f7ff f9b2 	bl	8008f20 <__lshift>
 8009bbc:	4680      	mov	r8, r0
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	f43f ae49 	beq.w	8009856 <_strtod_l+0x446>
 8009bc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bc6:	9805      	ldr	r0, [sp, #20]
 8009bc8:	464a      	mov	r2, r9
 8009bca:	f7ff fa31 	bl	8009030 <__mdiff>
 8009bce:	4604      	mov	r4, r0
 8009bd0:	2800      	cmp	r0, #0
 8009bd2:	f43f ae40 	beq.w	8009856 <_strtod_l+0x446>
 8009bd6:	68c3      	ldr	r3, [r0, #12]
 8009bd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009bda:	2300      	movs	r3, #0
 8009bdc:	60c3      	str	r3, [r0, #12]
 8009bde:	4641      	mov	r1, r8
 8009be0:	f7ff fa0a 	bl	8008ff8 <__mcmp>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	da45      	bge.n	8009c74 <_strtod_l+0x864>
 8009be8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bea:	ea53 030a 	orrs.w	r3, r3, sl
 8009bee:	d16b      	bne.n	8009cc8 <_strtod_l+0x8b8>
 8009bf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d167      	bne.n	8009cc8 <_strtod_l+0x8b8>
 8009bf8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bfc:	0d1b      	lsrs	r3, r3, #20
 8009bfe:	051b      	lsls	r3, r3, #20
 8009c00:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c04:	d960      	bls.n	8009cc8 <_strtod_l+0x8b8>
 8009c06:	6963      	ldr	r3, [r4, #20]
 8009c08:	b913      	cbnz	r3, 8009c10 <_strtod_l+0x800>
 8009c0a:	6923      	ldr	r3, [r4, #16]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	dd5b      	ble.n	8009cc8 <_strtod_l+0x8b8>
 8009c10:	4621      	mov	r1, r4
 8009c12:	2201      	movs	r2, #1
 8009c14:	9805      	ldr	r0, [sp, #20]
 8009c16:	f7ff f983 	bl	8008f20 <__lshift>
 8009c1a:	4641      	mov	r1, r8
 8009c1c:	4604      	mov	r4, r0
 8009c1e:	f7ff f9eb 	bl	8008ff8 <__mcmp>
 8009c22:	2800      	cmp	r0, #0
 8009c24:	dd50      	ble.n	8009cc8 <_strtod_l+0x8b8>
 8009c26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c2a:	9a08      	ldr	r2, [sp, #32]
 8009c2c:	0d1b      	lsrs	r3, r3, #20
 8009c2e:	051b      	lsls	r3, r3, #20
 8009c30:	2a00      	cmp	r2, #0
 8009c32:	d06a      	beq.n	8009d0a <_strtod_l+0x8fa>
 8009c34:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c38:	d867      	bhi.n	8009d0a <_strtod_l+0x8fa>
 8009c3a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009c3e:	f67f ae9d 	bls.w	800997c <_strtod_l+0x56c>
 8009c42:	4b0a      	ldr	r3, [pc, #40]	@ (8009c6c <_strtod_l+0x85c>)
 8009c44:	4650      	mov	r0, sl
 8009c46:	4659      	mov	r1, fp
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f7f6 fcfd 	bl	8000648 <__aeabi_dmul>
 8009c4e:	4b08      	ldr	r3, [pc, #32]	@ (8009c70 <_strtod_l+0x860>)
 8009c50:	400b      	ands	r3, r1
 8009c52:	4682      	mov	sl, r0
 8009c54:	468b      	mov	fp, r1
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f47f ae08 	bne.w	800986c <_strtod_l+0x45c>
 8009c5c:	9a05      	ldr	r2, [sp, #20]
 8009c5e:	2322      	movs	r3, #34	@ 0x22
 8009c60:	6013      	str	r3, [r2, #0]
 8009c62:	e603      	b.n	800986c <_strtod_l+0x45c>
 8009c64:	0800b910 	.word	0x0800b910
 8009c68:	fffffc02 	.word	0xfffffc02
 8009c6c:	39500000 	.word	0x39500000
 8009c70:	7ff00000 	.word	0x7ff00000
 8009c74:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009c78:	d165      	bne.n	8009d46 <_strtod_l+0x936>
 8009c7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009c7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c80:	b35a      	cbz	r2, 8009cda <_strtod_l+0x8ca>
 8009c82:	4a9f      	ldr	r2, [pc, #636]	@ (8009f00 <_strtod_l+0xaf0>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d12b      	bne.n	8009ce0 <_strtod_l+0x8d0>
 8009c88:	9b08      	ldr	r3, [sp, #32]
 8009c8a:	4651      	mov	r1, sl
 8009c8c:	b303      	cbz	r3, 8009cd0 <_strtod_l+0x8c0>
 8009c8e:	4b9d      	ldr	r3, [pc, #628]	@ (8009f04 <_strtod_l+0xaf4>)
 8009c90:	465a      	mov	r2, fp
 8009c92:	4013      	ands	r3, r2
 8009c94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c98:	f04f 32ff 	mov.w	r2, #4294967295
 8009c9c:	d81b      	bhi.n	8009cd6 <_strtod_l+0x8c6>
 8009c9e:	0d1b      	lsrs	r3, r3, #20
 8009ca0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ca8:	4299      	cmp	r1, r3
 8009caa:	d119      	bne.n	8009ce0 <_strtod_l+0x8d0>
 8009cac:	4b96      	ldr	r3, [pc, #600]	@ (8009f08 <_strtod_l+0xaf8>)
 8009cae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d102      	bne.n	8009cba <_strtod_l+0x8aa>
 8009cb4:	3101      	adds	r1, #1
 8009cb6:	f43f adce 	beq.w	8009856 <_strtod_l+0x446>
 8009cba:	4b92      	ldr	r3, [pc, #584]	@ (8009f04 <_strtod_l+0xaf4>)
 8009cbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cbe:	401a      	ands	r2, r3
 8009cc0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009cc4:	f04f 0a00 	mov.w	sl, #0
 8009cc8:	9b08      	ldr	r3, [sp, #32]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d1b9      	bne.n	8009c42 <_strtod_l+0x832>
 8009cce:	e5cd      	b.n	800986c <_strtod_l+0x45c>
 8009cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cd4:	e7e8      	b.n	8009ca8 <_strtod_l+0x898>
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	e7e6      	b.n	8009ca8 <_strtod_l+0x898>
 8009cda:	ea53 030a 	orrs.w	r3, r3, sl
 8009cde:	d0a2      	beq.n	8009c26 <_strtod_l+0x816>
 8009ce0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ce2:	b1db      	cbz	r3, 8009d1c <_strtod_l+0x90c>
 8009ce4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ce6:	4213      	tst	r3, r2
 8009ce8:	d0ee      	beq.n	8009cc8 <_strtod_l+0x8b8>
 8009cea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cec:	9a08      	ldr	r2, [sp, #32]
 8009cee:	4650      	mov	r0, sl
 8009cf0:	4659      	mov	r1, fp
 8009cf2:	b1bb      	cbz	r3, 8009d24 <_strtod_l+0x914>
 8009cf4:	f7ff fb6e 	bl	80093d4 <sulp>
 8009cf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cfc:	ec53 2b10 	vmov	r2, r3, d0
 8009d00:	f7f6 faec 	bl	80002dc <__adddf3>
 8009d04:	4682      	mov	sl, r0
 8009d06:	468b      	mov	fp, r1
 8009d08:	e7de      	b.n	8009cc8 <_strtod_l+0x8b8>
 8009d0a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009d0e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d12:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d16:	f04f 3aff 	mov.w	sl, #4294967295
 8009d1a:	e7d5      	b.n	8009cc8 <_strtod_l+0x8b8>
 8009d1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d1e:	ea13 0f0a 	tst.w	r3, sl
 8009d22:	e7e1      	b.n	8009ce8 <_strtod_l+0x8d8>
 8009d24:	f7ff fb56 	bl	80093d4 <sulp>
 8009d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d2c:	ec53 2b10 	vmov	r2, r3, d0
 8009d30:	f7f6 fad2 	bl	80002d8 <__aeabi_dsub>
 8009d34:	2200      	movs	r2, #0
 8009d36:	2300      	movs	r3, #0
 8009d38:	4682      	mov	sl, r0
 8009d3a:	468b      	mov	fp, r1
 8009d3c:	f7f6 feec 	bl	8000b18 <__aeabi_dcmpeq>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d0c1      	beq.n	8009cc8 <_strtod_l+0x8b8>
 8009d44:	e61a      	b.n	800997c <_strtod_l+0x56c>
 8009d46:	4641      	mov	r1, r8
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f7ff facd 	bl	80092e8 <__ratio>
 8009d4e:	ec57 6b10 	vmov	r6, r7, d0
 8009d52:	2200      	movs	r2, #0
 8009d54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d58:	4630      	mov	r0, r6
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	f7f6 fef0 	bl	8000b40 <__aeabi_dcmple>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d06f      	beq.n	8009e44 <_strtod_l+0xa34>
 8009d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d17a      	bne.n	8009e60 <_strtod_l+0xa50>
 8009d6a:	f1ba 0f00 	cmp.w	sl, #0
 8009d6e:	d158      	bne.n	8009e22 <_strtod_l+0xa12>
 8009d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d15a      	bne.n	8009e30 <_strtod_l+0xa20>
 8009d7a:	4b64      	ldr	r3, [pc, #400]	@ (8009f0c <_strtod_l+0xafc>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	4630      	mov	r0, r6
 8009d80:	4639      	mov	r1, r7
 8009d82:	f7f6 fed3 	bl	8000b2c <__aeabi_dcmplt>
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d159      	bne.n	8009e3e <_strtod_l+0xa2e>
 8009d8a:	4630      	mov	r0, r6
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	4b60      	ldr	r3, [pc, #384]	@ (8009f10 <_strtod_l+0xb00>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	f7f6 fc59 	bl	8000648 <__aeabi_dmul>
 8009d96:	4606      	mov	r6, r0
 8009d98:	460f      	mov	r7, r1
 8009d9a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d9e:	9606      	str	r6, [sp, #24]
 8009da0:	9307      	str	r3, [sp, #28]
 8009da2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009da6:	4d57      	ldr	r5, [pc, #348]	@ (8009f04 <_strtod_l+0xaf4>)
 8009da8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dae:	401d      	ands	r5, r3
 8009db0:	4b58      	ldr	r3, [pc, #352]	@ (8009f14 <_strtod_l+0xb04>)
 8009db2:	429d      	cmp	r5, r3
 8009db4:	f040 80b2 	bne.w	8009f1c <_strtod_l+0xb0c>
 8009db8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009dbe:	ec4b ab10 	vmov	d0, sl, fp
 8009dc2:	f7ff f9c9 	bl	8009158 <__ulp>
 8009dc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009dca:	ec51 0b10 	vmov	r0, r1, d0
 8009dce:	f7f6 fc3b 	bl	8000648 <__aeabi_dmul>
 8009dd2:	4652      	mov	r2, sl
 8009dd4:	465b      	mov	r3, fp
 8009dd6:	f7f6 fa81 	bl	80002dc <__adddf3>
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4949      	ldr	r1, [pc, #292]	@ (8009f04 <_strtod_l+0xaf4>)
 8009dde:	4a4e      	ldr	r2, [pc, #312]	@ (8009f18 <_strtod_l+0xb08>)
 8009de0:	4019      	ands	r1, r3
 8009de2:	4291      	cmp	r1, r2
 8009de4:	4682      	mov	sl, r0
 8009de6:	d942      	bls.n	8009e6e <_strtod_l+0xa5e>
 8009de8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009dea:	4b47      	ldr	r3, [pc, #284]	@ (8009f08 <_strtod_l+0xaf8>)
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d103      	bne.n	8009df8 <_strtod_l+0x9e8>
 8009df0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009df2:	3301      	adds	r3, #1
 8009df4:	f43f ad2f 	beq.w	8009856 <_strtod_l+0x446>
 8009df8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009f08 <_strtod_l+0xaf8>
 8009dfc:	f04f 3aff 	mov.w	sl, #4294967295
 8009e00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e02:	9805      	ldr	r0, [sp, #20]
 8009e04:	f7fe fe7c 	bl	8008b00 <_Bfree>
 8009e08:	9805      	ldr	r0, [sp, #20]
 8009e0a:	4649      	mov	r1, r9
 8009e0c:	f7fe fe78 	bl	8008b00 <_Bfree>
 8009e10:	9805      	ldr	r0, [sp, #20]
 8009e12:	4641      	mov	r1, r8
 8009e14:	f7fe fe74 	bl	8008b00 <_Bfree>
 8009e18:	9805      	ldr	r0, [sp, #20]
 8009e1a:	4621      	mov	r1, r4
 8009e1c:	f7fe fe70 	bl	8008b00 <_Bfree>
 8009e20:	e619      	b.n	8009a56 <_strtod_l+0x646>
 8009e22:	f1ba 0f01 	cmp.w	sl, #1
 8009e26:	d103      	bne.n	8009e30 <_strtod_l+0xa20>
 8009e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f43f ada6 	beq.w	800997c <_strtod_l+0x56c>
 8009e30:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009ee0 <_strtod_l+0xad0>
 8009e34:	4f35      	ldr	r7, [pc, #212]	@ (8009f0c <_strtod_l+0xafc>)
 8009e36:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e3a:	2600      	movs	r6, #0
 8009e3c:	e7b1      	b.n	8009da2 <_strtod_l+0x992>
 8009e3e:	4f34      	ldr	r7, [pc, #208]	@ (8009f10 <_strtod_l+0xb00>)
 8009e40:	2600      	movs	r6, #0
 8009e42:	e7aa      	b.n	8009d9a <_strtod_l+0x98a>
 8009e44:	4b32      	ldr	r3, [pc, #200]	@ (8009f10 <_strtod_l+0xb00>)
 8009e46:	4630      	mov	r0, r6
 8009e48:	4639      	mov	r1, r7
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f7f6 fbfc 	bl	8000648 <__aeabi_dmul>
 8009e50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e52:	4606      	mov	r6, r0
 8009e54:	460f      	mov	r7, r1
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d09f      	beq.n	8009d9a <_strtod_l+0x98a>
 8009e5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009e5e:	e7a0      	b.n	8009da2 <_strtod_l+0x992>
 8009e60:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ee8 <_strtod_l+0xad8>
 8009e64:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e68:	ec57 6b17 	vmov	r6, r7, d7
 8009e6c:	e799      	b.n	8009da2 <_strtod_l+0x992>
 8009e6e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009e72:	9b08      	ldr	r3, [sp, #32]
 8009e74:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1c1      	bne.n	8009e00 <_strtod_l+0x9f0>
 8009e7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e80:	0d1b      	lsrs	r3, r3, #20
 8009e82:	051b      	lsls	r3, r3, #20
 8009e84:	429d      	cmp	r5, r3
 8009e86:	d1bb      	bne.n	8009e00 <_strtod_l+0x9f0>
 8009e88:	4630      	mov	r0, r6
 8009e8a:	4639      	mov	r1, r7
 8009e8c:	f7f6 ff3c 	bl	8000d08 <__aeabi_d2lz>
 8009e90:	f7f6 fbac 	bl	80005ec <__aeabi_l2d>
 8009e94:	4602      	mov	r2, r0
 8009e96:	460b      	mov	r3, r1
 8009e98:	4630      	mov	r0, r6
 8009e9a:	4639      	mov	r1, r7
 8009e9c:	f7f6 fa1c 	bl	80002d8 <__aeabi_dsub>
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009ea8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eae:	ea46 060a 	orr.w	r6, r6, sl
 8009eb2:	431e      	orrs	r6, r3
 8009eb4:	d06f      	beq.n	8009f96 <_strtod_l+0xb86>
 8009eb6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ef0 <_strtod_l+0xae0>)
 8009eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ebc:	f7f6 fe36 	bl	8000b2c <__aeabi_dcmplt>
 8009ec0:	2800      	cmp	r0, #0
 8009ec2:	f47f acd3 	bne.w	800986c <_strtod_l+0x45c>
 8009ec6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009ef8 <_strtod_l+0xae8>)
 8009ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ecc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ed0:	f7f6 fe4a 	bl	8000b68 <__aeabi_dcmpgt>
 8009ed4:	2800      	cmp	r0, #0
 8009ed6:	d093      	beq.n	8009e00 <_strtod_l+0x9f0>
 8009ed8:	e4c8      	b.n	800986c <_strtod_l+0x45c>
 8009eda:	bf00      	nop
 8009edc:	f3af 8000 	nop.w
 8009ee0:	00000000 	.word	0x00000000
 8009ee4:	bff00000 	.word	0xbff00000
 8009ee8:	00000000 	.word	0x00000000
 8009eec:	3ff00000 	.word	0x3ff00000
 8009ef0:	94a03595 	.word	0x94a03595
 8009ef4:	3fdfffff 	.word	0x3fdfffff
 8009ef8:	35afe535 	.word	0x35afe535
 8009efc:	3fe00000 	.word	0x3fe00000
 8009f00:	000fffff 	.word	0x000fffff
 8009f04:	7ff00000 	.word	0x7ff00000
 8009f08:	7fefffff 	.word	0x7fefffff
 8009f0c:	3ff00000 	.word	0x3ff00000
 8009f10:	3fe00000 	.word	0x3fe00000
 8009f14:	7fe00000 	.word	0x7fe00000
 8009f18:	7c9fffff 	.word	0x7c9fffff
 8009f1c:	9b08      	ldr	r3, [sp, #32]
 8009f1e:	b323      	cbz	r3, 8009f6a <_strtod_l+0xb5a>
 8009f20:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009f24:	d821      	bhi.n	8009f6a <_strtod_l+0xb5a>
 8009f26:	a328      	add	r3, pc, #160	@ (adr r3, 8009fc8 <_strtod_l+0xbb8>)
 8009f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	4639      	mov	r1, r7
 8009f30:	f7f6 fe06 	bl	8000b40 <__aeabi_dcmple>
 8009f34:	b1a0      	cbz	r0, 8009f60 <_strtod_l+0xb50>
 8009f36:	4639      	mov	r1, r7
 8009f38:	4630      	mov	r0, r6
 8009f3a:	f7f6 fe5d 	bl	8000bf8 <__aeabi_d2uiz>
 8009f3e:	2801      	cmp	r0, #1
 8009f40:	bf38      	it	cc
 8009f42:	2001      	movcc	r0, #1
 8009f44:	f7f6 fb06 	bl	8000554 <__aeabi_ui2d>
 8009f48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f4a:	4606      	mov	r6, r0
 8009f4c:	460f      	mov	r7, r1
 8009f4e:	b9fb      	cbnz	r3, 8009f90 <_strtod_l+0xb80>
 8009f50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009f54:	9014      	str	r0, [sp, #80]	@ 0x50
 8009f56:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f58:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009f5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009f60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f62:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009f66:	1b5b      	subs	r3, r3, r5
 8009f68:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f6a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009f6e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009f72:	f7ff f8f1 	bl	8009158 <__ulp>
 8009f76:	4650      	mov	r0, sl
 8009f78:	ec53 2b10 	vmov	r2, r3, d0
 8009f7c:	4659      	mov	r1, fp
 8009f7e:	f7f6 fb63 	bl	8000648 <__aeabi_dmul>
 8009f82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f86:	f7f6 f9a9 	bl	80002dc <__adddf3>
 8009f8a:	4682      	mov	sl, r0
 8009f8c:	468b      	mov	fp, r1
 8009f8e:	e770      	b.n	8009e72 <_strtod_l+0xa62>
 8009f90:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009f94:	e7e0      	b.n	8009f58 <_strtod_l+0xb48>
 8009f96:	a30e      	add	r3, pc, #56	@ (adr r3, 8009fd0 <_strtod_l+0xbc0>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	f7f6 fdc6 	bl	8000b2c <__aeabi_dcmplt>
 8009fa0:	e798      	b.n	8009ed4 <_strtod_l+0xac4>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fa6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009fa8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	f7ff ba6d 	b.w	800948a <_strtod_l+0x7a>
 8009fb0:	2a65      	cmp	r2, #101	@ 0x65
 8009fb2:	f43f ab68 	beq.w	8009686 <_strtod_l+0x276>
 8009fb6:	2a45      	cmp	r2, #69	@ 0x45
 8009fb8:	f43f ab65 	beq.w	8009686 <_strtod_l+0x276>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	f7ff bba0 	b.w	8009702 <_strtod_l+0x2f2>
 8009fc2:	bf00      	nop
 8009fc4:	f3af 8000 	nop.w
 8009fc8:	ffc00000 	.word	0xffc00000
 8009fcc:	41dfffff 	.word	0x41dfffff
 8009fd0:	94a03595 	.word	0x94a03595
 8009fd4:	3fcfffff 	.word	0x3fcfffff

08009fd8 <_strtod_r>:
 8009fd8:	4b01      	ldr	r3, [pc, #4]	@ (8009fe0 <_strtod_r+0x8>)
 8009fda:	f7ff ba19 	b.w	8009410 <_strtod_l>
 8009fde:	bf00      	nop
 8009fe0:	20000068 	.word	0x20000068

08009fe4 <_strtol_l.isra.0>:
 8009fe4:	2b24      	cmp	r3, #36	@ 0x24
 8009fe6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fea:	4686      	mov	lr, r0
 8009fec:	4690      	mov	r8, r2
 8009fee:	d801      	bhi.n	8009ff4 <_strtol_l.isra.0+0x10>
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d106      	bne.n	800a002 <_strtol_l.isra.0+0x1e>
 8009ff4:	f7fd fdb8 	bl	8007b68 <__errno>
 8009ff8:	2316      	movs	r3, #22
 8009ffa:	6003      	str	r3, [r0, #0]
 8009ffc:	2000      	movs	r0, #0
 8009ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a002:	4834      	ldr	r0, [pc, #208]	@ (800a0d4 <_strtol_l.isra.0+0xf0>)
 800a004:	460d      	mov	r5, r1
 800a006:	462a      	mov	r2, r5
 800a008:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a00c:	5d06      	ldrb	r6, [r0, r4]
 800a00e:	f016 0608 	ands.w	r6, r6, #8
 800a012:	d1f8      	bne.n	800a006 <_strtol_l.isra.0+0x22>
 800a014:	2c2d      	cmp	r4, #45	@ 0x2d
 800a016:	d110      	bne.n	800a03a <_strtol_l.isra.0+0x56>
 800a018:	782c      	ldrb	r4, [r5, #0]
 800a01a:	2601      	movs	r6, #1
 800a01c:	1c95      	adds	r5, r2, #2
 800a01e:	f033 0210 	bics.w	r2, r3, #16
 800a022:	d115      	bne.n	800a050 <_strtol_l.isra.0+0x6c>
 800a024:	2c30      	cmp	r4, #48	@ 0x30
 800a026:	d10d      	bne.n	800a044 <_strtol_l.isra.0+0x60>
 800a028:	782a      	ldrb	r2, [r5, #0]
 800a02a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a02e:	2a58      	cmp	r2, #88	@ 0x58
 800a030:	d108      	bne.n	800a044 <_strtol_l.isra.0+0x60>
 800a032:	786c      	ldrb	r4, [r5, #1]
 800a034:	3502      	adds	r5, #2
 800a036:	2310      	movs	r3, #16
 800a038:	e00a      	b.n	800a050 <_strtol_l.isra.0+0x6c>
 800a03a:	2c2b      	cmp	r4, #43	@ 0x2b
 800a03c:	bf04      	itt	eq
 800a03e:	782c      	ldrbeq	r4, [r5, #0]
 800a040:	1c95      	addeq	r5, r2, #2
 800a042:	e7ec      	b.n	800a01e <_strtol_l.isra.0+0x3a>
 800a044:	2b00      	cmp	r3, #0
 800a046:	d1f6      	bne.n	800a036 <_strtol_l.isra.0+0x52>
 800a048:	2c30      	cmp	r4, #48	@ 0x30
 800a04a:	bf14      	ite	ne
 800a04c:	230a      	movne	r3, #10
 800a04e:	2308      	moveq	r3, #8
 800a050:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a054:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a058:	2200      	movs	r2, #0
 800a05a:	fbbc f9f3 	udiv	r9, ip, r3
 800a05e:	4610      	mov	r0, r2
 800a060:	fb03 ca19 	mls	sl, r3, r9, ip
 800a064:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a068:	2f09      	cmp	r7, #9
 800a06a:	d80f      	bhi.n	800a08c <_strtol_l.isra.0+0xa8>
 800a06c:	463c      	mov	r4, r7
 800a06e:	42a3      	cmp	r3, r4
 800a070:	dd1b      	ble.n	800a0aa <_strtol_l.isra.0+0xc6>
 800a072:	1c57      	adds	r7, r2, #1
 800a074:	d007      	beq.n	800a086 <_strtol_l.isra.0+0xa2>
 800a076:	4581      	cmp	r9, r0
 800a078:	d314      	bcc.n	800a0a4 <_strtol_l.isra.0+0xc0>
 800a07a:	d101      	bne.n	800a080 <_strtol_l.isra.0+0x9c>
 800a07c:	45a2      	cmp	sl, r4
 800a07e:	db11      	blt.n	800a0a4 <_strtol_l.isra.0+0xc0>
 800a080:	fb00 4003 	mla	r0, r0, r3, r4
 800a084:	2201      	movs	r2, #1
 800a086:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a08a:	e7eb      	b.n	800a064 <_strtol_l.isra.0+0x80>
 800a08c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a090:	2f19      	cmp	r7, #25
 800a092:	d801      	bhi.n	800a098 <_strtol_l.isra.0+0xb4>
 800a094:	3c37      	subs	r4, #55	@ 0x37
 800a096:	e7ea      	b.n	800a06e <_strtol_l.isra.0+0x8a>
 800a098:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a09c:	2f19      	cmp	r7, #25
 800a09e:	d804      	bhi.n	800a0aa <_strtol_l.isra.0+0xc6>
 800a0a0:	3c57      	subs	r4, #87	@ 0x57
 800a0a2:	e7e4      	b.n	800a06e <_strtol_l.isra.0+0x8a>
 800a0a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a8:	e7ed      	b.n	800a086 <_strtol_l.isra.0+0xa2>
 800a0aa:	1c53      	adds	r3, r2, #1
 800a0ac:	d108      	bne.n	800a0c0 <_strtol_l.isra.0+0xdc>
 800a0ae:	2322      	movs	r3, #34	@ 0x22
 800a0b0:	f8ce 3000 	str.w	r3, [lr]
 800a0b4:	4660      	mov	r0, ip
 800a0b6:	f1b8 0f00 	cmp.w	r8, #0
 800a0ba:	d0a0      	beq.n	8009ffe <_strtol_l.isra.0+0x1a>
 800a0bc:	1e69      	subs	r1, r5, #1
 800a0be:	e006      	b.n	800a0ce <_strtol_l.isra.0+0xea>
 800a0c0:	b106      	cbz	r6, 800a0c4 <_strtol_l.isra.0+0xe0>
 800a0c2:	4240      	negs	r0, r0
 800a0c4:	f1b8 0f00 	cmp.w	r8, #0
 800a0c8:	d099      	beq.n	8009ffe <_strtol_l.isra.0+0x1a>
 800a0ca:	2a00      	cmp	r2, #0
 800a0cc:	d1f6      	bne.n	800a0bc <_strtol_l.isra.0+0xd8>
 800a0ce:	f8c8 1000 	str.w	r1, [r8]
 800a0d2:	e794      	b.n	8009ffe <_strtol_l.isra.0+0x1a>
 800a0d4:	0800b939 	.word	0x0800b939

0800a0d8 <_strtol_r>:
 800a0d8:	f7ff bf84 	b.w	8009fe4 <_strtol_l.isra.0>

0800a0dc <__ssputs_r>:
 800a0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0e0:	688e      	ldr	r6, [r1, #8]
 800a0e2:	461f      	mov	r7, r3
 800a0e4:	42be      	cmp	r6, r7
 800a0e6:	680b      	ldr	r3, [r1, #0]
 800a0e8:	4682      	mov	sl, r0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	4690      	mov	r8, r2
 800a0ee:	d82d      	bhi.n	800a14c <__ssputs_r+0x70>
 800a0f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0f8:	d026      	beq.n	800a148 <__ssputs_r+0x6c>
 800a0fa:	6965      	ldr	r5, [r4, #20]
 800a0fc:	6909      	ldr	r1, [r1, #16]
 800a0fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a102:	eba3 0901 	sub.w	r9, r3, r1
 800a106:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a10a:	1c7b      	adds	r3, r7, #1
 800a10c:	444b      	add	r3, r9
 800a10e:	106d      	asrs	r5, r5, #1
 800a110:	429d      	cmp	r5, r3
 800a112:	bf38      	it	cc
 800a114:	461d      	movcc	r5, r3
 800a116:	0553      	lsls	r3, r2, #21
 800a118:	d527      	bpl.n	800a16a <__ssputs_r+0x8e>
 800a11a:	4629      	mov	r1, r5
 800a11c:	f7fe fc24 	bl	8008968 <_malloc_r>
 800a120:	4606      	mov	r6, r0
 800a122:	b360      	cbz	r0, 800a17e <__ssputs_r+0xa2>
 800a124:	6921      	ldr	r1, [r4, #16]
 800a126:	464a      	mov	r2, r9
 800a128:	f000 fa18 	bl	800a55c <memcpy>
 800a12c:	89a3      	ldrh	r3, [r4, #12]
 800a12e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a136:	81a3      	strh	r3, [r4, #12]
 800a138:	6126      	str	r6, [r4, #16]
 800a13a:	6165      	str	r5, [r4, #20]
 800a13c:	444e      	add	r6, r9
 800a13e:	eba5 0509 	sub.w	r5, r5, r9
 800a142:	6026      	str	r6, [r4, #0]
 800a144:	60a5      	str	r5, [r4, #8]
 800a146:	463e      	mov	r6, r7
 800a148:	42be      	cmp	r6, r7
 800a14a:	d900      	bls.n	800a14e <__ssputs_r+0x72>
 800a14c:	463e      	mov	r6, r7
 800a14e:	6820      	ldr	r0, [r4, #0]
 800a150:	4632      	mov	r2, r6
 800a152:	4641      	mov	r1, r8
 800a154:	f000 f9c6 	bl	800a4e4 <memmove>
 800a158:	68a3      	ldr	r3, [r4, #8]
 800a15a:	1b9b      	subs	r3, r3, r6
 800a15c:	60a3      	str	r3, [r4, #8]
 800a15e:	6823      	ldr	r3, [r4, #0]
 800a160:	4433      	add	r3, r6
 800a162:	6023      	str	r3, [r4, #0]
 800a164:	2000      	movs	r0, #0
 800a166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a16a:	462a      	mov	r2, r5
 800a16c:	f000 fd89 	bl	800ac82 <_realloc_r>
 800a170:	4606      	mov	r6, r0
 800a172:	2800      	cmp	r0, #0
 800a174:	d1e0      	bne.n	800a138 <__ssputs_r+0x5c>
 800a176:	6921      	ldr	r1, [r4, #16]
 800a178:	4650      	mov	r0, sl
 800a17a:	f7fe fb81 	bl	8008880 <_free_r>
 800a17e:	230c      	movs	r3, #12
 800a180:	f8ca 3000 	str.w	r3, [sl]
 800a184:	89a3      	ldrh	r3, [r4, #12]
 800a186:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a18a:	81a3      	strh	r3, [r4, #12]
 800a18c:	f04f 30ff 	mov.w	r0, #4294967295
 800a190:	e7e9      	b.n	800a166 <__ssputs_r+0x8a>
	...

0800a194 <_svfiprintf_r>:
 800a194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a198:	4698      	mov	r8, r3
 800a19a:	898b      	ldrh	r3, [r1, #12]
 800a19c:	061b      	lsls	r3, r3, #24
 800a19e:	b09d      	sub	sp, #116	@ 0x74
 800a1a0:	4607      	mov	r7, r0
 800a1a2:	460d      	mov	r5, r1
 800a1a4:	4614      	mov	r4, r2
 800a1a6:	d510      	bpl.n	800a1ca <_svfiprintf_r+0x36>
 800a1a8:	690b      	ldr	r3, [r1, #16]
 800a1aa:	b973      	cbnz	r3, 800a1ca <_svfiprintf_r+0x36>
 800a1ac:	2140      	movs	r1, #64	@ 0x40
 800a1ae:	f7fe fbdb 	bl	8008968 <_malloc_r>
 800a1b2:	6028      	str	r0, [r5, #0]
 800a1b4:	6128      	str	r0, [r5, #16]
 800a1b6:	b930      	cbnz	r0, 800a1c6 <_svfiprintf_r+0x32>
 800a1b8:	230c      	movs	r3, #12
 800a1ba:	603b      	str	r3, [r7, #0]
 800a1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c0:	b01d      	add	sp, #116	@ 0x74
 800a1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c6:	2340      	movs	r3, #64	@ 0x40
 800a1c8:	616b      	str	r3, [r5, #20]
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ce:	2320      	movs	r3, #32
 800a1d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1d8:	2330      	movs	r3, #48	@ 0x30
 800a1da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a378 <_svfiprintf_r+0x1e4>
 800a1de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1e2:	f04f 0901 	mov.w	r9, #1
 800a1e6:	4623      	mov	r3, r4
 800a1e8:	469a      	mov	sl, r3
 800a1ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1ee:	b10a      	cbz	r2, 800a1f4 <_svfiprintf_r+0x60>
 800a1f0:	2a25      	cmp	r2, #37	@ 0x25
 800a1f2:	d1f9      	bne.n	800a1e8 <_svfiprintf_r+0x54>
 800a1f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a1f8:	d00b      	beq.n	800a212 <_svfiprintf_r+0x7e>
 800a1fa:	465b      	mov	r3, fp
 800a1fc:	4622      	mov	r2, r4
 800a1fe:	4629      	mov	r1, r5
 800a200:	4638      	mov	r0, r7
 800a202:	f7ff ff6b 	bl	800a0dc <__ssputs_r>
 800a206:	3001      	adds	r0, #1
 800a208:	f000 80a7 	beq.w	800a35a <_svfiprintf_r+0x1c6>
 800a20c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a20e:	445a      	add	r2, fp
 800a210:	9209      	str	r2, [sp, #36]	@ 0x24
 800a212:	f89a 3000 	ldrb.w	r3, [sl]
 800a216:	2b00      	cmp	r3, #0
 800a218:	f000 809f 	beq.w	800a35a <_svfiprintf_r+0x1c6>
 800a21c:	2300      	movs	r3, #0
 800a21e:	f04f 32ff 	mov.w	r2, #4294967295
 800a222:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a226:	f10a 0a01 	add.w	sl, sl, #1
 800a22a:	9304      	str	r3, [sp, #16]
 800a22c:	9307      	str	r3, [sp, #28]
 800a22e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a232:	931a      	str	r3, [sp, #104]	@ 0x68
 800a234:	4654      	mov	r4, sl
 800a236:	2205      	movs	r2, #5
 800a238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a23c:	484e      	ldr	r0, [pc, #312]	@ (800a378 <_svfiprintf_r+0x1e4>)
 800a23e:	f7f5 ffef 	bl	8000220 <memchr>
 800a242:	9a04      	ldr	r2, [sp, #16]
 800a244:	b9d8      	cbnz	r0, 800a27e <_svfiprintf_r+0xea>
 800a246:	06d0      	lsls	r0, r2, #27
 800a248:	bf44      	itt	mi
 800a24a:	2320      	movmi	r3, #32
 800a24c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a250:	0711      	lsls	r1, r2, #28
 800a252:	bf44      	itt	mi
 800a254:	232b      	movmi	r3, #43	@ 0x2b
 800a256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a25a:	f89a 3000 	ldrb.w	r3, [sl]
 800a25e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a260:	d015      	beq.n	800a28e <_svfiprintf_r+0xfa>
 800a262:	9a07      	ldr	r2, [sp, #28]
 800a264:	4654      	mov	r4, sl
 800a266:	2000      	movs	r0, #0
 800a268:	f04f 0c0a 	mov.w	ip, #10
 800a26c:	4621      	mov	r1, r4
 800a26e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a272:	3b30      	subs	r3, #48	@ 0x30
 800a274:	2b09      	cmp	r3, #9
 800a276:	d94b      	bls.n	800a310 <_svfiprintf_r+0x17c>
 800a278:	b1b0      	cbz	r0, 800a2a8 <_svfiprintf_r+0x114>
 800a27a:	9207      	str	r2, [sp, #28]
 800a27c:	e014      	b.n	800a2a8 <_svfiprintf_r+0x114>
 800a27e:	eba0 0308 	sub.w	r3, r0, r8
 800a282:	fa09 f303 	lsl.w	r3, r9, r3
 800a286:	4313      	orrs	r3, r2
 800a288:	9304      	str	r3, [sp, #16]
 800a28a:	46a2      	mov	sl, r4
 800a28c:	e7d2      	b.n	800a234 <_svfiprintf_r+0xa0>
 800a28e:	9b03      	ldr	r3, [sp, #12]
 800a290:	1d19      	adds	r1, r3, #4
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	9103      	str	r1, [sp, #12]
 800a296:	2b00      	cmp	r3, #0
 800a298:	bfbb      	ittet	lt
 800a29a:	425b      	neglt	r3, r3
 800a29c:	f042 0202 	orrlt.w	r2, r2, #2
 800a2a0:	9307      	strge	r3, [sp, #28]
 800a2a2:	9307      	strlt	r3, [sp, #28]
 800a2a4:	bfb8      	it	lt
 800a2a6:	9204      	strlt	r2, [sp, #16]
 800a2a8:	7823      	ldrb	r3, [r4, #0]
 800a2aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2ac:	d10a      	bne.n	800a2c4 <_svfiprintf_r+0x130>
 800a2ae:	7863      	ldrb	r3, [r4, #1]
 800a2b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2b2:	d132      	bne.n	800a31a <_svfiprintf_r+0x186>
 800a2b4:	9b03      	ldr	r3, [sp, #12]
 800a2b6:	1d1a      	adds	r2, r3, #4
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	9203      	str	r2, [sp, #12]
 800a2bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2c0:	3402      	adds	r4, #2
 800a2c2:	9305      	str	r3, [sp, #20]
 800a2c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a388 <_svfiprintf_r+0x1f4>
 800a2c8:	7821      	ldrb	r1, [r4, #0]
 800a2ca:	2203      	movs	r2, #3
 800a2cc:	4650      	mov	r0, sl
 800a2ce:	f7f5 ffa7 	bl	8000220 <memchr>
 800a2d2:	b138      	cbz	r0, 800a2e4 <_svfiprintf_r+0x150>
 800a2d4:	9b04      	ldr	r3, [sp, #16]
 800a2d6:	eba0 000a 	sub.w	r0, r0, sl
 800a2da:	2240      	movs	r2, #64	@ 0x40
 800a2dc:	4082      	lsls	r2, r0
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	3401      	adds	r4, #1
 800a2e2:	9304      	str	r3, [sp, #16]
 800a2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2e8:	4824      	ldr	r0, [pc, #144]	@ (800a37c <_svfiprintf_r+0x1e8>)
 800a2ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2ee:	2206      	movs	r2, #6
 800a2f0:	f7f5 ff96 	bl	8000220 <memchr>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	d036      	beq.n	800a366 <_svfiprintf_r+0x1d2>
 800a2f8:	4b21      	ldr	r3, [pc, #132]	@ (800a380 <_svfiprintf_r+0x1ec>)
 800a2fa:	bb1b      	cbnz	r3, 800a344 <_svfiprintf_r+0x1b0>
 800a2fc:	9b03      	ldr	r3, [sp, #12]
 800a2fe:	3307      	adds	r3, #7
 800a300:	f023 0307 	bic.w	r3, r3, #7
 800a304:	3308      	adds	r3, #8
 800a306:	9303      	str	r3, [sp, #12]
 800a308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a30a:	4433      	add	r3, r6
 800a30c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a30e:	e76a      	b.n	800a1e6 <_svfiprintf_r+0x52>
 800a310:	fb0c 3202 	mla	r2, ip, r2, r3
 800a314:	460c      	mov	r4, r1
 800a316:	2001      	movs	r0, #1
 800a318:	e7a8      	b.n	800a26c <_svfiprintf_r+0xd8>
 800a31a:	2300      	movs	r3, #0
 800a31c:	3401      	adds	r4, #1
 800a31e:	9305      	str	r3, [sp, #20]
 800a320:	4619      	mov	r1, r3
 800a322:	f04f 0c0a 	mov.w	ip, #10
 800a326:	4620      	mov	r0, r4
 800a328:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a32c:	3a30      	subs	r2, #48	@ 0x30
 800a32e:	2a09      	cmp	r2, #9
 800a330:	d903      	bls.n	800a33a <_svfiprintf_r+0x1a6>
 800a332:	2b00      	cmp	r3, #0
 800a334:	d0c6      	beq.n	800a2c4 <_svfiprintf_r+0x130>
 800a336:	9105      	str	r1, [sp, #20]
 800a338:	e7c4      	b.n	800a2c4 <_svfiprintf_r+0x130>
 800a33a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a33e:	4604      	mov	r4, r0
 800a340:	2301      	movs	r3, #1
 800a342:	e7f0      	b.n	800a326 <_svfiprintf_r+0x192>
 800a344:	ab03      	add	r3, sp, #12
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	462a      	mov	r2, r5
 800a34a:	4b0e      	ldr	r3, [pc, #56]	@ (800a384 <_svfiprintf_r+0x1f0>)
 800a34c:	a904      	add	r1, sp, #16
 800a34e:	4638      	mov	r0, r7
 800a350:	f7fc fccc 	bl	8006cec <_printf_float>
 800a354:	1c42      	adds	r2, r0, #1
 800a356:	4606      	mov	r6, r0
 800a358:	d1d6      	bne.n	800a308 <_svfiprintf_r+0x174>
 800a35a:	89ab      	ldrh	r3, [r5, #12]
 800a35c:	065b      	lsls	r3, r3, #25
 800a35e:	f53f af2d 	bmi.w	800a1bc <_svfiprintf_r+0x28>
 800a362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a364:	e72c      	b.n	800a1c0 <_svfiprintf_r+0x2c>
 800a366:	ab03      	add	r3, sp, #12
 800a368:	9300      	str	r3, [sp, #0]
 800a36a:	462a      	mov	r2, r5
 800a36c:	4b05      	ldr	r3, [pc, #20]	@ (800a384 <_svfiprintf_r+0x1f0>)
 800a36e:	a904      	add	r1, sp, #16
 800a370:	4638      	mov	r0, r7
 800a372:	f7fc ff53 	bl	800721c <_printf_i>
 800a376:	e7ed      	b.n	800a354 <_svfiprintf_r+0x1c0>
 800a378:	0800b731 	.word	0x0800b731
 800a37c:	0800b73b 	.word	0x0800b73b
 800a380:	08006ced 	.word	0x08006ced
 800a384:	0800a0dd 	.word	0x0800a0dd
 800a388:	0800b737 	.word	0x0800b737

0800a38c <__sflush_r>:
 800a38c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a394:	0716      	lsls	r6, r2, #28
 800a396:	4605      	mov	r5, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	d454      	bmi.n	800a446 <__sflush_r+0xba>
 800a39c:	684b      	ldr	r3, [r1, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	dc02      	bgt.n	800a3a8 <__sflush_r+0x1c>
 800a3a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	dd48      	ble.n	800a43a <__sflush_r+0xae>
 800a3a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3aa:	2e00      	cmp	r6, #0
 800a3ac:	d045      	beq.n	800a43a <__sflush_r+0xae>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a3b4:	682f      	ldr	r7, [r5, #0]
 800a3b6:	6a21      	ldr	r1, [r4, #32]
 800a3b8:	602b      	str	r3, [r5, #0]
 800a3ba:	d030      	beq.n	800a41e <__sflush_r+0x92>
 800a3bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	0759      	lsls	r1, r3, #29
 800a3c2:	d505      	bpl.n	800a3d0 <__sflush_r+0x44>
 800a3c4:	6863      	ldr	r3, [r4, #4]
 800a3c6:	1ad2      	subs	r2, r2, r3
 800a3c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a3ca:	b10b      	cbz	r3, 800a3d0 <__sflush_r+0x44>
 800a3cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3ce:	1ad2      	subs	r2, r2, r3
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3d4:	6a21      	ldr	r1, [r4, #32]
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	47b0      	blx	r6
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	89a3      	ldrh	r3, [r4, #12]
 800a3de:	d106      	bne.n	800a3ee <__sflush_r+0x62>
 800a3e0:	6829      	ldr	r1, [r5, #0]
 800a3e2:	291d      	cmp	r1, #29
 800a3e4:	d82b      	bhi.n	800a43e <__sflush_r+0xb2>
 800a3e6:	4a2a      	ldr	r2, [pc, #168]	@ (800a490 <__sflush_r+0x104>)
 800a3e8:	40ca      	lsrs	r2, r1
 800a3ea:	07d6      	lsls	r6, r2, #31
 800a3ec:	d527      	bpl.n	800a43e <__sflush_r+0xb2>
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	6062      	str	r2, [r4, #4]
 800a3f2:	04d9      	lsls	r1, r3, #19
 800a3f4:	6922      	ldr	r2, [r4, #16]
 800a3f6:	6022      	str	r2, [r4, #0]
 800a3f8:	d504      	bpl.n	800a404 <__sflush_r+0x78>
 800a3fa:	1c42      	adds	r2, r0, #1
 800a3fc:	d101      	bne.n	800a402 <__sflush_r+0x76>
 800a3fe:	682b      	ldr	r3, [r5, #0]
 800a400:	b903      	cbnz	r3, 800a404 <__sflush_r+0x78>
 800a402:	6560      	str	r0, [r4, #84]	@ 0x54
 800a404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a406:	602f      	str	r7, [r5, #0]
 800a408:	b1b9      	cbz	r1, 800a43a <__sflush_r+0xae>
 800a40a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a40e:	4299      	cmp	r1, r3
 800a410:	d002      	beq.n	800a418 <__sflush_r+0x8c>
 800a412:	4628      	mov	r0, r5
 800a414:	f7fe fa34 	bl	8008880 <_free_r>
 800a418:	2300      	movs	r3, #0
 800a41a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a41c:	e00d      	b.n	800a43a <__sflush_r+0xae>
 800a41e:	2301      	movs	r3, #1
 800a420:	4628      	mov	r0, r5
 800a422:	47b0      	blx	r6
 800a424:	4602      	mov	r2, r0
 800a426:	1c50      	adds	r0, r2, #1
 800a428:	d1c9      	bne.n	800a3be <__sflush_r+0x32>
 800a42a:	682b      	ldr	r3, [r5, #0]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d0c6      	beq.n	800a3be <__sflush_r+0x32>
 800a430:	2b1d      	cmp	r3, #29
 800a432:	d001      	beq.n	800a438 <__sflush_r+0xac>
 800a434:	2b16      	cmp	r3, #22
 800a436:	d11e      	bne.n	800a476 <__sflush_r+0xea>
 800a438:	602f      	str	r7, [r5, #0]
 800a43a:	2000      	movs	r0, #0
 800a43c:	e022      	b.n	800a484 <__sflush_r+0xf8>
 800a43e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a442:	b21b      	sxth	r3, r3
 800a444:	e01b      	b.n	800a47e <__sflush_r+0xf2>
 800a446:	690f      	ldr	r7, [r1, #16]
 800a448:	2f00      	cmp	r7, #0
 800a44a:	d0f6      	beq.n	800a43a <__sflush_r+0xae>
 800a44c:	0793      	lsls	r3, r2, #30
 800a44e:	680e      	ldr	r6, [r1, #0]
 800a450:	bf08      	it	eq
 800a452:	694b      	ldreq	r3, [r1, #20]
 800a454:	600f      	str	r7, [r1, #0]
 800a456:	bf18      	it	ne
 800a458:	2300      	movne	r3, #0
 800a45a:	eba6 0807 	sub.w	r8, r6, r7
 800a45e:	608b      	str	r3, [r1, #8]
 800a460:	f1b8 0f00 	cmp.w	r8, #0
 800a464:	dde9      	ble.n	800a43a <__sflush_r+0xae>
 800a466:	6a21      	ldr	r1, [r4, #32]
 800a468:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a46a:	4643      	mov	r3, r8
 800a46c:	463a      	mov	r2, r7
 800a46e:	4628      	mov	r0, r5
 800a470:	47b0      	blx	r6
 800a472:	2800      	cmp	r0, #0
 800a474:	dc08      	bgt.n	800a488 <__sflush_r+0xfc>
 800a476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a47e:	81a3      	strh	r3, [r4, #12]
 800a480:	f04f 30ff 	mov.w	r0, #4294967295
 800a484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a488:	4407      	add	r7, r0
 800a48a:	eba8 0800 	sub.w	r8, r8, r0
 800a48e:	e7e7      	b.n	800a460 <__sflush_r+0xd4>
 800a490:	20400001 	.word	0x20400001

0800a494 <_fflush_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	690b      	ldr	r3, [r1, #16]
 800a498:	4605      	mov	r5, r0
 800a49a:	460c      	mov	r4, r1
 800a49c:	b913      	cbnz	r3, 800a4a4 <_fflush_r+0x10>
 800a49e:	2500      	movs	r5, #0
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	bd38      	pop	{r3, r4, r5, pc}
 800a4a4:	b118      	cbz	r0, 800a4ae <_fflush_r+0x1a>
 800a4a6:	6a03      	ldr	r3, [r0, #32]
 800a4a8:	b90b      	cbnz	r3, 800a4ae <_fflush_r+0x1a>
 800a4aa:	f7fd fa6f 	bl	800798c <__sinit>
 800a4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d0f3      	beq.n	800a49e <_fflush_r+0xa>
 800a4b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a4b8:	07d0      	lsls	r0, r2, #31
 800a4ba:	d404      	bmi.n	800a4c6 <_fflush_r+0x32>
 800a4bc:	0599      	lsls	r1, r3, #22
 800a4be:	d402      	bmi.n	800a4c6 <_fflush_r+0x32>
 800a4c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4c2:	f7fd fb7c 	bl	8007bbe <__retarget_lock_acquire_recursive>
 800a4c6:	4628      	mov	r0, r5
 800a4c8:	4621      	mov	r1, r4
 800a4ca:	f7ff ff5f 	bl	800a38c <__sflush_r>
 800a4ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4d0:	07da      	lsls	r2, r3, #31
 800a4d2:	4605      	mov	r5, r0
 800a4d4:	d4e4      	bmi.n	800a4a0 <_fflush_r+0xc>
 800a4d6:	89a3      	ldrh	r3, [r4, #12]
 800a4d8:	059b      	lsls	r3, r3, #22
 800a4da:	d4e1      	bmi.n	800a4a0 <_fflush_r+0xc>
 800a4dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4de:	f7fd fb6f 	bl	8007bc0 <__retarget_lock_release_recursive>
 800a4e2:	e7dd      	b.n	800a4a0 <_fflush_r+0xc>

0800a4e4 <memmove>:
 800a4e4:	4288      	cmp	r0, r1
 800a4e6:	b510      	push	{r4, lr}
 800a4e8:	eb01 0402 	add.w	r4, r1, r2
 800a4ec:	d902      	bls.n	800a4f4 <memmove+0x10>
 800a4ee:	4284      	cmp	r4, r0
 800a4f0:	4623      	mov	r3, r4
 800a4f2:	d807      	bhi.n	800a504 <memmove+0x20>
 800a4f4:	1e43      	subs	r3, r0, #1
 800a4f6:	42a1      	cmp	r1, r4
 800a4f8:	d008      	beq.n	800a50c <memmove+0x28>
 800a4fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a502:	e7f8      	b.n	800a4f6 <memmove+0x12>
 800a504:	4402      	add	r2, r0
 800a506:	4601      	mov	r1, r0
 800a508:	428a      	cmp	r2, r1
 800a50a:	d100      	bne.n	800a50e <memmove+0x2a>
 800a50c:	bd10      	pop	{r4, pc}
 800a50e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a512:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a516:	e7f7      	b.n	800a508 <memmove+0x24>

0800a518 <strncmp>:
 800a518:	b510      	push	{r4, lr}
 800a51a:	b16a      	cbz	r2, 800a538 <strncmp+0x20>
 800a51c:	3901      	subs	r1, #1
 800a51e:	1884      	adds	r4, r0, r2
 800a520:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a524:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a528:	429a      	cmp	r2, r3
 800a52a:	d103      	bne.n	800a534 <strncmp+0x1c>
 800a52c:	42a0      	cmp	r0, r4
 800a52e:	d001      	beq.n	800a534 <strncmp+0x1c>
 800a530:	2a00      	cmp	r2, #0
 800a532:	d1f5      	bne.n	800a520 <strncmp+0x8>
 800a534:	1ad0      	subs	r0, r2, r3
 800a536:	bd10      	pop	{r4, pc}
 800a538:	4610      	mov	r0, r2
 800a53a:	e7fc      	b.n	800a536 <strncmp+0x1e>

0800a53c <_sbrk_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d06      	ldr	r5, [pc, #24]	@ (800a558 <_sbrk_r+0x1c>)
 800a540:	2300      	movs	r3, #0
 800a542:	4604      	mov	r4, r0
 800a544:	4608      	mov	r0, r1
 800a546:	602b      	str	r3, [r5, #0]
 800a548:	f7f7 fbc4 	bl	8001cd4 <_sbrk>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d102      	bne.n	800a556 <_sbrk_r+0x1a>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	b103      	cbz	r3, 800a556 <_sbrk_r+0x1a>
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	bd38      	pop	{r3, r4, r5, pc}
 800a558:	200004e8 	.word	0x200004e8

0800a55c <memcpy>:
 800a55c:	440a      	add	r2, r1
 800a55e:	4291      	cmp	r1, r2
 800a560:	f100 33ff 	add.w	r3, r0, #4294967295
 800a564:	d100      	bne.n	800a568 <memcpy+0xc>
 800a566:	4770      	bx	lr
 800a568:	b510      	push	{r4, lr}
 800a56a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a56e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a572:	4291      	cmp	r1, r2
 800a574:	d1f9      	bne.n	800a56a <memcpy+0xe>
 800a576:	bd10      	pop	{r4, pc}

0800a578 <nan>:
 800a578:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a580 <nan+0x8>
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	00000000 	.word	0x00000000
 800a584:	7ff80000 	.word	0x7ff80000

0800a588 <__assert_func>:
 800a588:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a58a:	4614      	mov	r4, r2
 800a58c:	461a      	mov	r2, r3
 800a58e:	4b09      	ldr	r3, [pc, #36]	@ (800a5b4 <__assert_func+0x2c>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4605      	mov	r5, r0
 800a594:	68d8      	ldr	r0, [r3, #12]
 800a596:	b14c      	cbz	r4, 800a5ac <__assert_func+0x24>
 800a598:	4b07      	ldr	r3, [pc, #28]	@ (800a5b8 <__assert_func+0x30>)
 800a59a:	9100      	str	r1, [sp, #0]
 800a59c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5a0:	4906      	ldr	r1, [pc, #24]	@ (800a5bc <__assert_func+0x34>)
 800a5a2:	462b      	mov	r3, r5
 800a5a4:	f000 fba8 	bl	800acf8 <fiprintf>
 800a5a8:	f000 fbb8 	bl	800ad1c <abort>
 800a5ac:	4b04      	ldr	r3, [pc, #16]	@ (800a5c0 <__assert_func+0x38>)
 800a5ae:	461c      	mov	r4, r3
 800a5b0:	e7f3      	b.n	800a59a <__assert_func+0x12>
 800a5b2:	bf00      	nop
 800a5b4:	20000018 	.word	0x20000018
 800a5b8:	0800b74a 	.word	0x0800b74a
 800a5bc:	0800b757 	.word	0x0800b757
 800a5c0:	0800b785 	.word	0x0800b785

0800a5c4 <_calloc_r>:
 800a5c4:	b570      	push	{r4, r5, r6, lr}
 800a5c6:	fba1 5402 	umull	r5, r4, r1, r2
 800a5ca:	b934      	cbnz	r4, 800a5da <_calloc_r+0x16>
 800a5cc:	4629      	mov	r1, r5
 800a5ce:	f7fe f9cb 	bl	8008968 <_malloc_r>
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	b928      	cbnz	r0, 800a5e2 <_calloc_r+0x1e>
 800a5d6:	4630      	mov	r0, r6
 800a5d8:	bd70      	pop	{r4, r5, r6, pc}
 800a5da:	220c      	movs	r2, #12
 800a5dc:	6002      	str	r2, [r0, #0]
 800a5de:	2600      	movs	r6, #0
 800a5e0:	e7f9      	b.n	800a5d6 <_calloc_r+0x12>
 800a5e2:	462a      	mov	r2, r5
 800a5e4:	4621      	mov	r1, r4
 800a5e6:	f7fd fa6c 	bl	8007ac2 <memset>
 800a5ea:	e7f4      	b.n	800a5d6 <_calloc_r+0x12>

0800a5ec <rshift>:
 800a5ec:	6903      	ldr	r3, [r0, #16]
 800a5ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a5f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a5fa:	f100 0414 	add.w	r4, r0, #20
 800a5fe:	dd45      	ble.n	800a68c <rshift+0xa0>
 800a600:	f011 011f 	ands.w	r1, r1, #31
 800a604:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a608:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a60c:	d10c      	bne.n	800a628 <rshift+0x3c>
 800a60e:	f100 0710 	add.w	r7, r0, #16
 800a612:	4629      	mov	r1, r5
 800a614:	42b1      	cmp	r1, r6
 800a616:	d334      	bcc.n	800a682 <rshift+0x96>
 800a618:	1a9b      	subs	r3, r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	1eea      	subs	r2, r5, #3
 800a61e:	4296      	cmp	r6, r2
 800a620:	bf38      	it	cc
 800a622:	2300      	movcc	r3, #0
 800a624:	4423      	add	r3, r4
 800a626:	e015      	b.n	800a654 <rshift+0x68>
 800a628:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a62c:	f1c1 0820 	rsb	r8, r1, #32
 800a630:	40cf      	lsrs	r7, r1
 800a632:	f105 0e04 	add.w	lr, r5, #4
 800a636:	46a1      	mov	r9, r4
 800a638:	4576      	cmp	r6, lr
 800a63a:	46f4      	mov	ip, lr
 800a63c:	d815      	bhi.n	800a66a <rshift+0x7e>
 800a63e:	1a9a      	subs	r2, r3, r2
 800a640:	0092      	lsls	r2, r2, #2
 800a642:	3a04      	subs	r2, #4
 800a644:	3501      	adds	r5, #1
 800a646:	42ae      	cmp	r6, r5
 800a648:	bf38      	it	cc
 800a64a:	2200      	movcc	r2, #0
 800a64c:	18a3      	adds	r3, r4, r2
 800a64e:	50a7      	str	r7, [r4, r2]
 800a650:	b107      	cbz	r7, 800a654 <rshift+0x68>
 800a652:	3304      	adds	r3, #4
 800a654:	1b1a      	subs	r2, r3, r4
 800a656:	42a3      	cmp	r3, r4
 800a658:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a65c:	bf08      	it	eq
 800a65e:	2300      	moveq	r3, #0
 800a660:	6102      	str	r2, [r0, #16]
 800a662:	bf08      	it	eq
 800a664:	6143      	streq	r3, [r0, #20]
 800a666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a66a:	f8dc c000 	ldr.w	ip, [ip]
 800a66e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a672:	ea4c 0707 	orr.w	r7, ip, r7
 800a676:	f849 7b04 	str.w	r7, [r9], #4
 800a67a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a67e:	40cf      	lsrs	r7, r1
 800a680:	e7da      	b.n	800a638 <rshift+0x4c>
 800a682:	f851 cb04 	ldr.w	ip, [r1], #4
 800a686:	f847 cf04 	str.w	ip, [r7, #4]!
 800a68a:	e7c3      	b.n	800a614 <rshift+0x28>
 800a68c:	4623      	mov	r3, r4
 800a68e:	e7e1      	b.n	800a654 <rshift+0x68>

0800a690 <__hexdig_fun>:
 800a690:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a694:	2b09      	cmp	r3, #9
 800a696:	d802      	bhi.n	800a69e <__hexdig_fun+0xe>
 800a698:	3820      	subs	r0, #32
 800a69a:	b2c0      	uxtb	r0, r0
 800a69c:	4770      	bx	lr
 800a69e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a6a2:	2b05      	cmp	r3, #5
 800a6a4:	d801      	bhi.n	800a6aa <__hexdig_fun+0x1a>
 800a6a6:	3847      	subs	r0, #71	@ 0x47
 800a6a8:	e7f7      	b.n	800a69a <__hexdig_fun+0xa>
 800a6aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a6ae:	2b05      	cmp	r3, #5
 800a6b0:	d801      	bhi.n	800a6b6 <__hexdig_fun+0x26>
 800a6b2:	3827      	subs	r0, #39	@ 0x27
 800a6b4:	e7f1      	b.n	800a69a <__hexdig_fun+0xa>
 800a6b6:	2000      	movs	r0, #0
 800a6b8:	4770      	bx	lr
	...

0800a6bc <__gethex>:
 800a6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c0:	b085      	sub	sp, #20
 800a6c2:	468a      	mov	sl, r1
 800a6c4:	9302      	str	r3, [sp, #8]
 800a6c6:	680b      	ldr	r3, [r1, #0]
 800a6c8:	9001      	str	r0, [sp, #4]
 800a6ca:	4690      	mov	r8, r2
 800a6cc:	1c9c      	adds	r4, r3, #2
 800a6ce:	46a1      	mov	r9, r4
 800a6d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a6d4:	2830      	cmp	r0, #48	@ 0x30
 800a6d6:	d0fa      	beq.n	800a6ce <__gethex+0x12>
 800a6d8:	eba9 0303 	sub.w	r3, r9, r3
 800a6dc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a6e0:	f7ff ffd6 	bl	800a690 <__hexdig_fun>
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d168      	bne.n	800a7bc <__gethex+0x100>
 800a6ea:	49a0      	ldr	r1, [pc, #640]	@ (800a96c <__gethex+0x2b0>)
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	4648      	mov	r0, r9
 800a6f0:	f7ff ff12 	bl	800a518 <strncmp>
 800a6f4:	4607      	mov	r7, r0
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d167      	bne.n	800a7ca <__gethex+0x10e>
 800a6fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a6fe:	4626      	mov	r6, r4
 800a700:	f7ff ffc6 	bl	800a690 <__hexdig_fun>
 800a704:	2800      	cmp	r0, #0
 800a706:	d062      	beq.n	800a7ce <__gethex+0x112>
 800a708:	4623      	mov	r3, r4
 800a70a:	7818      	ldrb	r0, [r3, #0]
 800a70c:	2830      	cmp	r0, #48	@ 0x30
 800a70e:	4699      	mov	r9, r3
 800a710:	f103 0301 	add.w	r3, r3, #1
 800a714:	d0f9      	beq.n	800a70a <__gethex+0x4e>
 800a716:	f7ff ffbb 	bl	800a690 <__hexdig_fun>
 800a71a:	fab0 f580 	clz	r5, r0
 800a71e:	096d      	lsrs	r5, r5, #5
 800a720:	f04f 0b01 	mov.w	fp, #1
 800a724:	464a      	mov	r2, r9
 800a726:	4616      	mov	r6, r2
 800a728:	3201      	adds	r2, #1
 800a72a:	7830      	ldrb	r0, [r6, #0]
 800a72c:	f7ff ffb0 	bl	800a690 <__hexdig_fun>
 800a730:	2800      	cmp	r0, #0
 800a732:	d1f8      	bne.n	800a726 <__gethex+0x6a>
 800a734:	498d      	ldr	r1, [pc, #564]	@ (800a96c <__gethex+0x2b0>)
 800a736:	2201      	movs	r2, #1
 800a738:	4630      	mov	r0, r6
 800a73a:	f7ff feed 	bl	800a518 <strncmp>
 800a73e:	2800      	cmp	r0, #0
 800a740:	d13f      	bne.n	800a7c2 <__gethex+0x106>
 800a742:	b944      	cbnz	r4, 800a756 <__gethex+0x9a>
 800a744:	1c74      	adds	r4, r6, #1
 800a746:	4622      	mov	r2, r4
 800a748:	4616      	mov	r6, r2
 800a74a:	3201      	adds	r2, #1
 800a74c:	7830      	ldrb	r0, [r6, #0]
 800a74e:	f7ff ff9f 	bl	800a690 <__hexdig_fun>
 800a752:	2800      	cmp	r0, #0
 800a754:	d1f8      	bne.n	800a748 <__gethex+0x8c>
 800a756:	1ba4      	subs	r4, r4, r6
 800a758:	00a7      	lsls	r7, r4, #2
 800a75a:	7833      	ldrb	r3, [r6, #0]
 800a75c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a760:	2b50      	cmp	r3, #80	@ 0x50
 800a762:	d13e      	bne.n	800a7e2 <__gethex+0x126>
 800a764:	7873      	ldrb	r3, [r6, #1]
 800a766:	2b2b      	cmp	r3, #43	@ 0x2b
 800a768:	d033      	beq.n	800a7d2 <__gethex+0x116>
 800a76a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a76c:	d034      	beq.n	800a7d8 <__gethex+0x11c>
 800a76e:	1c71      	adds	r1, r6, #1
 800a770:	2400      	movs	r4, #0
 800a772:	7808      	ldrb	r0, [r1, #0]
 800a774:	f7ff ff8c 	bl	800a690 <__hexdig_fun>
 800a778:	1e43      	subs	r3, r0, #1
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	2b18      	cmp	r3, #24
 800a77e:	d830      	bhi.n	800a7e2 <__gethex+0x126>
 800a780:	f1a0 0210 	sub.w	r2, r0, #16
 800a784:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a788:	f7ff ff82 	bl	800a690 <__hexdig_fun>
 800a78c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a790:	fa5f fc8c 	uxtb.w	ip, ip
 800a794:	f1bc 0f18 	cmp.w	ip, #24
 800a798:	f04f 030a 	mov.w	r3, #10
 800a79c:	d91e      	bls.n	800a7dc <__gethex+0x120>
 800a79e:	b104      	cbz	r4, 800a7a2 <__gethex+0xe6>
 800a7a0:	4252      	negs	r2, r2
 800a7a2:	4417      	add	r7, r2
 800a7a4:	f8ca 1000 	str.w	r1, [sl]
 800a7a8:	b1ed      	cbz	r5, 800a7e6 <__gethex+0x12a>
 800a7aa:	f1bb 0f00 	cmp.w	fp, #0
 800a7ae:	bf0c      	ite	eq
 800a7b0:	2506      	moveq	r5, #6
 800a7b2:	2500      	movne	r5, #0
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	b005      	add	sp, #20
 800a7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7bc:	2500      	movs	r5, #0
 800a7be:	462c      	mov	r4, r5
 800a7c0:	e7b0      	b.n	800a724 <__gethex+0x68>
 800a7c2:	2c00      	cmp	r4, #0
 800a7c4:	d1c7      	bne.n	800a756 <__gethex+0x9a>
 800a7c6:	4627      	mov	r7, r4
 800a7c8:	e7c7      	b.n	800a75a <__gethex+0x9e>
 800a7ca:	464e      	mov	r6, r9
 800a7cc:	462f      	mov	r7, r5
 800a7ce:	2501      	movs	r5, #1
 800a7d0:	e7c3      	b.n	800a75a <__gethex+0x9e>
 800a7d2:	2400      	movs	r4, #0
 800a7d4:	1cb1      	adds	r1, r6, #2
 800a7d6:	e7cc      	b.n	800a772 <__gethex+0xb6>
 800a7d8:	2401      	movs	r4, #1
 800a7da:	e7fb      	b.n	800a7d4 <__gethex+0x118>
 800a7dc:	fb03 0002 	mla	r0, r3, r2, r0
 800a7e0:	e7ce      	b.n	800a780 <__gethex+0xc4>
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	e7de      	b.n	800a7a4 <__gethex+0xe8>
 800a7e6:	eba6 0309 	sub.w	r3, r6, r9
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	2b07      	cmp	r3, #7
 800a7f0:	dc0a      	bgt.n	800a808 <__gethex+0x14c>
 800a7f2:	9801      	ldr	r0, [sp, #4]
 800a7f4:	f7fe f944 	bl	8008a80 <_Balloc>
 800a7f8:	4604      	mov	r4, r0
 800a7fa:	b940      	cbnz	r0, 800a80e <__gethex+0x152>
 800a7fc:	4b5c      	ldr	r3, [pc, #368]	@ (800a970 <__gethex+0x2b4>)
 800a7fe:	4602      	mov	r2, r0
 800a800:	21e4      	movs	r1, #228	@ 0xe4
 800a802:	485c      	ldr	r0, [pc, #368]	@ (800a974 <__gethex+0x2b8>)
 800a804:	f7ff fec0 	bl	800a588 <__assert_func>
 800a808:	3101      	adds	r1, #1
 800a80a:	105b      	asrs	r3, r3, #1
 800a80c:	e7ef      	b.n	800a7ee <__gethex+0x132>
 800a80e:	f100 0a14 	add.w	sl, r0, #20
 800a812:	2300      	movs	r3, #0
 800a814:	4655      	mov	r5, sl
 800a816:	469b      	mov	fp, r3
 800a818:	45b1      	cmp	r9, r6
 800a81a:	d337      	bcc.n	800a88c <__gethex+0x1d0>
 800a81c:	f845 bb04 	str.w	fp, [r5], #4
 800a820:	eba5 050a 	sub.w	r5, r5, sl
 800a824:	10ad      	asrs	r5, r5, #2
 800a826:	6125      	str	r5, [r4, #16]
 800a828:	4658      	mov	r0, fp
 800a82a:	f7fe fa1b 	bl	8008c64 <__hi0bits>
 800a82e:	016d      	lsls	r5, r5, #5
 800a830:	f8d8 6000 	ldr.w	r6, [r8]
 800a834:	1a2d      	subs	r5, r5, r0
 800a836:	42b5      	cmp	r5, r6
 800a838:	dd54      	ble.n	800a8e4 <__gethex+0x228>
 800a83a:	1bad      	subs	r5, r5, r6
 800a83c:	4629      	mov	r1, r5
 800a83e:	4620      	mov	r0, r4
 800a840:	f7fe fda7 	bl	8009392 <__any_on>
 800a844:	4681      	mov	r9, r0
 800a846:	b178      	cbz	r0, 800a868 <__gethex+0x1ac>
 800a848:	1e6b      	subs	r3, r5, #1
 800a84a:	1159      	asrs	r1, r3, #5
 800a84c:	f003 021f 	and.w	r2, r3, #31
 800a850:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a854:	f04f 0901 	mov.w	r9, #1
 800a858:	fa09 f202 	lsl.w	r2, r9, r2
 800a85c:	420a      	tst	r2, r1
 800a85e:	d003      	beq.n	800a868 <__gethex+0x1ac>
 800a860:	454b      	cmp	r3, r9
 800a862:	dc36      	bgt.n	800a8d2 <__gethex+0x216>
 800a864:	f04f 0902 	mov.w	r9, #2
 800a868:	4629      	mov	r1, r5
 800a86a:	4620      	mov	r0, r4
 800a86c:	f7ff febe 	bl	800a5ec <rshift>
 800a870:	442f      	add	r7, r5
 800a872:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a876:	42bb      	cmp	r3, r7
 800a878:	da42      	bge.n	800a900 <__gethex+0x244>
 800a87a:	9801      	ldr	r0, [sp, #4]
 800a87c:	4621      	mov	r1, r4
 800a87e:	f7fe f93f 	bl	8008b00 <_Bfree>
 800a882:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a884:	2300      	movs	r3, #0
 800a886:	6013      	str	r3, [r2, #0]
 800a888:	25a3      	movs	r5, #163	@ 0xa3
 800a88a:	e793      	b.n	800a7b4 <__gethex+0xf8>
 800a88c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a890:	2a2e      	cmp	r2, #46	@ 0x2e
 800a892:	d012      	beq.n	800a8ba <__gethex+0x1fe>
 800a894:	2b20      	cmp	r3, #32
 800a896:	d104      	bne.n	800a8a2 <__gethex+0x1e6>
 800a898:	f845 bb04 	str.w	fp, [r5], #4
 800a89c:	f04f 0b00 	mov.w	fp, #0
 800a8a0:	465b      	mov	r3, fp
 800a8a2:	7830      	ldrb	r0, [r6, #0]
 800a8a4:	9303      	str	r3, [sp, #12]
 800a8a6:	f7ff fef3 	bl	800a690 <__hexdig_fun>
 800a8aa:	9b03      	ldr	r3, [sp, #12]
 800a8ac:	f000 000f 	and.w	r0, r0, #15
 800a8b0:	4098      	lsls	r0, r3
 800a8b2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a8b6:	3304      	adds	r3, #4
 800a8b8:	e7ae      	b.n	800a818 <__gethex+0x15c>
 800a8ba:	45b1      	cmp	r9, r6
 800a8bc:	d8ea      	bhi.n	800a894 <__gethex+0x1d8>
 800a8be:	492b      	ldr	r1, [pc, #172]	@ (800a96c <__gethex+0x2b0>)
 800a8c0:	9303      	str	r3, [sp, #12]
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	4630      	mov	r0, r6
 800a8c6:	f7ff fe27 	bl	800a518 <strncmp>
 800a8ca:	9b03      	ldr	r3, [sp, #12]
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d1e1      	bne.n	800a894 <__gethex+0x1d8>
 800a8d0:	e7a2      	b.n	800a818 <__gethex+0x15c>
 800a8d2:	1ea9      	subs	r1, r5, #2
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f7fe fd5c 	bl	8009392 <__any_on>
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	d0c2      	beq.n	800a864 <__gethex+0x1a8>
 800a8de:	f04f 0903 	mov.w	r9, #3
 800a8e2:	e7c1      	b.n	800a868 <__gethex+0x1ac>
 800a8e4:	da09      	bge.n	800a8fa <__gethex+0x23e>
 800a8e6:	1b75      	subs	r5, r6, r5
 800a8e8:	4621      	mov	r1, r4
 800a8ea:	9801      	ldr	r0, [sp, #4]
 800a8ec:	462a      	mov	r2, r5
 800a8ee:	f7fe fb17 	bl	8008f20 <__lshift>
 800a8f2:	1b7f      	subs	r7, r7, r5
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	f100 0a14 	add.w	sl, r0, #20
 800a8fa:	f04f 0900 	mov.w	r9, #0
 800a8fe:	e7b8      	b.n	800a872 <__gethex+0x1b6>
 800a900:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a904:	42bd      	cmp	r5, r7
 800a906:	dd6f      	ble.n	800a9e8 <__gethex+0x32c>
 800a908:	1bed      	subs	r5, r5, r7
 800a90a:	42ae      	cmp	r6, r5
 800a90c:	dc34      	bgt.n	800a978 <__gethex+0x2bc>
 800a90e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a912:	2b02      	cmp	r3, #2
 800a914:	d022      	beq.n	800a95c <__gethex+0x2a0>
 800a916:	2b03      	cmp	r3, #3
 800a918:	d024      	beq.n	800a964 <__gethex+0x2a8>
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d115      	bne.n	800a94a <__gethex+0x28e>
 800a91e:	42ae      	cmp	r6, r5
 800a920:	d113      	bne.n	800a94a <__gethex+0x28e>
 800a922:	2e01      	cmp	r6, #1
 800a924:	d10b      	bne.n	800a93e <__gethex+0x282>
 800a926:	9a02      	ldr	r2, [sp, #8]
 800a928:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	2301      	movs	r3, #1
 800a930:	6123      	str	r3, [r4, #16]
 800a932:	f8ca 3000 	str.w	r3, [sl]
 800a936:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a938:	2562      	movs	r5, #98	@ 0x62
 800a93a:	601c      	str	r4, [r3, #0]
 800a93c:	e73a      	b.n	800a7b4 <__gethex+0xf8>
 800a93e:	1e71      	subs	r1, r6, #1
 800a940:	4620      	mov	r0, r4
 800a942:	f7fe fd26 	bl	8009392 <__any_on>
 800a946:	2800      	cmp	r0, #0
 800a948:	d1ed      	bne.n	800a926 <__gethex+0x26a>
 800a94a:	9801      	ldr	r0, [sp, #4]
 800a94c:	4621      	mov	r1, r4
 800a94e:	f7fe f8d7 	bl	8008b00 <_Bfree>
 800a952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a954:	2300      	movs	r3, #0
 800a956:	6013      	str	r3, [r2, #0]
 800a958:	2550      	movs	r5, #80	@ 0x50
 800a95a:	e72b      	b.n	800a7b4 <__gethex+0xf8>
 800a95c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1f3      	bne.n	800a94a <__gethex+0x28e>
 800a962:	e7e0      	b.n	800a926 <__gethex+0x26a>
 800a964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a966:	2b00      	cmp	r3, #0
 800a968:	d1dd      	bne.n	800a926 <__gethex+0x26a>
 800a96a:	e7ee      	b.n	800a94a <__gethex+0x28e>
 800a96c:	0800b72f 	.word	0x0800b72f
 800a970:	0800b6c5 	.word	0x0800b6c5
 800a974:	0800b786 	.word	0x0800b786
 800a978:	1e6f      	subs	r7, r5, #1
 800a97a:	f1b9 0f00 	cmp.w	r9, #0
 800a97e:	d130      	bne.n	800a9e2 <__gethex+0x326>
 800a980:	b127      	cbz	r7, 800a98c <__gethex+0x2d0>
 800a982:	4639      	mov	r1, r7
 800a984:	4620      	mov	r0, r4
 800a986:	f7fe fd04 	bl	8009392 <__any_on>
 800a98a:	4681      	mov	r9, r0
 800a98c:	117a      	asrs	r2, r7, #5
 800a98e:	2301      	movs	r3, #1
 800a990:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a994:	f007 071f 	and.w	r7, r7, #31
 800a998:	40bb      	lsls	r3, r7
 800a99a:	4213      	tst	r3, r2
 800a99c:	4629      	mov	r1, r5
 800a99e:	4620      	mov	r0, r4
 800a9a0:	bf18      	it	ne
 800a9a2:	f049 0902 	orrne.w	r9, r9, #2
 800a9a6:	f7ff fe21 	bl	800a5ec <rshift>
 800a9aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a9ae:	1b76      	subs	r6, r6, r5
 800a9b0:	2502      	movs	r5, #2
 800a9b2:	f1b9 0f00 	cmp.w	r9, #0
 800a9b6:	d047      	beq.n	800aa48 <__gethex+0x38c>
 800a9b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9bc:	2b02      	cmp	r3, #2
 800a9be:	d015      	beq.n	800a9ec <__gethex+0x330>
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d017      	beq.n	800a9f4 <__gethex+0x338>
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d109      	bne.n	800a9dc <__gethex+0x320>
 800a9c8:	f019 0f02 	tst.w	r9, #2
 800a9cc:	d006      	beq.n	800a9dc <__gethex+0x320>
 800a9ce:	f8da 3000 	ldr.w	r3, [sl]
 800a9d2:	ea49 0903 	orr.w	r9, r9, r3
 800a9d6:	f019 0f01 	tst.w	r9, #1
 800a9da:	d10e      	bne.n	800a9fa <__gethex+0x33e>
 800a9dc:	f045 0510 	orr.w	r5, r5, #16
 800a9e0:	e032      	b.n	800aa48 <__gethex+0x38c>
 800a9e2:	f04f 0901 	mov.w	r9, #1
 800a9e6:	e7d1      	b.n	800a98c <__gethex+0x2d0>
 800a9e8:	2501      	movs	r5, #1
 800a9ea:	e7e2      	b.n	800a9b2 <__gethex+0x2f6>
 800a9ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9ee:	f1c3 0301 	rsb	r3, r3, #1
 800a9f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d0f0      	beq.n	800a9dc <__gethex+0x320>
 800a9fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a9fe:	f104 0314 	add.w	r3, r4, #20
 800aa02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aa06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aa0a:	f04f 0c00 	mov.w	ip, #0
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa14:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aa18:	d01b      	beq.n	800aa52 <__gethex+0x396>
 800aa1a:	3201      	adds	r2, #1
 800aa1c:	6002      	str	r2, [r0, #0]
 800aa1e:	2d02      	cmp	r5, #2
 800aa20:	f104 0314 	add.w	r3, r4, #20
 800aa24:	d13c      	bne.n	800aaa0 <__gethex+0x3e4>
 800aa26:	f8d8 2000 	ldr.w	r2, [r8]
 800aa2a:	3a01      	subs	r2, #1
 800aa2c:	42b2      	cmp	r2, r6
 800aa2e:	d109      	bne.n	800aa44 <__gethex+0x388>
 800aa30:	1171      	asrs	r1, r6, #5
 800aa32:	2201      	movs	r2, #1
 800aa34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aa38:	f006 061f 	and.w	r6, r6, #31
 800aa3c:	fa02 f606 	lsl.w	r6, r2, r6
 800aa40:	421e      	tst	r6, r3
 800aa42:	d13a      	bne.n	800aaba <__gethex+0x3fe>
 800aa44:	f045 0520 	orr.w	r5, r5, #32
 800aa48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa4a:	601c      	str	r4, [r3, #0]
 800aa4c:	9b02      	ldr	r3, [sp, #8]
 800aa4e:	601f      	str	r7, [r3, #0]
 800aa50:	e6b0      	b.n	800a7b4 <__gethex+0xf8>
 800aa52:	4299      	cmp	r1, r3
 800aa54:	f843 cc04 	str.w	ip, [r3, #-4]
 800aa58:	d8d9      	bhi.n	800aa0e <__gethex+0x352>
 800aa5a:	68a3      	ldr	r3, [r4, #8]
 800aa5c:	459b      	cmp	fp, r3
 800aa5e:	db17      	blt.n	800aa90 <__gethex+0x3d4>
 800aa60:	6861      	ldr	r1, [r4, #4]
 800aa62:	9801      	ldr	r0, [sp, #4]
 800aa64:	3101      	adds	r1, #1
 800aa66:	f7fe f80b 	bl	8008a80 <_Balloc>
 800aa6a:	4681      	mov	r9, r0
 800aa6c:	b918      	cbnz	r0, 800aa76 <__gethex+0x3ba>
 800aa6e:	4b1a      	ldr	r3, [pc, #104]	@ (800aad8 <__gethex+0x41c>)
 800aa70:	4602      	mov	r2, r0
 800aa72:	2184      	movs	r1, #132	@ 0x84
 800aa74:	e6c5      	b.n	800a802 <__gethex+0x146>
 800aa76:	6922      	ldr	r2, [r4, #16]
 800aa78:	3202      	adds	r2, #2
 800aa7a:	f104 010c 	add.w	r1, r4, #12
 800aa7e:	0092      	lsls	r2, r2, #2
 800aa80:	300c      	adds	r0, #12
 800aa82:	f7ff fd6b 	bl	800a55c <memcpy>
 800aa86:	4621      	mov	r1, r4
 800aa88:	9801      	ldr	r0, [sp, #4]
 800aa8a:	f7fe f839 	bl	8008b00 <_Bfree>
 800aa8e:	464c      	mov	r4, r9
 800aa90:	6923      	ldr	r3, [r4, #16]
 800aa92:	1c5a      	adds	r2, r3, #1
 800aa94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aa98:	6122      	str	r2, [r4, #16]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	615a      	str	r2, [r3, #20]
 800aa9e:	e7be      	b.n	800aa1e <__gethex+0x362>
 800aaa0:	6922      	ldr	r2, [r4, #16]
 800aaa2:	455a      	cmp	r2, fp
 800aaa4:	dd0b      	ble.n	800aabe <__gethex+0x402>
 800aaa6:	2101      	movs	r1, #1
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	f7ff fd9f 	bl	800a5ec <rshift>
 800aaae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aab2:	3701      	adds	r7, #1
 800aab4:	42bb      	cmp	r3, r7
 800aab6:	f6ff aee0 	blt.w	800a87a <__gethex+0x1be>
 800aaba:	2501      	movs	r5, #1
 800aabc:	e7c2      	b.n	800aa44 <__gethex+0x388>
 800aabe:	f016 061f 	ands.w	r6, r6, #31
 800aac2:	d0fa      	beq.n	800aaba <__gethex+0x3fe>
 800aac4:	4453      	add	r3, sl
 800aac6:	f1c6 0620 	rsb	r6, r6, #32
 800aaca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aace:	f7fe f8c9 	bl	8008c64 <__hi0bits>
 800aad2:	42b0      	cmp	r0, r6
 800aad4:	dbe7      	blt.n	800aaa6 <__gethex+0x3ea>
 800aad6:	e7f0      	b.n	800aaba <__gethex+0x3fe>
 800aad8:	0800b6c5 	.word	0x0800b6c5

0800aadc <L_shift>:
 800aadc:	f1c2 0208 	rsb	r2, r2, #8
 800aae0:	0092      	lsls	r2, r2, #2
 800aae2:	b570      	push	{r4, r5, r6, lr}
 800aae4:	f1c2 0620 	rsb	r6, r2, #32
 800aae8:	6843      	ldr	r3, [r0, #4]
 800aaea:	6804      	ldr	r4, [r0, #0]
 800aaec:	fa03 f506 	lsl.w	r5, r3, r6
 800aaf0:	432c      	orrs	r4, r5
 800aaf2:	40d3      	lsrs	r3, r2
 800aaf4:	6004      	str	r4, [r0, #0]
 800aaf6:	f840 3f04 	str.w	r3, [r0, #4]!
 800aafa:	4288      	cmp	r0, r1
 800aafc:	d3f4      	bcc.n	800aae8 <L_shift+0xc>
 800aafe:	bd70      	pop	{r4, r5, r6, pc}

0800ab00 <__match>:
 800ab00:	b530      	push	{r4, r5, lr}
 800ab02:	6803      	ldr	r3, [r0, #0]
 800ab04:	3301      	adds	r3, #1
 800ab06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab0a:	b914      	cbnz	r4, 800ab12 <__match+0x12>
 800ab0c:	6003      	str	r3, [r0, #0]
 800ab0e:	2001      	movs	r0, #1
 800ab10:	bd30      	pop	{r4, r5, pc}
 800ab12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ab1a:	2d19      	cmp	r5, #25
 800ab1c:	bf98      	it	ls
 800ab1e:	3220      	addls	r2, #32
 800ab20:	42a2      	cmp	r2, r4
 800ab22:	d0f0      	beq.n	800ab06 <__match+0x6>
 800ab24:	2000      	movs	r0, #0
 800ab26:	e7f3      	b.n	800ab10 <__match+0x10>

0800ab28 <__hexnan>:
 800ab28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab2c:	680b      	ldr	r3, [r1, #0]
 800ab2e:	6801      	ldr	r1, [r0, #0]
 800ab30:	115e      	asrs	r6, r3, #5
 800ab32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab36:	f013 031f 	ands.w	r3, r3, #31
 800ab3a:	b087      	sub	sp, #28
 800ab3c:	bf18      	it	ne
 800ab3e:	3604      	addne	r6, #4
 800ab40:	2500      	movs	r5, #0
 800ab42:	1f37      	subs	r7, r6, #4
 800ab44:	4682      	mov	sl, r0
 800ab46:	4690      	mov	r8, r2
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ab4e:	46b9      	mov	r9, r7
 800ab50:	463c      	mov	r4, r7
 800ab52:	9502      	str	r5, [sp, #8]
 800ab54:	46ab      	mov	fp, r5
 800ab56:	784a      	ldrb	r2, [r1, #1]
 800ab58:	1c4b      	adds	r3, r1, #1
 800ab5a:	9303      	str	r3, [sp, #12]
 800ab5c:	b342      	cbz	r2, 800abb0 <__hexnan+0x88>
 800ab5e:	4610      	mov	r0, r2
 800ab60:	9105      	str	r1, [sp, #20]
 800ab62:	9204      	str	r2, [sp, #16]
 800ab64:	f7ff fd94 	bl	800a690 <__hexdig_fun>
 800ab68:	2800      	cmp	r0, #0
 800ab6a:	d151      	bne.n	800ac10 <__hexnan+0xe8>
 800ab6c:	9a04      	ldr	r2, [sp, #16]
 800ab6e:	9905      	ldr	r1, [sp, #20]
 800ab70:	2a20      	cmp	r2, #32
 800ab72:	d818      	bhi.n	800aba6 <__hexnan+0x7e>
 800ab74:	9b02      	ldr	r3, [sp, #8]
 800ab76:	459b      	cmp	fp, r3
 800ab78:	dd13      	ble.n	800aba2 <__hexnan+0x7a>
 800ab7a:	454c      	cmp	r4, r9
 800ab7c:	d206      	bcs.n	800ab8c <__hexnan+0x64>
 800ab7e:	2d07      	cmp	r5, #7
 800ab80:	dc04      	bgt.n	800ab8c <__hexnan+0x64>
 800ab82:	462a      	mov	r2, r5
 800ab84:	4649      	mov	r1, r9
 800ab86:	4620      	mov	r0, r4
 800ab88:	f7ff ffa8 	bl	800aadc <L_shift>
 800ab8c:	4544      	cmp	r4, r8
 800ab8e:	d952      	bls.n	800ac36 <__hexnan+0x10e>
 800ab90:	2300      	movs	r3, #0
 800ab92:	f1a4 0904 	sub.w	r9, r4, #4
 800ab96:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab9a:	f8cd b008 	str.w	fp, [sp, #8]
 800ab9e:	464c      	mov	r4, r9
 800aba0:	461d      	mov	r5, r3
 800aba2:	9903      	ldr	r1, [sp, #12]
 800aba4:	e7d7      	b.n	800ab56 <__hexnan+0x2e>
 800aba6:	2a29      	cmp	r2, #41	@ 0x29
 800aba8:	d157      	bne.n	800ac5a <__hexnan+0x132>
 800abaa:	3102      	adds	r1, #2
 800abac:	f8ca 1000 	str.w	r1, [sl]
 800abb0:	f1bb 0f00 	cmp.w	fp, #0
 800abb4:	d051      	beq.n	800ac5a <__hexnan+0x132>
 800abb6:	454c      	cmp	r4, r9
 800abb8:	d206      	bcs.n	800abc8 <__hexnan+0xa0>
 800abba:	2d07      	cmp	r5, #7
 800abbc:	dc04      	bgt.n	800abc8 <__hexnan+0xa0>
 800abbe:	462a      	mov	r2, r5
 800abc0:	4649      	mov	r1, r9
 800abc2:	4620      	mov	r0, r4
 800abc4:	f7ff ff8a 	bl	800aadc <L_shift>
 800abc8:	4544      	cmp	r4, r8
 800abca:	d936      	bls.n	800ac3a <__hexnan+0x112>
 800abcc:	f1a8 0204 	sub.w	r2, r8, #4
 800abd0:	4623      	mov	r3, r4
 800abd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800abd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800abda:	429f      	cmp	r7, r3
 800abdc:	d2f9      	bcs.n	800abd2 <__hexnan+0xaa>
 800abde:	1b3b      	subs	r3, r7, r4
 800abe0:	f023 0303 	bic.w	r3, r3, #3
 800abe4:	3304      	adds	r3, #4
 800abe6:	3401      	adds	r4, #1
 800abe8:	3e03      	subs	r6, #3
 800abea:	42b4      	cmp	r4, r6
 800abec:	bf88      	it	hi
 800abee:	2304      	movhi	r3, #4
 800abf0:	4443      	add	r3, r8
 800abf2:	2200      	movs	r2, #0
 800abf4:	f843 2b04 	str.w	r2, [r3], #4
 800abf8:	429f      	cmp	r7, r3
 800abfa:	d2fb      	bcs.n	800abf4 <__hexnan+0xcc>
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	b91b      	cbnz	r3, 800ac08 <__hexnan+0xe0>
 800ac00:	4547      	cmp	r7, r8
 800ac02:	d128      	bne.n	800ac56 <__hexnan+0x12e>
 800ac04:	2301      	movs	r3, #1
 800ac06:	603b      	str	r3, [r7, #0]
 800ac08:	2005      	movs	r0, #5
 800ac0a:	b007      	add	sp, #28
 800ac0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac10:	3501      	adds	r5, #1
 800ac12:	2d08      	cmp	r5, #8
 800ac14:	f10b 0b01 	add.w	fp, fp, #1
 800ac18:	dd06      	ble.n	800ac28 <__hexnan+0x100>
 800ac1a:	4544      	cmp	r4, r8
 800ac1c:	d9c1      	bls.n	800aba2 <__hexnan+0x7a>
 800ac1e:	2300      	movs	r3, #0
 800ac20:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac24:	2501      	movs	r5, #1
 800ac26:	3c04      	subs	r4, #4
 800ac28:	6822      	ldr	r2, [r4, #0]
 800ac2a:	f000 000f 	and.w	r0, r0, #15
 800ac2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ac32:	6020      	str	r0, [r4, #0]
 800ac34:	e7b5      	b.n	800aba2 <__hexnan+0x7a>
 800ac36:	2508      	movs	r5, #8
 800ac38:	e7b3      	b.n	800aba2 <__hexnan+0x7a>
 800ac3a:	9b01      	ldr	r3, [sp, #4]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d0dd      	beq.n	800abfc <__hexnan+0xd4>
 800ac40:	f1c3 0320 	rsb	r3, r3, #32
 800ac44:	f04f 32ff 	mov.w	r2, #4294967295
 800ac48:	40da      	lsrs	r2, r3
 800ac4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ac4e:	4013      	ands	r3, r2
 800ac50:	f846 3c04 	str.w	r3, [r6, #-4]
 800ac54:	e7d2      	b.n	800abfc <__hexnan+0xd4>
 800ac56:	3f04      	subs	r7, #4
 800ac58:	e7d0      	b.n	800abfc <__hexnan+0xd4>
 800ac5a:	2004      	movs	r0, #4
 800ac5c:	e7d5      	b.n	800ac0a <__hexnan+0xe2>

0800ac5e <__ascii_mbtowc>:
 800ac5e:	b082      	sub	sp, #8
 800ac60:	b901      	cbnz	r1, 800ac64 <__ascii_mbtowc+0x6>
 800ac62:	a901      	add	r1, sp, #4
 800ac64:	b142      	cbz	r2, 800ac78 <__ascii_mbtowc+0x1a>
 800ac66:	b14b      	cbz	r3, 800ac7c <__ascii_mbtowc+0x1e>
 800ac68:	7813      	ldrb	r3, [r2, #0]
 800ac6a:	600b      	str	r3, [r1, #0]
 800ac6c:	7812      	ldrb	r2, [r2, #0]
 800ac6e:	1e10      	subs	r0, r2, #0
 800ac70:	bf18      	it	ne
 800ac72:	2001      	movne	r0, #1
 800ac74:	b002      	add	sp, #8
 800ac76:	4770      	bx	lr
 800ac78:	4610      	mov	r0, r2
 800ac7a:	e7fb      	b.n	800ac74 <__ascii_mbtowc+0x16>
 800ac7c:	f06f 0001 	mvn.w	r0, #1
 800ac80:	e7f8      	b.n	800ac74 <__ascii_mbtowc+0x16>

0800ac82 <_realloc_r>:
 800ac82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac86:	4607      	mov	r7, r0
 800ac88:	4614      	mov	r4, r2
 800ac8a:	460d      	mov	r5, r1
 800ac8c:	b921      	cbnz	r1, 800ac98 <_realloc_r+0x16>
 800ac8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac92:	4611      	mov	r1, r2
 800ac94:	f7fd be68 	b.w	8008968 <_malloc_r>
 800ac98:	b92a      	cbnz	r2, 800aca6 <_realloc_r+0x24>
 800ac9a:	f7fd fdf1 	bl	8008880 <_free_r>
 800ac9e:	4625      	mov	r5, r4
 800aca0:	4628      	mov	r0, r5
 800aca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aca6:	f000 f840 	bl	800ad2a <_malloc_usable_size_r>
 800acaa:	4284      	cmp	r4, r0
 800acac:	4606      	mov	r6, r0
 800acae:	d802      	bhi.n	800acb6 <_realloc_r+0x34>
 800acb0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800acb4:	d8f4      	bhi.n	800aca0 <_realloc_r+0x1e>
 800acb6:	4621      	mov	r1, r4
 800acb8:	4638      	mov	r0, r7
 800acba:	f7fd fe55 	bl	8008968 <_malloc_r>
 800acbe:	4680      	mov	r8, r0
 800acc0:	b908      	cbnz	r0, 800acc6 <_realloc_r+0x44>
 800acc2:	4645      	mov	r5, r8
 800acc4:	e7ec      	b.n	800aca0 <_realloc_r+0x1e>
 800acc6:	42b4      	cmp	r4, r6
 800acc8:	4622      	mov	r2, r4
 800acca:	4629      	mov	r1, r5
 800accc:	bf28      	it	cs
 800acce:	4632      	movcs	r2, r6
 800acd0:	f7ff fc44 	bl	800a55c <memcpy>
 800acd4:	4629      	mov	r1, r5
 800acd6:	4638      	mov	r0, r7
 800acd8:	f7fd fdd2 	bl	8008880 <_free_r>
 800acdc:	e7f1      	b.n	800acc2 <_realloc_r+0x40>

0800acde <__ascii_wctomb>:
 800acde:	4603      	mov	r3, r0
 800ace0:	4608      	mov	r0, r1
 800ace2:	b141      	cbz	r1, 800acf6 <__ascii_wctomb+0x18>
 800ace4:	2aff      	cmp	r2, #255	@ 0xff
 800ace6:	d904      	bls.n	800acf2 <__ascii_wctomb+0x14>
 800ace8:	228a      	movs	r2, #138	@ 0x8a
 800acea:	601a      	str	r2, [r3, #0]
 800acec:	f04f 30ff 	mov.w	r0, #4294967295
 800acf0:	4770      	bx	lr
 800acf2:	700a      	strb	r2, [r1, #0]
 800acf4:	2001      	movs	r0, #1
 800acf6:	4770      	bx	lr

0800acf8 <fiprintf>:
 800acf8:	b40e      	push	{r1, r2, r3}
 800acfa:	b503      	push	{r0, r1, lr}
 800acfc:	4601      	mov	r1, r0
 800acfe:	ab03      	add	r3, sp, #12
 800ad00:	4805      	ldr	r0, [pc, #20]	@ (800ad18 <fiprintf+0x20>)
 800ad02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad06:	6800      	ldr	r0, [r0, #0]
 800ad08:	9301      	str	r3, [sp, #4]
 800ad0a:	f000 f83f 	bl	800ad8c <_vfiprintf_r>
 800ad0e:	b002      	add	sp, #8
 800ad10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad14:	b003      	add	sp, #12
 800ad16:	4770      	bx	lr
 800ad18:	20000018 	.word	0x20000018

0800ad1c <abort>:
 800ad1c:	b508      	push	{r3, lr}
 800ad1e:	2006      	movs	r0, #6
 800ad20:	f000 fa08 	bl	800b134 <raise>
 800ad24:	2001      	movs	r0, #1
 800ad26:	f7f6 ff5d 	bl	8001be4 <_exit>

0800ad2a <_malloc_usable_size_r>:
 800ad2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad2e:	1f18      	subs	r0, r3, #4
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	bfbc      	itt	lt
 800ad34:	580b      	ldrlt	r3, [r1, r0]
 800ad36:	18c0      	addlt	r0, r0, r3
 800ad38:	4770      	bx	lr

0800ad3a <__sfputc_r>:
 800ad3a:	6893      	ldr	r3, [r2, #8]
 800ad3c:	3b01      	subs	r3, #1
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	b410      	push	{r4}
 800ad42:	6093      	str	r3, [r2, #8]
 800ad44:	da08      	bge.n	800ad58 <__sfputc_r+0x1e>
 800ad46:	6994      	ldr	r4, [r2, #24]
 800ad48:	42a3      	cmp	r3, r4
 800ad4a:	db01      	blt.n	800ad50 <__sfputc_r+0x16>
 800ad4c:	290a      	cmp	r1, #10
 800ad4e:	d103      	bne.n	800ad58 <__sfputc_r+0x1e>
 800ad50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad54:	f000 b932 	b.w	800afbc <__swbuf_r>
 800ad58:	6813      	ldr	r3, [r2, #0]
 800ad5a:	1c58      	adds	r0, r3, #1
 800ad5c:	6010      	str	r0, [r2, #0]
 800ad5e:	7019      	strb	r1, [r3, #0]
 800ad60:	4608      	mov	r0, r1
 800ad62:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <__sfputs_r>:
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	460f      	mov	r7, r1
 800ad6e:	4614      	mov	r4, r2
 800ad70:	18d5      	adds	r5, r2, r3
 800ad72:	42ac      	cmp	r4, r5
 800ad74:	d101      	bne.n	800ad7a <__sfputs_r+0x12>
 800ad76:	2000      	movs	r0, #0
 800ad78:	e007      	b.n	800ad8a <__sfputs_r+0x22>
 800ad7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad7e:	463a      	mov	r2, r7
 800ad80:	4630      	mov	r0, r6
 800ad82:	f7ff ffda 	bl	800ad3a <__sfputc_r>
 800ad86:	1c43      	adds	r3, r0, #1
 800ad88:	d1f3      	bne.n	800ad72 <__sfputs_r+0xa>
 800ad8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad8c <_vfiprintf_r>:
 800ad8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad90:	460d      	mov	r5, r1
 800ad92:	b09d      	sub	sp, #116	@ 0x74
 800ad94:	4614      	mov	r4, r2
 800ad96:	4698      	mov	r8, r3
 800ad98:	4606      	mov	r6, r0
 800ad9a:	b118      	cbz	r0, 800ada4 <_vfiprintf_r+0x18>
 800ad9c:	6a03      	ldr	r3, [r0, #32]
 800ad9e:	b90b      	cbnz	r3, 800ada4 <_vfiprintf_r+0x18>
 800ada0:	f7fc fdf4 	bl	800798c <__sinit>
 800ada4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ada6:	07d9      	lsls	r1, r3, #31
 800ada8:	d405      	bmi.n	800adb6 <_vfiprintf_r+0x2a>
 800adaa:	89ab      	ldrh	r3, [r5, #12]
 800adac:	059a      	lsls	r2, r3, #22
 800adae:	d402      	bmi.n	800adb6 <_vfiprintf_r+0x2a>
 800adb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adb2:	f7fc ff04 	bl	8007bbe <__retarget_lock_acquire_recursive>
 800adb6:	89ab      	ldrh	r3, [r5, #12]
 800adb8:	071b      	lsls	r3, r3, #28
 800adba:	d501      	bpl.n	800adc0 <_vfiprintf_r+0x34>
 800adbc:	692b      	ldr	r3, [r5, #16]
 800adbe:	b99b      	cbnz	r3, 800ade8 <_vfiprintf_r+0x5c>
 800adc0:	4629      	mov	r1, r5
 800adc2:	4630      	mov	r0, r6
 800adc4:	f000 f938 	bl	800b038 <__swsetup_r>
 800adc8:	b170      	cbz	r0, 800ade8 <_vfiprintf_r+0x5c>
 800adca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adcc:	07dc      	lsls	r4, r3, #31
 800adce:	d504      	bpl.n	800adda <_vfiprintf_r+0x4e>
 800add0:	f04f 30ff 	mov.w	r0, #4294967295
 800add4:	b01d      	add	sp, #116	@ 0x74
 800add6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adda:	89ab      	ldrh	r3, [r5, #12]
 800addc:	0598      	lsls	r0, r3, #22
 800adde:	d4f7      	bmi.n	800add0 <_vfiprintf_r+0x44>
 800ade0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ade2:	f7fc feed 	bl	8007bc0 <__retarget_lock_release_recursive>
 800ade6:	e7f3      	b.n	800add0 <_vfiprintf_r+0x44>
 800ade8:	2300      	movs	r3, #0
 800adea:	9309      	str	r3, [sp, #36]	@ 0x24
 800adec:	2320      	movs	r3, #32
 800adee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800adf2:	f8cd 800c 	str.w	r8, [sp, #12]
 800adf6:	2330      	movs	r3, #48	@ 0x30
 800adf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800afa8 <_vfiprintf_r+0x21c>
 800adfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae00:	f04f 0901 	mov.w	r9, #1
 800ae04:	4623      	mov	r3, r4
 800ae06:	469a      	mov	sl, r3
 800ae08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae0c:	b10a      	cbz	r2, 800ae12 <_vfiprintf_r+0x86>
 800ae0e:	2a25      	cmp	r2, #37	@ 0x25
 800ae10:	d1f9      	bne.n	800ae06 <_vfiprintf_r+0x7a>
 800ae12:	ebba 0b04 	subs.w	fp, sl, r4
 800ae16:	d00b      	beq.n	800ae30 <_vfiprintf_r+0xa4>
 800ae18:	465b      	mov	r3, fp
 800ae1a:	4622      	mov	r2, r4
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	4630      	mov	r0, r6
 800ae20:	f7ff ffa2 	bl	800ad68 <__sfputs_r>
 800ae24:	3001      	adds	r0, #1
 800ae26:	f000 80a7 	beq.w	800af78 <_vfiprintf_r+0x1ec>
 800ae2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae2c:	445a      	add	r2, fp
 800ae2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae30:	f89a 3000 	ldrb.w	r3, [sl]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f000 809f 	beq.w	800af78 <_vfiprintf_r+0x1ec>
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae44:	f10a 0a01 	add.w	sl, sl, #1
 800ae48:	9304      	str	r3, [sp, #16]
 800ae4a:	9307      	str	r3, [sp, #28]
 800ae4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae50:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae52:	4654      	mov	r4, sl
 800ae54:	2205      	movs	r2, #5
 800ae56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae5a:	4853      	ldr	r0, [pc, #332]	@ (800afa8 <_vfiprintf_r+0x21c>)
 800ae5c:	f7f5 f9e0 	bl	8000220 <memchr>
 800ae60:	9a04      	ldr	r2, [sp, #16]
 800ae62:	b9d8      	cbnz	r0, 800ae9c <_vfiprintf_r+0x110>
 800ae64:	06d1      	lsls	r1, r2, #27
 800ae66:	bf44      	itt	mi
 800ae68:	2320      	movmi	r3, #32
 800ae6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae6e:	0713      	lsls	r3, r2, #28
 800ae70:	bf44      	itt	mi
 800ae72:	232b      	movmi	r3, #43	@ 0x2b
 800ae74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae78:	f89a 3000 	ldrb.w	r3, [sl]
 800ae7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae7e:	d015      	beq.n	800aeac <_vfiprintf_r+0x120>
 800ae80:	9a07      	ldr	r2, [sp, #28]
 800ae82:	4654      	mov	r4, sl
 800ae84:	2000      	movs	r0, #0
 800ae86:	f04f 0c0a 	mov.w	ip, #10
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae90:	3b30      	subs	r3, #48	@ 0x30
 800ae92:	2b09      	cmp	r3, #9
 800ae94:	d94b      	bls.n	800af2e <_vfiprintf_r+0x1a2>
 800ae96:	b1b0      	cbz	r0, 800aec6 <_vfiprintf_r+0x13a>
 800ae98:	9207      	str	r2, [sp, #28]
 800ae9a:	e014      	b.n	800aec6 <_vfiprintf_r+0x13a>
 800ae9c:	eba0 0308 	sub.w	r3, r0, r8
 800aea0:	fa09 f303 	lsl.w	r3, r9, r3
 800aea4:	4313      	orrs	r3, r2
 800aea6:	9304      	str	r3, [sp, #16]
 800aea8:	46a2      	mov	sl, r4
 800aeaa:	e7d2      	b.n	800ae52 <_vfiprintf_r+0xc6>
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	1d19      	adds	r1, r3, #4
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	9103      	str	r1, [sp, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	bfbb      	ittet	lt
 800aeb8:	425b      	neglt	r3, r3
 800aeba:	f042 0202 	orrlt.w	r2, r2, #2
 800aebe:	9307      	strge	r3, [sp, #28]
 800aec0:	9307      	strlt	r3, [sp, #28]
 800aec2:	bfb8      	it	lt
 800aec4:	9204      	strlt	r2, [sp, #16]
 800aec6:	7823      	ldrb	r3, [r4, #0]
 800aec8:	2b2e      	cmp	r3, #46	@ 0x2e
 800aeca:	d10a      	bne.n	800aee2 <_vfiprintf_r+0x156>
 800aecc:	7863      	ldrb	r3, [r4, #1]
 800aece:	2b2a      	cmp	r3, #42	@ 0x2a
 800aed0:	d132      	bne.n	800af38 <_vfiprintf_r+0x1ac>
 800aed2:	9b03      	ldr	r3, [sp, #12]
 800aed4:	1d1a      	adds	r2, r3, #4
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	9203      	str	r2, [sp, #12]
 800aeda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aede:	3402      	adds	r4, #2
 800aee0:	9305      	str	r3, [sp, #20]
 800aee2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afb8 <_vfiprintf_r+0x22c>
 800aee6:	7821      	ldrb	r1, [r4, #0]
 800aee8:	2203      	movs	r2, #3
 800aeea:	4650      	mov	r0, sl
 800aeec:	f7f5 f998 	bl	8000220 <memchr>
 800aef0:	b138      	cbz	r0, 800af02 <_vfiprintf_r+0x176>
 800aef2:	9b04      	ldr	r3, [sp, #16]
 800aef4:	eba0 000a 	sub.w	r0, r0, sl
 800aef8:	2240      	movs	r2, #64	@ 0x40
 800aefa:	4082      	lsls	r2, r0
 800aefc:	4313      	orrs	r3, r2
 800aefe:	3401      	adds	r4, #1
 800af00:	9304      	str	r3, [sp, #16]
 800af02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af06:	4829      	ldr	r0, [pc, #164]	@ (800afac <_vfiprintf_r+0x220>)
 800af08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af0c:	2206      	movs	r2, #6
 800af0e:	f7f5 f987 	bl	8000220 <memchr>
 800af12:	2800      	cmp	r0, #0
 800af14:	d03f      	beq.n	800af96 <_vfiprintf_r+0x20a>
 800af16:	4b26      	ldr	r3, [pc, #152]	@ (800afb0 <_vfiprintf_r+0x224>)
 800af18:	bb1b      	cbnz	r3, 800af62 <_vfiprintf_r+0x1d6>
 800af1a:	9b03      	ldr	r3, [sp, #12]
 800af1c:	3307      	adds	r3, #7
 800af1e:	f023 0307 	bic.w	r3, r3, #7
 800af22:	3308      	adds	r3, #8
 800af24:	9303      	str	r3, [sp, #12]
 800af26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af28:	443b      	add	r3, r7
 800af2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af2c:	e76a      	b.n	800ae04 <_vfiprintf_r+0x78>
 800af2e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af32:	460c      	mov	r4, r1
 800af34:	2001      	movs	r0, #1
 800af36:	e7a8      	b.n	800ae8a <_vfiprintf_r+0xfe>
 800af38:	2300      	movs	r3, #0
 800af3a:	3401      	adds	r4, #1
 800af3c:	9305      	str	r3, [sp, #20]
 800af3e:	4619      	mov	r1, r3
 800af40:	f04f 0c0a 	mov.w	ip, #10
 800af44:	4620      	mov	r0, r4
 800af46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af4a:	3a30      	subs	r2, #48	@ 0x30
 800af4c:	2a09      	cmp	r2, #9
 800af4e:	d903      	bls.n	800af58 <_vfiprintf_r+0x1cc>
 800af50:	2b00      	cmp	r3, #0
 800af52:	d0c6      	beq.n	800aee2 <_vfiprintf_r+0x156>
 800af54:	9105      	str	r1, [sp, #20]
 800af56:	e7c4      	b.n	800aee2 <_vfiprintf_r+0x156>
 800af58:	fb0c 2101 	mla	r1, ip, r1, r2
 800af5c:	4604      	mov	r4, r0
 800af5e:	2301      	movs	r3, #1
 800af60:	e7f0      	b.n	800af44 <_vfiprintf_r+0x1b8>
 800af62:	ab03      	add	r3, sp, #12
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	462a      	mov	r2, r5
 800af68:	4b12      	ldr	r3, [pc, #72]	@ (800afb4 <_vfiprintf_r+0x228>)
 800af6a:	a904      	add	r1, sp, #16
 800af6c:	4630      	mov	r0, r6
 800af6e:	f7fb febd 	bl	8006cec <_printf_float>
 800af72:	4607      	mov	r7, r0
 800af74:	1c78      	adds	r0, r7, #1
 800af76:	d1d6      	bne.n	800af26 <_vfiprintf_r+0x19a>
 800af78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af7a:	07d9      	lsls	r1, r3, #31
 800af7c:	d405      	bmi.n	800af8a <_vfiprintf_r+0x1fe>
 800af7e:	89ab      	ldrh	r3, [r5, #12]
 800af80:	059a      	lsls	r2, r3, #22
 800af82:	d402      	bmi.n	800af8a <_vfiprintf_r+0x1fe>
 800af84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af86:	f7fc fe1b 	bl	8007bc0 <__retarget_lock_release_recursive>
 800af8a:	89ab      	ldrh	r3, [r5, #12]
 800af8c:	065b      	lsls	r3, r3, #25
 800af8e:	f53f af1f 	bmi.w	800add0 <_vfiprintf_r+0x44>
 800af92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af94:	e71e      	b.n	800add4 <_vfiprintf_r+0x48>
 800af96:	ab03      	add	r3, sp, #12
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	462a      	mov	r2, r5
 800af9c:	4b05      	ldr	r3, [pc, #20]	@ (800afb4 <_vfiprintf_r+0x228>)
 800af9e:	a904      	add	r1, sp, #16
 800afa0:	4630      	mov	r0, r6
 800afa2:	f7fc f93b 	bl	800721c <_printf_i>
 800afa6:	e7e4      	b.n	800af72 <_vfiprintf_r+0x1e6>
 800afa8:	0800b731 	.word	0x0800b731
 800afac:	0800b73b 	.word	0x0800b73b
 800afb0:	08006ced 	.word	0x08006ced
 800afb4:	0800ad69 	.word	0x0800ad69
 800afb8:	0800b737 	.word	0x0800b737

0800afbc <__swbuf_r>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	460e      	mov	r6, r1
 800afc0:	4614      	mov	r4, r2
 800afc2:	4605      	mov	r5, r0
 800afc4:	b118      	cbz	r0, 800afce <__swbuf_r+0x12>
 800afc6:	6a03      	ldr	r3, [r0, #32]
 800afc8:	b90b      	cbnz	r3, 800afce <__swbuf_r+0x12>
 800afca:	f7fc fcdf 	bl	800798c <__sinit>
 800afce:	69a3      	ldr	r3, [r4, #24]
 800afd0:	60a3      	str	r3, [r4, #8]
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	071a      	lsls	r2, r3, #28
 800afd6:	d501      	bpl.n	800afdc <__swbuf_r+0x20>
 800afd8:	6923      	ldr	r3, [r4, #16]
 800afda:	b943      	cbnz	r3, 800afee <__swbuf_r+0x32>
 800afdc:	4621      	mov	r1, r4
 800afde:	4628      	mov	r0, r5
 800afe0:	f000 f82a 	bl	800b038 <__swsetup_r>
 800afe4:	b118      	cbz	r0, 800afee <__swbuf_r+0x32>
 800afe6:	f04f 37ff 	mov.w	r7, #4294967295
 800afea:	4638      	mov	r0, r7
 800afec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	6922      	ldr	r2, [r4, #16]
 800aff2:	1a98      	subs	r0, r3, r2
 800aff4:	6963      	ldr	r3, [r4, #20]
 800aff6:	b2f6      	uxtb	r6, r6
 800aff8:	4283      	cmp	r3, r0
 800affa:	4637      	mov	r7, r6
 800affc:	dc05      	bgt.n	800b00a <__swbuf_r+0x4e>
 800affe:	4621      	mov	r1, r4
 800b000:	4628      	mov	r0, r5
 800b002:	f7ff fa47 	bl	800a494 <_fflush_r>
 800b006:	2800      	cmp	r0, #0
 800b008:	d1ed      	bne.n	800afe6 <__swbuf_r+0x2a>
 800b00a:	68a3      	ldr	r3, [r4, #8]
 800b00c:	3b01      	subs	r3, #1
 800b00e:	60a3      	str	r3, [r4, #8]
 800b010:	6823      	ldr	r3, [r4, #0]
 800b012:	1c5a      	adds	r2, r3, #1
 800b014:	6022      	str	r2, [r4, #0]
 800b016:	701e      	strb	r6, [r3, #0]
 800b018:	6962      	ldr	r2, [r4, #20]
 800b01a:	1c43      	adds	r3, r0, #1
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d004      	beq.n	800b02a <__swbuf_r+0x6e>
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	07db      	lsls	r3, r3, #31
 800b024:	d5e1      	bpl.n	800afea <__swbuf_r+0x2e>
 800b026:	2e0a      	cmp	r6, #10
 800b028:	d1df      	bne.n	800afea <__swbuf_r+0x2e>
 800b02a:	4621      	mov	r1, r4
 800b02c:	4628      	mov	r0, r5
 800b02e:	f7ff fa31 	bl	800a494 <_fflush_r>
 800b032:	2800      	cmp	r0, #0
 800b034:	d0d9      	beq.n	800afea <__swbuf_r+0x2e>
 800b036:	e7d6      	b.n	800afe6 <__swbuf_r+0x2a>

0800b038 <__swsetup_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4b29      	ldr	r3, [pc, #164]	@ (800b0e0 <__swsetup_r+0xa8>)
 800b03c:	4605      	mov	r5, r0
 800b03e:	6818      	ldr	r0, [r3, #0]
 800b040:	460c      	mov	r4, r1
 800b042:	b118      	cbz	r0, 800b04c <__swsetup_r+0x14>
 800b044:	6a03      	ldr	r3, [r0, #32]
 800b046:	b90b      	cbnz	r3, 800b04c <__swsetup_r+0x14>
 800b048:	f7fc fca0 	bl	800798c <__sinit>
 800b04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b050:	0719      	lsls	r1, r3, #28
 800b052:	d422      	bmi.n	800b09a <__swsetup_r+0x62>
 800b054:	06da      	lsls	r2, r3, #27
 800b056:	d407      	bmi.n	800b068 <__swsetup_r+0x30>
 800b058:	2209      	movs	r2, #9
 800b05a:	602a      	str	r2, [r5, #0]
 800b05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b060:	81a3      	strh	r3, [r4, #12]
 800b062:	f04f 30ff 	mov.w	r0, #4294967295
 800b066:	e033      	b.n	800b0d0 <__swsetup_r+0x98>
 800b068:	0758      	lsls	r0, r3, #29
 800b06a:	d512      	bpl.n	800b092 <__swsetup_r+0x5a>
 800b06c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b06e:	b141      	cbz	r1, 800b082 <__swsetup_r+0x4a>
 800b070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b074:	4299      	cmp	r1, r3
 800b076:	d002      	beq.n	800b07e <__swsetup_r+0x46>
 800b078:	4628      	mov	r0, r5
 800b07a:	f7fd fc01 	bl	8008880 <_free_r>
 800b07e:	2300      	movs	r3, #0
 800b080:	6363      	str	r3, [r4, #52]	@ 0x34
 800b082:	89a3      	ldrh	r3, [r4, #12]
 800b084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b088:	81a3      	strh	r3, [r4, #12]
 800b08a:	2300      	movs	r3, #0
 800b08c:	6063      	str	r3, [r4, #4]
 800b08e:	6923      	ldr	r3, [r4, #16]
 800b090:	6023      	str	r3, [r4, #0]
 800b092:	89a3      	ldrh	r3, [r4, #12]
 800b094:	f043 0308 	orr.w	r3, r3, #8
 800b098:	81a3      	strh	r3, [r4, #12]
 800b09a:	6923      	ldr	r3, [r4, #16]
 800b09c:	b94b      	cbnz	r3, 800b0b2 <__swsetup_r+0x7a>
 800b09e:	89a3      	ldrh	r3, [r4, #12]
 800b0a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b0a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0a8:	d003      	beq.n	800b0b2 <__swsetup_r+0x7a>
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	4628      	mov	r0, r5
 800b0ae:	f000 f883 	bl	800b1b8 <__smakebuf_r>
 800b0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0b6:	f013 0201 	ands.w	r2, r3, #1
 800b0ba:	d00a      	beq.n	800b0d2 <__swsetup_r+0x9a>
 800b0bc:	2200      	movs	r2, #0
 800b0be:	60a2      	str	r2, [r4, #8]
 800b0c0:	6962      	ldr	r2, [r4, #20]
 800b0c2:	4252      	negs	r2, r2
 800b0c4:	61a2      	str	r2, [r4, #24]
 800b0c6:	6922      	ldr	r2, [r4, #16]
 800b0c8:	b942      	cbnz	r2, 800b0dc <__swsetup_r+0xa4>
 800b0ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0ce:	d1c5      	bne.n	800b05c <__swsetup_r+0x24>
 800b0d0:	bd38      	pop	{r3, r4, r5, pc}
 800b0d2:	0799      	lsls	r1, r3, #30
 800b0d4:	bf58      	it	pl
 800b0d6:	6962      	ldrpl	r2, [r4, #20]
 800b0d8:	60a2      	str	r2, [r4, #8]
 800b0da:	e7f4      	b.n	800b0c6 <__swsetup_r+0x8e>
 800b0dc:	2000      	movs	r0, #0
 800b0de:	e7f7      	b.n	800b0d0 <__swsetup_r+0x98>
 800b0e0:	20000018 	.word	0x20000018

0800b0e4 <_raise_r>:
 800b0e4:	291f      	cmp	r1, #31
 800b0e6:	b538      	push	{r3, r4, r5, lr}
 800b0e8:	4605      	mov	r5, r0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	d904      	bls.n	800b0f8 <_raise_r+0x14>
 800b0ee:	2316      	movs	r3, #22
 800b0f0:	6003      	str	r3, [r0, #0]
 800b0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f6:	bd38      	pop	{r3, r4, r5, pc}
 800b0f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b0fa:	b112      	cbz	r2, 800b102 <_raise_r+0x1e>
 800b0fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b100:	b94b      	cbnz	r3, 800b116 <_raise_r+0x32>
 800b102:	4628      	mov	r0, r5
 800b104:	f000 f830 	bl	800b168 <_getpid_r>
 800b108:	4622      	mov	r2, r4
 800b10a:	4601      	mov	r1, r0
 800b10c:	4628      	mov	r0, r5
 800b10e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b112:	f000 b817 	b.w	800b144 <_kill_r>
 800b116:	2b01      	cmp	r3, #1
 800b118:	d00a      	beq.n	800b130 <_raise_r+0x4c>
 800b11a:	1c59      	adds	r1, r3, #1
 800b11c:	d103      	bne.n	800b126 <_raise_r+0x42>
 800b11e:	2316      	movs	r3, #22
 800b120:	6003      	str	r3, [r0, #0]
 800b122:	2001      	movs	r0, #1
 800b124:	e7e7      	b.n	800b0f6 <_raise_r+0x12>
 800b126:	2100      	movs	r1, #0
 800b128:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b12c:	4620      	mov	r0, r4
 800b12e:	4798      	blx	r3
 800b130:	2000      	movs	r0, #0
 800b132:	e7e0      	b.n	800b0f6 <_raise_r+0x12>

0800b134 <raise>:
 800b134:	4b02      	ldr	r3, [pc, #8]	@ (800b140 <raise+0xc>)
 800b136:	4601      	mov	r1, r0
 800b138:	6818      	ldr	r0, [r3, #0]
 800b13a:	f7ff bfd3 	b.w	800b0e4 <_raise_r>
 800b13e:	bf00      	nop
 800b140:	20000018 	.word	0x20000018

0800b144 <_kill_r>:
 800b144:	b538      	push	{r3, r4, r5, lr}
 800b146:	4d07      	ldr	r5, [pc, #28]	@ (800b164 <_kill_r+0x20>)
 800b148:	2300      	movs	r3, #0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4608      	mov	r0, r1
 800b14e:	4611      	mov	r1, r2
 800b150:	602b      	str	r3, [r5, #0]
 800b152:	f7f6 fd37 	bl	8001bc4 <_kill>
 800b156:	1c43      	adds	r3, r0, #1
 800b158:	d102      	bne.n	800b160 <_kill_r+0x1c>
 800b15a:	682b      	ldr	r3, [r5, #0]
 800b15c:	b103      	cbz	r3, 800b160 <_kill_r+0x1c>
 800b15e:	6023      	str	r3, [r4, #0]
 800b160:	bd38      	pop	{r3, r4, r5, pc}
 800b162:	bf00      	nop
 800b164:	200004e8 	.word	0x200004e8

0800b168 <_getpid_r>:
 800b168:	f7f6 bd24 	b.w	8001bb4 <_getpid>

0800b16c <__swhatbuf_r>:
 800b16c:	b570      	push	{r4, r5, r6, lr}
 800b16e:	460c      	mov	r4, r1
 800b170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b174:	2900      	cmp	r1, #0
 800b176:	b096      	sub	sp, #88	@ 0x58
 800b178:	4615      	mov	r5, r2
 800b17a:	461e      	mov	r6, r3
 800b17c:	da0d      	bge.n	800b19a <__swhatbuf_r+0x2e>
 800b17e:	89a3      	ldrh	r3, [r4, #12]
 800b180:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b184:	f04f 0100 	mov.w	r1, #0
 800b188:	bf14      	ite	ne
 800b18a:	2340      	movne	r3, #64	@ 0x40
 800b18c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b190:	2000      	movs	r0, #0
 800b192:	6031      	str	r1, [r6, #0]
 800b194:	602b      	str	r3, [r5, #0]
 800b196:	b016      	add	sp, #88	@ 0x58
 800b198:	bd70      	pop	{r4, r5, r6, pc}
 800b19a:	466a      	mov	r2, sp
 800b19c:	f000 f848 	bl	800b230 <_fstat_r>
 800b1a0:	2800      	cmp	r0, #0
 800b1a2:	dbec      	blt.n	800b17e <__swhatbuf_r+0x12>
 800b1a4:	9901      	ldr	r1, [sp, #4]
 800b1a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b1aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b1ae:	4259      	negs	r1, r3
 800b1b0:	4159      	adcs	r1, r3
 800b1b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1b6:	e7eb      	b.n	800b190 <__swhatbuf_r+0x24>

0800b1b8 <__smakebuf_r>:
 800b1b8:	898b      	ldrh	r3, [r1, #12]
 800b1ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1bc:	079d      	lsls	r5, r3, #30
 800b1be:	4606      	mov	r6, r0
 800b1c0:	460c      	mov	r4, r1
 800b1c2:	d507      	bpl.n	800b1d4 <__smakebuf_r+0x1c>
 800b1c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	6123      	str	r3, [r4, #16]
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	6163      	str	r3, [r4, #20]
 800b1d0:	b003      	add	sp, #12
 800b1d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1d4:	ab01      	add	r3, sp, #4
 800b1d6:	466a      	mov	r2, sp
 800b1d8:	f7ff ffc8 	bl	800b16c <__swhatbuf_r>
 800b1dc:	9f00      	ldr	r7, [sp, #0]
 800b1de:	4605      	mov	r5, r0
 800b1e0:	4639      	mov	r1, r7
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	f7fd fbc0 	bl	8008968 <_malloc_r>
 800b1e8:	b948      	cbnz	r0, 800b1fe <__smakebuf_r+0x46>
 800b1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ee:	059a      	lsls	r2, r3, #22
 800b1f0:	d4ee      	bmi.n	800b1d0 <__smakebuf_r+0x18>
 800b1f2:	f023 0303 	bic.w	r3, r3, #3
 800b1f6:	f043 0302 	orr.w	r3, r3, #2
 800b1fa:	81a3      	strh	r3, [r4, #12]
 800b1fc:	e7e2      	b.n	800b1c4 <__smakebuf_r+0xc>
 800b1fe:	89a3      	ldrh	r3, [r4, #12]
 800b200:	6020      	str	r0, [r4, #0]
 800b202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b206:	81a3      	strh	r3, [r4, #12]
 800b208:	9b01      	ldr	r3, [sp, #4]
 800b20a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b20e:	b15b      	cbz	r3, 800b228 <__smakebuf_r+0x70>
 800b210:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b214:	4630      	mov	r0, r6
 800b216:	f000 f81d 	bl	800b254 <_isatty_r>
 800b21a:	b128      	cbz	r0, 800b228 <__smakebuf_r+0x70>
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	f023 0303 	bic.w	r3, r3, #3
 800b222:	f043 0301 	orr.w	r3, r3, #1
 800b226:	81a3      	strh	r3, [r4, #12]
 800b228:	89a3      	ldrh	r3, [r4, #12]
 800b22a:	431d      	orrs	r5, r3
 800b22c:	81a5      	strh	r5, [r4, #12]
 800b22e:	e7cf      	b.n	800b1d0 <__smakebuf_r+0x18>

0800b230 <_fstat_r>:
 800b230:	b538      	push	{r3, r4, r5, lr}
 800b232:	4d07      	ldr	r5, [pc, #28]	@ (800b250 <_fstat_r+0x20>)
 800b234:	2300      	movs	r3, #0
 800b236:	4604      	mov	r4, r0
 800b238:	4608      	mov	r0, r1
 800b23a:	4611      	mov	r1, r2
 800b23c:	602b      	str	r3, [r5, #0]
 800b23e:	f7f6 fd21 	bl	8001c84 <_fstat>
 800b242:	1c43      	adds	r3, r0, #1
 800b244:	d102      	bne.n	800b24c <_fstat_r+0x1c>
 800b246:	682b      	ldr	r3, [r5, #0]
 800b248:	b103      	cbz	r3, 800b24c <_fstat_r+0x1c>
 800b24a:	6023      	str	r3, [r4, #0]
 800b24c:	bd38      	pop	{r3, r4, r5, pc}
 800b24e:	bf00      	nop
 800b250:	200004e8 	.word	0x200004e8

0800b254 <_isatty_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	4d06      	ldr	r5, [pc, #24]	@ (800b270 <_isatty_r+0x1c>)
 800b258:	2300      	movs	r3, #0
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	602b      	str	r3, [r5, #0]
 800b260:	f7f6 fd20 	bl	8001ca4 <_isatty>
 800b264:	1c43      	adds	r3, r0, #1
 800b266:	d102      	bne.n	800b26e <_isatty_r+0x1a>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	b103      	cbz	r3, 800b26e <_isatty_r+0x1a>
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	200004e8 	.word	0x200004e8

0800b274 <atan2f>:
 800b274:	f000 b822 	b.w	800b2bc <__ieee754_atan2f>

0800b278 <sqrtf>:
 800b278:	b508      	push	{r3, lr}
 800b27a:	ed2d 8b02 	vpush	{d8}
 800b27e:	eeb0 8a40 	vmov.f32	s16, s0
 800b282:	f000 f817 	bl	800b2b4 <__ieee754_sqrtf>
 800b286:	eeb4 8a48 	vcmp.f32	s16, s16
 800b28a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b28e:	d60c      	bvs.n	800b2aa <sqrtf+0x32>
 800b290:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b2b0 <sqrtf+0x38>
 800b294:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b29c:	d505      	bpl.n	800b2aa <sqrtf+0x32>
 800b29e:	f7fc fc63 	bl	8007b68 <__errno>
 800b2a2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b2a6:	2321      	movs	r3, #33	@ 0x21
 800b2a8:	6003      	str	r3, [r0, #0]
 800b2aa:	ecbd 8b02 	vpop	{d8}
 800b2ae:	bd08      	pop	{r3, pc}
 800b2b0:	00000000 	.word	0x00000000

0800b2b4 <__ieee754_sqrtf>:
 800b2b4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b2b8:	4770      	bx	lr
	...

0800b2bc <__ieee754_atan2f>:
 800b2bc:	ee10 2a90 	vmov	r2, s1
 800b2c0:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800b2c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b2c8:	b510      	push	{r4, lr}
 800b2ca:	eef0 7a40 	vmov.f32	s15, s0
 800b2ce:	d806      	bhi.n	800b2de <__ieee754_atan2f+0x22>
 800b2d0:	ee10 0a10 	vmov	r0, s0
 800b2d4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800b2d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b2dc:	d904      	bls.n	800b2e8 <__ieee754_atan2f+0x2c>
 800b2de:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800b2e2:	eeb0 0a67 	vmov.f32	s0, s15
 800b2e6:	bd10      	pop	{r4, pc}
 800b2e8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800b2ec:	d103      	bne.n	800b2f6 <__ieee754_atan2f+0x3a>
 800b2ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f2:	f000 b883 	b.w	800b3fc <atanf>
 800b2f6:	1794      	asrs	r4, r2, #30
 800b2f8:	f004 0402 	and.w	r4, r4, #2
 800b2fc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800b300:	b943      	cbnz	r3, 800b314 <__ieee754_atan2f+0x58>
 800b302:	2c02      	cmp	r4, #2
 800b304:	d05e      	beq.n	800b3c4 <__ieee754_atan2f+0x108>
 800b306:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b3d8 <__ieee754_atan2f+0x11c>
 800b30a:	2c03      	cmp	r4, #3
 800b30c:	bf08      	it	eq
 800b30e:	eef0 7a47 	vmoveq.f32	s15, s14
 800b312:	e7e6      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b314:	b941      	cbnz	r1, 800b328 <__ieee754_atan2f+0x6c>
 800b316:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800b3dc <__ieee754_atan2f+0x120>
 800b31a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b3e0 <__ieee754_atan2f+0x124>
 800b31e:	2800      	cmp	r0, #0
 800b320:	bfa8      	it	ge
 800b322:	eef0 7a47 	vmovge.f32	s15, s14
 800b326:	e7dc      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b328:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b32c:	d110      	bne.n	800b350 <__ieee754_atan2f+0x94>
 800b32e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b332:	f104 34ff 	add.w	r4, r4, #4294967295
 800b336:	d107      	bne.n	800b348 <__ieee754_atan2f+0x8c>
 800b338:	2c02      	cmp	r4, #2
 800b33a:	d846      	bhi.n	800b3ca <__ieee754_atan2f+0x10e>
 800b33c:	4b29      	ldr	r3, [pc, #164]	@ (800b3e4 <__ieee754_atan2f+0x128>)
 800b33e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b342:	edd3 7a00 	vldr	s15, [r3]
 800b346:	e7cc      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b348:	2c02      	cmp	r4, #2
 800b34a:	d841      	bhi.n	800b3d0 <__ieee754_atan2f+0x114>
 800b34c:	4b26      	ldr	r3, [pc, #152]	@ (800b3e8 <__ieee754_atan2f+0x12c>)
 800b34e:	e7f6      	b.n	800b33e <__ieee754_atan2f+0x82>
 800b350:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b354:	d0df      	beq.n	800b316 <__ieee754_atan2f+0x5a>
 800b356:	1a5b      	subs	r3, r3, r1
 800b358:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800b35c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800b360:	da1a      	bge.n	800b398 <__ieee754_atan2f+0xdc>
 800b362:	2a00      	cmp	r2, #0
 800b364:	da01      	bge.n	800b36a <__ieee754_atan2f+0xae>
 800b366:	313c      	adds	r1, #60	@ 0x3c
 800b368:	db19      	blt.n	800b39e <__ieee754_atan2f+0xe2>
 800b36a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800b36e:	f000 f919 	bl	800b5a4 <fabsf>
 800b372:	f000 f843 	bl	800b3fc <atanf>
 800b376:	eef0 7a40 	vmov.f32	s15, s0
 800b37a:	2c01      	cmp	r4, #1
 800b37c:	d012      	beq.n	800b3a4 <__ieee754_atan2f+0xe8>
 800b37e:	2c02      	cmp	r4, #2
 800b380:	d017      	beq.n	800b3b2 <__ieee754_atan2f+0xf6>
 800b382:	2c00      	cmp	r4, #0
 800b384:	d0ad      	beq.n	800b2e2 <__ieee754_atan2f+0x26>
 800b386:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b3ec <__ieee754_atan2f+0x130>
 800b38a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b38e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b3f0 <__ieee754_atan2f+0x134>
 800b392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b396:	e7a4      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b398:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b3e0 <__ieee754_atan2f+0x124>
 800b39c:	e7ed      	b.n	800b37a <__ieee754_atan2f+0xbe>
 800b39e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800b3f4 <__ieee754_atan2f+0x138>
 800b3a2:	e7ea      	b.n	800b37a <__ieee754_atan2f+0xbe>
 800b3a4:	ee17 3a90 	vmov	r3, s15
 800b3a8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b3ac:	ee07 3a90 	vmov	s15, r3
 800b3b0:	e797      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b3b2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800b3ec <__ieee754_atan2f+0x130>
 800b3b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b3ba:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b3f0 <__ieee754_atan2f+0x134>
 800b3be:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b3c2:	e78e      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b3c4:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800b3f0 <__ieee754_atan2f+0x134>
 800b3c8:	e78b      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b3ca:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800b3f8 <__ieee754_atan2f+0x13c>
 800b3ce:	e788      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b3d0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800b3f4 <__ieee754_atan2f+0x138>
 800b3d4:	e785      	b.n	800b2e2 <__ieee754_atan2f+0x26>
 800b3d6:	bf00      	nop
 800b3d8:	c0490fdb 	.word	0xc0490fdb
 800b3dc:	bfc90fdb 	.word	0xbfc90fdb
 800b3e0:	3fc90fdb 	.word	0x3fc90fdb
 800b3e4:	0800ba48 	.word	0x0800ba48
 800b3e8:	0800ba3c 	.word	0x0800ba3c
 800b3ec:	33bbbd2e 	.word	0x33bbbd2e
 800b3f0:	40490fdb 	.word	0x40490fdb
 800b3f4:	00000000 	.word	0x00000000
 800b3f8:	3f490fdb 	.word	0x3f490fdb

0800b3fc <atanf>:
 800b3fc:	b538      	push	{r3, r4, r5, lr}
 800b3fe:	ee10 5a10 	vmov	r5, s0
 800b402:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800b406:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800b40a:	eef0 7a40 	vmov.f32	s15, s0
 800b40e:	d310      	bcc.n	800b432 <atanf+0x36>
 800b410:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800b414:	d904      	bls.n	800b420 <atanf+0x24>
 800b416:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b41a:	eeb0 0a67 	vmov.f32	s0, s15
 800b41e:	bd38      	pop	{r3, r4, r5, pc}
 800b420:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800b558 <atanf+0x15c>
 800b424:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800b55c <atanf+0x160>
 800b428:	2d00      	cmp	r5, #0
 800b42a:	bfc8      	it	gt
 800b42c:	eef0 7a47 	vmovgt.f32	s15, s14
 800b430:	e7f3      	b.n	800b41a <atanf+0x1e>
 800b432:	4b4b      	ldr	r3, [pc, #300]	@ (800b560 <atanf+0x164>)
 800b434:	429c      	cmp	r4, r3
 800b436:	d810      	bhi.n	800b45a <atanf+0x5e>
 800b438:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800b43c:	d20a      	bcs.n	800b454 <atanf+0x58>
 800b43e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800b564 <atanf+0x168>
 800b442:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b44a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b452:	dce2      	bgt.n	800b41a <atanf+0x1e>
 800b454:	f04f 33ff 	mov.w	r3, #4294967295
 800b458:	e013      	b.n	800b482 <atanf+0x86>
 800b45a:	f000 f8a3 	bl	800b5a4 <fabsf>
 800b45e:	4b42      	ldr	r3, [pc, #264]	@ (800b568 <atanf+0x16c>)
 800b460:	429c      	cmp	r4, r3
 800b462:	d84f      	bhi.n	800b504 <atanf+0x108>
 800b464:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800b468:	429c      	cmp	r4, r3
 800b46a:	d841      	bhi.n	800b4f0 <atanf+0xf4>
 800b46c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b470:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b474:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b478:	2300      	movs	r3, #0
 800b47a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b47e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b482:	1c5a      	adds	r2, r3, #1
 800b484:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b488:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b56c <atanf+0x170>
 800b48c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800b570 <atanf+0x174>
 800b490:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800b574 <atanf+0x178>
 800b494:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b498:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b49c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b578 <atanf+0x17c>
 800b4a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b4a4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b57c <atanf+0x180>
 800b4a8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b4ac:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b580 <atanf+0x184>
 800b4b0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b4b4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b584 <atanf+0x188>
 800b4b8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b4bc:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b588 <atanf+0x18c>
 800b4c0:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b4c4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b58c <atanf+0x190>
 800b4c8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b4cc:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800b590 <atanf+0x194>
 800b4d0:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b4d4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b594 <atanf+0x198>
 800b4d8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b4dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b4e0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b4e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b4e8:	d121      	bne.n	800b52e <atanf+0x132>
 800b4ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b4ee:	e794      	b.n	800b41a <atanf+0x1e>
 800b4f0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b4f4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b4f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b502:	e7be      	b.n	800b482 <atanf+0x86>
 800b504:	4b24      	ldr	r3, [pc, #144]	@ (800b598 <atanf+0x19c>)
 800b506:	429c      	cmp	r4, r3
 800b508:	d80b      	bhi.n	800b522 <atanf+0x126>
 800b50a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800b50e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b512:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b516:	2302      	movs	r3, #2
 800b518:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b51c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b520:	e7af      	b.n	800b482 <atanf+0x86>
 800b522:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b526:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b52a:	2303      	movs	r3, #3
 800b52c:	e7a9      	b.n	800b482 <atanf+0x86>
 800b52e:	4a1b      	ldr	r2, [pc, #108]	@ (800b59c <atanf+0x1a0>)
 800b530:	491b      	ldr	r1, [pc, #108]	@ (800b5a0 <atanf+0x1a4>)
 800b532:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b536:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b53a:	edd3 6a00 	vldr	s13, [r3]
 800b53e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b542:	2d00      	cmp	r5, #0
 800b544:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b548:	edd2 7a00 	vldr	s15, [r2]
 800b54c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b550:	bfb8      	it	lt
 800b552:	eef1 7a67 	vneglt.f32	s15, s15
 800b556:	e760      	b.n	800b41a <atanf+0x1e>
 800b558:	bfc90fdb 	.word	0xbfc90fdb
 800b55c:	3fc90fdb 	.word	0x3fc90fdb
 800b560:	3edfffff 	.word	0x3edfffff
 800b564:	7149f2ca 	.word	0x7149f2ca
 800b568:	3f97ffff 	.word	0x3f97ffff
 800b56c:	3c8569d7 	.word	0x3c8569d7
 800b570:	3d4bda59 	.word	0x3d4bda59
 800b574:	bd6ef16b 	.word	0xbd6ef16b
 800b578:	3d886b35 	.word	0x3d886b35
 800b57c:	3dba2e6e 	.word	0x3dba2e6e
 800b580:	3e124925 	.word	0x3e124925
 800b584:	3eaaaaab 	.word	0x3eaaaaab
 800b588:	bd15a221 	.word	0xbd15a221
 800b58c:	bd9d8795 	.word	0xbd9d8795
 800b590:	bde38e38 	.word	0xbde38e38
 800b594:	be4ccccd 	.word	0xbe4ccccd
 800b598:	401bffff 	.word	0x401bffff
 800b59c:	0800ba64 	.word	0x0800ba64
 800b5a0:	0800ba54 	.word	0x0800ba54

0800b5a4 <fabsf>:
 800b5a4:	ee10 3a10 	vmov	r3, s0
 800b5a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b5ac:	ee00 3a10 	vmov	s0, r3
 800b5b0:	4770      	bx	lr
	...

0800b5b4 <_init>:
 800b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5b6:	bf00      	nop
 800b5b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ba:	bc08      	pop	{r3}
 800b5bc:	469e      	mov	lr, r3
 800b5be:	4770      	bx	lr

0800b5c0 <_fini>:
 800b5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5c2:	bf00      	nop
 800b5c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5c6:	bc08      	pop	{r3}
 800b5c8:	469e      	mov	lr, r3
 800b5ca:	4770      	bx	lr
