Loading plugins phase: Elapsed time ==> 0s.329ms
Initializing data phase: Elapsed time ==> 2s.219ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\controllers\controllers.cydsn\controllers.cyprj -d CY8C4245AXI-483 -s C:\controllers\controllers.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.379ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.129ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  controllers.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 controllers.v -verilog
======================================================================

======================================================================
Compiling:  controllers.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 controllers.v -verilog
======================================================================

======================================================================
Compiling:  controllers.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 -verilog controllers.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 30 16:02:53 2014


======================================================================
Compiling:  controllers.v
Program  :   vpp
Options  :    -yv2 -q10 controllers.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 30 16:02:53 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'controllers.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  controllers.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 -verilog controllers.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 30 16:02:53 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\controllers\controllers.cydsn\codegentemp\controllers.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\controllers\controllers.cydsn\codegentemp\controllers.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  controllers.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 -verilog controllers.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 30 16:02:54 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\controllers\controllers.cydsn\codegentemp\controllers.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\controllers\controllers.cydsn\codegentemp\controllers.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\logDataTimer:TimerUDB:ctrl_ten\
	\logDataTimer:TimerUDB:ctrl_cmode_0\
	\logDataTimer:TimerUDB:ctrl_tmode_1\
	\logDataTimer:TimerUDB:ctrl_tmode_0\
	\logDataTimer:TimerUDB:ctrl_ic_1\
	\logDataTimer:TimerUDB:ctrl_ic_0\
	Net_125
	\logDataTimer:TimerUDB:zeros_3\
	\logDataTimer:TimerUDB:zeros_2\
	\waterTimer:TimerUDB:ctrl_ten\
	\waterTimer:TimerUDB:ctrl_cmode_0\
	\waterTimer:TimerUDB:ctrl_tmode_1\
	\waterTimer:TimerUDB:ctrl_tmode_0\
	\waterTimer:TimerUDB:ctrl_ic_1\
	\waterTimer:TimerUDB:ctrl_ic_0\
	Net_132
	\waterTimer:TimerUDB:zeros_3\
	\waterTimer:TimerUDB:zeros_2\
	\ADC_SAR_Seq_0:Net_3093\
	\ADC_SAR_Seq_0:Net_3090\


Deleted 20 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \logDataTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \logDataTimer:TimerUDB:trigger_enable\ to one
Aliasing \logDataTimer:TimerUDB:status_6\ to zero
Aliasing \logDataTimer:TimerUDB:status_5\ to zero
Aliasing \logDataTimer:TimerUDB:status_4\ to zero
Aliasing \logDataTimer:TimerUDB:status_0\ to \logDataTimer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing \waterTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \waterTimer:TimerUDB:trigger_enable\ to one
Aliasing \waterTimer:TimerUDB:status_6\ to zero
Aliasing \waterTimer:TimerUDB:status_5\ to zero
Aliasing \waterTimer:TimerUDB:status_4\ to zero
Aliasing \waterTimer:TimerUDB:status_0\ to \waterTimer:TimerUDB:tc_i\
Aliasing Net_20 to zero
Aliasing \ADC_SAR_Seq_0:Net_26\ to zero
Aliasing \ADC_SAR_Seq_0:Net_1963_1\ to zero
Aliasing \ADC_SAR_Seq_0:Net_1963_0\ to zero
Aliasing \ADC_SAR_Seq_0:Net_11\ to zero
Aliasing \ADC_SAR_Seq_0:Net_14\ to zero
Aliasing \ADC_SAR_Seq_0:Net_13\ to zero
Aliasing \ADC_SAR_Seq_0:soc\ to zero
Aliasing \ADC_SAR_Seq_0:Net_15\ to zero
Aliasing tmpOE__ADC_in_net_0 to one
Aliasing tmpOE__SLC_net_0 to one
Aliasing tmpOE__water_pin_net_0 to one
Aliasing \logDataTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \logDataTimer:TimerUDB:hwEnable_reg\\D\ to \logDataTimer:TimerUDB:run_mode\
Aliasing \logDataTimer:TimerUDB:capture_out_reg_i\\D\ to \logDataTimer:TimerUDB:capt_fifo_load_int\
Aliasing \waterTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \waterTimer:TimerUDB:hwEnable_reg\\D\ to \waterTimer:TimerUDB:run_mode\
Aliasing \waterTimer:TimerUDB:capture_out_reg_i\\D\ to \waterTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \logDataTimer:TimerUDB:ctrl_enable\[16] = \logDataTimer:TimerUDB:control_7\[8]
Removing Lhs of wire \logDataTimer:TimerUDB:ctrl_cmode_1\[18] = zero[7]
Removing Rhs of wire \logDataTimer:TimerUDB:timer_enable\[27] = \logDataTimer:TimerUDB:runmode_enable\[40]
Removing Rhs of wire \logDataTimer:TimerUDB:run_mode\[28] = \logDataTimer:TimerUDB:hwEnable\[29]
Removing Lhs of wire \logDataTimer:TimerUDB:run_mode\[28] = \logDataTimer:TimerUDB:control_7\[8]
Removing Lhs of wire \logDataTimer:TimerUDB:trigger_enable\[31] = one[2]
Removing Lhs of wire \logDataTimer:TimerUDB:tc_i\[33] = \logDataTimer:TimerUDB:status_tc\[30]
Removing Rhs of wire Net_148[36] = \logDataTimer:TimerUDB:tc_reg_i\[34]
Removing Lhs of wire \logDataTimer:TimerUDB:capt_fifo_load_int\[39] = \logDataTimer:TimerUDB:capt_fifo_load\[26]
Removing Lhs of wire \logDataTimer:TimerUDB:status_6\[42] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:status_5\[43] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:status_4\[44] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:status_0\[45] = \logDataTimer:TimerUDB:status_tc\[30]
Removing Lhs of wire \logDataTimer:TimerUDB:status_1\[46] = \logDataTimer:TimerUDB:capt_fifo_load\[26]
Removing Rhs of wire \logDataTimer:TimerUDB:status_2\[47] = \logDataTimer:TimerUDB:fifo_full\[48]
Removing Rhs of wire \logDataTimer:TimerUDB:status_3\[49] = \logDataTimer:TimerUDB:fifo_nempty\[50]
Removing Lhs of wire Net_12[52] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:cs_addr_2\[54] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:cs_addr_1\[55] = \logDataTimer:TimerUDB:trig_reg\[41]
Removing Lhs of wire \logDataTimer:TimerUDB:cs_addr_0\[56] = \logDataTimer:TimerUDB:per_zero\[32]
Removing Lhs of wire \waterTimer:TimerUDB:ctrl_enable\[152] = \waterTimer:TimerUDB:control_7\[144]
Removing Lhs of wire \waterTimer:TimerUDB:ctrl_cmode_1\[154] = zero[7]
Removing Rhs of wire \waterTimer:TimerUDB:timer_enable\[163] = \waterTimer:TimerUDB:runmode_enable\[176]
Removing Rhs of wire \waterTimer:TimerUDB:run_mode\[164] = \waterTimer:TimerUDB:hwEnable\[165]
Removing Lhs of wire \waterTimer:TimerUDB:run_mode\[164] = \waterTimer:TimerUDB:control_7\[144]
Removing Lhs of wire \waterTimer:TimerUDB:trigger_enable\[167] = one[2]
Removing Lhs of wire \waterTimer:TimerUDB:tc_i\[169] = \waterTimer:TimerUDB:status_tc\[166]
Removing Rhs of wire Net_42[172] = \waterTimer:TimerUDB:tc_reg_i\[170]
Removing Lhs of wire \waterTimer:TimerUDB:capt_fifo_load_int\[175] = \waterTimer:TimerUDB:capt_fifo_load\[162]
Removing Lhs of wire \waterTimer:TimerUDB:status_6\[178] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:status_5\[179] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:status_4\[180] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:status_0\[181] = \waterTimer:TimerUDB:status_tc\[166]
Removing Lhs of wire \waterTimer:TimerUDB:status_1\[182] = \waterTimer:TimerUDB:capt_fifo_load\[162]
Removing Rhs of wire \waterTimer:TimerUDB:status_2\[183] = \waterTimer:TimerUDB:fifo_full\[184]
Removing Rhs of wire \waterTimer:TimerUDB:status_3\[185] = \waterTimer:TimerUDB:fifo_nempty\[186]
Removing Lhs of wire Net_20[188] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:cs_addr_2\[190] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:cs_addr_1\[191] = \waterTimer:TimerUDB:trig_reg\[177]
Removing Lhs of wire \waterTimer:TimerUDB:cs_addr_0\[192] = \waterTimer:TimerUDB:per_zero\[168]
Removing Rhs of wire \ADC_SAR_Seq_0:Net_17\[281] = \ADC_SAR_Seq_0:Net_1845\[311]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_26\[303] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_1963_1\[304] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_1963_0\[305] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_11\[306] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_14\[307] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_13\[308] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:soc\[309] = zero[7]
Removing Lhs of wire \ADC_SAR_Seq_0:Net_15\[310] = zero[7]
Removing Lhs of wire tmpOE__ADC_in_net_0[485] = one[2]
Removing Lhs of wire tmpOE__SLC_net_0[491] = one[2]
Removing Lhs of wire tmpOE__water_pin_net_0[497] = one[2]
Removing Lhs of wire \logDataTimer:TimerUDB:capture_last\\D\[502] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:tc_reg_i\\D\[503] = \logDataTimer:TimerUDB:status_tc\[30]
Removing Lhs of wire \logDataTimer:TimerUDB:hwEnable_reg\\D\[504] = \logDataTimer:TimerUDB:control_7\[8]
Removing Lhs of wire \logDataTimer:TimerUDB:capture_out_reg_i\\D\[505] = \logDataTimer:TimerUDB:capt_fifo_load\[26]
Removing Lhs of wire \waterTimer:TimerUDB:capture_last\\D\[506] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:tc_reg_i\\D\[507] = \waterTimer:TimerUDB:status_tc\[166]
Removing Lhs of wire \waterTimer:TimerUDB:hwEnable_reg\\D\[508] = \waterTimer:TimerUDB:control_7\[144]
Removing Lhs of wire \waterTimer:TimerUDB:capture_out_reg_i\\D\[509] = \waterTimer:TimerUDB:capt_fifo_load\[162]

------------------------------------------------------
Aliased 0 equations, 60 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\logDataTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\logDataTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\logDataTimer:TimerUDB:timer_enable\' (cost = 0):
\logDataTimer:TimerUDB:timer_enable\ <= (\logDataTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\waterTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\waterTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\waterTimer:TimerUDB:timer_enable\' (cost = 0):
\waterTimer:TimerUDB:timer_enable\ <= (\waterTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \logDataTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \waterTimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \logDataTimer:TimerUDB:capt_fifo_load\[26] = zero[7]
Removing Lhs of wire \logDataTimer:TimerUDB:trig_reg\[41] = \logDataTimer:TimerUDB:control_7\[8]
Removing Lhs of wire \waterTimer:TimerUDB:capt_fifo_load\[162] = zero[7]
Removing Lhs of wire \waterTimer:TimerUDB:trig_reg\[177] = \waterTimer:TimerUDB:control_7\[144]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -dcpsoc3 controllers.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.079ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Sunday, 30 November 2014 16:02:55
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\controllers\controllers.cydsn\controllers.cyprj -d CY8C4245AXI-483 controllers.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \logDataTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \logDataTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \waterTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \waterTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock HFCLK because it is a pass-through
Assigning clock timer_clock_1 to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
    Removed unused cell/equation '\logDataTimer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\logDataTimer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\logDataTimer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\waterTimer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\waterTimer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\waterTimer:TimerUDB:hwEnable_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_0_intClock'. Signal=\ADC_SAR_Seq_0:Net_17_ff7\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \logDataTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
    UDB Clk/Enable \logDataTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
    UDB Clk/Enable \waterTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
    UDB Clk/Enable \waterTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADC_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_in(0)__PA ,
            analog_term => \ADC_SAR_Seq_0:Net_2020\ ,
            pad => ADC_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLC(0)__PA ,
            pad => SLC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = water_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => water_pin(0)__PA ,
            pad => water_pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_148, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logDataTimer:TimerUDB:control_7\ * 
              \logDataTimer:TimerUDB:per_zero\
        );
        Output = Net_148 (fanout=1)

    MacroCell: Name=Net_42, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \waterTimer:TimerUDB:control_7\ * 
              \waterTimer:TimerUDB:per_zero\
        );
        Output = Net_42 (fanout=1)

    MacroCell: Name=\logDataTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logDataTimer:TimerUDB:control_7\ * 
              \logDataTimer:TimerUDB:per_zero\
        );
        Output = \logDataTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\waterTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \waterTimer:TimerUDB:control_7\ * 
              \waterTimer:TimerUDB:per_zero\
        );
        Output = \waterTimer:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\logDataTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \logDataTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \logDataTimer:TimerUDB:per_zero\ ,
            chain_out => \logDataTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \logDataTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\logDataTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \logDataTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \logDataTimer:TimerUDB:per_zero\ ,
            z0_comb => \logDataTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \logDataTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \logDataTimer:TimerUDB:status_2\ ,
            chain_in => \logDataTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \logDataTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\waterTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \waterTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \waterTimer:TimerUDB:per_zero\ ,
            chain_out => \waterTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \waterTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\waterTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \waterTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \waterTimer:TimerUDB:per_zero\ ,
            z0_comb => \waterTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \waterTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \waterTimer:TimerUDB:status_2\ ,
            chain_in => \waterTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \waterTimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\logDataTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \logDataTimer:TimerUDB:status_3\ ,
            status_2 => \logDataTimer:TimerUDB:status_2\ ,
            status_0 => \logDataTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\waterTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \waterTimer:TimerUDB:status_3\ ,
            status_2 => \waterTimer:TimerUDB:status_2\ ,
            status_0 => \waterTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\logDataTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \logDataTimer:TimerUDB:control_7\ ,
            control_6 => \logDataTimer:TimerUDB:control_6\ ,
            control_5 => \logDataTimer:TimerUDB:control_5\ ,
            control_4 => \logDataTimer:TimerUDB:control_4\ ,
            control_3 => \logDataTimer:TimerUDB:control_3\ ,
            control_2 => \logDataTimer:TimerUDB:control_2\ ,
            control_1 => \logDataTimer:TimerUDB:control_1\ ,
            control_0 => \logDataTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\waterTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \waterTimer:TimerUDB:control_7\ ,
            control_6 => \waterTimer:TimerUDB:control_6\ ,
            control_5 => \waterTimer:TimerUDB:control_5\ ,
            control_4 => \waterTimer:TimerUDB:control_4\ ,
            control_3 => \waterTimer:TimerUDB:control_3\ ,
            control_2 => \waterTimer:TimerUDB:control_2\ ,
            control_1 => \waterTimer:TimerUDB:control_1\ ,
            control_0 => \waterTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_0:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_0:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =logDataInterrupt
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =waterInterrupt
        PORT MAP (
            interrupt => Net_42 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    5 :   31 :   36 :  13.89%
UDB Macrocells                :    4 :   28 :   32 :  12.50%
UDB Unique Pterms             :    2 :   62 :   64 :   3.13%
UDB Total Pterms              :    4 :      :      : 
UDB Datapath Cells            :    4 :    0 :    4 : 100.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    2 
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.139ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0078616s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0250439 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_SAR_Seq_0:Net_124\ {
  }
  Net: \ADC_SAR_Seq_0:Net_2020\ {
    p2_5
    SARMUX0_sw5
    sarmux_vplus
  }
  Net: \ADC_SAR_Seq_0:Net_3016\ {
  }
  Net: \ADC_SAR_Seq_0:Net_3046\ {
  }
  Net: \ADC_SAR_Seq_0:Net_8\ {
  }
}
Map of item to net {
  p2_5                                             -> \ADC_SAR_Seq_0:Net_2020\
  SARMUX0_sw5                                      -> \ADC_SAR_Seq_0:Net_2020\
  sarmux_vplus                                     -> \ADC_SAR_Seq_0:Net_2020\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.009ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 43, final cost is 43 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       1.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_42, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \waterTimer:TimerUDB:control_7\ * 
              \waterTimer:TimerUDB:per_zero\
        );
        Output = Net_42 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\waterTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \waterTimer:TimerUDB:control_7\ * 
              \waterTimer:TimerUDB:per_zero\
        );
        Output = \waterTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\waterTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \waterTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \waterTimer:TimerUDB:per_zero\ ,
        z0_comb => \waterTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \waterTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \waterTimer:TimerUDB:status_2\ ,
        chain_in => \waterTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \waterTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\waterTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \waterTimer:TimerUDB:status_3\ ,
        status_2 => \waterTimer:TimerUDB:status_2\ ,
        status_0 => \waterTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\waterTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \waterTimer:TimerUDB:control_7\ ,
        control_6 => \waterTimer:TimerUDB:control_6\ ,
        control_5 => \waterTimer:TimerUDB:control_5\ ,
        control_4 => \waterTimer:TimerUDB:control_4\ ,
        control_3 => \waterTimer:TimerUDB:control_3\ ,
        control_2 => \waterTimer:TimerUDB:control_2\ ,
        control_1 => \waterTimer:TimerUDB:control_1\ ,
        control_0 => \waterTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\logDataTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \logDataTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \logDataTimer:TimerUDB:per_zero\ ,
        chain_out => \logDataTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \logDataTimer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] contents:
datapathcell: Name =\waterTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \waterTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \waterTimer:TimerUDB:per_zero\ ,
        chain_out => \waterTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \waterTimer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_148, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logDataTimer:TimerUDB:control_7\ * 
              \logDataTimer:TimerUDB:per_zero\
        );
        Output = Net_148 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\logDataTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logDataTimer:TimerUDB:control_7\ * 
              \logDataTimer:TimerUDB:per_zero\
        );
        Output = \logDataTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\logDataTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \logDataTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \logDataTimer:TimerUDB:per_zero\ ,
        z0_comb => \logDataTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \logDataTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \logDataTimer:TimerUDB:status_2\ ,
        chain_in => \logDataTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \logDataTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\logDataTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \logDataTimer:TimerUDB:status_3\ ,
        status_2 => \logDataTimer:TimerUDB:status_2\ ,
        status_0 => \logDataTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\logDataTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \logDataTimer:TimerUDB:control_7\ ,
        control_6 => \logDataTimer:TimerUDB:control_6\ ,
        control_5 => \logDataTimer:TimerUDB:control_5\ ,
        control_4 => \logDataTimer:TimerUDB:control_4\ ,
        control_3 => \logDataTimer:TimerUDB:control_3\ ,
        control_2 => \logDataTimer:TimerUDB:control_2\ ,
        control_1 => \logDataTimer:TimerUDB:control_1\ ,
        control_0 => \logDataTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =logDataInterrupt
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =waterInterrupt
        PORT MAP (
            interrupt => Net_42 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq_0:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_0:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SLC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLC(0)__PA ,
        pad => SLC(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = water_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => water_pin(0)__PA ,
        pad => water_pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADC_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_in(0)__PA ,
        analog_term => \ADC_SAR_Seq_0:Net_2020\ ,
        pad => ADC_in(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_7 => \ADC_SAR_Seq_0:Net_17_ff7\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: empty
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: 
    PSoC4 SARADC @ <No Location>: 
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+---------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       SLC(0) | 
-----+-----+-------+-----------+------------------+--------------+---------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | water_pin(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |    ADC_in(0) | Analog(\ADC_SAR_Seq_0:Net_2020\)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.669ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.569ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in controllers_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.219ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.259ms
API generation phase: Elapsed time ==> 0s.599ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
