

================================================================
== Vitis HLS Report for 'CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'
================================================================
* Date:           Wed Sep 14 20:25:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.212 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|     161|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     161|     267|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_r_V_U  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V  |        1|  0|   0|    0|    64|   22|     1|         1408|
    |in_i_V_U  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V  |        1|  0|   0|    0|    64|   22|     1|         1408|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        2|  0|   0|    0|   128|   44|     2|         2816|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_249_p2                |         +|   0|  0|  46|          39|           1|
    |add_ln56_fu_333_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_write_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_244_p2               |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln56_fu_258_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln57_fu_296_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln68_fu_328_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |select_ln12_fu_264_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 144|         137|          93|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_TDATA           |  14|          3|   64|        192|
    |data_out_TDATA_blk_n     |   9|          2|    1|          2|
    |in_i_V_address0          |  14|          3|    6|         18|
    |in_r_V_address0          |  14|          3|    6|         18|
    |indvar_flatten_fu_106    |   9|          2|   39|         78|
    |p_Val2_1_fu_114          |   9|          2|   32|         64|
    |p_Val2_s_fu_110          |   9|          2|   32|         64|
    |t_fu_102                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         27|  192|        460|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln57_reg_474        |   1|   0|    1|          0|
    |icmp_ln68_reg_498        |   1|   0|    1|          0|
    |indvar_flatten_fu_106    |  39|   0|   39|          0|
    |p_Result_10_reg_493      |  22|   0|   22|          0|
    |p_Result_9_reg_488       |  22|   0|   22|          0|
    |p_Val2_1_fu_114          |  32|   0|   32|          0|
    |p_Val2_s_fu_110          |  32|   0|   32|          0|
    |t_fu_102                 |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 161|   0|  161|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|data_in_TVALID   |   in|    1|        axis|                                       data_in_V_data_V|       pointer|
|data_in_TDATA    |   in|   64|        axis|                                       data_in_V_data_V|       pointer|
|data_out_TREADY  |   in|    1|        axis|                                      data_out_V_data_V|       pointer|
|data_out_TDATA   |  out|   64|        axis|                                      data_out_V_data_V|       pointer|
|bound            |   in|   39|     ap_none|                                                  bound|        scalar|
|data_out_TVALID  |  out|    1|        axis|                                      data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|        axis|                                      data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|        axis|                                      data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|        axis|                                      data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|        axis|                                      data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|        axis|                                      data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|        axis|                                        data_out_V_id_V|       pointer|
|data_in_TREADY   |  out|    1|        axis|                                       data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|        axis|                                       data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|        axis|                                       data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|        axis|                                       data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|        axis|                                       data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|        axis|                                       data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|        axis|                                         data_in_V_id_V|       pointer|
|sub50            |   in|   32|     ap_none|                                                  sub50|        scalar|
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 5 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub50"   --->   Operation 23 'read' 'sub50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %bound"   --->   Operation 24 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%in_r_V = alloca i64 1" [../CP_insertion.cpp:14]   --->   Operation 25 'alloca' 'in_r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%in_i_V = alloca i64 1" [../CP_insertion.cpp:15]   --->   Operation 26 'alloca' 'in_i_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i39 0, i39 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %t"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i39 %indvar_flatten" [../CP_insertion.cpp:55]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%icmp_ln55 = icmp_eq  i39 %indvar_flatten_load, i39 %bound_read" [../CP_insertion.cpp:55]   --->   Operation 32 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.03ns)   --->   "%add_ln55 = add i39 %indvar_flatten_load, i39 1" [../CP_insertion.cpp:55]   --->   Operation 33 'add' 'add_ln55' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split19, void %._crit_edge.loopexit.exitStub" [../CP_insertion.cpp:55]   --->   Operation 34 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [../CP_insertion.cpp:56]   --->   Operation 35 'load' 't_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln56 = icmp_eq  i8 %t_load, i8 128" [../CP_insertion.cpp:56]   --->   Operation 37 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln12 = select i1 %icmp_ln56, i8 0, i8 %t_load" [../CP_insertion.cpp:12]   --->   Operation 38 'select' 'select_ln12' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_cast3 = zext i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 40 'zext' 't_cast3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 41 'trunc' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_cast1 = zext i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 42 'zext' 't_cast1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CP_insertion.cpp:12]   --->   Operation 43 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %select_ln12, i32 6, i32 7" [../CP_insertion.cpp:57]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%icmp_ln57 = icmp_eq  i2 %tmp, i2 0" [../CP_insertion.cpp:57]   --->   Operation 45 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void, void" [../CP_insertion.cpp:57]   --->   Operation 46 'br' 'br_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i6 %empty"   --->   Operation 47 'zext' 'zext_ln640' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_r_V_addr_1 = getelementptr i22 %in_r_V, i64 0, i64 %zext_ln640"   --->   Operation 48 'getelementptr' 'in_r_V_addr_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%p_Val2_7 = load i6 %in_r_V_addr_1"   --->   Operation 49 'load' 'p_Val2_7' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_i_V_addr_1 = getelementptr i22 %in_i_V, i64 0, i64 %zext_ln640"   --->   Operation 50 'getelementptr' 'in_i_V_addr_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%p_Val2_8 = load i6 %in_i_V_addr_1"   --->   Operation 51 'load' 'p_Val2_8' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_31 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 52 'read' 'empty_31' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = extractvalue i84 %empty_31"   --->   Operation 53 'extractvalue' 'tmp_6' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_r_V_addr = getelementptr i22 %in_r_V, i64 0, i64 %t_cast3"   --->   Operation 54 'getelementptr' 'in_r_V_addr' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_6, i32 32, i32 53"   --->   Operation 55 'partselect' 'p_Result_9' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln340 = store i22 %p_Result_9, i6 %in_r_V_addr"   --->   Operation 56 'store' 'store_ln340' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_i_V_addr = getelementptr i22 %in_i_V, i64 0, i64 %t_cast3"   --->   Operation 57 'getelementptr' 'in_i_V_addr' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_10 = trunc i64 %tmp_6"   --->   Operation 58 'trunc' 'p_Result_10' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln340 = store i22 %p_Result_10, i6 %in_i_V_addr"   --->   Operation 59 'store' 'store_ln340' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln68 = icmp_slt  i32 %t_cast1, i32 %sub50_read" [../CP_insertion.cpp:68]   --->   Operation 60 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void, void %._crit_edge4" [../CP_insertion.cpp:68]   --->   Operation 61 'br' 'br_ln68' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.76ns)   --->   "%add_ln56 = add i8 %select_ln12, i8 1" [../CP_insertion.cpp:56]   --->   Operation 62 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln55 = store i39 %add_ln55, i39 %indvar_flatten" [../CP_insertion.cpp:55]   --->   Operation 63 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %t" [../CP_insertion.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 66 'load' 'p_Val2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i32 %p_Val2_1"   --->   Operation 67 'load' 'p_Val2_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%p_Val2_7 = load i6 %in_r_V_addr_1"   --->   Operation 68 'load' 'p_Val2_7' <Predicate = (!icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_load, i22 %p_Val2_7, i32 0, i32 21"   --->   Operation 69 'partset' 'p_Result_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%p_Val2_8 = load i6 %in_i_V_addr_1"   --->   Operation 70 'load' 'p_Val2_8' <Predicate = (!icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_1_load, i22 %p_Val2_8, i32 0, i32 21"   --->   Operation 71 'partset' 'p_Result_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_s, i32 %p_Result_7"   --->   Operation 72 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_8, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 73 'write' 'write_ln304' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %p_Result_7, i32 %p_Val2_1" [../CP_insertion.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %p_Result_s, i32 %p_Val2_s" [../CP_insertion.cpp:67]   --->   Operation 75 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge4" [../CP_insertion.cpp:67]   --->   Operation 76 'br' 'br_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i32 %p_Val2_s"   --->   Operation 77 'load' 'p_Val2_load_1' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i32 %p_Val2_1"   --->   Operation 78 'load' 'p_Val2_1_load_1' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_load_1, i22 %p_Result_9, i32 0, i32 21"   --->   Operation 79 'partset' 'p_Result_11' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_1_load_1, i22 %p_Result_10, i32 0, i32 21"   --->   Operation 80 'partset' 'p_Result_12' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_11, i32 %p_Result_12"   --->   Operation 81 'bitconcatenate' 'p_Result_13' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_13, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 82 'write' 'write_ln304' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln73 = store i32 %p_Result_12, i32 %p_Val2_1" [../CP_insertion.cpp:73]   --->   Operation 83 'store' 'store_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln73 = store i32 %p_Result_11, i32 %p_Val2_s" [../CP_insertion.cpp:73]   --->   Operation 84 'store' 'store_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge4" [../CP_insertion.cpp:73]   --->   Operation 85 'br' 'br_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                   (alloca        ) [ 0110]
indvar_flatten      (alloca        ) [ 0110]
p_Val2_s            (alloca        ) [ 0111]
p_Val2_1            (alloca        ) [ 0111]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
sub50_read          (read          ) [ 0110]
bound_read          (read          ) [ 0110]
in_r_V              (alloca        ) [ 0110]
in_i_V              (alloca        ) [ 0110]
store_ln0           (store         ) [ 0000]
store_ln0           (store         ) [ 0000]
br_ln0              (br            ) [ 0000]
indvar_flatten_load (load          ) [ 0000]
specpipeline_ln0    (specpipeline  ) [ 0000]
icmp_ln55           (icmp          ) [ 0110]
add_ln55            (add           ) [ 0000]
br_ln55             (br            ) [ 0000]
t_load              (load          ) [ 0000]
specloopname_ln0    (specloopname  ) [ 0000]
icmp_ln56           (icmp          ) [ 0000]
select_ln12         (select        ) [ 0000]
specpipeline_ln0    (specpipeline  ) [ 0000]
t_cast3             (zext          ) [ 0000]
empty               (trunc         ) [ 0000]
t_cast1             (zext          ) [ 0000]
specloopname_ln12   (specloopname  ) [ 0000]
tmp                 (partselect    ) [ 0000]
icmp_ln57           (icmp          ) [ 0111]
br_ln57             (br            ) [ 0000]
zext_ln640          (zext          ) [ 0000]
in_r_V_addr_1       (getelementptr ) [ 0101]
in_i_V_addr_1       (getelementptr ) [ 0101]
empty_31            (read          ) [ 0000]
tmp_6               (extractvalue  ) [ 0000]
in_r_V_addr         (getelementptr ) [ 0000]
p_Result_9          (partselect    ) [ 0101]
store_ln340         (store         ) [ 0000]
in_i_V_addr         (getelementptr ) [ 0000]
p_Result_10         (trunc         ) [ 0101]
store_ln340         (store         ) [ 0000]
icmp_ln68           (icmp          ) [ 0101]
br_ln68             (br            ) [ 0000]
add_ln56            (add           ) [ 0000]
store_ln55          (store         ) [ 0000]
store_ln56          (store         ) [ 0000]
br_ln0              (br            ) [ 0000]
p_Val2_load         (load          ) [ 0000]
p_Val2_1_load       (load          ) [ 0000]
p_Val2_7            (load          ) [ 0000]
p_Result_s          (partset       ) [ 0000]
p_Val2_8            (load          ) [ 0000]
p_Result_7          (partset       ) [ 0000]
p_Result_8          (bitconcatenate) [ 0000]
write_ln304         (write         ) [ 0000]
store_ln67          (store         ) [ 0000]
store_ln67          (store         ) [ 0000]
br_ln67             (br            ) [ 0000]
p_Val2_load_1       (load          ) [ 0000]
p_Val2_1_load_1     (load          ) [ 0000]
p_Result_11         (partset       ) [ 0000]
p_Result_12         (partset       ) [ 0000]
p_Result_13         (bitconcatenate) [ 0000]
write_ln304         (write         ) [ 0000]
store_ln73          (store         ) [ 0000]
store_ln73          (store         ) [ 0000]
br_ln73             (br            ) [ 0000]
ret_ln0             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sub50">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub50"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i39"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="t_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_Val2_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Val2_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_r_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_r_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_i_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_i_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub50_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub50_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bound_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="39" slack="0"/>
<pin id="134" dir="0" index="1" bw="39" slack="0"/>
<pin id="135" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_31_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="84" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_31/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="1" slack="0"/>
<pin id="163" dir="0" index="6" bw="1" slack="0"/>
<pin id="164" dir="0" index="7" bw="1" slack="0"/>
<pin id="165" dir="0" index="8" bw="64" slack="0"/>
<pin id="166" dir="0" index="9" bw="1" slack="0"/>
<pin id="167" dir="0" index="10" bw="1" slack="0"/>
<pin id="168" dir="0" index="11" bw="1" slack="0"/>
<pin id="169" dir="0" index="12" bw="1" slack="0"/>
<pin id="170" dir="0" index="13" bw="1" slack="0"/>
<pin id="171" dir="0" index="14" bw="1" slack="0"/>
<pin id="172" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="in_r_V_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_V_addr_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="22" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_7/2 store_ln340/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_i_V_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="22" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_8/2 store_ln340/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="in_r_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_V_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="in_i_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_V_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/3 p_Val2_load_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load/3 p_Val2_1_load_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="39" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="39" slack="1"/>
<pin id="243" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln55_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="39" slack="0"/>
<pin id="246" dir="0" index="1" bw="39" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln55_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="39" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="t_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln56_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="t_cast3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="empty_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="t_cast1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="0" index="3" bw="4" slack="0"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln57_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln640_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="84" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="22" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln68_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln56_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln55_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="39" slack="0"/>
<pin id="341" dir="0" index="1" bw="39" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln56_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="1"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="22" slack="0"/>
<pin id="353" dir="0" index="3" bw="1" slack="0"/>
<pin id="354" dir="0" index="4" bw="6" slack="0"/>
<pin id="355" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="22" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="0" index="4" bw="6" slack="0"/>
<pin id="367" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln67_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln67_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="2"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="22" slack="1"/>
<pin id="396" dir="0" index="3" bw="1" slack="0"/>
<pin id="397" dir="0" index="4" bw="6" slack="0"/>
<pin id="398" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_12_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="22" slack="1"/>
<pin id="407" dir="0" index="3" bw="1" slack="0"/>
<pin id="408" dir="0" index="4" bw="6" slack="0"/>
<pin id="409" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln73_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln73_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/3 "/>
</bind>
</comp>

<comp id="433" class="1005" name="t_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_flatten_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="39" slack="0"/>
<pin id="442" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="447" class="1005" name="p_Val2_s_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_Val2_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sub50_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub50_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="bound_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="39" slack="1"/>
<pin id="468" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln57_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="478" class="1005" name="in_r_V_addr_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="1"/>
<pin id="480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_r_V_addr_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="in_i_V_addr_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="1"/>
<pin id="485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_i_V_addr_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_Result_9_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="22" slack="1"/>
<pin id="490" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_Result_10_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="22" slack="1"/>
<pin id="495" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="498" class="1005" name="icmp_ln68_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="182"><net_src comp="98" pin="0"/><net_sink comp="156" pin=10"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="156" pin=11"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="156" pin=12"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="156" pin=13"/></net>

<net id="186"><net_src comp="100" pin="0"/><net_sink comp="156" pin=14"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="78" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="241" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="255" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="281"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="264" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="264" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="278" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="311"><net_src comp="138" pin="8"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="326"><net_src comp="308" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="332"><net_src comp="282" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="264" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="88" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="249" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="333" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="225" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="193" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="360"><net_src comp="92" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="368"><net_src comp="90" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="228" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="205" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="372"><net_src comp="92" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="378"><net_src comp="94" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="349" pin="5"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="361" pin="5"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="373" pin="3"/><net_sink comp="156" pin=8"/></net>

<net id="386"><net_src comp="361" pin="5"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="349" pin="5"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="90" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="225" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="392" pin=4"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="228" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="403" pin=4"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="392" pin="5"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="403" pin="5"/><net_sink comp="414" pin=2"/></net>

<net id="422"><net_src comp="414" pin="3"/><net_sink comp="156" pin=8"/></net>

<net id="427"><net_src comp="403" pin="5"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="392" pin="5"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="102" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="443"><net_src comp="106" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="450"><net_src comp="110" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="457"><net_src comp="114" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="464"><net_src comp="126" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="469"><net_src comp="132" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="477"><net_src comp="296" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="187" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="486"><net_src comp="199" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="491"><net_src comp="312" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="496"><net_src comp="323" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="501"><net_src comp="328" pin="2"/><net_sink comp="498" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {3 }
	Port: data_out_V_keep_V | {3 }
	Port: data_out_V_strb_V | {3 }
	Port: data_out_V_user_V | {3 }
	Port: data_out_V_last_V | {3 }
	Port: data_out_V_id_V | {3 }
	Port: data_out_V_dest_V | {3 }
	Port: data_in_V_data_V | {}
	Port: data_in_V_keep_V | {}
	Port: data_in_V_strb_V | {}
	Port: data_in_V_user_V | {}
	Port: data_in_V_last_V | {}
	Port: data_in_V_id_V | {}
	Port: data_in_V_dest_V | {}
 - Input state : 
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : bound | {1 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_data_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_keep_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_strb_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_user_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_last_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_id_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_out_V_dest_V | {}
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_data_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_keep_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_strb_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_user_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_last_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_id_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : data_in_V_dest_V | {2 }
	Port: CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 : sub50 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln55 : 1
		add_ln55 : 1
		br_ln55 : 2
		icmp_ln56 : 1
		select_ln12 : 2
		t_cast3 : 3
		empty : 3
		t_cast1 : 3
		tmp : 3
		icmp_ln57 : 4
		br_ln57 : 5
		zext_ln640 : 4
		in_r_V_addr_1 : 5
		p_Val2_7 : 6
		in_i_V_addr_1 : 5
		p_Val2_8 : 6
		in_r_V_addr : 4
		p_Result_9 : 1
		store_ln340 : 5
		in_i_V_addr : 4
		p_Result_10 : 1
		store_ln340 : 5
		icmp_ln68 : 4
		br_ln68 : 5
		add_ln56 : 3
		store_ln55 : 2
		store_ln56 : 4
	State 3
		p_Result_s : 1
		p_Result_7 : 1
		p_Result_8 : 2
		write_ln304 : 3
		store_ln67 : 2
		store_ln67 : 2
		p_Result_11 : 1
		p_Result_12 : 1
		p_Result_13 : 2
		write_ln304 : 3
		store_ln73 : 2
		store_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln55_fu_249    |    0    |    46   |
|          |     add_ln56_fu_333    |    0    |    15   |
|----------|------------------------|---------|---------|
|          |    icmp_ln55_fu_244    |    0    |    20   |
|   icmp   |    icmp_ln56_fu_258    |    0    |    11   |
|          |    icmp_ln57_fu_296    |    0    |    8    |
|          |    icmp_ln68_fu_328    |    0    |    20   |
|----------|------------------------|---------|---------|
|  select  |   select_ln12_fu_264   |    0    |    8    |
|----------|------------------------|---------|---------|
|          | sub50_read_read_fu_126 |    0    |    0    |
|   read   | bound_read_read_fu_132 |    0    |    0    |
|          |  empty_31_read_fu_138  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_156    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     t_cast3_fu_272     |    0    |    0    |
|   zext   |     t_cast1_fu_282     |    0    |    0    |
|          |    zext_ln640_fu_302   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      empty_fu_278      |    0    |    0    |
|          |   p_Result_10_fu_323   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|       tmp_fu_286       |    0    |    0    |
|          |    p_Result_9_fu_312   |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|      tmp_6_fu_308      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_349   |    0    |    0    |
|  partset |    p_Result_7_fu_361   |    0    |    0    |
|          |   p_Result_11_fu_392   |    0    |    0    |
|          |   p_Result_12_fu_403   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|    p_Result_8_fu_373   |    0    |    0    |
|          |   p_Result_13_fu_414   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   128   |
|----------|------------------------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|in_i_V|    1   |    0   |    0   |    0   |
|in_r_V|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  bound_read_reg_466  |   39   |
|   icmp_ln57_reg_474  |    1   |
|   icmp_ln68_reg_498  |    1   |
| in_i_V_addr_1_reg_483|    6   |
| in_r_V_addr_1_reg_478|    6   |
|indvar_flatten_reg_440|   39   |
|  p_Result_10_reg_493 |   22   |
|  p_Result_9_reg_488  |   22   |
|   p_Val2_1_reg_454   |   32   |
|   p_Val2_s_reg_447   |   32   |
|  sub50_read_reg_461  |   32   |
|       t_reg_433      |    8   |
+----------------------+--------+
|         Total        |   240  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_156 |  p8  |   2  |  64  |   128  ||    9    |
| grp_access_fu_193 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_205 |  p0  |   3  |   6  |   18   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  1.379  ||    37   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   128  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   37   |    -   |
|  Register |    -   |    -   |   240  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   240  |   165  |    0   |
+-----------+--------+--------+--------+--------+--------+
