

================================================================
== Vivado HLS Report for 'SeedFilling1_Core'
================================================================
* Date:           Wed Dec  5 16:00:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        seedfill
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.717|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |                         |                      |    Latency   |   Interval   | Pipeline|
        |         Instance        |        Module        | min |   max  | min |   max  |   Type  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |SeedFilling_U0           |SeedFilling           |    ?|       ?|    ?|       ?|   none  |
        |Array2D2Mat_U0           |Array2D2Mat           |    1|  251501|    1|  251501|   none  |
        |Mat2Array2D_U0           |Mat2Array2D           |    1|  251501|    1|  251501|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|  252001|    1|  252001|   none  |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  253503|    3|  253503|   none  |
        |Block_Mat_exit5_proc_U0  |Block_Mat_exit5_proc  |    0|       0|    0|       0|   none  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      40|
|FIFO             |        0|      -|      60|     480|
|Instance         |      256|      1|    2074|    3177|
|Memory           |      256|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|       7|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      512|      1|    2141|    3742|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       17|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|  249|   529|
    |Array2D2Mat_U0                  |Array2D2Mat                   |        0|      0|  265|   327|
    |Block_Mat_exit5_proc_U0         |Block_Mat_exit5_proc          |        0|      0|    2|    29|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|  249|   469|
    |Mat2Array2D_U0                  |Mat2Array2D                   |        0|      0|  283|   318|
    |SeedFilling_U0                  |SeedFilling                   |      256|      1|  876|  1273|
    |SeedFilling1_Core_ctrl_s_axi_U  |SeedFilling1_Core_ctrl_s_axi  |        0|      0|  150|   232|
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |Total                           |                              |      256|      1| 2074|  3177|
    +--------------------------------+------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |src_val_U    |SeedFilling1_CoreeOg  |      128|  0|   0|  250000|    8|     2|      4000000|
    |label_val_U  |SeedFilling1_CoreeOg  |      128|  0|   0|  250000|    8|     2|      4000000|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total        |                      |      256|  0|   0|  500000|   16|     4|      8000000|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |label_cols_c_U           |        0|  5|  44|     2|   32|       64|
    |label_rows_c_U           |        0|  5|  44|     2|   32|       64|
    |p_label_cols_V_c_U       |        0|  5|  44|     2|   32|       64|
    |p_label_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |p_label_rows_V_c_U       |        0|  5|  44|     2|   32|       64|
    |p_src_cols_V_c18_U       |        0|  5|  44|     2|   32|       64|
    |p_src_cols_V_c_U         |        0|  5|  44|     2|   32|       64|
    |p_src_data_stream_0_s_U  |        0|  5|  20|     2|    8|       16|
    |p_src_rows_V_c17_U       |        0|  5|  44|     2|   32|       64|
    |p_src_rows_V_c_U         |        0|  5|  44|     2|   32|       64|
    |src_cols_c_U             |        0|  5|  44|     2|   32|       64|
    |src_rows_c_U             |        0|  5|  44|     2|   32|       64|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 60| 480|    24|  336|      672|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit5_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit5_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |SeedFilling_U0_ap_continue                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_label_val                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit5_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_label_val           |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  40|          14|          12|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Block_Mat_exit5_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_label_val           |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  45|         10|    7|         14|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Block_Mat_exit5_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_label_val           |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  7|   0|    7|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |        ctrl       |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|interrupt           | out |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|src_axis_TDATA      |  in |    8|    axis    | src_axis_V_data_V |    pointer   |
|src_axis_TKEEP      |  in |    1|    axis    | src_axis_V_keep_V |    pointer   |
|src_axis_TSTRB      |  in |    1|    axis    | src_axis_V_strb_V |    pointer   |
|src_axis_TUSER      |  in |    1|    axis    | src_axis_V_user_V |    pointer   |
|src_axis_TLAST      |  in |    1|    axis    | src_axis_V_last_V |    pointer   |
|src_axis_TID        |  in |    1|    axis    |  src_axis_V_id_V  |    pointer   |
|src_axis_TDEST      |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TVALID     |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TREADY     | out |    1|    axis    | src_axis_V_dest_V |    pointer   |
|dst_axis_TDATA      | out |    8|    axis    | dst_axis_V_data_V |    pointer   |
|dst_axis_TKEEP      | out |    1|    axis    | dst_axis_V_keep_V |    pointer   |
|dst_axis_TSTRB      | out |    1|    axis    | dst_axis_V_strb_V |    pointer   |
|dst_axis_TUSER      | out |    1|    axis    | dst_axis_V_user_V |    pointer   |
|dst_axis_TLAST      | out |    1|    axis    | dst_axis_V_last_V |    pointer   |
|dst_axis_TID        | out |    1|    axis    |  dst_axis_V_id_V  |    pointer   |
|dst_axis_TDEST      | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TVALID     | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TREADY     |  in |    1|    axis    | dst_axis_V_dest_V |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 13 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 14 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_label_cols_V_c = alloca i32, align 4"   --->   Operation 15 'alloca' 'p_label_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_label_rows_V_c = alloca i32, align 4"   --->   Operation 16 'alloca' 'p_label_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%label_cols_c = alloca i32, align 4"   --->   Operation 17 'alloca' 'label_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%label_rows_c = alloca i32, align 4"   --->   Operation 18 'alloca' 'label_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_cols_c = alloca i32, align 4"   --->   Operation 19 'alloca' 'src_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_rows_c = alloca i32, align 4"   --->   Operation 20 'alloca' 'src_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_src_cols_V_c18 = alloca i32, align 4"   --->   Operation 21 'alloca' 'p_src_cols_V_c18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_src_rows_V_c17 = alloca i32, align 4"   --->   Operation 22 'alloca' 'p_src_rows_V_c17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_src_cols_V_c = alloca i32, align 4"   --->   Operation 23 'alloca' 'p_src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_src_rows_V_c = alloca i32, align 4"   --->   Operation 24 'alloca' 'p_src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_src_data_stream_0_s = alloca i8, align 1" [image_core.cpp:20]   --->   Operation 25 'alloca' 'p_src_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_label_data_stream_0 = alloca i8, align 1" [image_core.cpp:21]   --->   Operation 26 'alloca' 'p_label_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.99ns)   --->   "%src_val = alloca [250000 x i8], align 1" [image_core.cpp:22]   --->   Operation 27 'alloca' 'src_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 28 [1/1] (1.99ns)   --->   "%label_val = alloca [250000 x i8], align 1" [image_core.cpp:23]   --->   Operation 28 'alloca' 'label_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit5_proc(i32 %rows_read, i32 %cols_read, i32* %p_src_rows_V_c, i32* %p_src_cols_V_c)"   --->   Operation 29 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i32* %p_src_rows_V_c17, i32* %p_src_cols_V_c18)" [image_core.cpp:25]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i32* %p_src_rows_V_c17, i32* %p_src_cols_V_c18)" [image_core.cpp:25]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src_rows_V_c17, i32* %p_src_cols_V_c18, i8* %p_src_data_stream_0_s, [250000 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c)" [image_core.cpp:26]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src_rows_V_c17, i32* %p_src_cols_V_c18, i8* %p_src_data_stream_0_s, [250000 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c)" [image_core.cpp:26]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @SeedFilling([250000 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c, [250000 x i8]* %label_val, i32* %num, i32* %label_rows_c, i32* %label_cols_c)" [image_core.cpp:27]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @SeedFilling([250000 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c, [250000 x i8]* %label_val, i32* %num, i32* %label_rows_c, i32* %label_cols_c)" [image_core.cpp:27]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([250000 x i8]* %label_val, i32* %label_rows_c, i32* %label_cols_c, i8* %p_label_data_stream_0, i32* %p_label_rows_V_c, i32* %p_label_cols_V_c)" [image_core.cpp:28]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([250000 x i8]* %label_val, i32* %label_rows_c, i32* %label_cols_c, i8* %p_label_data_stream_0, i32* %p_label_rows_V_c, i32* %p_label_cols_V_c)" [image_core.cpp:28]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %p_label_rows_V_c, i32* nocapture %p_label_cols_V_c, i8* %p_label_data_stream_0, i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:29]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %p_label_rows_V_c, i32* nocapture %p_label_cols_V_c, i8* %p_label_data_stream_0, i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:29]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:11]   --->   Operation 40 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src_axis_V_data_V), !map !141"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_keep_V), !map !145"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_strb_V), !map !149"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !153"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !157"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !161"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !165"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dst_axis_V_data_V), !map !169"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_keep_V), !map !173"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_strb_V), !map !177"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_user_V), !map !181"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_last_V), !map !185"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_id_V), !map !189"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_dest_V), !map !193"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !197"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !203"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %num), !map !207"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @SeedFilling1_Core_st) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_0_s)"   --->   Operation 59 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @p_label_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_label_data_stream_0, i8* %p_label_data_stream_0)"   --->   Operation 61 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_label_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:13]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:14]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %num, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c, i32* %p_src_rows_V_c)"   --->   Operation 69 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c, i32* %p_src_cols_V_c)"   --->   Operation 71 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_src_OC_rows_OC_V_c1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c17, i32* %p_src_rows_V_c17)"   --->   Operation 73 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_src_OC_cols_OC_V_c1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c18, i32* %p_src_cols_V_c18)"   --->   Operation 75 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @src_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_c, i32* %src_rows_c)"   --->   Operation 77 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @src_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_c, i32* %src_cols_c)"   --->   Operation 79 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @label_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %label_rows_c, i32* %label_rows_c)"   --->   Operation 81 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %label_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @label_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %label_cols_c, i32* %label_cols_c)"   --->   Operation 83 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %label_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_label_OC_rows_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_label_rows_V_c, i32* %p_label_rows_V_c)"   --->   Operation 85 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_label_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_label_OC_cols_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_label_cols_V_c, i32* %p_label_cols_V_c)"   --->   Operation 87 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_label_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:30]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read                ) [ 0000000000000]
rows_read             (read                ) [ 0000000000000]
p_label_cols_V_c      (alloca              ) [ 0011111111111]
p_label_rows_V_c      (alloca              ) [ 0011111111111]
label_cols_c          (alloca              ) [ 0011111111111]
label_rows_c          (alloca              ) [ 0011111111111]
src_cols_c            (alloca              ) [ 0011111111111]
src_rows_c            (alloca              ) [ 0011111111111]
p_src_cols_V_c18      (alloca              ) [ 0011111111111]
p_src_rows_V_c17      (alloca              ) [ 0011111111111]
p_src_cols_V_c        (alloca              ) [ 0111111111111]
p_src_rows_V_c        (alloca              ) [ 0111111111111]
p_src_data_stream_0_s (alloca              ) [ 0011111111111]
p_label_data_stream_0 (alloca              ) [ 0011111111111]
src_val               (alloca              ) [ 0011111100000]
label_val             (alloca              ) [ 0011111111000]
StgValue_29           (call                ) [ 0000000000000]
StgValue_31           (call                ) [ 0000000000000]
StgValue_33           (call                ) [ 0000000000000]
StgValue_35           (call                ) [ 0000000000000]
StgValue_37           (call                ) [ 0000000000000]
StgValue_39           (call                ) [ 0000000000000]
StgValue_40           (specdataflowpipeline) [ 0000000000000]
StgValue_41           (specbitsmap         ) [ 0000000000000]
StgValue_42           (specbitsmap         ) [ 0000000000000]
StgValue_43           (specbitsmap         ) [ 0000000000000]
StgValue_44           (specbitsmap         ) [ 0000000000000]
StgValue_45           (specbitsmap         ) [ 0000000000000]
StgValue_46           (specbitsmap         ) [ 0000000000000]
StgValue_47           (specbitsmap         ) [ 0000000000000]
StgValue_48           (specbitsmap         ) [ 0000000000000]
StgValue_49           (specbitsmap         ) [ 0000000000000]
StgValue_50           (specbitsmap         ) [ 0000000000000]
StgValue_51           (specbitsmap         ) [ 0000000000000]
StgValue_52           (specbitsmap         ) [ 0000000000000]
StgValue_53           (specbitsmap         ) [ 0000000000000]
StgValue_54           (specbitsmap         ) [ 0000000000000]
StgValue_55           (specbitsmap         ) [ 0000000000000]
StgValue_56           (specbitsmap         ) [ 0000000000000]
StgValue_57           (specbitsmap         ) [ 0000000000000]
StgValue_58           (spectopmodule       ) [ 0000000000000]
empty                 (specchannel         ) [ 0000000000000]
StgValue_60           (specinterface       ) [ 0000000000000]
empty_17              (specchannel         ) [ 0000000000000]
StgValue_62           (specinterface       ) [ 0000000000000]
StgValue_63           (specinterface       ) [ 0000000000000]
StgValue_64           (specinterface       ) [ 0000000000000]
StgValue_65           (specinterface       ) [ 0000000000000]
StgValue_66           (specinterface       ) [ 0000000000000]
StgValue_67           (specinterface       ) [ 0000000000000]
StgValue_68           (specinterface       ) [ 0000000000000]
empty_18              (specchannel         ) [ 0000000000000]
StgValue_70           (specinterface       ) [ 0000000000000]
empty_19              (specchannel         ) [ 0000000000000]
StgValue_72           (specinterface       ) [ 0000000000000]
empty_20              (specchannel         ) [ 0000000000000]
StgValue_74           (specinterface       ) [ 0000000000000]
empty_21              (specchannel         ) [ 0000000000000]
StgValue_76           (specinterface       ) [ 0000000000000]
empty_22              (specchannel         ) [ 0000000000000]
StgValue_78           (specinterface       ) [ 0000000000000]
empty_23              (specchannel         ) [ 0000000000000]
StgValue_80           (specinterface       ) [ 0000000000000]
empty_24              (specchannel         ) [ 0000000000000]
StgValue_82           (specinterface       ) [ 0000000000000]
empty_25              (specchannel         ) [ 0000000000000]
StgValue_84           (specinterface       ) [ 0000000000000]
empty_26              (specchannel         ) [ 0000000000000]
StgValue_86           (specinterface       ) [ 0000000000000]
empty_27              (specchannel         ) [ 0000000000000]
StgValue_88           (specinterface       ) [ 0000000000000]
StgValue_89           (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axis_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axis_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axis_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axis_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axis_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axis_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axis_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="num">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit5_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeedFilling"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2D2Mat"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeedFilling1_Core_st"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_label_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_label_OC_rows_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_label_OC_cols_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="p_label_cols_V_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_label_cols_V_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_label_rows_V_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_label_rows_V_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="label_cols_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_cols_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="label_rows_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_rows_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_cols_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_rows_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_src_cols_V_c18_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c18/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_src_rows_V_c17_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_src_cols_V_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_src_rows_V_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_src_data_stream_0_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_label_data_stream_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_label_data_stream_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src_val_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_val/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="label_val_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_val/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cols_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="rows_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_SeedFilling_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="5"/>
<pin id="180" dir="0" index="3" bw="32" slack="5"/>
<pin id="181" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="32" slack="0"/>
<pin id="183" dir="0" index="6" bw="32" slack="5"/>
<pin id="184" dir="0" index="7" bw="32" slack="5"/>
<pin id="185" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_Array2D2Mat_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="7"/>
<pin id="192" dir="0" index="3" bw="32" slack="7"/>
<pin id="193" dir="0" index="4" bw="8" slack="7"/>
<pin id="194" dir="0" index="5" bw="32" slack="7"/>
<pin id="195" dir="0" index="6" bw="32" slack="7"/>
<pin id="196" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_Mat2Array2D_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="3"/>
<pin id="201" dir="0" index="2" bw="32" slack="3"/>
<pin id="202" dir="0" index="3" bw="8" slack="3"/>
<pin id="203" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="32" slack="3"/>
<pin id="205" dir="0" index="6" bw="32" slack="3"/>
<pin id="206" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_Mat2AXIvideo_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="9"/>
<pin id="211" dir="0" index="2" bw="32" slack="9"/>
<pin id="212" dir="0" index="3" bw="8" slack="9"/>
<pin id="213" dir="0" index="4" bw="8" slack="0"/>
<pin id="214" dir="0" index="5" bw="1" slack="0"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="0" index="7" bw="1" slack="0"/>
<pin id="217" dir="0" index="8" bw="1" slack="0"/>
<pin id="218" dir="0" index="9" bw="1" slack="0"/>
<pin id="219" dir="0" index="10" bw="1" slack="0"/>
<pin id="220" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_AXIvideo2Mat_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="0" index="4" bw="1" slack="0"/>
<pin id="235" dir="0" index="5" bw="1" slack="0"/>
<pin id="236" dir="0" index="6" bw="1" slack="0"/>
<pin id="237" dir="0" index="7" bw="1" slack="0"/>
<pin id="238" dir="0" index="8" bw="32" slack="1"/>
<pin id="239" dir="0" index="9" bw="32" slack="1"/>
<pin id="240" dir="0" index="10" bw="8" slack="1"/>
<pin id="241" dir="0" index="11" bw="32" slack="1"/>
<pin id="242" dir="0" index="12" bw="32" slack="1"/>
<pin id="243" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_29_Block_Mat_exit5_proc_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="32" slack="0"/>
<pin id="257" dir="0" index="4" bw="32" slack="0"/>
<pin id="258" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_label_cols_V_c_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="7"/>
<pin id="264" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_label_cols_V_c "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_label_rows_V_c_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="7"/>
<pin id="270" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_label_rows_V_c "/>
</bind>
</comp>

<comp id="274" class="1005" name="label_cols_c_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="5"/>
<pin id="276" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="label_cols_c "/>
</bind>
</comp>

<comp id="280" class="1005" name="label_rows_c_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="5"/>
<pin id="282" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="label_rows_c "/>
</bind>
</comp>

<comp id="286" class="1005" name="src_cols_c_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="3"/>
<pin id="288" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_cols_c "/>
</bind>
</comp>

<comp id="292" class="1005" name="src_rows_c_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="3"/>
<pin id="294" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_rows_c "/>
</bind>
</comp>

<comp id="298" class="1005" name="p_src_cols_V_c18_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c18 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_src_rows_V_c17_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c17 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_src_cols_V_c_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_src_rows_V_c_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_src_data_stream_0_s_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_src_data_stream_0_s "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_label_data_stream_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="7"/>
<pin id="330" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_label_data_stream_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="208" pin=6"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="208" pin=8"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="208" pin=10"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="229" pin=5"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="229" pin=6"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="229" pin=7"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="170" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="164" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="108" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="271"><net_src comp="112" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="188" pin=5"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="277"><net_src comp="116" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="176" pin=7"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="283"><net_src comp="120" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="289"><net_src comp="124" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="295"><net_src comp="128" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="301"><net_src comp="132" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="229" pin=12"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="307"><net_src comp="136" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="229" pin=11"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="313"><net_src comp="140" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="229" pin=9"/></net>

<net id="319"><net_src comp="144" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="229" pin=8"/></net>

<net id="325"><net_src comp="148" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="229" pin=10"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="331"><net_src comp="152" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="208" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axis_V_data_V | {10 11 }
	Port: dst_axis_V_keep_V | {10 11 }
	Port: dst_axis_V_strb_V | {10 11 }
	Port: dst_axis_V_user_V | {10 11 }
	Port: dst_axis_V_last_V | {10 11 }
	Port: dst_axis_V_id_V | {10 11 }
	Port: dst_axis_V_dest_V | {10 11 }
	Port: num | {6 7 }
 - Input state : 
	Port: SeedFilling1_Core : src_axis_V_data_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_keep_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_strb_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_user_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_last_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_id_V | {2 3 }
	Port: SeedFilling1_Core : src_axis_V_dest_V | {2 3 }
	Port: SeedFilling1_Core : rows | {1 }
	Port: SeedFilling1_Core : cols | {1 }
  - Chain level:
	State 1
		StgValue_29 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_SeedFilling_fu_176         |   256   |    1    |  9.1145 |   997   |   979   |
|          |          grp_Array2D2Mat_fu_188         |    0    |    0    |  0.978  |   307   |   194   |
|   call   |          grp_Mat2Array2D_fu_198         |    0    |    0    |    0    |   308   |   185   |
|          |         grp_Mat2AXIvideo_fu_208         |    0    |    0    |  1.956  |   238   |   192   |
|          |         grp_AXIvideo2Mat_fu_229         |    0    |    0    |  0.978  |   252   |   125   |
|          | StgValue_29_Block_Mat_exit5_proc_fu_252 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   read   |          cols_read_read_fu_164          |    0    |    0    |    0    |    0    |    0    |
|          |          rows_read_read_fu_170          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |   256   |    1    | 13.0265 |   2102  |   1675  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|label_val|   128  |    0   |    0   |
| src_val |   128  |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   256  |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     label_cols_c_reg_274    |   32   |
|     label_rows_c_reg_280    |   32   |
|   p_label_cols_V_c_reg_262  |   32   |
|p_label_data_stream_0_reg_328|    8   |
|   p_label_rows_V_c_reg_268  |   32   |
|   p_src_cols_V_c18_reg_298  |   32   |
|    p_src_cols_V_c_reg_310   |   32   |
|p_src_data_stream_0_s_reg_322|    8   |
|   p_src_rows_V_c17_reg_304  |   32   |
|    p_src_rows_V_c_reg_316   |   32   |
|      src_cols_c_reg_286     |   32   |
|      src_rows_c_reg_292     |   32   |
+-----------------------------+--------+
|            Total            |   336  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   256  |    1   |   13   |  2102  |  1675  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   336  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   512  |    1   |   13   |  2438  |  1675  |
+-----------+--------+--------+--------+--------+--------+
