\input{common/slides_common}

\newif\ifbook
\input{../shared/chisel}

\title{Interfacing and Memory}
\author{Martin Schoeberl}
\date{\today}
\institute{Technical University of Denmark\\
Embedded Systems Engineering}

\begin{document}

\begin{frame}
\titlepage
\end{frame}


\begin{frame}[fragile]{Overview}
\begin{itemize}
\item Repeat FSMD (for the vending machine)
\begin{itemize}
\item I have (earlier) seen some intermix of FSM and datapath
\item Works only for small designs
\end{itemize}
\item GoL: a highly parallel example (including co-simulation)
\item Interfaces
\item Memory (intern and extern)

\item Busses
%\item The course evaluation should be open for feedback
\item Lab is the vending machine
\end{itemize}
\end{frame}

%\begin{frame}[fragile]{Notes}
%\begin{itemize}
%\item Luca's course
%\item Course evaluation is open
%\item Did you do a \href{https://tinytapeout.com/}{Tiny Tapeout}?
%\begin{itemize}
%\item Next deadline is st June
%\end{itemize}
%\end{itemize}
%\end{frame}

\begin{frame}[fragile]{I have seen similar code (not this year)}
\begin{chisel}
  when(io.coin2) {
    sum := sum + 2.U
  } .elsewhen(io.coin5) {
    sum := sum + 5.U
  }
\end{chisel}
\begin{itemize}
\item This may work for tiny projects
\item This style does not scale for larger designs
\item I recommend using an FSM + datapath
\begin{itemize}
\item Split responsibility
\item Can be individually tested
\item Can be developed in parallel
\end{itemize}
\end{itemize}
\end{frame}
%
%
%\begin{frame}[fragile]{Using an FSM and a Datapath}
%\begin{itemize}
%\item About the design of the vending machine (VM)
%\item Some of you start coding the VM directly
%\begin{itemize}
%\item This may work for small designs
%\item But does not scale
%\end{itemize}
%\item Better use a systematic approach
%\item Use a FSM that communicates with a datapath (FSMD)
%\item We will quickly repeat FSMD
%\end{itemize}
%\end{frame}




%\begin{frame}[fragile]{FSM-Datapath Interaction}
%\begin{itemize}
%\item The FSM controls the datapath
%\begin{itemize}
%\item For example, add 2 to the sum
%\end{itemize}
%\item By controlling multiplexers
%\begin{itemize}
%\item For example, select how much to add
%\item Not adding means selecting 0 to add
%\end{itemize}
%\item Which value goes where
%\item The FSM logic also depends on datapath output
%\begin{itemize}
%\item Is there enough money payed to release a can of soda?
%\end{itemize}
%\item FSM and datapath interact
%\end{itemize}
%\end{frame}



\begin{frame}[fragile]{Usage of an FSMD}
\begin{itemize}
\item Of course for your VM
\begin{itemize}
\item The VM is a simple processor
\item But not Turing complete
\item Can \emph{only} process coins of 2 and 5
\end{itemize}
\item Have the FSM and the data path in two \code{Module}s
\item An FSMD can be used to build a processor
\item Fine for simple processors
\item E.g., \href{https://github.com/schoeberl/lipsi}{Lipsi}
\item Pipelined processor topic of
\begin{itemize}
\item Computer Architecture Engineering (02155)
\end{itemize}\end{itemize}
\end{frame}

\begin{frame}[fragile]{Test the FSMD for the VM}
\begin{itemize}
\item This is the main part your vending machine
\item Can be design and tested just with Chisel testers (no FPGA board needed)
\item See the given tester
\begin{itemize}
\item Sets the price to 7
\item Adds two coins (2 and 5)
\item Presses the buy button
\end{itemize}
\item Extend the test along the development
\begin{itemize}
\item Remember test driven development?
\item Maybe test developer and FSMD developer are not always the same person
\end{itemize}
\end{itemize}
\end{frame}

%\begin{frame}[fragile]{Code Snippets for the VM}
%\begin{chisel}
%  val idle :: add2 ... :: Nil = Enum(?)
%  val stateReg = RegInit(idle)
%  ...
%  switch (stateReg) {
%    is (idle){
%      when(coin2) {
%        stateReg := ...
%      }
%      when(...) {
%   ...
%   switch(stateReg) {
%     is (add2) { ... }  // drive the datapath for adding a coin of kr. 2
%\end{chisel}
%\end{frame}

\begin{frame}[fragile]{Testing Your Vending Machine}
\begin{itemize}
\item Write (unit) tests for each component/module
\item E.g., one for the data path, one for the state machine
\item Then one (integration) test for the top-level component/module
\item Maybe do some \href{https://en.wikipedia.org/wiki/Extreme_programming}{extreme programming (XP)}
\begin{itemize}
\item Write the test first
\item Then the code of the component
\item The test can serve as a specification
\item We can do \href{https://en.wikipedia.org/wiki/Agile_software_development}{agile} hardware development
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Game of Live}
\begin{itemize}
\item \href{https://en.wikipedia.org/wiki/Conway\%27s_Game_of_Life}{Conway's Game of Life}
\item Any live cell with two or three live neighbors survives.
\item Any dead cell with three live neighbors becomes a live cell.
\item All other live cells die in the next generation. Similarly, all other dead cells stay dead.
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Game of Live}
\begin{itemize}
\item You did an implementation in Java
\item The problem is highly parallel
\item I will show you a Chisel (and Java) implementation
\item FPGA version is extremely fast compared to the Java implementation
\item It contains co-simulation
\item \url{https://github.com/schoeberl/game-of-live}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Performance Comparison}
\begin{table}
  \centering
\begin{tabular}{crrrrrr}
    \toprule
    & &\multicolumn{3}{c}{Execution time (us)} & \multicolumn{2}{c}{FPGA Speedup}\\
World & Cells&Mac&Rasperry&FPGA& Mac& Rasperry\\
\midrule
10x10 & 100&0.10&1.783&0.0040&25&445\\
20x20 & 400&0.33&5.137&0.0040&82&1284\\
30x30 & 900&0.70&9.965&0.0041&170&2430\\
40x40 & 1600&1.21&17.212&0.0040&302&4302\\
50x50 & 2500&1.81&25.204&0.0044&411&5728\\
60x60 & 3600&2.76&37.822&0.0045&613&8404\\
70x70 & 4900&3.54&57.665&0.0040&884&14416\\
80x80 & 6400&4.81&64.396&0.0047&1023&13701\\
90x90 & 8100&6.50&81.309&0.0045&1444&18068\\
100x100 & 10000&7.51&109.964&0.0048&1564&22909\\
\bottomrule
\end{tabular}
    \label{tab:speedup}
\end{table}
\end{frame}


\begin{frame}[fragile]{Memory}
\begin{itemize}
\item Registers are storage elements == memory
\item Just use a \code{Reg} of a \code{Vec}
\item This is 1 KiB of memory
\begin{chisel}
  val memoryReg = Reg(Vec(1024, UInt(8.W)))
  // writing into memory
  memoryReg(wrAddr) := wrData
  // reading from the memory
  val rdData = memoryReg(rdAddr)
\end{chisel}
\item Simple, right?
\item But is this a good solution?
\end{itemize}
\end{frame}

\begin{frame}[fragile]{A Flip-Flop}
\begin{itemize}
\item Remember the circuit of a register (flip-flop)?
\item Two latches: \href{https://en.wikipedia.org/wiki/Flip-flop_(electronics)#Master%E2%80%93slave_edge-triggered_D_flip-flop}{master and slave}
\item One (enable) latch can be built with 4 NAND gates
\item a NAND gate needs 4 transistors, an inverter 2 transistors
\item A flip-flop needs 36 transistors (for a single bit)
\item Can we do better?
\end{itemize}
\end{frame}

\begin{frame}[fragile]{A Memory Cell}
\begin{itemize}
\item A single bit can be stored in \href{https://en.wikipedia.org/wiki/Static_random-access_memory#/media/File:SRAM_Cell_(6_Transistors).svg}{6 transistors}
\item That is how larger memories are built
\item FPGAs have this type of on-chip memories
\item Usually many of them in units of 2 KiB or 4 KiB
\item We need some Chisel code to represent it
\item More memory needs an external chip
\item Then we need to interface this memory from the FPGA
\end{itemize}
\end{frame}

\begin{frame}[fragile]{SRAM Memory}
\begin{itemize}
\item RAM stands for random access memory
\item SRAM stands for static RAM
\item There is also something called DRAM for dynamic RAM
\begin{itemize}
\item Uses a capacitor and a transistor
\item DRAM is smaller than SRAM
\item But needs refreshes
\item Different technology than technology for logic
\end{itemize}
\item All on-chip memory is SRAM (today)
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Memory Interface}
\begin{itemize}
\item Interface
\begin{itemize}
\item Address input (e.g., 10 bits for 1 KiB)
\item Write signal (e.g., we)
\item Data input
\item Data output
\end{itemize}
\item May share pins for the data input and output (tri-state)
\item May have read and write addresses
\begin{itemize}
\item A so-called dual ported memory
\item Can do a read and a write in the same clock cycle
\end{itemize}
\end{itemize}
\end{frame}


\begin{frame}[fragile]{On-Chip Memory}
\begin{itemize}
\item SRAM by itself is asynchronous
\item No clock, just the correct timing
\item Apply the address and after some time the data is valid
\item But one can add input registers, which makes it a synchronous SRAM
\item Current FPGAs have synchronous memories only
\item This means the result of a read is available one clock cycle after the address is given
\begin{itemize}
\item This is different from the use of flip-flops (\code{Reg(Vec(..))})
\end{itemize}
\item FPGAs usually have dual-ported memories
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Synchronous Memory}
\begin{figure}
  \includegraphics[scale=\scale]{../figures/memory}
\end{figure}
\end{frame}

\begin{frame}[fragile]{Use of a Chisel SyncReadMem}
\shortlist{../code/memory.txt}
\end{frame}

\begin{frame}[fragile]{Read-During-Write}
\begin{itemize}
\item What happens when one writes to and reads from the same address?
\item Which value is returned?
\item Three possibilities:
\begin{enumerate}
\item The newly written value
\item The old value
\item Undefined (mix of old and new)
\end{enumerate}
\item Depends on technology, FPGA family, ...
\item We want to have a defined read-during-write
\item We add hardware to \emph{forward} the written value
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Condition for Forwarding}
\begin{itemize}
\item If read and write addresses are equal
\item If write enable is true
\item Multiplex the output to take the new write value instead of the (old) read value
\item Delay that forwarded write value to have the same timing
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Memory with Forwarding}
\begin{figure}
  \includegraphics[scale=0.5]{../figures/memory-forwarding}
\end{figure}
\end{frame}

\begin{frame}[fragile]{Forwarding in Chisel}
\begin{chisel}
  val mem = SyncReadMem(1024, UInt(8.W))

  val wrDataReg = RegNext(io.wrData)
  val doForwardReg = RegNext(io.wrAddr === io.rdAddr && io.wrEna)

  val memData = mem.read(io.rdAddr)

  when(io.wrEna) {
    mem.write(io.wrAddr, io.wrData)
  }

  io.rdData := Mux(doForwardReg, wrDataReg, memData)
\end{chisel}
\end{frame}


\begin{frame}[fragile]{External Memory}
\begin{itemize}
\item On-chip memory is limited
\item We can add an external memory chip
\begin{itemize}
\item Is cheaper than FPGA on-chip memory
\end{itemize}
\item Sadly the Basys 3 board has no external memory
\item Simple memory is an asynchronous SRAM
\end{itemize}
\end{frame}

\begin{frame}[fragile]{External SRAM}
\begin{itemize}
\item We \emph{buy} a CY7C1041CV33
\item Let us look into the \href{https://www.infineon.com/dgdl/Infineon-CY7C1041CV33_Automotive_4-Mbit_(256_K_16)_Static_RAM_Datasheet-AdditionalTechnicalInformation-v04_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ecb80544500}{data sheet}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Interfacing the SRAM}
\begin{itemize}
\item FPGA output drives address, control, and data (sometimes)
\item FPGA reads data
\item The read signal is asynchronous to the FPGA clock
\item Do we need an input synchronizer?
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Synchronous Interface}
\begin{itemize}
\item Logic is synchroous
\item Memory is asynchronous
\begin{itemize}
\item How to interface?
\end{itemize}
\item Output signals
\begin{itemize}
\item Generate timing with synchronous circuit
\item Small FSM
\end{itemize}
\item Asynchronous input signale
\begin{itemize}
\item Usually 2 register for input synchronization
\item Really needed for the SRAM interface?
\item We would loose 2 clock cycles
\end{itemize}
\end{itemize}
\end{frame}


\begin{frame}[fragile]{SRAM Read}
\begin{itemize}
\item Asynchronous timing definition (data sheet)
\item But, we know the timing and we trigger the SRAM address from
our synchronous design
\item No need to use synchronization registers
\item \emph{Just} get the timing correct
\item Draw the example
\begin{itemize}
\item Address - SRAM - data
\item Relative to the FPGA clock
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Read Timing Continued}
\begin{itemize}
\item Add all time delays
\begin{itemize}
\item Within FPGA
\item Pad to pin
\item PCB traces
\item SRAM read timing
\item PCB traces back
\item Pin to pad
\item Into FPGA register
\end{itemize}
\item Setup and hold time for FPGA register
%\item Is your today's lab exercise
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Connecting to the World}
\begin{itemize}
\item Logic in the FPGA
\begin{itemize}
\item Described in Chisel
\item Abstracting away electronic properties
\end{itemize}
\item Interface to the world
\begin{itemize}
\item Simple switches and LEDs
\item Did we think about timing?
\end{itemize}
\item FPGA is one component of the system
\item Need interconnect to
\begin{itemize}
\item Write outputs
\item Read inputs
\item Connect to other chips
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Bus Interface}
\begin{itemize}
\item Memory interface can be generalized
\item We use a so-called bus to connect several devices
\item Usually a microprocessor connected to devices (memory, IO)
\item The microprocessor is the master
\item A bus is an interface definition
\begin{itemize}
\item Logic and timing
\item Electrical interface
\end{itemize}
\item Parallel or serial data
\item Asynchronous or synchronous
\begin{itemize}
\item But interface clock is usually not the logic clock
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Bus Properties}
\begin{itemize}
\item Address bus and data bus
\item Control lines (read and write)
\item Several devices connected
\begin{itemize}
\item Multiple outputs
\item Use tri-state to avoid multiple driver
\end{itemize}
\item Single or multiple master
\begin{itemize}
\item Arbitration for multiple master
\end{itemize}
%\item Sketch a small microprocessor system
\end{itemize}
\end{frame}

\begin{frame}[fragile]{A Classic Microprocessor Bus}
\begin{figure}
  \includegraphics[scale=\scale]{../figures/bus}
\end{figure}
\end{frame}



\begin{frame}[fragile]{Does This Work On-Chip?}
\begin{itemize}
\item Just mapping that bus on-chip?
\item Tri-state not so easy
\item Wires are cheap
\item Use dedicated connections and a Mux
\end{itemize}
\end{frame}

\begin{frame}[fragile]{An On-Chip Bus}
\begin{figure}
  \includegraphics[scale=0.6]{../figures/bus-on-chip}
\end{figure}
\end{frame}

\begin{frame}[fragile]{Serial I/O Interface}
\begin{itemize}
\item Use only one wire for data transfer
\begin{itemize}
\item Bits are serialized
\item That is where you need your shift register
\end{itemize}
\item Shared wire or dedicated wires for transmit and receive
\item Self timed
\begin{itemize}
\item Serial UART (RS 232)
\item Ethernet
\item USB
\end{itemize}
\item With a clock signal
\begin{itemize}
\item SPI, I2C, ...
\end{itemize}
\end{itemize}
\end{frame}



\begin{frame}[fragile]{RS 232}
\begin{itemize}
\item Old, but still common interface standard
\begin{itemize}
\item Was common in 90' in PCs
\item Now substituted by USB
\item Still common in embedded systems
\item Your Basys 3 board has a RS 232 interface
\end{itemize}
\item Standard defines
\begin{itemize}
\item Electrical characteristics
\item '1' is negative voltage (-15 to -3 V)
\item '0' is positive voltage (+3 to +15 V)
\item Converted by a RS 232 driver to \emph{normal} logic voltage levels
\end{itemize}
\end{itemize}
\end{frame}


\begin{frame}[fragile]{Serial Transmission}
\begin{itemize}
\item Transmission consists of
\begin{itemize}
\item Start bit (low)
\item 8 data bits
\item Stop bit(s) (high)
\end{itemize}
\item Common baud rate is 115200 bits/s
\end{itemize}
\begin{figure}
  \includegraphics[scale=0.8]{../figures/uart_wave}
\end{figure}
\end{frame}

\begin{frame}[fragile]{RS 232 Interface}
\begin{itemize}
\item How would we implement this?
\item Baud  rate is 115200 bit/s (ca. 10 us)
\item Clock on Basys 3 is 100 MHz (10 ns)
\item Output (transmit)
\item Input (receive)
\item Let us do it now together
\end{itemize}
\end{frame}

\begin{frame}[fragile]{RS 232 Interface}
\begin{itemize}
\item Generate bit clock with with counter
\begin{itemize}
\item Like clock tick generation for display multiplexer
\end{itemize}
\item Output (transmit)
\begin{itemize}
\item Use shift register for parallel to serial conversion
\item Small FSM to generate start bit, data bits, and stop bits
\end{itemize}
\item Input (receive)
\begin{itemize}
\item Detect start with the falling edge of the start bit
\item \emph{Position} into middle of start bit
\item Sample individual bits
\item Serial to parallel conversion with a shift register
\end{itemize}
\end{itemize}
\end{frame}


\begin{frame}[fragile]{Chisel Code for RS 232}
\begin{itemize}
\item More explanation can be found in section 11.2
\item The code is in the Chisel book
\item \href{https://github.com/schoeberl/chisel-book/blob/master/src/main/scala/uart/uart.scala}{uart.scala}
\item Also see example usage in \href{https://github.com/schoeberl/chisel-examples}{chisel-examples} repo
\end{itemize}
\end{frame}

\begin{frame}[fragile]{RS 232 on the Basys 3}
\begin{itemize}
\item Basys 3 has an FTDI chip for the USB interface
\item USB interface for FPAG programming
\item But also provides a RS 232 to the FPGA
\item You can talk with your laptop
\item You have used it last week ago
\item How did it go?
\end{itemize}
\end{frame}



\begin{frame}[fragile]{Today's  and next Lab}
\begin{itemize}
\item Work on your Vending Machine
\item As usual, show and discuss with a TA
\item Get a tick from a TA when done. This is VERY important!
\item Add features and show again to the TA
\item Optional: Testing two given vending machines
\item Next week (after Easter): full lab day!
\end{itemize}
\end{frame}


%\begin{frame}[fragile]{Today's Lab}
%\begin{itemize}
%\item Paper \& pencil exercises on SRAM interfacing
%\item On paper or in a plain text editor
%\item As usual, show and discuss with a TA
%\item Exercise description is in DTU Inside file sharing
%\item \href{https://cn.inside.dtu.dk/cnnet/filesharing/download/39a98e6a-f453-4aa7-98c4-cb13eae6c805}{sram\_exercise.pdf}
%\item \href{https://cn.inside.dtu.dk/cnnet/filesharing/download/618360ca-01b4-42e4-86e2-765835963deb}{SRAM data sheet: CYCC1041...}
%\end{itemize}
%\end{frame}

\begin{frame}[fragile]{Summary}
\begin{itemize}
\item Use an FSMD for the vending machine and simple processors
\item Hardware can be highly parallel (GoL)
\item We need to connect to the world
\item FPGA (or any chip) is only part of a system
\item Bus interface to external devices (e.g., memory)
\item Serial interface to connect systems
\begin{itemize}
\item E.g., your Basys 3 board to the laptop
\end{itemize}
\end{itemize}
\end{frame}



\end{document}

%\begin{frame}[fragile]{xxx}
%\begin{itemize}
%\item yyy
%\end{itemize}
%\end{frame}
