
f303_rtc_wakesleep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004174  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08004314  08004314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800442c  0800442c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800442c  0800442c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800442c  0800442c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800442c  0800442c  0001442c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004430  08004430  00014430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000070  080044a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  080044a4  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a612  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab5  00000000  00000000  0002a6b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002c168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000758  00000000  00000000  0002c968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002091f  00000000  00000000  0002d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a161  00000000  00000000  0004d9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6187  00000000  00000000  00057b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011dcc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000230c  00000000  00000000  0011dd1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080042fc 	.word	0x080042fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080042fc 	.word	0x080042fc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000296:	f000 fc17 	bl	8000ac8 <HAL_Init>

  /* Check and handle if the system was resumed from StandBy mode */

  /* USER CODE BEGIN Init */

  HAL_PWR_DisableSleepOnExit();
 800029a:	f000 ff85 	bl	80011a8 <HAL_PWR_DisableSleepOnExit>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f929 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a2:	f000 f9e3 	bl	800066c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002a6:	f000 f9b1 	bl	800060c <MX_USART2_UART_Init>
  MX_RTC_Init();
 80002aa:	f000 f989 	bl	80005c0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	// reset LED
	HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 80002ae:	2200      	movs	r2, #0
 80002b0:	2104      	movs	r1, #4
 80002b2:	4882      	ldr	r0, [pc, #520]	; (80004bc <main+0x22c>)
 80002b4:	f000 ff2e 	bl	8001114 <HAL_GPIO_WritePin>
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 80002b8:	4b81      	ldr	r3, [pc, #516]	; (80004c0 <main+0x230>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	f003 0302 	and.w	r3, r3, #2
 80002c0:	2b02      	cmp	r3, #2
 80002c2:	d113      	bne.n	80002ec <main+0x5c>
		/* Clear Standby flag */
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80002c4:	4b7e      	ldr	r3, [pc, #504]	; (80004c0 <main+0x230>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a7d      	ldr	r2, [pc, #500]	; (80004c0 <main+0x230>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6013      	str	r3, [r2, #0]
		// Check and Clear the Wakeup flag
		if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
 80002d0:	4b7b      	ldr	r3, [pc, #492]	; (80004c0 <main+0x230>)
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	f003 0301 	and.w	r3, r3, #1
 80002d8:	2b01      	cmp	r3, #1
 80002da:	f040 80c4 	bne.w	8000466 <main+0x1d6>
			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80002de:	4b78      	ldr	r3, [pc, #480]	; (80004c0 <main+0x230>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a77      	ldr	r2, [pc, #476]	; (80004c0 <main+0x230>)
 80002e4:	f043 0304 	orr.w	r3, r3, #4
 80002e8:	6013      	str	r3, [r2, #0]
 80002ea:	e0bc      	b.n	8000466 <main+0x1d6>
		}
	} else {

		/** Set the RTC Time and Date */
		HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 80002ec:	2200      	movs	r2, #0
 80002ee:	4975      	ldr	r1, [pc, #468]	; (80004c4 <main+0x234>)
 80002f0:	4875      	ldr	r0, [pc, #468]	; (80004c8 <main+0x238>)
 80002f2:	f002 fc21 	bl	8002b38 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 80002f6:	2200      	movs	r2, #0
 80002f8:	4974      	ldr	r1, [pc, #464]	; (80004cc <main+0x23c>)
 80002fa:	4873      	ldr	r0, [pc, #460]	; (80004c8 <main+0x238>)
 80002fc:	f002 fd21 	bl	8002d42 <HAL_RTC_GetDate>
		sprintf((char*) msg, "start of main: GetTime/Date: %.2d:%.2d:%.2d\r\n",
				stimestructureget.Hours, stimestructureget.Minutes,
 8000300:	4b70      	ldr	r3, [pc, #448]	; (80004c4 <main+0x234>)
 8000302:	781b      	ldrb	r3, [r3, #0]
		sprintf((char*) msg, "start of main: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 8000304:	461a      	mov	r2, r3
				stimestructureget.Hours, stimestructureget.Minutes,
 8000306:	4b6f      	ldr	r3, [pc, #444]	; (80004c4 <main+0x234>)
 8000308:	785b      	ldrb	r3, [r3, #1]
		sprintf((char*) msg, "start of main: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 800030a:	4619      	mov	r1, r3
				stimestructureget.Seconds);
 800030c:	4b6d      	ldr	r3, [pc, #436]	; (80004c4 <main+0x234>)
 800030e:	789b      	ldrb	r3, [r3, #2]
		sprintf((char*) msg, "start of main: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 8000310:	9300      	str	r3, [sp, #0]
 8000312:	460b      	mov	r3, r1
 8000314:	496e      	ldr	r1, [pc, #440]	; (80004d0 <main+0x240>)
 8000316:	486f      	ldr	r0, [pc, #444]	; (80004d4 <main+0x244>)
 8000318:	f003 fbc2 	bl	8003aa0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800031c:	486d      	ldr	r0, [pc, #436]	; (80004d4 <main+0x244>)
 800031e:	f7ff ff5f 	bl	80001e0 <strlen>
 8000322:	4603      	mov	r3, r0
 8000324:	b29a      	uxth	r2, r3
 8000326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800032a:	496a      	ldr	r1, [pc, #424]	; (80004d4 <main+0x244>)
 800032c:	486a      	ldr	r0, [pc, #424]	; (80004d8 <main+0x248>)
 800032e:	f002 ffb3 	bl	8003298 <HAL_UART_Transmit>

		sprintf((char*) msg, "Setting RTC time and date\r\n");
 8000332:	496a      	ldr	r1, [pc, #424]	; (80004dc <main+0x24c>)
 8000334:	4867      	ldr	r0, [pc, #412]	; (80004d4 <main+0x244>)
 8000336:	f003 fbb3 	bl	8003aa0 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800033a:	4866      	ldr	r0, [pc, #408]	; (80004d4 <main+0x244>)
 800033c:	f7ff ff50 	bl	80001e0 <strlen>
 8000340:	4603      	mov	r3, r0
 8000342:	b29a      	uxth	r2, r3
 8000344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000348:	4962      	ldr	r1, [pc, #392]	; (80004d4 <main+0x244>)
 800034a:	4863      	ldr	r0, [pc, #396]	; (80004d8 <main+0x248>)
 800034c:	f002 ffa4 	bl	8003298 <HAL_UART_Transmit>

		stimestructureget.Hours = 0x11;
 8000350:	4b5c      	ldr	r3, [pc, #368]	; (80004c4 <main+0x234>)
 8000352:	2211      	movs	r2, #17
 8000354:	701a      	strb	r2, [r3, #0]
		stimestructureget.Minutes = 0x11;
 8000356:	4b5b      	ldr	r3, [pc, #364]	; (80004c4 <main+0x234>)
 8000358:	2211      	movs	r2, #17
 800035a:	705a      	strb	r2, [r3, #1]
		stimestructureget.Seconds = 0x00;
 800035c:	4b59      	ldr	r3, [pc, #356]	; (80004c4 <main+0x234>)
 800035e:	2200      	movs	r2, #0
 8000360:	709a      	strb	r2, [r3, #2]
		stimestructureget.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000362:	4b58      	ldr	r3, [pc, #352]	; (80004c4 <main+0x234>)
 8000364:	2200      	movs	r2, #0
 8000366:	60da      	str	r2, [r3, #12]
		stimestructureget.StoreOperation = RTC_STOREOPERATION_RESET;
 8000368:	4b56      	ldr	r3, [pc, #344]	; (80004c4 <main+0x234>)
 800036a:	2200      	movs	r2, #0
 800036c:	611a      	str	r2, [r3, #16]
		if (HAL_RTC_SetTime(&hrtc, &stimestructureget, RTC_FORMAT_BCD)
 800036e:	2201      	movs	r2, #1
 8000370:	4954      	ldr	r1, [pc, #336]	; (80004c4 <main+0x234>)
 8000372:	4855      	ldr	r0, [pc, #340]	; (80004c8 <main+0x238>)
 8000374:	f002 fb23 	bl	80029be <HAL_RTC_SetTime>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <main+0xf2>
				!= HAL_OK) {
			Error_Handler();
 800037e:	f000 f9ef 	bl	8000760 <Error_Handler>
		}
		sdatestructureget.WeekDay = RTC_WEEKDAY_MONDAY;
 8000382:	4b52      	ldr	r3, [pc, #328]	; (80004cc <main+0x23c>)
 8000384:	2201      	movs	r2, #1
 8000386:	701a      	strb	r2, [r3, #0]
		sdatestructureget.Month = RTC_MONTH_APRIL;
 8000388:	4b50      	ldr	r3, [pc, #320]	; (80004cc <main+0x23c>)
 800038a:	2204      	movs	r2, #4
 800038c:	705a      	strb	r2, [r3, #1]
		sdatestructureget.Date = 0x12;
 800038e:	4b4f      	ldr	r3, [pc, #316]	; (80004cc <main+0x23c>)
 8000390:	2212      	movs	r2, #18
 8000392:	709a      	strb	r2, [r3, #2]
		sdatestructureget.Year = 0x21;
 8000394:	4b4d      	ldr	r3, [pc, #308]	; (80004cc <main+0x23c>)
 8000396:	2221      	movs	r2, #33	; 0x21
 8000398:	70da      	strb	r2, [r3, #3]

		if (HAL_RTC_SetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BCD)
 800039a:	2201      	movs	r2, #1
 800039c:	494b      	ldr	r1, [pc, #300]	; (80004cc <main+0x23c>)
 800039e:	484a      	ldr	r0, [pc, #296]	; (80004c8 <main+0x238>)
 80003a0:	f002 fc28 	bl	8002bf4 <HAL_RTC_SetDate>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <main+0x11e>
				!= HAL_OK) {
			Error_Handler();
 80003aa:	f000 f9d9 	bl	8000760 <Error_Handler>
		}

		/** Enable the Alarm A */
		sAlarmA.AlarmTime.Hours = 0x11;
 80003ae:	4b4c      	ldr	r3, [pc, #304]	; (80004e0 <main+0x250>)
 80003b0:	2211      	movs	r2, #17
 80003b2:	701a      	strb	r2, [r3, #0]
		sAlarmA.AlarmTime.Minutes = 0x11;
 80003b4:	4b4a      	ldr	r3, [pc, #296]	; (80004e0 <main+0x250>)
 80003b6:	2211      	movs	r2, #17
 80003b8:	705a      	strb	r2, [r3, #1]
		sAlarmA.AlarmTime.Seconds = 0x15;
 80003ba:	4b49      	ldr	r3, [pc, #292]	; (80004e0 <main+0x250>)
 80003bc:	2215      	movs	r2, #21
 80003be:	709a      	strb	r2, [r3, #2]
		sAlarmA.AlarmTime.SubSeconds = 0x0;
 80003c0:	4b47      	ldr	r3, [pc, #284]	; (80004e0 <main+0x250>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	605a      	str	r2, [r3, #4]
		sAlarmA.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80003c6:	4b46      	ldr	r3, [pc, #280]	; (80004e0 <main+0x250>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	60da      	str	r2, [r3, #12]
		sAlarmA.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80003cc:	4b44      	ldr	r3, [pc, #272]	; (80004e0 <main+0x250>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	611a      	str	r2, [r3, #16]
		sAlarmA.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS
 80003d2:	4b43      	ldr	r3, [pc, #268]	; (80004e0 <main+0x250>)
 80003d4:	4a43      	ldr	r2, [pc, #268]	; (80004e4 <main+0x254>)
 80003d6:	615a      	str	r2, [r3, #20]
				| RTC_ALARMMASK_MINUTES; // make alarm occur every day at specified time
		sAlarmA.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80003d8:	4b41      	ldr	r3, [pc, #260]	; (80004e0 <main+0x250>)
 80003da:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 80003de:	619a      	str	r2, [r3, #24]
		sAlarmA.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80003e0:	4b3f      	ldr	r3, [pc, #252]	; (80004e0 <main+0x250>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
		sAlarmA.AlarmDateWeekDay = 0x1;
 80003e6:	4b3e      	ldr	r3, [pc, #248]	; (80004e0 <main+0x250>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	f883 2020 	strb.w	r2, [r3, #32]
		sAlarmA.Alarm = RTC_ALARM_A;
 80003ee:	4b3c      	ldr	r3, [pc, #240]	; (80004e0 <main+0x250>)
 80003f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003f4:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarmA, RTC_FORMAT_BCD) != HAL_OK) {
 80003f6:	2201      	movs	r2, #1
 80003f8:	4939      	ldr	r1, [pc, #228]	; (80004e0 <main+0x250>)
 80003fa:	4833      	ldr	r0, [pc, #204]	; (80004c8 <main+0x238>)
 80003fc:	f002 fcf0 	bl	8002de0 <HAL_RTC_SetAlarm_IT>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <main+0x17a>
			Error_Handler();
 8000406:	f000 f9ab 	bl	8000760 <Error_Handler>
		}
		/** Enable the Alarm B */
		sAlarmB.AlarmTime.Hours = 0x11;
 800040a:	4b37      	ldr	r3, [pc, #220]	; (80004e8 <main+0x258>)
 800040c:	2211      	movs	r2, #17
 800040e:	701a      	strb	r2, [r3, #0]
		sAlarmB.AlarmTime.Minutes = 0x11;
 8000410:	4b35      	ldr	r3, [pc, #212]	; (80004e8 <main+0x258>)
 8000412:	2211      	movs	r2, #17
 8000414:	705a      	strb	r2, [r3, #1]
		sAlarmB.AlarmTime.Seconds = 0x10;
 8000416:	4b34      	ldr	r3, [pc, #208]	; (80004e8 <main+0x258>)
 8000418:	2210      	movs	r2, #16
 800041a:	709a      	strb	r2, [r3, #2]
		sAlarmB.AlarmTime.SubSeconds = 0x0;
 800041c:	4b32      	ldr	r3, [pc, #200]	; (80004e8 <main+0x258>)
 800041e:	2200      	movs	r2, #0
 8000420:	605a      	str	r2, [r3, #4]
		sAlarmB.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000422:	4b31      	ldr	r3, [pc, #196]	; (80004e8 <main+0x258>)
 8000424:	2200      	movs	r2, #0
 8000426:	60da      	str	r2, [r3, #12]
		sAlarmB.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000428:	4b2f      	ldr	r3, [pc, #188]	; (80004e8 <main+0x258>)
 800042a:	2200      	movs	r2, #0
 800042c:	611a      	str	r2, [r3, #16]
		sAlarmB.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS
 800042e:	4b2e      	ldr	r3, [pc, #184]	; (80004e8 <main+0x258>)
 8000430:	4a2c      	ldr	r2, [pc, #176]	; (80004e4 <main+0x254>)
 8000432:	615a      	str	r2, [r3, #20]
				| RTC_ALARMMASK_MINUTES; // make alarm occur every minute at specified time
		sAlarmB.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000434:	4b2c      	ldr	r3, [pc, #176]	; (80004e8 <main+0x258>)
 8000436:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 800043a:	619a      	str	r2, [r3, #24]
		sAlarmB.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800043c:	4b2a      	ldr	r3, [pc, #168]	; (80004e8 <main+0x258>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
		sAlarmB.AlarmDateWeekDay = 0x1;
 8000442:	4b29      	ldr	r3, [pc, #164]	; (80004e8 <main+0x258>)
 8000444:	2201      	movs	r2, #1
 8000446:	f883 2020 	strb.w	r2, [r3, #32]
		sAlarmB.Alarm = RTC_ALARM_B;
 800044a:	4b27      	ldr	r3, [pc, #156]	; (80004e8 <main+0x258>)
 800044c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000450:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarmB, RTC_FORMAT_BCD) != HAL_OK) {
 8000452:	2201      	movs	r2, #1
 8000454:	4924      	ldr	r1, [pc, #144]	; (80004e8 <main+0x258>)
 8000456:	481c      	ldr	r0, [pc, #112]	; (80004c8 <main+0x238>)
 8000458:	f002 fcc2 	bl	8002de0 <HAL_RTC_SetAlarm_IT>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <main+0x1d6>
			Error_Handler();
 8000462:	f000 f97d 	bl	8000760 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (alarmAOccurred) {
 8000466:	4b21      	ldr	r3, [pc, #132]	; (80004ec <main+0x25c>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	b2db      	uxtb	r3, r3
 800046c:	2b00      	cmp	r3, #0
 800046e:	d01c      	beq.n	80004aa <main+0x21a>
		  sprintf((char *)msg, "entered alarmAOccurred in while loop\r\n");
 8000470:	491f      	ldr	r1, [pc, #124]	; (80004f0 <main+0x260>)
 8000472:	4818      	ldr	r0, [pc, #96]	; (80004d4 <main+0x244>)
 8000474:	f003 fb14 	bl	8003aa0 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000478:	4816      	ldr	r0, [pc, #88]	; (80004d4 <main+0x244>)
 800047a:	f7ff feb1 	bl	80001e0 <strlen>
 800047e:	4603      	mov	r3, r0
 8000480:	b29a      	uxth	r2, r3
 8000482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000486:	4913      	ldr	r1, [pc, #76]	; (80004d4 <main+0x244>)
 8000488:	4813      	ldr	r0, [pc, #76]	; (80004d8 <main+0x248>)
 800048a:	f002 ff05 	bl	8003298 <HAL_UART_Transmit>
//		  HAL_PWR_EnableBkUpAccess();
//		  RCC->BDCR |= RCC_BDCR_BDRST; // reset backup domain
//		  RCC->BDCR &= ~RCC_BDCR_BDRST; // reset backup domain


		  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800048e:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <main+0x230>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a0b      	ldr	r2, [pc, #44]	; (80004c0 <main+0x230>)
 8000494:	f043 0308 	orr.w	r3, r3, #8
 8000498:	6013      	str	r3, [r2, #0]
		  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800049a:	4b09      	ldr	r3, [pc, #36]	; (80004c0 <main+0x230>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4a08      	ldr	r2, [pc, #32]	; (80004c0 <main+0x230>)
 80004a0:	f043 0304 	orr.w	r3, r3, #4
 80004a4:	6013      	str	r3, [r2, #0]
//		  HAL_SuspendTick(); // systick generates interrupts which may wake the processor
		  HAL_PWR_EnterSTANDBYMode();
 80004a6:	f000 fe67 	bl	8001178 <HAL_PWR_EnterSTANDBYMode>
	  //	  uint8_t tx_buffer[1000];
	  //	  sprintf((char *)tx_buffer, "TIME -- Hour:%hu\t\t Minute:%hu\t Second:%hu\n\r\n", (uint16_t)stimestructureget.Hours, (uint16_t)stimestructureget.Minutes, (uint16_t)stimestructureget.Seconds);
	  //	  HAL_UART_Transmit(&huart2, tx_buffer, strlen((char const *) tx_buffer), 1000);

	  // if this loop is entered, blink led really fast
	  HAL_GPIO_TogglePin(LED_Output_GPIO_Port, LED_Output_Pin);
 80004aa:	2104      	movs	r1, #4
 80004ac:	4803      	ldr	r0, [pc, #12]	; (80004bc <main+0x22c>)
 80004ae:	f000 fe49 	bl	8001144 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 80004b2:	20fa      	movs	r0, #250	; 0xfa
 80004b4:	f000 fb6e 	bl	8000b94 <HAL_Delay>
	  if (alarmAOccurred) {
 80004b8:	e7d5      	b.n	8000466 <main+0x1d6>
 80004ba:	bf00      	nop
 80004bc:	48000800 	.word	0x48000800
 80004c0:	40007000 	.word	0x40007000
 80004c4:	20000174 	.word	0x20000174
 80004c8:	20000154 	.word	0x20000154
 80004cc:	20000128 	.word	0x20000128
 80004d0:	08004314 	.word	0x08004314
 80004d4:	200000c4 	.word	0x200000c4
 80004d8:	20000188 	.word	0x20000188
 80004dc:	08004344 	.word	0x08004344
 80004e0:	2000012c 	.word	0x2000012c
 80004e4:	80808000 	.word	0x80808000
 80004e8:	2000009c 	.word	0x2000009c
 80004ec:	2000008c 	.word	0x2000008c
 80004f0:	08004360 	.word	0x08004360

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b0a6      	sub	sp, #152	; 0x98
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80004fe:	2228      	movs	r2, #40	; 0x28
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f003 fac4 	bl	8003a90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000508:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
 8000516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2258      	movs	r2, #88	; 0x58
 800051c:	2100      	movs	r1, #0
 800051e:	4618      	mov	r0, r3
 8000520:	f003 fab6 	bl	8003a90 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000524:	230a      	movs	r3, #10
 8000526:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000528:	2301      	movs	r3, #1
 800052a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800052c:	2310      	movs	r3, #16
 800052e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000532:	2301      	movs	r3, #1
 8000534:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000538:	2302      	movs	r3, #2
 800053a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800053e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000542:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000546:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800054a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800054e:	2300      	movs	r3, #0
 8000550:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000554:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000558:	4618      	mov	r0, r3
 800055a:	f000 fe35 	bl	80011c8 <HAL_RCC_OscConfig>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000564:	f000 f8fc 	bl	8000760 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000568:	230f      	movs	r3, #15
 800056a:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056c:	2302      	movs	r3, #2
 800056e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000570:	2300      	movs	r3, #0
 8000572:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000578:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057a:	2300      	movs	r3, #0
 800057c:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800057e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000582:	2102      	movs	r1, #2
 8000584:	4618      	mov	r0, r3
 8000586:	f001 fd35 	bl	8001ff4 <HAL_RCC_ClockConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000590:	f000 f8e6 	bl	8000760 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8000594:	4b09      	ldr	r3, [pc, #36]	; (80005bc <SystemClock_Config+0xc8>)
 8000596:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000598:	2300      	movs	r3, #0
 800059a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800059c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005a0:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	4618      	mov	r0, r3
 80005a6:	f001 ff5b 	bl	8002460 <HAL_RCCEx_PeriphCLKConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80005b0:	f000 f8d6 	bl	8000760 <Error_Handler>
  }
}
 80005b4:	bf00      	nop
 80005b6:	3798      	adds	r7, #152	; 0x98
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	00010002 	.word	0x00010002

080005c0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80005c4:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <MX_RTC_Init+0x44>)
 80005c6:	4a10      	ldr	r2, [pc, #64]	; (8000608 <MX_RTC_Init+0x48>)
 80005c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <MX_RTC_Init+0x44>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <MX_RTC_Init+0x44>)
 80005d2:	227f      	movs	r2, #127	; 0x7f
 80005d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80005d6:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <MX_RTC_Init+0x44>)
 80005d8:	22ff      	movs	r2, #255	; 0xff
 80005da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005dc:	4b09      	ldr	r3, [pc, #36]	; (8000604 <MX_RTC_Init+0x44>)
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005e2:	4b08      	ldr	r3, [pc, #32]	; (8000604 <MX_RTC_Init+0x44>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <MX_RTC_Init+0x44>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <MX_RTC_Init+0x44>)
 80005f0:	f002 f954 	bl	800289c <HAL_RTC_Init>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80005fa:	f000 f8b1 	bl	8000760 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000154 	.word	0x20000154
 8000608:	40002800 	.word	0x40002800

0800060c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000610:	4b14      	ldr	r3, [pc, #80]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000612:	4a15      	ldr	r2, [pc, #84]	; (8000668 <MX_USART2_UART_Init+0x5c>)
 8000614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000616:	4b13      	ldr	r3, [pc, #76]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000618:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800061c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b11      	ldr	r3, [pc, #68]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <MX_USART2_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000630:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000636:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <MX_USART2_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000642:	4b08      	ldr	r3, [pc, #32]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <MX_USART2_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800064e:	4805      	ldr	r0, [pc, #20]	; (8000664 <MX_USART2_UART_Init+0x58>)
 8000650:	f002 fdd4 	bl	80031fc <HAL_UART_Init>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800065a:	f000 f881 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000188 	.word	0x20000188
 8000668:	40004400 	.word	0x40004400

0800066c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b08a      	sub	sp, #40	; 0x28
 8000670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000682:	4b34      	ldr	r3, [pc, #208]	; (8000754 <MX_GPIO_Init+0xe8>)
 8000684:	695b      	ldr	r3, [r3, #20]
 8000686:	4a33      	ldr	r2, [pc, #204]	; (8000754 <MX_GPIO_Init+0xe8>)
 8000688:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800068c:	6153      	str	r3, [r2, #20]
 800068e:	4b31      	ldr	r3, [pc, #196]	; (8000754 <MX_GPIO_Init+0xe8>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000696:	613b      	str	r3, [r7, #16]
 8000698:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800069a:	4b2e      	ldr	r3, [pc, #184]	; (8000754 <MX_GPIO_Init+0xe8>)
 800069c:	695b      	ldr	r3, [r3, #20]
 800069e:	4a2d      	ldr	r2, [pc, #180]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006a4:	6153      	str	r3, [r2, #20]
 80006a6:	4b2b      	ldr	r3, [pc, #172]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b2:	4b28      	ldr	r3, [pc, #160]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	4a27      	ldr	r2, [pc, #156]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006bc:	6153      	str	r3, [r2, #20]
 80006be:	4b25      	ldr	r3, [pc, #148]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	4b22      	ldr	r3, [pc, #136]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a21      	ldr	r2, [pc, #132]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b1f      	ldr	r3, [pc, #124]	; (8000754 <MX_GPIO_Init+0xe8>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2104      	movs	r1, #4
 80006e6:	481c      	ldr	r0, [pc, #112]	; (8000758 <MX_GPIO_Init+0xec>)
 80006e8:	f000 fd14 	bl	8001114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2120      	movs	r1, #32
 80006f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006f4:	f000 fd0e 	bl	8001114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fe:	4b17      	ldr	r3, [pc, #92]	; (800075c <MX_GPIO_Init+0xf0>)
 8000700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000706:	f107 0314 	add.w	r3, r7, #20
 800070a:	4619      	mov	r1, r3
 800070c:	4812      	ldr	r0, [pc, #72]	; (8000758 <MX_GPIO_Init+0xec>)
 800070e:	f000 fb77 	bl	8000e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Output_Pin */
  GPIO_InitStruct.Pin = LED_Output_Pin;
 8000712:	2304      	movs	r3, #4
 8000714:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000716:	2301      	movs	r3, #1
 8000718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	2300      	movs	r3, #0
 8000720:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Output_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <MX_GPIO_Init+0xec>)
 800072a:	f000 fb69 	bl	8000e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800072e:	2320      	movs	r3, #32
 8000730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2300      	movs	r3, #0
 800073c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	4619      	mov	r1, r3
 8000744:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000748:	f000 fb5a 	bl	8000e00 <HAL_GPIO_Init>

}
 800074c:	bf00      	nop
 800074e:	3728      	adds	r7, #40	; 0x28
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40021000 	.word	0x40021000
 8000758:	48000800 	.word	0x48000800
 800075c:	10210000 	.word	0x10210000

08000760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
//  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2104      	movs	r1, #4
 8000768:	4807      	ldr	r0, [pc, #28]	; (8000788 <Error_Handler+0x28>)
 800076a:	f000 fcd3 	bl	8001114 <HAL_GPIO_WritePin>
	  HAL_Delay(250);
 800076e:	20fa      	movs	r0, #250	; 0xfa
 8000770:	f000 fa10 	bl	8000b94 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, SET);
 8000774:	2201      	movs	r2, #1
 8000776:	2104      	movs	r1, #4
 8000778:	4803      	ldr	r0, [pc, #12]	; (8000788 <Error_Handler+0x28>)
 800077a:	f000 fccb 	bl	8001114 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 800077e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000782:	f000 fa07 	bl	8000b94 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 8000786:	e7ed      	b.n	8000764 <Error_Handler+0x4>
 8000788:	48000800 	.word	0x48000800

0800078c <HAL_RTC_AlarmAEventCallback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

// Callbacks
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b09c      	sub	sp, #112	; 0x70
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
	// transmit over UART2 to indicate callback happened
	uint8_t msg[100];
	sprintf((char *)msg, "Alarm A callback entered\r\n");
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	4918      	ldr	r1, [pc, #96]	; (80007fc <HAL_RTC_AlarmAEventCallback+0x70>)
 800079a:	4618      	mov	r0, r3
 800079c:	f003 f980 	bl	8003aa0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char const *)msg), 1000);
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fd1b 	bl	80001e0 <strlen>
 80007aa:	4603      	mov	r3, r0
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	f107 010c 	add.w	r1, r7, #12
 80007b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b6:	4812      	ldr	r0, [pc, #72]	; (8000800 <HAL_RTC_AlarmAEventCallback+0x74>)
 80007b8:	f002 fd6e 	bl	8003298 <HAL_UART_Transmit>

	alarmAOccurred = 0;
 80007bc:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_RTC_AlarmAEventCallback+0x78>)
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
	/* Check and handle if the system was resumed from StandBy mode */
			if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d111      	bne.n	80007f2 <HAL_RTC_AlarmAEventCallback+0x66>
				/* Clear Standby flag */
				__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a0d      	ldr	r2, [pc, #52]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007d4:	f043 0308 	orr.w	r3, r3, #8
 80007d8:	6013      	str	r3, [r2, #0]
				// Check and Clear the Wakeup flag
				if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	f003 0301 	and.w	r3, r3, #1
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d105      	bne.n	80007f2 <HAL_RTC_AlarmAEventCallback+0x66>
					__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80007e6:	4b08      	ldr	r3, [pc, #32]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a07      	ldr	r2, [pc, #28]	; (8000808 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	6013      	str	r3, [r2, #0]
				}
			}
}
 80007f2:	bf00      	nop
 80007f4:	3770      	adds	r7, #112	; 0x70
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	08004388 	.word	0x08004388
 8000800:	20000188 	.word	0x20000188
 8000804:	2000008c 	.word	0x2000008c
 8000808:	40007000 	.word	0x40007000

0800080c <HAL_RTCEx_AlarmBEventCallback>:

void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b09c      	sub	sp, #112	; 0x70
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
	// transmit over UART2 to indicate callback happened
	uint8_t msg[100];
	sprintf((char *)msg, "Alarm B callback entered\r\n");
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	490c      	ldr	r1, [pc, #48]	; (800084c <HAL_RTCEx_AlarmBEventCallback+0x40>)
 800081a:	4618      	mov	r0, r3
 800081c:	f003 f940 	bl	8003aa0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char const *)msg), 1000);
 8000820:	f107 030c 	add.w	r3, r7, #12
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff fcdb 	bl	80001e0 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	b29a      	uxth	r2, r3
 800082e:	f107 010c 	add.w	r1, r7, #12
 8000832:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000836:	4806      	ldr	r0, [pc, #24]	; (8000850 <HAL_RTCEx_AlarmBEventCallback+0x44>)
 8000838:	f002 fd2e 	bl	8003298 <HAL_UART_Transmit>
	alarmAOccurred = 1;
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <HAL_RTCEx_AlarmBEventCallback+0x48>)
 800083e:	2201      	movs	r2, #1
 8000840:	701a      	strb	r2, [r3, #0]
//			// Check and Clear the Wakeup flag
//			if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
//				__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
//			}
//		}
}
 8000842:	bf00      	nop
 8000844:	3770      	adds	r7, #112	; 0x70
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	080043a4 	.word	0x080043a4
 8000850:	20000188 	.word	0x20000188
 8000854:	2000008c 	.word	0x2000008c

08000858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	4b0f      	ldr	r3, [pc, #60]	; (800089c <HAL_MspInit+0x44>)
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	4a0e      	ldr	r2, [pc, #56]	; (800089c <HAL_MspInit+0x44>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6193      	str	r3, [r2, #24]
 800086a:	4b0c      	ldr	r3, [pc, #48]	; (800089c <HAL_MspInit+0x44>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000876:	4b09      	ldr	r3, [pc, #36]	; (800089c <HAL_MspInit+0x44>)
 8000878:	69db      	ldr	r3, [r3, #28]
 800087a:	4a08      	ldr	r2, [pc, #32]	; (800089c <HAL_MspInit+0x44>)
 800087c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000880:	61d3      	str	r3, [r2, #28]
 8000882:	4b06      	ldr	r3, [pc, #24]	; (800089c <HAL_MspInit+0x44>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800088e:	2007      	movs	r0, #7
 8000890:	f000 fa74 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40021000 	.word	0x40021000

080008a0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a10      	ldr	r2, [pc, #64]	; (80008f0 <HAL_RTC_MspInit+0x50>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d119      	bne.n	80008e6 <HAL_RTC_MspInit+0x46>
 80008b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008b6:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	fa93 f3a3 	rbit	r3, r3
 80008be:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008c0:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008c2:	fab3 f383 	clz	r3, r3
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <HAL_RTC_MspInit+0x54>)
 80008cc:	4413      	add	r3, r2
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	461a      	mov	r2, r3
 80008d2:	2301      	movs	r3, #1
 80008d4:	6013      	str	r3, [r2, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	2029      	movs	r0, #41	; 0x29
 80008dc:	f000 fa59 	bl	8000d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80008e0:	2029      	movs	r0, #41	; 0x29
 80008e2:	f000 fa72 	bl	8000dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80008e6:	bf00      	nop
 80008e8:	3710      	adds	r7, #16
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40002800 	.word	0x40002800
 80008f4:	10908100 	.word	0x10908100

080008f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	; 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a17      	ldr	r2, [pc, #92]	; (8000974 <HAL_UART_MspInit+0x7c>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d128      	bne.n	800096c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <HAL_UART_MspInit+0x80>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	4a16      	ldr	r2, [pc, #88]	; (8000978 <HAL_UART_MspInit+0x80>)
 8000920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000924:	61d3      	str	r3, [r2, #28]
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <HAL_UART_MspInit+0x80>)
 8000928:	69db      	ldr	r3, [r3, #28]
 800092a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	4b11      	ldr	r3, [pc, #68]	; (8000978 <HAL_UART_MspInit+0x80>)
 8000934:	695b      	ldr	r3, [r3, #20]
 8000936:	4a10      	ldr	r2, [pc, #64]	; (8000978 <HAL_UART_MspInit+0x80>)
 8000938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800093c:	6153      	str	r3, [r2, #20]
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <HAL_UART_MspInit+0x80>)
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800094a:	230c      	movs	r3, #12
 800094c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800095a:	2307      	movs	r3, #7
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4619      	mov	r1, r3
 8000964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000968:	f000 fa4a 	bl	8000e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	; 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40004400 	.word	0x40004400
 8000978:	40021000 	.word	0x40021000

0800097c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <NMI_Handler+0x4>

08000982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <HardFault_Handler+0x4>

08000988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler+0x4>

0800098e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <BusFault_Handler+0x4>

08000994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <UsageFault_Handler+0x4>

0800099a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr

080009b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c8:	f000 f8c4 	bl	8000b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80009d4:	4802      	ldr	r0, [pc, #8]	; (80009e0 <RTC_Alarm_IRQHandler+0x10>)
 80009d6:	f002 fb3b 	bl	8003050 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000154 	.word	0x20000154

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	; (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f003 f812 	bl	8003a3c <__errno>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <_sbrk+0x64>)
 8000a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20010000 	.word	0x20010000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	20000090 	.word	0x20000090
 8000a4c:	20000220 	.word	0x20000220

08000a50 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <SystemInit+0x20>)
 8000a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a5a:	4a05      	ldr	r2, [pc, #20]	; (8000a70 <SystemInit+0x20>)
 8000a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000aac <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a78:	480d      	ldr	r0, [pc, #52]	; (8000ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a7a:	490e      	ldr	r1, [pc, #56]	; (8000ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a7c:	4a0e      	ldr	r2, [pc, #56]	; (8000ab8 <LoopForever+0xe>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a80:	e002      	b.n	8000a88 <LoopCopyDataInit>

08000a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a86:	3304      	adds	r3, #4

08000a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a8c:	d3f9      	bcc.n	8000a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a8e:	4a0b      	ldr	r2, [pc, #44]	; (8000abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a90:	4c0b      	ldr	r4, [pc, #44]	; (8000ac0 <LoopForever+0x16>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a94:	e001      	b.n	8000a9a <LoopFillZerobss>

08000a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a98:	3204      	adds	r2, #4

08000a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a9c:	d3fb      	bcc.n	8000a96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a9e:	f7ff ffd7 	bl	8000a50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aa2:	f002 ffd1 	bl	8003a48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000aa6:	f7ff fbf3 	bl	8000290 <main>

08000aaa <LoopForever>:

LoopForever:
    b LoopForever
 8000aaa:	e7fe      	b.n	8000aaa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000aac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ab8:	08004434 	.word	0x08004434
  ldr r2, =_sbss
 8000abc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ac0:	20000220 	.word	0x20000220

08000ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC1_2_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <HAL_Init+0x28>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <HAL_Init+0x28>)
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad8:	2003      	movs	r0, #3
 8000ada:	f000 f94f 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f000 f808 	bl	8000af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae4:	f7ff feb8 	bl	8000858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae8:	2300      	movs	r3, #0
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40022000 	.word	0x40022000

08000af4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <HAL_InitTick+0x54>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <HAL_InitTick+0x58>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	4619      	mov	r1, r3
 8000b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 f967 	bl	8000de6 <HAL_SYSTICK_Config>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e00e      	b.n	8000b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2b0f      	cmp	r3, #15
 8000b26:	d80a      	bhi.n	8000b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	6879      	ldr	r1, [r7, #4]
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	f000 f92f 	bl	8000d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b34:	4a06      	ldr	r2, [pc, #24]	; (8000b50 <HAL_InitTick+0x5c>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	e000      	b.n	8000b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000000 	.word	0x20000000
 8000b4c:	20000008 	.word	0x20000008
 8000b50:	20000004 	.word	0x20000004

08000b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <HAL_IncTick+0x20>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <HAL_IncTick+0x24>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4413      	add	r3, r2
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <HAL_IncTick+0x24>)
 8000b66:	6013      	str	r3, [r2, #0]
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008
 8000b78:	2000020c 	.word	0x2000020c

08000b7c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <HAL_GetTick+0x14>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	2000020c 	.word	0x2000020c

08000b94 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff ffee 	bl	8000b7c <HAL_GetTick>
 8000ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bac:	d005      	beq.n	8000bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bae:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <HAL_Delay+0x44>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000bba:	bf00      	nop
 8000bbc:	f7ff ffde 	bl	8000b7c <HAL_GetTick>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d8f7      	bhi.n	8000bbc <HAL_Delay+0x28>
  {
  }
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000008 	.word	0x20000008

08000bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bec:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0e:	4a04      	ldr	r2, [pc, #16]	; (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	60d3      	str	r3, [r2, #12]
}
 8000c14:	bf00      	nop
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c28:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <__NVIC_GetPriorityGrouping+0x18>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	0a1b      	lsrs	r3, r3, #8
 8000c2e:	f003 0307 	and.w	r3, r3, #7
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	db0b      	blt.n	8000c6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 021f 	and.w	r2, r3, #31
 8000c58:	4907      	ldr	r1, [pc, #28]	; (8000c78 <__NVIC_EnableIRQ+0x38>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	095b      	lsrs	r3, r3, #5
 8000c60:	2001      	movs	r0, #1
 8000c62:	fa00 f202 	lsl.w	r2, r0, r2
 8000c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000e100 	.word	0xe000e100

08000c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	6039      	str	r1, [r7, #0]
 8000c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	db0a      	blt.n	8000ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	490c      	ldr	r1, [pc, #48]	; (8000cc8 <__NVIC_SetPriority+0x4c>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	0112      	lsls	r2, r2, #4
 8000c9c:	b2d2      	uxtb	r2, r2
 8000c9e:	440b      	add	r3, r1
 8000ca0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca4:	e00a      	b.n	8000cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	4908      	ldr	r1, [pc, #32]	; (8000ccc <__NVIC_SetPriority+0x50>)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	f003 030f 	and.w	r3, r3, #15
 8000cb2:	3b04      	subs	r3, #4
 8000cb4:	0112      	lsls	r2, r2, #4
 8000cb6:	b2d2      	uxtb	r2, r2
 8000cb8:	440b      	add	r3, r1
 8000cba:	761a      	strb	r2, [r3, #24]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e100 	.word	0xe000e100
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b089      	sub	sp, #36	; 0x24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	f1c3 0307 	rsb	r3, r3, #7
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	bf28      	it	cs
 8000cee:	2304      	movcs	r3, #4
 8000cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	2b06      	cmp	r3, #6
 8000cf8:	d902      	bls.n	8000d00 <NVIC_EncodePriority+0x30>
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3b03      	subs	r3, #3
 8000cfe:	e000      	b.n	8000d02 <NVIC_EncodePriority+0x32>
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d04:	f04f 32ff 	mov.w	r2, #4294967295
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	401a      	ands	r2, r3
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d18:	f04f 31ff 	mov.w	r1, #4294967295
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	43d9      	mvns	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	4313      	orrs	r3, r2
         );
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3724      	adds	r7, #36	; 0x24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d48:	d301      	bcc.n	8000d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00f      	b.n	8000d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <SysTick_Config+0x40>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d56:	210f      	movs	r1, #15
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f7ff ff8e 	bl	8000c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <SysTick_Config+0x40>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d66:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <SysTick_Config+0x40>)
 8000d68:	2207      	movs	r2, #7
 8000d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	e000e010 	.word	0xe000e010

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff29 	bl	8000bdc <__NVIC_SetPriorityGrouping>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b086      	sub	sp, #24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4603      	mov	r3, r0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da4:	f7ff ff3e 	bl	8000c24 <__NVIC_GetPriorityGrouping>
 8000da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	68b9      	ldr	r1, [r7, #8]
 8000dae:	6978      	ldr	r0, [r7, #20]
 8000db0:	f7ff ff8e 	bl	8000cd0 <NVIC_EncodePriority>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff5d 	bl	8000c7c <__NVIC_SetPriority>
}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff31 	bl	8000c40 <__NVIC_EnableIRQ>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffa2 	bl	8000d38 <SysTick_Config>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e0e:	e160      	b.n	80010d2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	2101      	movs	r1, #1
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 8152 	beq.w	80010cc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d00b      	beq.n	8000e48 <HAL_GPIO_Init+0x48>
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d007      	beq.n	8000e48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e3c:	2b11      	cmp	r3, #17
 8000e3e:	d003      	beq.n	8000e48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	2b12      	cmp	r3, #18
 8000e46:	d130      	bne.n	8000eaa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	2203      	movs	r2, #3
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	68da      	ldr	r2, [r3, #12]
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e7e:	2201      	movs	r2, #1
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	091b      	lsrs	r3, r3, #4
 8000e94:	f003 0201 	and.w	r2, r3, #1
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	689a      	ldr	r2, [r3, #8]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d003      	beq.n	8000eea <HAL_GPIO_Init+0xea>
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b12      	cmp	r3, #18
 8000ee8:	d123      	bne.n	8000f32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	08da      	lsrs	r2, r3, #3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	3208      	adds	r2, #8
 8000ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	220f      	movs	r2, #15
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43db      	mvns	r3, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	691a      	ldr	r2, [r3, #16]
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	f003 0307 	and.w	r3, r3, #7
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	08da      	lsrs	r2, r3, #3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3208      	adds	r2, #8
 8000f2c:	6939      	ldr	r1, [r7, #16]
 8000f2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4013      	ands	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 0203 	and.w	r2, r3, #3
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 80ac 	beq.w	80010cc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f74:	4b5e      	ldr	r3, [pc, #376]	; (80010f0 <HAL_GPIO_Init+0x2f0>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	4a5d      	ldr	r2, [pc, #372]	; (80010f0 <HAL_GPIO_Init+0x2f0>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	6193      	str	r3, [r2, #24]
 8000f80:	4b5b      	ldr	r3, [pc, #364]	; (80010f0 <HAL_GPIO_Init+0x2f0>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f8c:	4a59      	ldr	r2, [pc, #356]	; (80010f4 <HAL_GPIO_Init+0x2f4>)
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	089b      	lsrs	r3, r3, #2
 8000f92:	3302      	adds	r3, #2
 8000f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	220f      	movs	r2, #15
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fb6:	d025      	beq.n	8001004 <HAL_GPIO_Init+0x204>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a4f      	ldr	r2, [pc, #316]	; (80010f8 <HAL_GPIO_Init+0x2f8>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d01f      	beq.n	8001000 <HAL_GPIO_Init+0x200>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a4e      	ldr	r2, [pc, #312]	; (80010fc <HAL_GPIO_Init+0x2fc>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d019      	beq.n	8000ffc <HAL_GPIO_Init+0x1fc>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a4d      	ldr	r2, [pc, #308]	; (8001100 <HAL_GPIO_Init+0x300>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d013      	beq.n	8000ff8 <HAL_GPIO_Init+0x1f8>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a4c      	ldr	r2, [pc, #304]	; (8001104 <HAL_GPIO_Init+0x304>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d00d      	beq.n	8000ff4 <HAL_GPIO_Init+0x1f4>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a4b      	ldr	r2, [pc, #300]	; (8001108 <HAL_GPIO_Init+0x308>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d007      	beq.n	8000ff0 <HAL_GPIO_Init+0x1f0>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a4a      	ldr	r2, [pc, #296]	; (800110c <HAL_GPIO_Init+0x30c>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d101      	bne.n	8000fec <HAL_GPIO_Init+0x1ec>
 8000fe8:	2306      	movs	r3, #6
 8000fea:	e00c      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8000fec:	2307      	movs	r3, #7
 8000fee:	e00a      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8000ff0:	2305      	movs	r3, #5
 8000ff2:	e008      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8000ff4:	2304      	movs	r3, #4
 8000ff6:	e006      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e004      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	e002      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8001000:	2301      	movs	r3, #1
 8001002:	e000      	b.n	8001006 <HAL_GPIO_Init+0x206>
 8001004:	2300      	movs	r3, #0
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	f002 0203 	and.w	r2, r2, #3
 800100c:	0092      	lsls	r2, r2, #2
 800100e:	4093      	lsls	r3, r2
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4313      	orrs	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001016:	4937      	ldr	r1, [pc, #220]	; (80010f4 <HAL_GPIO_Init+0x2f4>)
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	089b      	lsrs	r3, r3, #2
 800101c:	3302      	adds	r3, #2
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001024:	4b3a      	ldr	r3, [pc, #232]	; (8001110 <HAL_GPIO_Init+0x310>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	43db      	mvns	r3, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4013      	ands	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d003      	beq.n	8001048 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001048:	4a31      	ldr	r2, [pc, #196]	; (8001110 <HAL_GPIO_Init+0x310>)
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800104e:	4b30      	ldr	r3, [pc, #192]	; (8001110 <HAL_GPIO_Init+0x310>)
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001072:	4a27      	ldr	r2, [pc, #156]	; (8001110 <HAL_GPIO_Init+0x310>)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001078:	4b25      	ldr	r3, [pc, #148]	; (8001110 <HAL_GPIO_Init+0x310>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800109c:	4a1c      	ldr	r2, [pc, #112]	; (8001110 <HAL_GPIO_Init+0x310>)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010a2:	4b1b      	ldr	r3, [pc, #108]	; (8001110 <HAL_GPIO_Init+0x310>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010c6:	4a12      	ldr	r2, [pc, #72]	; (8001110 <HAL_GPIO_Init+0x310>)
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	3301      	adds	r3, #1
 80010d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	fa22 f303 	lsr.w	r3, r2, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f47f ae97 	bne.w	8000e10 <HAL_GPIO_Init+0x10>
  }
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	371c      	adds	r7, #28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40010000 	.word	0x40010000
 80010f8:	48000400 	.word	0x48000400
 80010fc:	48000800 	.word	0x48000800
 8001100:	48000c00 	.word	0x48000c00
 8001104:	48001000 	.word	0x48001000
 8001108:	48001400 	.word	0x48001400
 800110c:	48001800 	.word	0x48001800
 8001110:	40010400 	.word	0x40010400

08001114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	460b      	mov	r3, r1
 800111e:	807b      	strh	r3, [r7, #2]
 8001120:	4613      	mov	r3, r2
 8001122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001124:	787b      	ldrb	r3, [r7, #1]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001130:	e002      	b.n	8001138 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001132:	887a      	ldrh	r2, [r7, #2]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	460b      	mov	r3, r1
 800114e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001156:	887a      	ldrh	r2, [r7, #2]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4013      	ands	r3, r2
 800115c:	041a      	lsls	r2, r3, #16
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	43d9      	mvns	r1, r3
 8001162:	887b      	ldrh	r3, [r7, #2]
 8001164:	400b      	ands	r3, r1
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	619a      	str	r2, [r3, #24]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <HAL_PWR_EnterSTANDBYMode>:
  *            Alarm out, or RTC clock calibration out, 
  *          - WKUP pins if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001182:	f043 0302 	orr.w	r3, r3, #2
 8001186:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001194:	bf30      	wfi
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	40007000 	.word	0x40007000
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80011ae:	691b      	ldr	r3, [r3, #16]
 80011b0:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80011b2:	f023 0302 	bic.w	r3, r3, #2
 80011b6:	6113      	str	r3, [r2, #16]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	1d3b      	adds	r3, r7, #4
 80011d2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d102      	bne.n	80011e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	f000 bf01 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 8160 	beq.w	80014b2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011f2:	4bae      	ldr	r3, [pc, #696]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 030c 	and.w	r3, r3, #12
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d00c      	beq.n	8001218 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011fe:	4bab      	ldr	r3, [pc, #684]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	2b08      	cmp	r3, #8
 8001208:	d159      	bne.n	80012be <HAL_RCC_OscConfig+0xf6>
 800120a:	4ba8      	ldr	r3, [pc, #672]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001216:	d152      	bne.n	80012be <HAL_RCC_OscConfig+0xf6>
 8001218:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800121c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001220:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001224:	fa93 f3a3 	rbit	r3, r3
 8001228:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 800122c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001230:	fab3 f383 	clz	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b01      	cmp	r3, #1
 8001242:	d102      	bne.n	800124a <HAL_RCC_OscConfig+0x82>
 8001244:	4b99      	ldr	r3, [pc, #612]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	e015      	b.n	8001276 <HAL_RCC_OscConfig+0xae>
 800124a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800124e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800125e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001262:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001266:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800126a:	fa93 f3a3 	rbit	r3, r3
 800126e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001272:	4b8e      	ldr	r3, [pc, #568]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800127a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800127e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001282:	fa92 f2a2 	rbit	r2, r2
 8001286:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800128a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800128e:	fab2 f282 	clz	r2, r2
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	f042 0220 	orr.w	r2, r2, #32
 8001298:	b2d2      	uxtb	r2, r2
 800129a:	f002 021f 	and.w	r2, r2, #31
 800129e:	2101      	movs	r1, #1
 80012a0:	fa01 f202 	lsl.w	r2, r1, r2
 80012a4:	4013      	ands	r3, r2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f000 8102 	beq.w	80014b0 <HAL_RCC_OscConfig+0x2e8>
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 80fc 	bne.w	80014b0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	f000 be93 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c8:	d106      	bne.n	80012d8 <HAL_RCC_OscConfig+0x110>
 80012ca:	4b78      	ldr	r3, [pc, #480]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a77      	ldr	r2, [pc, #476]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	e030      	b.n	800133a <HAL_RCC_OscConfig+0x172>
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10c      	bne.n	80012fc <HAL_RCC_OscConfig+0x134>
 80012e2:	4b72      	ldr	r3, [pc, #456]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a71      	ldr	r2, [pc, #452]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	4b6f      	ldr	r3, [pc, #444]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a6e      	ldr	r2, [pc, #440]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80012f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	e01e      	b.n	800133a <HAL_RCC_OscConfig+0x172>
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001306:	d10c      	bne.n	8001322 <HAL_RCC_OscConfig+0x15a>
 8001308:	4b68      	ldr	r3, [pc, #416]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a67      	ldr	r2, [pc, #412]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 800130e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	4b65      	ldr	r3, [pc, #404]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a64      	ldr	r2, [pc, #400]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 800131a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	e00b      	b.n	800133a <HAL_RCC_OscConfig+0x172>
 8001322:	4b62      	ldr	r3, [pc, #392]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a61      	ldr	r2, [pc, #388]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	4b5f      	ldr	r3, [pc, #380]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a5e      	ldr	r2, [pc, #376]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d059      	beq.n	80013f8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fc1a 	bl	8000b7c <HAL_GetTick>
 8001348:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134c:	e00a      	b.n	8001364 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134e:	f7ff fc15 	bl	8000b7c <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d902      	bls.n	8001364 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	f000 be40 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001364:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001368:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001370:	fa93 f3a3 	rbit	r3, r3
 8001374:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001378:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	095b      	lsrs	r3, r3, #5
 8001384:	b2db      	uxtb	r3, r3
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b01      	cmp	r3, #1
 800138e:	d102      	bne.n	8001396 <HAL_RCC_OscConfig+0x1ce>
 8001390:	4b46      	ldr	r3, [pc, #280]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	e015      	b.n	80013c2 <HAL_RCC_OscConfig+0x1fa>
 8001396:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800139a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800139e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80013a2:	fa93 f3a3 	rbit	r3, r3
 80013a6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80013aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013ae:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80013b2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80013b6:	fa93 f3a3 	rbit	r3, r3
 80013ba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80013be:	4b3b      	ldr	r3, [pc, #236]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 80013c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013c6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80013ca:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80013ce:	fa92 f2a2 	rbit	r2, r2
 80013d2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80013d6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80013da:	fab2 f282 	clz	r2, r2
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	f042 0220 	orr.w	r2, r2, #32
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	f002 021f 	and.w	r2, r2, #31
 80013ea:	2101      	movs	r1, #1
 80013ec:	fa01 f202 	lsl.w	r2, r1, r2
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0ab      	beq.n	800134e <HAL_RCC_OscConfig+0x186>
 80013f6:	e05c      	b.n	80014b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fbc0 	bl	8000b7c <HAL_GetTick>
 80013fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001400:	e00a      	b.n	8001418 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001402:	f7ff fbbb 	bl	8000b7c <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b64      	cmp	r3, #100	; 0x64
 8001410:	d902      	bls.n	8001418 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	f000 bde6 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001418:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800141c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001420:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001424:	fa93 f3a3 	rbit	r3, r3
 8001428:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 800142c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001430:	fab3 f383 	clz	r3, r3
 8001434:	b2db      	uxtb	r3, r3
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	b2db      	uxtb	r3, r3
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b01      	cmp	r3, #1
 8001442:	d102      	bne.n	800144a <HAL_RCC_OscConfig+0x282>
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	e015      	b.n	8001476 <HAL_RCC_OscConfig+0x2ae>
 800144a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800144e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001452:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001456:	fa93 f3a3 	rbit	r3, r3
 800145a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800145e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001462:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001466:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <HAL_RCC_OscConfig+0x2e4>)
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800147a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800147e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001482:	fa92 f2a2 	rbit	r2, r2
 8001486:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800148a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800148e:	fab2 f282 	clz	r2, r2
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	f042 0220 	orr.w	r2, r2, #32
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	f002 021f 	and.w	r2, r2, #31
 800149e:	2101      	movs	r1, #1
 80014a0:	fa01 f202 	lsl.w	r2, r1, r2
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1ab      	bne.n	8001402 <HAL_RCC_OscConfig+0x23a>
 80014aa:	e002      	b.n	80014b2 <HAL_RCC_OscConfig+0x2ea>
 80014ac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 8170 	beq.w	80017a2 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014c2:	4bd0      	ldr	r3, [pc, #832]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00c      	beq.n	80014e8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014ce:	4bcd      	ldr	r3, [pc, #820]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d16d      	bne.n	80015b6 <HAL_RCC_OscConfig+0x3ee>
 80014da:	4bca      	ldr	r3, [pc, #808]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80014e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014e6:	d166      	bne.n	80015b6 <HAL_RCC_OscConfig+0x3ee>
 80014e8:	2302      	movs	r3, #2
 80014ea:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ee:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80014f2:	fa93 f3a3 	rbit	r3, r3
 80014f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80014fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014fe:	fab3 f383 	clz	r3, r3
 8001502:	b2db      	uxtb	r3, r3
 8001504:	095b      	lsrs	r3, r3, #5
 8001506:	b2db      	uxtb	r3, r3
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b01      	cmp	r3, #1
 8001510:	d102      	bne.n	8001518 <HAL_RCC_OscConfig+0x350>
 8001512:	4bbc      	ldr	r3, [pc, #752]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	e013      	b.n	8001540 <HAL_RCC_OscConfig+0x378>
 8001518:	2302      	movs	r3, #2
 800151a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800152a:	2302      	movs	r3, #2
 800152c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001530:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001534:	fa93 f3a3 	rbit	r3, r3
 8001538:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800153c:	4bb1      	ldr	r3, [pc, #708]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	2202      	movs	r2, #2
 8001542:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001546:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800154a:	fa92 f2a2 	rbit	r2, r2
 800154e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001552:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001556:	fab2 f282 	clz	r2, r2
 800155a:	b2d2      	uxtb	r2, r2
 800155c:	f042 0220 	orr.w	r2, r2, #32
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	f002 021f 	and.w	r2, r2, #31
 8001566:	2101      	movs	r1, #1
 8001568:	fa01 f202 	lsl.w	r2, r1, r2
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <HAL_RCC_OscConfig+0x3ba>
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d002      	beq.n	8001582 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	f000 bd31 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001582:	4ba0      	ldr	r3, [pc, #640]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	21f8      	movs	r1, #248	; 0xf8
 8001592:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001596:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800159a:	fa91 f1a1 	rbit	r1, r1
 800159e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80015a2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80015a6:	fab1 f181 	clz	r1, r1
 80015aa:	b2c9      	uxtb	r1, r1
 80015ac:	408b      	lsls	r3, r1
 80015ae:	4995      	ldr	r1, [pc, #596]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 80015b0:	4313      	orrs	r3, r2
 80015b2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b4:	e0f5      	b.n	80017a2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 8085 	beq.w	80016cc <HAL_RCC_OscConfig+0x504>
 80015c2:	2301      	movs	r3, #1
 80015c4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80015cc:	fa93 f3a3 	rbit	r3, r3
 80015d0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80015d4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	461a      	mov	r2, r3
 80015ea:	2301      	movs	r3, #1
 80015ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff fac5 	bl	8000b7c <HAL_GetTick>
 80015f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f6:	e00a      	b.n	800160e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f8:	f7ff fac0 	bl	8000b7c <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d902      	bls.n	800160e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	f000 bceb 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 800160e:	2302      	movs	r3, #2
 8001610:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001618:	fa93 f3a3 	rbit	r3, r3
 800161c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001620:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001624:	fab3 f383 	clz	r3, r3
 8001628:	b2db      	uxtb	r3, r3
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b01      	cmp	r3, #1
 8001636:	d102      	bne.n	800163e <HAL_RCC_OscConfig+0x476>
 8001638:	4b72      	ldr	r3, [pc, #456]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	e013      	b.n	8001666 <HAL_RCC_OscConfig+0x49e>
 800163e:	2302      	movs	r3, #2
 8001640:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001648:	fa93 f3a3 	rbit	r3, r3
 800164c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001650:	2302      	movs	r3, #2
 8001652:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001656:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800165a:	fa93 f3a3 	rbit	r3, r3
 800165e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001662:	4b68      	ldr	r3, [pc, #416]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	2202      	movs	r2, #2
 8001668:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800166c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001670:	fa92 f2a2 	rbit	r2, r2
 8001674:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001678:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800167c:	fab2 f282 	clz	r2, r2
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	f042 0220 	orr.w	r2, r2, #32
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	f002 021f 	and.w	r2, r2, #31
 800168c:	2101      	movs	r1, #1
 800168e:	fa01 f202 	lsl.w	r2, r1, r2
 8001692:	4013      	ands	r3, r2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0af      	beq.n	80015f8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001698:	4b5a      	ldr	r3, [pc, #360]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	21f8      	movs	r1, #248	; 0xf8
 80016a8:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ac:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80016b0:	fa91 f1a1 	rbit	r1, r1
 80016b4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80016b8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80016bc:	fab1 f181 	clz	r1, r1
 80016c0:	b2c9      	uxtb	r1, r1
 80016c2:	408b      	lsls	r3, r1
 80016c4:	494f      	ldr	r1, [pc, #316]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	600b      	str	r3, [r1, #0]
 80016ca:	e06a      	b.n	80017a2 <HAL_RCC_OscConfig+0x5da>
 80016cc:	2301      	movs	r3, #1
 80016ce:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80016d6:	fa93 f3a3 	rbit	r3, r3
 80016da:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80016de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	461a      	mov	r2, r3
 80016f4:	2300      	movs	r3, #0
 80016f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fa40 	bl	8000b7c <HAL_GetTick>
 80016fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001700:	e00a      	b.n	8001718 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001702:	f7ff fa3b 	bl	8000b7c <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d902      	bls.n	8001718 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	f000 bc66 	b.w	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001718:	2302      	movs	r3, #2
 800171a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001722:	fa93 f3a3 	rbit	r3, r3
 8001726:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800172a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800172e:	fab3 f383 	clz	r3, r3
 8001732:	b2db      	uxtb	r3, r3
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	b2db      	uxtb	r3, r3
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b01      	cmp	r3, #1
 8001740:	d102      	bne.n	8001748 <HAL_RCC_OscConfig+0x580>
 8001742:	4b30      	ldr	r3, [pc, #192]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	e013      	b.n	8001770 <HAL_RCC_OscConfig+0x5a8>
 8001748:	2302      	movs	r3, #2
 800174a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001752:	fa93 f3a3 	rbit	r3, r3
 8001756:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800175a:	2302      	movs	r3, #2
 800175c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001760:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001764:	fa93 f3a3 	rbit	r3, r3
 8001768:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <HAL_RCC_OscConfig+0x63c>)
 800176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001770:	2202      	movs	r2, #2
 8001772:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001776:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800177a:	fa92 f2a2 	rbit	r2, r2
 800177e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001782:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001786:	fab2 f282 	clz	r2, r2
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	f042 0220 	orr.w	r2, r2, #32
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	f002 021f 	and.w	r2, r2, #31
 8001796:	2101      	movs	r1, #1
 8001798:	fa01 f202 	lsl.w	r2, r1, r2
 800179c:	4013      	ands	r3, r2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1af      	bne.n	8001702 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f000 80da 	beq.w	8001966 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d069      	beq.n	8001890 <HAL_RCC_OscConfig+0x6c8>
 80017bc:	2301      	movs	r3, #1
 80017be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017c6:	fa93 f3a3 	rbit	r3, r3
 80017ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80017ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d2:	fab3 f383 	clz	r3, r3
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_RCC_OscConfig+0x640>)
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	461a      	mov	r2, r3
 80017e2:	2301      	movs	r3, #1
 80017e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e6:	f7ff f9c9 	bl	8000b7c <HAL_GetTick>
 80017ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ee:	e00d      	b.n	800180c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f0:	f7ff f9c4 	bl	8000b7c <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d905      	bls.n	800180c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e3ef      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001804:	40021000 	.word	0x40021000
 8001808:	10908120 	.word	0x10908120
 800180c:	2302      	movs	r3, #2
 800180e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001816:	fa93 f2a3 	rbit	r2, r3
 800181a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001824:	2202      	movs	r2, #2
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	fa93 f2a3 	rbit	r2, r3
 8001832:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800183c:	2202      	movs	r2, #2
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	fa93 f2a3 	rbit	r2, r3
 800184a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800184e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001850:	4ba4      	ldr	r3, [pc, #656]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001854:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001858:	2102      	movs	r1, #2
 800185a:	6019      	str	r1, [r3, #0]
 800185c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	fa93 f1a3 	rbit	r1, r3
 8001866:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800186a:	6019      	str	r1, [r3, #0]
  return result;
 800186c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	fab3 f383 	clz	r3, r3
 8001876:	b2db      	uxtb	r3, r3
 8001878:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800187c:	b2db      	uxtb	r3, r3
 800187e:	f003 031f 	and.w	r3, r3, #31
 8001882:	2101      	movs	r1, #1
 8001884:	fa01 f303 	lsl.w	r3, r1, r3
 8001888:	4013      	ands	r3, r2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0b0      	beq.n	80017f0 <HAL_RCC_OscConfig+0x628>
 800188e:	e06a      	b.n	8001966 <HAL_RCC_OscConfig+0x79e>
 8001890:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001894:	2201      	movs	r2, #1
 8001896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	fa93 f2a3 	rbit	r2, r3
 80018a2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018a6:	601a      	str	r2, [r3, #0]
  return result;
 80018a8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ae:	fab3 f383 	clz	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b8c      	ldr	r3, [pc, #560]	; (8001ae8 <HAL_RCC_OscConfig+0x920>)
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	461a      	mov	r2, r3
 80018be:	2300      	movs	r3, #0
 80018c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c2:	f7ff f95b 	bl	8000b7c <HAL_GetTick>
 80018c6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ca:	e009      	b.n	80018e0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018cc:	f7ff f956 	bl	8000b7c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e381      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 80018e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80018e4:	2202      	movs	r2, #2
 80018e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	fa93 f2a3 	rbit	r2, r3
 80018f2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80018fc:	2202      	movs	r2, #2
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	fa93 f2a3 	rbit	r2, r3
 800190a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001914:	2202      	movs	r2, #2
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	fa93 f2a3 	rbit	r2, r3
 8001922:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001926:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001928:	4b6e      	ldr	r3, [pc, #440]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 800192a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800192c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001930:	2102      	movs	r1, #2
 8001932:	6019      	str	r1, [r3, #0]
 8001934:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	fa93 f1a3 	rbit	r1, r3
 800193e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001942:	6019      	str	r1, [r3, #0]
  return result;
 8001944:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	fab3 f383 	clz	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001954:	b2db      	uxtb	r3, r3
 8001956:	f003 031f 	and.w	r3, r3, #31
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	4013      	ands	r3, r2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1b2      	bne.n	80018cc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 8157 	beq.w	8001c24 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800197c:	4b59      	ldr	r3, [pc, #356]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d112      	bne.n	80019ae <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001988:	4b56      	ldr	r3, [pc, #344]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	4a55      	ldr	r2, [pc, #340]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 800198e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001992:	61d3      	str	r3, [r2, #28]
 8001994:	4b53      	ldr	r3, [pc, #332]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001996:	69db      	ldr	r3, [r3, #28]
 8001998:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80019a8:	2301      	movs	r3, #1
 80019aa:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ae:	4b4f      	ldr	r3, [pc, #316]	; (8001aec <HAL_RCC_OscConfig+0x924>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d11a      	bne.n	80019f0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ba:	4b4c      	ldr	r3, [pc, #304]	; (8001aec <HAL_RCC_OscConfig+0x924>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a4b      	ldr	r2, [pc, #300]	; (8001aec <HAL_RCC_OscConfig+0x924>)
 80019c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c6:	f7ff f8d9 	bl	8000b7c <HAL_GetTick>
 80019ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ce:	e009      	b.n	80019e4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d0:	f7ff f8d4 	bl	8000b7c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b64      	cmp	r3, #100	; 0x64
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e2ff      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e4:	4b41      	ldr	r3, [pc, #260]	; (8001aec <HAL_RCC_OscConfig+0x924>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0ef      	beq.n	80019d0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d106      	bne.n	8001a08 <HAL_RCC_OscConfig+0x840>
 80019fa:	4b3a      	ldr	r3, [pc, #232]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	4a39      	ldr	r2, [pc, #228]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6213      	str	r3, [r2, #32]
 8001a06:	e02f      	b.n	8001a68 <HAL_RCC_OscConfig+0x8a0>
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10c      	bne.n	8001a2c <HAL_RCC_OscConfig+0x864>
 8001a12:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4a33      	ldr	r2, [pc, #204]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a18:	f023 0301 	bic.w	r3, r3, #1
 8001a1c:	6213      	str	r3, [r2, #32]
 8001a1e:	4b31      	ldr	r3, [pc, #196]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a20:	6a1b      	ldr	r3, [r3, #32]
 8001a22:	4a30      	ldr	r2, [pc, #192]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a24:	f023 0304 	bic.w	r3, r3, #4
 8001a28:	6213      	str	r3, [r2, #32]
 8001a2a:	e01d      	b.n	8001a68 <HAL_RCC_OscConfig+0x8a0>
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d10c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x888>
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	4a2a      	ldr	r2, [pc, #168]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6213      	str	r3, [r2, #32]
 8001a42:	4b28      	ldr	r3, [pc, #160]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4a27      	ldr	r2, [pc, #156]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6213      	str	r3, [r2, #32]
 8001a4e:	e00b      	b.n	8001a68 <HAL_RCC_OscConfig+0x8a0>
 8001a50:	4b24      	ldr	r3, [pc, #144]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4a23      	ldr	r2, [pc, #140]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a56:	f023 0301 	bic.w	r3, r3, #1
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4b21      	ldr	r3, [pc, #132]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4a20      	ldr	r2, [pc, #128]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001a62:	f023 0304 	bic.w	r3, r3, #4
 8001a66:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d06a      	beq.n	8001b48 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a72:	f7ff f883 	bl	8000b7c <HAL_GetTick>
 8001a76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7a:	e00b      	b.n	8001a94 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a7c:	f7ff f87e 	bl	8000b7c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e2a7      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001a94:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a98:	2202      	movs	r2, #2
 8001a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	fa93 f2a3 	rbit	r2, r3
 8001aa6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	fa93 f2a3 	rbit	r2, r3
 8001abe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ac2:	601a      	str	r2, [r3, #0]
  return result;
 8001ac4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ac8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aca:	fab3 f383 	clz	r3, r3
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	095b      	lsrs	r3, r3, #5
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	f043 0302 	orr.w	r3, r3, #2
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d108      	bne.n	8001af0 <HAL_RCC_OscConfig+0x928>
 8001ade:	4b01      	ldr	r3, [pc, #4]	; (8001ae4 <HAL_RCC_OscConfig+0x91c>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	e013      	b.n	8001b0c <HAL_RCC_OscConfig+0x944>
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	10908120 	.word	0x10908120
 8001aec:	40007000 	.word	0x40007000
 8001af0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001af4:	2202      	movs	r2, #2
 8001af6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	fa93 f2a3 	rbit	r2, r3
 8001b02:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	4bc0      	ldr	r3, [pc, #768]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001b10:	2102      	movs	r1, #2
 8001b12:	6011      	str	r1, [r2, #0]
 8001b14:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	fa92 f1a2 	rbit	r1, r2
 8001b1e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b22:	6011      	str	r1, [r2, #0]
  return result;
 8001b24:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	fab2 f282 	clz	r2, r2
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	f002 021f 	and.w	r2, r2, #31
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d09a      	beq.n	8001a7c <HAL_RCC_OscConfig+0x8b4>
 8001b46:	e063      	b.n	8001c10 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b48:	f7ff f818 	bl	8000b7c <HAL_GetTick>
 8001b4c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b50:	e00b      	b.n	8001b6a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b52:	f7ff f813 	bl	8000b7c <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e23c      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001b6a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b6e:	2202      	movs	r2, #2
 8001b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	fa93 f2a3 	rbit	r2, r3
 8001b7c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b86:	2202      	movs	r2, #2
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	fa93 f2a3 	rbit	r2, r3
 8001b94:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b98:	601a      	str	r2, [r3, #0]
  return result;
 8001b9a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b9e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	095b      	lsrs	r3, r3, #5
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f043 0302 	orr.w	r3, r3, #2
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d102      	bne.n	8001bba <HAL_RCC_OscConfig+0x9f2>
 8001bb4:	4b95      	ldr	r3, [pc, #596]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	e00d      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa0e>
 8001bba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	fa93 f2a3 	rbit	r2, r3
 8001bcc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	4b8e      	ldr	r3, [pc, #568]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001bda:	2102      	movs	r1, #2
 8001bdc:	6011      	str	r1, [r2, #0]
 8001bde:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	fa92 f1a2 	rbit	r1, r2
 8001be8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001bec:	6011      	str	r1, [r2, #0]
  return result;
 8001bee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	fab2 f282 	clz	r2, r2
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	f002 021f 	and.w	r2, r2, #31
 8001c04:	2101      	movs	r1, #1
 8001c06:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1a0      	bne.n	8001b52 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c10:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d105      	bne.n	8001c24 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c18:	4b7c      	ldr	r3, [pc, #496]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	4a7b      	ldr	r2, [pc, #492]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c22:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 81d9 	beq.w	8001fe2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c30:	4b76      	ldr	r3, [pc, #472]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b08      	cmp	r3, #8
 8001c3a:	f000 81a6 	beq.w	8001f8a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	f040 811e 	bne.w	8001e86 <HAL_RCC_OscConfig+0xcbe>
 8001c4a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001c4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c54:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	fa93 f2a3 	rbit	r2, r3
 8001c5e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001c62:	601a      	str	r2, [r3, #0]
  return result;
 8001c64:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001c68:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6a:	fab3 f383 	clz	r3, r3
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7fe ff7c 	bl	8000b7c <HAL_GetTick>
 8001c84:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c88:	e009      	b.n	8001c9e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c8a:	f7fe ff77 	bl	8000b7c <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e1a2      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001c9e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001ca2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ca6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	fa93 f2a3 	rbit	r2, r3
 8001cb2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001cb6:	601a      	str	r2, [r3, #0]
  return result;
 8001cb8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001cbc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	095b      	lsrs	r3, r3, #5
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d102      	bne.n	8001cd8 <HAL_RCC_OscConfig+0xb10>
 8001cd2:	4b4e      	ldr	r3, [pc, #312]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	e01b      	b.n	8001d10 <HAL_RCC_OscConfig+0xb48>
 8001cd8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001cdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ce0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	fa93 f2a3 	rbit	r2, r3
 8001cec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001cf6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	fa93 f2a3 	rbit	r2, r3
 8001d06:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	4b3f      	ldr	r3, [pc, #252]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d10:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001d14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d18:	6011      	str	r1, [r2, #0]
 8001d1a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	fa92 f1a2 	rbit	r1, r2
 8001d24:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d28:	6011      	str	r1, [r2, #0]
  return result;
 8001d2a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d2e:	6812      	ldr	r2, [r2, #0]
 8001d30:	fab2 f282 	clz	r2, r2
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	f042 0220 	orr.w	r2, r2, #32
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	f002 021f 	and.w	r2, r2, #31
 8001d40:	2101      	movs	r1, #1
 8001d42:	fa01 f202 	lsl.w	r2, r1, r2
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d19e      	bne.n	8001c8a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d4c:	4b2f      	ldr	r3, [pc, #188]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d50:	f023 020f 	bic.w	r2, r3, #15
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5a:	492c      	ldr	r1, [pc, #176]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001d60:	4b2a      	ldr	r3, [pc, #168]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6a19      	ldr	r1, [r3, #32]
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	430b      	orrs	r3, r1
 8001d76:	4925      	ldr	r1, [pc, #148]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	604b      	str	r3, [r1, #4]
 8001d7c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f2a3 	rbit	r2, r3
 8001d90:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d94:	601a      	str	r2, [r3, #0]
  return result;
 8001d96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d9a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001da6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	461a      	mov	r2, r3
 8001dae:	2301      	movs	r3, #1
 8001db0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db2:	f7fe fee3 	bl	8000b7c <HAL_GetTick>
 8001db6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dba:	e009      	b.n	8001dd0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7fe fede 	bl	8000b7c <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e109      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001dd0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dda:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	fa93 f2a3 	rbit	r2, r3
 8001de4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001de8:	601a      	str	r2, [r3, #0]
  return result;
 8001dea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001dee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df0:	fab3 f383 	clz	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d105      	bne.n	8001e10 <HAL_RCC_OscConfig+0xc48>
 8001e04:	4b01      	ldr	r3, [pc, #4]	; (8001e0c <HAL_RCC_OscConfig+0xc44>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	e01e      	b.n	8001e48 <HAL_RCC_OscConfig+0xc80>
 8001e0a:	bf00      	nop
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	fa93 f2a3 	rbit	r2, r3
 8001e24:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	fa93 f2a3 	rbit	r2, r3
 8001e3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	4b6a      	ldr	r3, [pc, #424]	; (8001ff0 <HAL_RCC_OscConfig+0xe28>)
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001e4c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e50:	6011      	str	r1, [r2, #0]
 8001e52:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	fa92 f1a2 	rbit	r1, r2
 8001e5c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e60:	6011      	str	r1, [r2, #0]
  return result;
 8001e62:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	fab2 f282 	clz	r2, r2
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	f042 0220 	orr.w	r2, r2, #32
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	f002 021f 	and.w	r2, r2, #31
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d09b      	beq.n	8001dbc <HAL_RCC_OscConfig+0xbf4>
 8001e84:	e0ad      	b.n	8001fe2 <HAL_RCC_OscConfig+0xe1a>
 8001e86:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	fa93 f2a3 	rbit	r2, r3
 8001e9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e9e:	601a      	str	r2, [r3, #0]
  return result;
 8001ea0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ea4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001eb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	2300      	movs	r3, #0
 8001eba:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebc:	f7fe fe5e 	bl	8000b7c <HAL_GetTick>
 8001ec0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec4:	e009      	b.n	8001eda <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec6:	f7fe fe59 	bl	8000b7c <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e084      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
 8001eda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ede:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ee2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	fa93 f2a3 	rbit	r2, r3
 8001eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ef2:	601a      	str	r2, [r3, #0]
  return result;
 8001ef4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ef8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efa:	fab3 f383 	clz	r3, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	095b      	lsrs	r3, r3, #5
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d102      	bne.n	8001f14 <HAL_RCC_OscConfig+0xd4c>
 8001f0e:	4b38      	ldr	r3, [pc, #224]	; (8001ff0 <HAL_RCC_OscConfig+0xe28>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	e01b      	b.n	8001f4c <HAL_RCC_OscConfig+0xd84>
 8001f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	fa93 f2a3 	rbit	r2, r3
 8001f28:	f107 0320 	add.w	r3, r7, #32
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	f107 031c 	add.w	r3, r7, #28
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	fa93 f2a3 	rbit	r2, r3
 8001f42:	f107 0318 	add.w	r3, r7, #24
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	4b29      	ldr	r3, [pc, #164]	; (8001ff0 <HAL_RCC_OscConfig+0xe28>)
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	f107 0214 	add.w	r2, r7, #20
 8001f50:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f54:	6011      	str	r1, [r2, #0]
 8001f56:	f107 0214 	add.w	r2, r7, #20
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	fa92 f1a2 	rbit	r1, r2
 8001f60:	f107 0210 	add.w	r2, r7, #16
 8001f64:	6011      	str	r1, [r2, #0]
  return result;
 8001f66:	f107 0210 	add.w	r2, r7, #16
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	fab2 f282 	clz	r2, r2
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	f042 0220 	orr.w	r2, r2, #32
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	f002 021f 	and.w	r2, r2, #31
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f82:	4013      	ands	r3, r2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d19e      	bne.n	8001ec6 <HAL_RCC_OscConfig+0xcfe>
 8001f88:	e02b      	b.n	8001fe2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f8a:	1d3b      	adds	r3, r7, #4
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e025      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f98:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <HAL_RCC_OscConfig+0xe28>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001fa0:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <HAL_RCC_OscConfig+0xe28>)
 8001fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fa8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fac:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d111      	bne.n	8001fde <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001fba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fc2:	1d3b      	adds	r3, r7, #4
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d108      	bne.n	8001fde <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001fcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fd0:	f003 020f 	and.w	r2, r3, #15
 8001fd4:	1d3b      	adds	r3, r7, #4
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000

08001ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b09e      	sub	sp, #120	; 0x78
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e162      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800200c:	4b90      	ldr	r3, [pc, #576]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0307 	and.w	r3, r3, #7
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	429a      	cmp	r2, r3
 8002018:	d910      	bls.n	800203c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201a:	4b8d      	ldr	r3, [pc, #564]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 0207 	bic.w	r2, r3, #7
 8002022:	498b      	ldr	r1, [pc, #556]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	4313      	orrs	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800202a:	4b89      	ldr	r3, [pc, #548]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	d001      	beq.n	800203c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e14a      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d008      	beq.n	800205a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002048:	4b82      	ldr	r3, [pc, #520]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	497f      	ldr	r1, [pc, #508]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 8002056:	4313      	orrs	r3, r2
 8002058:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 80dc 	beq.w	8002220 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d13c      	bne.n	80020ea <HAL_RCC_ClockConfig+0xf6>
 8002070:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002074:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002076:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800207e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002080:	fab3 f383 	clz	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	b2db      	uxtb	r3, r3
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b01      	cmp	r3, #1
 8002092:	d102      	bne.n	800209a <HAL_RCC_ClockConfig+0xa6>
 8002094:	4b6f      	ldr	r3, [pc, #444]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	e00f      	b.n	80020ba <HAL_RCC_ClockConfig+0xc6>
 800209a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800209e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020a2:	fa93 f3a3 	rbit	r3, r3
 80020a6:	667b      	str	r3, [r7, #100]	; 0x64
 80020a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020ac:	663b      	str	r3, [r7, #96]	; 0x60
 80020ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020b6:	4b67      	ldr	r3, [pc, #412]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020be:	65ba      	str	r2, [r7, #88]	; 0x58
 80020c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020c2:	fa92 f2a2 	rbit	r2, r2
 80020c6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80020c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80020ca:	fab2 f282 	clz	r2, r2
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	f042 0220 	orr.w	r2, r2, #32
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	f002 021f 	and.w	r2, r2, #31
 80020da:	2101      	movs	r1, #1
 80020dc:	fa01 f202 	lsl.w	r2, r1, r2
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d17b      	bne.n	80021de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e0f3      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d13c      	bne.n	800216c <HAL_RCC_ClockConfig+0x178>
 80020f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002102:	fab3 f383 	clz	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	095b      	lsrs	r3, r3, #5
 800210a:	b2db      	uxtb	r3, r3
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b01      	cmp	r3, #1
 8002114:	d102      	bne.n	800211c <HAL_RCC_ClockConfig+0x128>
 8002116:	4b4f      	ldr	r3, [pc, #316]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	e00f      	b.n	800213c <HAL_RCC_ClockConfig+0x148>
 800211c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002120:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	647b      	str	r3, [r7, #68]	; 0x44
 800212a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800212e:	643b      	str	r3, [r7, #64]	; 0x40
 8002130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002132:	fa93 f3a3 	rbit	r3, r3
 8002136:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002138:	4b46      	ldr	r3, [pc, #280]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 800213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002140:	63ba      	str	r2, [r7, #56]	; 0x38
 8002142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002144:	fa92 f2a2 	rbit	r2, r2
 8002148:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800214a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800214c:	fab2 f282 	clz	r2, r2
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	f042 0220 	orr.w	r2, r2, #32
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	f002 021f 	and.w	r2, r2, #31
 800215c:	2101      	movs	r1, #1
 800215e:	fa01 f202 	lsl.w	r2, r1, r2
 8002162:	4013      	ands	r3, r2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d13a      	bne.n	80021de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e0b2      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
 800216c:	2302      	movs	r3, #2
 800216e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217a:	fab3 f383 	clz	r3, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	095b      	lsrs	r3, r3, #5
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b01      	cmp	r3, #1
 800218c:	d102      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1a0>
 800218e:	4b31      	ldr	r3, [pc, #196]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	e00d      	b.n	80021b0 <HAL_RCC_ClockConfig+0x1bc>
 8002194:	2302      	movs	r3, #2
 8002196:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219a:	fa93 f3a3 	rbit	r3, r3
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
 80021a0:	2302      	movs	r3, #2
 80021a2:	623b      	str	r3, [r7, #32]
 80021a4:	6a3b      	ldr	r3, [r7, #32]
 80021a6:	fa93 f3a3 	rbit	r3, r3
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	4b29      	ldr	r3, [pc, #164]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	2202      	movs	r2, #2
 80021b2:	61ba      	str	r2, [r7, #24]
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	fa92 f2a2 	rbit	r2, r2
 80021ba:	617a      	str	r2, [r7, #20]
  return result;
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	fab2 f282 	clz	r2, r2
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	f042 0220 	orr.w	r2, r2, #32
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	f002 021f 	and.w	r2, r2, #31
 80021ce:	2101      	movs	r1, #1
 80021d0:	fa01 f202 	lsl.w	r2, r1, r2
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e079      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021de:	4b1d      	ldr	r3, [pc, #116]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f023 0203 	bic.w	r2, r3, #3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	491a      	ldr	r1, [pc, #104]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021f0:	f7fe fcc4 	bl	8000b7c <HAL_GetTick>
 80021f4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f6:	e00a      	b.n	800220e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f8:	f7fe fcc0 	bl	8000b7c <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f241 3288 	movw	r2, #5000	; 0x1388
 8002206:	4293      	cmp	r3, r2
 8002208:	d901      	bls.n	800220e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e061      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <HAL_RCC_ClockConfig+0x260>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 020c 	and.w	r2, r3, #12
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	429a      	cmp	r2, r3
 800221e:	d1eb      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d214      	bcs.n	8002258 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b08      	ldr	r3, [pc, #32]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 0207 	bic.w	r2, r3, #7
 8002236:	4906      	ldr	r1, [pc, #24]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <HAL_RCC_ClockConfig+0x25c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d005      	beq.n	8002258 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e040      	b.n	80022d2 <HAL_RCC_ClockConfig+0x2de>
 8002250:	40022000 	.word	0x40022000
 8002254:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002264:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <HAL_RCC_ClockConfig+0x2e8>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	491a      	ldr	r1, [pc, #104]	; (80022dc <HAL_RCC_ClockConfig+0x2e8>)
 8002272:	4313      	orrs	r3, r2
 8002274:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d009      	beq.n	8002296 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002282:	4b16      	ldr	r3, [pc, #88]	; (80022dc <HAL_RCC_ClockConfig+0x2e8>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4912      	ldr	r1, [pc, #72]	; (80022dc <HAL_RCC_ClockConfig+0x2e8>)
 8002292:	4313      	orrs	r3, r2
 8002294:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002296:	f000 f829 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 800229a:	4601      	mov	r1, r0
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <HAL_RCC_ClockConfig+0x2e8>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a4:	22f0      	movs	r2, #240	; 0xf0
 80022a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	fa92 f2a2 	rbit	r2, r2
 80022ae:	60fa      	str	r2, [r7, #12]
  return result;
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	fab2 f282 	clz	r2, r2
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	40d3      	lsrs	r3, r2
 80022ba:	4a09      	ldr	r2, [pc, #36]	; (80022e0 <HAL_RCC_ClockConfig+0x2ec>)
 80022bc:	5cd3      	ldrb	r3, [r2, r3]
 80022be:	fa21 f303 	lsr.w	r3, r1, r3
 80022c2:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <HAL_RCC_ClockConfig+0x2f0>)
 80022c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <HAL_RCC_ClockConfig+0x2f4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fe fc12 	bl	8000af4 <HAL_InitTick>
  
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3778      	adds	r7, #120	; 0x78
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000
 80022e0:	080043c0 	.word	0x080043c0
 80022e4:	20000000 	.word	0x20000000
 80022e8:	20000004 	.word	0x20000004

080022ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b08b      	sub	sp, #44	; 0x2c
 80022f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
 80022fa:	2300      	movs	r3, #0
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002302:	2300      	movs	r3, #0
 8002304:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002306:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	f003 030c 	and.w	r3, r3, #12
 8002312:	2b04      	cmp	r3, #4
 8002314:	d002      	beq.n	800231c <HAL_RCC_GetSysClockFreq+0x30>
 8002316:	2b08      	cmp	r3, #8
 8002318:	d003      	beq.n	8002322 <HAL_RCC_GetSysClockFreq+0x36>
 800231a:	e03f      	b.n	800239c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800231c:	4b25      	ldr	r3, [pc, #148]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800231e:	623b      	str	r3, [r7, #32]
      break;
 8002320:	e03f      	b.n	80023a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002328:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800232c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	fa92 f2a2 	rbit	r2, r2
 8002334:	607a      	str	r2, [r7, #4]
  return result;
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	fab2 f282 	clz	r2, r2
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	40d3      	lsrs	r3, r2
 8002340:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002342:	5cd3      	ldrb	r3, [r2, r3]
 8002344:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002346:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	220f      	movs	r2, #15
 8002350:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	fa92 f2a2 	rbit	r2, r2
 8002358:	60fa      	str	r2, [r7, #12]
  return result;
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	fab2 f282 	clz	r2, r2
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	40d3      	lsrs	r3, r2
 8002364:	4a15      	ldr	r2, [pc, #84]	; (80023bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002366:	5cd3      	ldrb	r3, [r2, r3]
 8002368:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002374:	4a0f      	ldr	r2, [pc, #60]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	fbb2 f2f3 	udiv	r2, r2, r3
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
 8002384:	e007      	b.n	8002396 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002386:	4a0b      	ldr	r2, [pc, #44]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fbb2 f2f3 	udiv	r2, r2, r3
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	fb02 f303 	mul.w	r3, r2, r3
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	623b      	str	r3, [r7, #32]
      break;
 800239a:	e002      	b.n	80023a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800239c:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800239e:	623b      	str	r3, [r7, #32]
      break;
 80023a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023a2:	6a3b      	ldr	r3, [r7, #32]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	372c      	adds	r7, #44	; 0x2c
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	40021000 	.word	0x40021000
 80023b4:	007a1200 	.word	0x007a1200
 80023b8:	080043d8 	.word	0x080043d8
 80023bc:	080043e8 	.word	0x080043e8

080023c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80023c6:	681b      	ldr	r3, [r3, #0]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	20000000 	.word	0x20000000

080023d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023de:	f7ff ffef 	bl	80023c0 <HAL_RCC_GetHCLKFreq>
 80023e2:	4601      	mov	r1, r0
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	fa92 f2a2 	rbit	r2, r2
 80023f8:	603a      	str	r2, [r7, #0]
  return result;
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	fab2 f282 	clz	r2, r2
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	40d3      	lsrs	r3, r2
 8002404:	4a04      	ldr	r2, [pc, #16]	; (8002418 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800240c:	4618      	mov	r0, r3
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	080043d0 	.word	0x080043d0

0800241c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002422:	f7ff ffcd 	bl	80023c0 <HAL_RCC_GetHCLKFreq>
 8002426:	4601      	mov	r1, r0
 8002428:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002430:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002434:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	fa92 f2a2 	rbit	r2, r2
 800243c:	603a      	str	r2, [r7, #0]
  return result;
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	fab2 f282 	clz	r2, r2
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	40d3      	lsrs	r3, r2
 8002448:	4a04      	ldr	r2, [pc, #16]	; (800245c <HAL_RCC_GetPCLK2Freq+0x40>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40021000 	.word	0x40021000
 800245c:	080043d0 	.word	0x080043d0

08002460 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b092      	sub	sp, #72	; 0x48
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 80d4 	beq.w	800262c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002484:	4b4e      	ldr	r3, [pc, #312]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002486:	69db      	ldr	r3, [r3, #28]
 8002488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10e      	bne.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002490:	4b4b      	ldr	r3, [pc, #300]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	4a4a      	ldr	r2, [pc, #296]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002496:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249a:	61d3      	str	r3, [r2, #28]
 800249c:	4b48      	ldr	r3, [pc, #288]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024a8:	2301      	movs	r3, #1
 80024aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b45      	ldr	r3, [pc, #276]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d118      	bne.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	4b42      	ldr	r3, [pc, #264]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a41      	ldr	r2, [pc, #260]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c6:	f7fe fb59 	bl	8000b7c <HAL_GetTick>
 80024ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	e008      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ce:	f7fe fb55 	bl	8000b7c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b64      	cmp	r3, #100	; 0x64
 80024da:	d901      	bls.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e1d6      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	4b38      	ldr	r3, [pc, #224]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024ec:	4b34      	ldr	r3, [pc, #208]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f000 8084 	beq.w	8002606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002506:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002508:	429a      	cmp	r2, r3
 800250a:	d07c      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800250c:	4b2c      	ldr	r3, [pc, #176]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002514:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800251a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	b2db      	uxtb	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	4b26      	ldr	r3, [pc, #152]	; (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	461a      	mov	r2, r3
 8002536:	2301      	movs	r3, #1
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800253e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002542:	fa93 f3a3 	rbit	r3, r3
 8002546:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800254a:	fab3 f383 	clz	r3, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	4b1d      	ldr	r3, [pc, #116]	; (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002554:	4413      	add	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	461a      	mov	r2, r3
 800255a:	2300      	movs	r3, #0
 800255c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800255e:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002562:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d04b      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256e:	f7fe fb05 	bl	8000b7c <HAL_GetTick>
 8002572:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002574:	e00a      	b.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002576:	f7fe fb01 	bl	8000b7c <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	f241 3288 	movw	r2, #5000	; 0x1388
 8002584:	4293      	cmp	r3, r2
 8002586:	d901      	bls.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e180      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800258c:	2302      	movs	r3, #2
 800258e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002592:	fa93 f3a3 	rbit	r3, r3
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
 8002598:	2302      	movs	r3, #2
 800259a:	623b      	str	r3, [r7, #32]
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	fa93 f3a3 	rbit	r3, r3
 80025a2:	61fb      	str	r3, [r7, #28]
  return result;
 80025a4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	095b      	lsrs	r3, r3, #5
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d108      	bne.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80025ba:	4b01      	ldr	r3, [pc, #4]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	e00d      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40007000 	.word	0x40007000
 80025c8:	10908100 	.word	0x10908100
 80025cc:	2302      	movs	r3, #2
 80025ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	4ba0      	ldr	r3, [pc, #640]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	2202      	movs	r2, #2
 80025de:	613a      	str	r2, [r7, #16]
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	fa92 f2a2 	rbit	r2, r2
 80025e6:	60fa      	str	r2, [r7, #12]
  return result;
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	fab2 f282 	clz	r2, r2
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	f002 021f 	and.w	r2, r2, #31
 80025fa:	2101      	movs	r1, #1
 80025fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002600:	4013      	ands	r3, r2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0b7      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002606:	4b95      	ldr	r3, [pc, #596]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4992      	ldr	r1, [pc, #584]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002614:	4313      	orrs	r3, r2
 8002616:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002618:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800261c:	2b01      	cmp	r3, #1
 800261e:	d105      	bne.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002620:	4b8e      	ldr	r3, [pc, #568]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	4a8d      	ldr	r2, [pc, #564]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002626:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800262a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d008      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002638:	4b88      	ldr	r3, [pc, #544]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	f023 0203 	bic.w	r2, r3, #3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	4985      	ldr	r1, [pc, #532]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d008      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002656:	4b81      	ldr	r3, [pc, #516]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	497e      	ldr	r1, [pc, #504]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002664:	4313      	orrs	r3, r2
 8002666:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b00      	cmp	r3, #0
 8002672:	d008      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002674:	4b79      	ldr	r3, [pc, #484]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002678:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	4976      	ldr	r1, [pc, #472]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002682:	4313      	orrs	r3, r2
 8002684:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	2b00      	cmp	r3, #0
 8002690:	d008      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002692:	4b72      	ldr	r3, [pc, #456]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	f023 0210 	bic.w	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	496f      	ldr	r1, [pc, #444]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80026b0:	4b6a      	ldr	r3, [pc, #424]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026bc:	4967      	ldr	r1, [pc, #412]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d008      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026ce:	4b63      	ldr	r3, [pc, #396]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f023 0220 	bic.w	r2, r3, #32
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	4960      	ldr	r1, [pc, #384]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d008      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026ec:	4b5b      	ldr	r3, [pc, #364]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	4958      	ldr	r1, [pc, #352]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d008      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800270a:	4b54      	ldr	r3, [pc, #336]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	4951      	ldr	r1, [pc, #324]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002718:	4313      	orrs	r3, r2
 800271a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002728:	4b4c      	ldr	r3, [pc, #304]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	4949      	ldr	r1, [pc, #292]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002736:	4313      	orrs	r3, r2
 8002738:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002742:	2b00      	cmp	r3, #0
 8002744:	d008      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002746:	4b45      	ldr	r3, [pc, #276]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4942      	ldr	r1, [pc, #264]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002760:	2b00      	cmp	r3, #0
 8002762:	d008      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002764:	4b3d      	ldr	r3, [pc, #244]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002768:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002770:	493a      	ldr	r1, [pc, #232]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002772:	4313      	orrs	r3, r2
 8002774:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277e:	2b00      	cmp	r3, #0
 8002780:	d008      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002782:	4b36      	ldr	r3, [pc, #216]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002786:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	4933      	ldr	r1, [pc, #204]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002790:	4313      	orrs	r3, r2
 8002792:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80027a0:	4b2e      	ldr	r3, [pc, #184]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ac:	492b      	ldr	r1, [pc, #172]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d008      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80027be:	4b27      	ldr	r3, [pc, #156]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	4924      	ldr	r1, [pc, #144]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80027dc:	4b1f      	ldr	r3, [pc, #124]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e8:	491c      	ldr	r1, [pc, #112]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80027fa:	4b18      	ldr	r3, [pc, #96]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002806:	4915      	ldr	r1, [pc, #84]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002808:	4313      	orrs	r3, r2
 800280a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002818:	4b10      	ldr	r3, [pc, #64]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002824:	490d      	ldr	r1, [pc, #52]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002826:	4313      	orrs	r3, r2
 8002828:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d008      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002842:	4906      	ldr	r1, [pc, #24]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002844:	4313      	orrs	r3, r2
 8002846:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00c      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002854:	4b01      	ldr	r3, [pc, #4]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002858:	e002      	b.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000
 8002860:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002868:	490b      	ldr	r1, [pc, #44]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800286a:	4313      	orrs	r3, r2
 800286c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800287a:	4b07      	ldr	r3, [pc, #28]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002886:	4904      	ldr	r1, [pc, #16]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002888:	4313      	orrs	r3, r2
 800288a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3748      	adds	r7, #72	; 0x48
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000

0800289c <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e083      	b.n	80029b6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7f5b      	ldrb	r3, [r3, #29]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d105      	bne.n	80028c4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f7fd ffee 	bl	80008a0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	22ca      	movs	r2, #202	; 0xca
 80028d0:	625a      	str	r2, [r3, #36]	; 0x24
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2253      	movs	r2, #83	; 0x53
 80028d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fc26 	bl	800312c <RTC_EnterInitMode>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d008      	beq.n	80028f8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	22ff      	movs	r2, #255	; 0xff
 80028ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2204      	movs	r2, #4
 80028f2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e05e      	b.n	80029b6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002906:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800290a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6899      	ldr	r1, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68d2      	ldr	r2, [r2, #12]
 8002932:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6919      	ldr	r1, [r3, #16]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	041a      	lsls	r2, r3, #16
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002956:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0320 	and.w	r3, r3, #32
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10e      	bne.n	8002984 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 fbb8 	bl	80030dc <HAL_RTC_WaitForSynchro>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d008      	beq.n	8002984 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	22ff      	movs	r2, #255	; 0xff
 8002978:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2204      	movs	r2, #4
 800297e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e018      	b.n	80029b6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002992:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	22ff      	movs	r2, #255	; 0xff
 80029ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80029b4:	2300      	movs	r3, #0
  }
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80029be:	b590      	push	{r4, r7, lr}
 80029c0:	b087      	sub	sp, #28
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	7f1b      	ldrb	r3, [r3, #28]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <HAL_RTC_SetTime+0x1c>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e0aa      	b.n	8002b30 <HAL_RTC_SetTime+0x172>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2201      	movs	r2, #1
 80029de:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2202      	movs	r2, #2
 80029e4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d126      	bne.n	8002a3a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d102      	bne.n	8002a00 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	2200      	movs	r2, #0
 80029fe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f000 fbbd 	bl	8003184 <RTC_ByteToBcd2>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	785b      	ldrb	r3, [r3, #1]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 fbb6 	bl	8003184 <RTC_ByteToBcd2>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002a1c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	789b      	ldrb	r3, [r3, #2]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fbae 	bl	8003184 <RTC_ByteToBcd2>
 8002a28:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002a2a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	78db      	ldrb	r3, [r3, #3]
 8002a32:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	e018      	b.n	8002a6c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d102      	bne.n	8002a4e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	785b      	ldrb	r3, [r3, #1]
 8002a58:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002a5a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002a60:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	78db      	ldrb	r3, [r3, #3]
 8002a66:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	22ca      	movs	r2, #202	; 0xca
 8002a72:	625a      	str	r2, [r3, #36]	; 0x24
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2253      	movs	r2, #83	; 0x53
 8002a7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f000 fb55 	bl	800312c <RTC_EnterInitMode>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00b      	beq.n	8002aa0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	22ff      	movs	r2, #255	; 0xff
 8002a8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2204      	movs	r2, #4
 8002a94:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e047      	b.n	8002b30 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002aaa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002aae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002abe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6899      	ldr	r1, [r3, #8]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ae6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0320 	and.w	r3, r3, #32
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d111      	bne.n	8002b1a <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 faf0 	bl	80030dc <HAL_RTC_WaitForSynchro>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00b      	beq.n	8002b1a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	22ff      	movs	r2, #255	; 0xff
 8002b08:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2204      	movs	r2, #4
 8002b0e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e00a      	b.n	8002b30 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	22ff      	movs	r2, #255	; 0xff
 8002b20:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2201      	movs	r2, #1
 8002b26:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
  }
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	371c      	adds	r7, #28
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd90      	pop	{r4, r7, pc}

08002b38 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002b6a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002b6e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	0c1b      	lsrs	r3, r3, #16
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	0a1b      	lsrs	r3, r3, #8
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	0c1b      	lsrs	r3, r3, #16
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d11a      	bne.n	8002bea <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 fb01 	bl	80031c0 <RTC_Bcd2ToByte>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	785b      	ldrb	r3, [r3, #1]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 faf8 	bl	80031c0 <RTC_Bcd2ToByte>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	789b      	ldrb	r3, [r3, #2]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 faef 	bl	80031c0 <RTC_Bcd2ToByte>
 8002be2:	4603      	mov	r3, r0
 8002be4:	461a      	mov	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002bf4:	b590      	push	{r4, r7, lr}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	7f1b      	ldrb	r3, [r3, #28]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_RTC_SetDate+0x1c>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e094      	b.n	8002d3a <HAL_RTC_SetDate+0x146>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2201      	movs	r2, #1
 8002c14:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10e      	bne.n	8002c40 <HAL_RTC_SetDate+0x4c>
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	785b      	ldrb	r3, [r3, #1]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	785b      	ldrb	r3, [r3, #1]
 8002c32:	f023 0310 	bic.w	r3, r3, #16
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	330a      	adds	r3, #10
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d11c      	bne.n	8002c80 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	78db      	ldrb	r3, [r3, #3]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 fa9a 	bl	8003184 <RTC_ByteToBcd2>
 8002c50:	4603      	mov	r3, r0
 8002c52:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	785b      	ldrb	r3, [r3, #1]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f000 fa93 	bl	8003184 <RTC_ByteToBcd2>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002c62:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	789b      	ldrb	r3, [r3, #2]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fa8b 	bl	8003184 <RTC_ByteToBcd2>
 8002c6e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002c70:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	e00e      	b.n	8002c9e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	78db      	ldrb	r3, [r3, #3]
 8002c84:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	785b      	ldrb	r3, [r3, #1]
 8002c8a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002c8c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002c92:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	22ca      	movs	r2, #202	; 0xca
 8002ca4:	625a      	str	r2, [r3, #36]	; 0x24
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2253      	movs	r2, #83	; 0x53
 8002cac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fa3c 	bl	800312c <RTC_EnterInitMode>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00b      	beq.n	8002cd2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	22ff      	movs	r2, #255	; 0xff
 8002cc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e033      	b.n	8002d3a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002cdc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ce0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cf0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d111      	bne.n	8002d24 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 f9eb 	bl	80030dc <HAL_RTC_WaitForSynchro>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00b      	beq.n	8002d24 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	22ff      	movs	r2, #255	; 0xff
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2204      	movs	r2, #4
 8002d18:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e00a      	b.n	8002d3a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	22ff      	movs	r2, #255	; 0xff
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002d38:	2300      	movs	r3, #0
  }
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd90      	pop	{r4, r7, pc}

08002d42 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b086      	sub	sp, #24
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002d5c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002d60:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	0c1b      	lsrs	r3, r3, #16
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	0a1b      	lsrs	r3, r3, #8
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	f003 031f 	and.w	r3, r3, #31
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	0b5b      	lsrs	r3, r3, #13
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d11a      	bne.n	8002dd6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	78db      	ldrb	r3, [r3, #3]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f000 fa0b 	bl	80031c0 <RTC_Bcd2ToByte>
 8002daa:	4603      	mov	r3, r0
 8002dac:	461a      	mov	r2, r3
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	785b      	ldrb	r3, [r3, #1]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f000 fa02 	bl	80031c0 <RTC_Bcd2ToByte>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	789b      	ldrb	r3, [r3, #2]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 f9f9 	bl	80031c0 <RTC_Bcd2ToByte>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002de0:	b590      	push	{r4, r7, lr}
 8002de2:	b089      	sub	sp, #36	; 0x24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	7f1b      	ldrb	r3, [r3, #28]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_RTC_SetAlarm_IT+0x24>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e11f      	b.n	8003044 <HAL_RTC_SetAlarm_IT+0x264>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2201      	movs	r2, #1
 8002e08:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d137      	bne.n	8002e86 <HAL_RTC_SetAlarm_IT+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d102      	bne.n	8002e2a <HAL_RTC_SetAlarm_IT+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2200      	movs	r2, #0
 8002e28:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 f9a8 	bl	8003184 <RTC_ByteToBcd2>
 8002e34:	4603      	mov	r3, r0
 8002e36:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	785b      	ldrb	r3, [r3, #1]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 f9a1 	bl	8003184 <RTC_ByteToBcd2>
 8002e42:	4603      	mov	r3, r0
 8002e44:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002e46:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	789b      	ldrb	r3, [r3, #2]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f999 	bl	8003184 <RTC_ByteToBcd2>
 8002e52:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002e54:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	78db      	ldrb	r3, [r3, #3]
 8002e5c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002e5e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 f98b 	bl	8003184 <RTC_ByteToBcd2>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002e72:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002e7a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61fb      	str	r3, [r7, #28]
 8002e84:	e023      	b.n	8002ece <HAL_RTC_SetAlarm_IT+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d102      	bne.n	8002e9a <HAL_RTC_SetAlarm_IT+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2200      	movs	r2, #0
 8002e98:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	785b      	ldrb	r3, [r3, #1]
 8002ea4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002ea6:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002eac:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	78db      	ldrb	r3, [r3, #3]
 8002eb2:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002eb4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ebc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002ebe:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002ec4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	22ca      	movs	r2, #202	; 0xca
 8002ee0:	625a      	str	r2, [r3, #36]	; 0x24
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2253      	movs	r2, #83	; 0x53
 8002ee8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ef2:	d148      	bne.n	8002f86 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f02:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002f14:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002f16:	f7fd fe31 	bl	8000b7c <HAL_GetTick>
 8002f1a:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8002f1c:	e013      	b.n	8002f46 <HAL_RTC_SetAlarm_IT+0x166>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f1e:	f7fd fe2d 	bl	8000b7c <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f2c:	d90b      	bls.n	8002f46 <HAL_RTC_SetAlarm_IT+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	22ff      	movs	r2, #255	; 0xff
 8002f34:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2203      	movs	r2, #3
 8002f3a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e07e      	b.n	8003044 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0e4      	beq.n	8002f1e <HAL_RTC_SetAlarm_IT+0x13e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69fa      	ldr	r2, [r7, #28]
 8002f5a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f72:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	e047      	b.n	8003016 <HAL_RTC_SetAlarm_IT+0x236>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f94:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002fa6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002fa8:	f7fd fde8 	bl	8000b7c <HAL_GetTick>
 8002fac:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8002fae:	e013      	b.n	8002fd8 <HAL_RTC_SetAlarm_IT+0x1f8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002fb0:	f7fd fde4 	bl	8000b7c <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fbe:	d90b      	bls.n	8002fd8 <HAL_RTC_SetAlarm_IT+0x1f8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	22ff      	movs	r2, #255	; 0xff
 8002fc6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2203      	movs	r2, #3
 8002fcc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e035      	b.n	8003044 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0e4      	beq.n	8002fb0 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	69fa      	ldr	r2, [r7, #28]
 8002fec:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003004:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003014:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <HAL_RTC_SetAlarm_IT+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a0c      	ldr	r2, [pc, #48]	; (800304c <HAL_RTC_SetAlarm_IT+0x26c>)
 800301c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003020:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003022:	4b0a      	ldr	r3, [pc, #40]	; (800304c <HAL_RTC_SetAlarm_IT+0x26c>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	4a09      	ldr	r2, [pc, #36]	; (800304c <HAL_RTC_SetAlarm_IT+0x26c>)
 8003028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800302c:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	22ff      	movs	r2, #255	; 0xff
 8003034:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2201      	movs	r2, #1
 800303a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3724      	adds	r7, #36	; 0x24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd90      	pop	{r4, r7, pc}
 800304c:	40010400 	.word	0x40010400

08003050 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d012      	beq.n	800308c <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00b      	beq.n	800308c <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7fd fb89 	bl	800078c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	b2da      	uxtb	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800308a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d012      	beq.n	80030c0 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7fd fbaf 	bl	800080c <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f462 7220 	orn	r2, r2, #640	; 0x280
 80030be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <HAL_RTC_AlarmIRQHandler+0x88>)
 80030c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030c6:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	775a      	strb	r2, [r3, #29]
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40010400 	.word	0x40010400

080030dc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68da      	ldr	r2, [r3, #12]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80030f6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80030f8:	f7fd fd40 	bl	8000b7c <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80030fe:	e009      	b.n	8003114 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003100:	f7fd fd3c 	bl	8000b7c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800310e:	d901      	bls.n	8003114 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e007      	b.n	8003124 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f003 0320 	and.w	r3, r3, #32
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0ee      	beq.n	8003100 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003142:	2b00      	cmp	r3, #0
 8003144:	d119      	bne.n	800317a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f04f 32ff 	mov.w	r2, #4294967295
 800314e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003150:	f7fd fd14 	bl	8000b7c <HAL_GetTick>
 8003154:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003156:	e009      	b.n	800316c <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003158:	f7fd fd10 	bl	8000b7c <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003166:	d901      	bls.n	800316c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e007      	b.n	800317c <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003176:	2b00      	cmp	r3, #0
 8003178:	d0ee      	beq.n	8003158 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003192:	e005      	b.n	80031a0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	3301      	adds	r3, #1
 8003198:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800319a:	79fb      	ldrb	r3, [r7, #7]
 800319c:	3b0a      	subs	r3, #10
 800319e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	2b09      	cmp	r3, #9
 80031a4:	d8f6      	bhi.n	8003194 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	b2db      	uxtb	r3, r3
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3714      	adds	r7, #20
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	461a      	mov	r2, r3
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	b2da      	uxtb	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	4413      	add	r3, r2
 80031ee:	b2db      	uxtb	r3, r3
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e040      	b.n	8003290 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fd fb6a 	bl	80008f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0201 	bic.w	r2, r2, #1
 8003238:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f8c0 	bl	80033c0 <UART_SetConfig>
 8003240:	4603      	mov	r3, r0
 8003242:	2b01      	cmp	r3, #1
 8003244:	d101      	bne.n	800324a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e022      	b.n	8003290 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa8a 	bl	800376c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003276:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0201 	orr.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 fb11 	bl	80038b0 <UART_CheckIdleState>
 800328e:	4603      	mov	r3, r0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	; 0x28
 800329c:	af02      	add	r7, sp, #8
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	603b      	str	r3, [r7, #0]
 80032a4:	4613      	mov	r3, r2
 80032a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	f040 8082 	bne.w	80033b6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d002      	beq.n	80032be <HAL_UART_Transmit+0x26>
 80032b8:	88fb      	ldrh	r3, [r7, #6]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e07a      	b.n	80033b8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <HAL_UART_Transmit+0x38>
 80032cc:	2302      	movs	r3, #2
 80032ce:	e073      	b.n	80033b8 <HAL_UART_Transmit+0x120>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2221      	movs	r2, #33	; 0x21
 80032e4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032e6:	f7fd fc49 	bl	8000b7c <HAL_GetTick>
 80032ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	88fa      	ldrh	r2, [r7, #6]
 80032f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	88fa      	ldrh	r2, [r7, #6]
 80032f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003304:	d108      	bne.n	8003318 <HAL_UART_Transmit+0x80>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d104      	bne.n	8003318 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	61bb      	str	r3, [r7, #24]
 8003316:	e003      	b.n	8003320 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800331c:	2300      	movs	r3, #0
 800331e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003328:	e02d      	b.n	8003386 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2200      	movs	r2, #0
 8003332:	2180      	movs	r1, #128	; 0x80
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fb04 	bl	8003942 <UART_WaitOnFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e039      	b.n	80033b8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10b      	bne.n	8003362 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	881a      	ldrh	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003356:	b292      	uxth	r2, r2
 8003358:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	3302      	adds	r3, #2
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	e008      	b.n	8003374 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	781a      	ldrb	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b292      	uxth	r2, r2
 800336c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	3301      	adds	r3, #1
 8003372:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1cb      	bne.n	800332a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2200      	movs	r2, #0
 800339a:	2140      	movs	r1, #64	; 0x40
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 fad0 	bl	8003942 <UART_WaitOnFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e005      	b.n	80033b8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80033b2:	2300      	movs	r3, #0
 80033b4:	e000      	b.n	80033b8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80033b6:	2302      	movs	r3, #2
  }
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3720      	adds	r7, #32
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033c8:	2300      	movs	r3, #0
 80033ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69db      	ldr	r3, [r3, #28]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4bab      	ldr	r3, [pc, #684]	; (8003698 <UART_SetConfig+0x2d8>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6812      	ldr	r2, [r2, #0]
 80033f2:	6979      	ldr	r1, [r7, #20]
 80033f4:	430b      	orrs	r3, r1
 80033f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a99      	ldr	r2, [pc, #612]	; (800369c <UART_SetConfig+0x2dc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d120      	bne.n	800347e <UART_SetConfig+0xbe>
 800343c:	4b98      	ldr	r3, [pc, #608]	; (80036a0 <UART_SetConfig+0x2e0>)
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	f003 0303 	and.w	r3, r3, #3
 8003444:	2b03      	cmp	r3, #3
 8003446:	d817      	bhi.n	8003478 <UART_SetConfig+0xb8>
 8003448:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <UART_SetConfig+0x90>)
 800344a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344e:	bf00      	nop
 8003450:	08003461 	.word	0x08003461
 8003454:	0800346d 	.word	0x0800346d
 8003458:	08003473 	.word	0x08003473
 800345c:	08003467 	.word	0x08003467
 8003460:	2301      	movs	r3, #1
 8003462:	77fb      	strb	r3, [r7, #31]
 8003464:	e0b5      	b.n	80035d2 <UART_SetConfig+0x212>
 8003466:	2302      	movs	r3, #2
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e0b2      	b.n	80035d2 <UART_SetConfig+0x212>
 800346c:	2304      	movs	r3, #4
 800346e:	77fb      	strb	r3, [r7, #31]
 8003470:	e0af      	b.n	80035d2 <UART_SetConfig+0x212>
 8003472:	2308      	movs	r3, #8
 8003474:	77fb      	strb	r3, [r7, #31]
 8003476:	e0ac      	b.n	80035d2 <UART_SetConfig+0x212>
 8003478:	2310      	movs	r3, #16
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e0a9      	b.n	80035d2 <UART_SetConfig+0x212>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a88      	ldr	r2, [pc, #544]	; (80036a4 <UART_SetConfig+0x2e4>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d124      	bne.n	80034d2 <UART_SetConfig+0x112>
 8003488:	4b85      	ldr	r3, [pc, #532]	; (80036a0 <UART_SetConfig+0x2e0>)
 800348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003490:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003494:	d011      	beq.n	80034ba <UART_SetConfig+0xfa>
 8003496:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800349a:	d817      	bhi.n	80034cc <UART_SetConfig+0x10c>
 800349c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034a0:	d011      	beq.n	80034c6 <UART_SetConfig+0x106>
 80034a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034a6:	d811      	bhi.n	80034cc <UART_SetConfig+0x10c>
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <UART_SetConfig+0xf4>
 80034ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b0:	d006      	beq.n	80034c0 <UART_SetConfig+0x100>
 80034b2:	e00b      	b.n	80034cc <UART_SetConfig+0x10c>
 80034b4:	2300      	movs	r3, #0
 80034b6:	77fb      	strb	r3, [r7, #31]
 80034b8:	e08b      	b.n	80035d2 <UART_SetConfig+0x212>
 80034ba:	2302      	movs	r3, #2
 80034bc:	77fb      	strb	r3, [r7, #31]
 80034be:	e088      	b.n	80035d2 <UART_SetConfig+0x212>
 80034c0:	2304      	movs	r3, #4
 80034c2:	77fb      	strb	r3, [r7, #31]
 80034c4:	e085      	b.n	80035d2 <UART_SetConfig+0x212>
 80034c6:	2308      	movs	r3, #8
 80034c8:	77fb      	strb	r3, [r7, #31]
 80034ca:	e082      	b.n	80035d2 <UART_SetConfig+0x212>
 80034cc:	2310      	movs	r3, #16
 80034ce:	77fb      	strb	r3, [r7, #31]
 80034d0:	e07f      	b.n	80035d2 <UART_SetConfig+0x212>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a74      	ldr	r2, [pc, #464]	; (80036a8 <UART_SetConfig+0x2e8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d124      	bne.n	8003526 <UART_SetConfig+0x166>
 80034dc:	4b70      	ldr	r3, [pc, #448]	; (80036a0 <UART_SetConfig+0x2e0>)
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80034e4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034e8:	d011      	beq.n	800350e <UART_SetConfig+0x14e>
 80034ea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034ee:	d817      	bhi.n	8003520 <UART_SetConfig+0x160>
 80034f0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034f4:	d011      	beq.n	800351a <UART_SetConfig+0x15a>
 80034f6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034fa:	d811      	bhi.n	8003520 <UART_SetConfig+0x160>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <UART_SetConfig+0x148>
 8003500:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003504:	d006      	beq.n	8003514 <UART_SetConfig+0x154>
 8003506:	e00b      	b.n	8003520 <UART_SetConfig+0x160>
 8003508:	2300      	movs	r3, #0
 800350a:	77fb      	strb	r3, [r7, #31]
 800350c:	e061      	b.n	80035d2 <UART_SetConfig+0x212>
 800350e:	2302      	movs	r3, #2
 8003510:	77fb      	strb	r3, [r7, #31]
 8003512:	e05e      	b.n	80035d2 <UART_SetConfig+0x212>
 8003514:	2304      	movs	r3, #4
 8003516:	77fb      	strb	r3, [r7, #31]
 8003518:	e05b      	b.n	80035d2 <UART_SetConfig+0x212>
 800351a:	2308      	movs	r3, #8
 800351c:	77fb      	strb	r3, [r7, #31]
 800351e:	e058      	b.n	80035d2 <UART_SetConfig+0x212>
 8003520:	2310      	movs	r3, #16
 8003522:	77fb      	strb	r3, [r7, #31]
 8003524:	e055      	b.n	80035d2 <UART_SetConfig+0x212>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a60      	ldr	r2, [pc, #384]	; (80036ac <UART_SetConfig+0x2ec>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d124      	bne.n	800357a <UART_SetConfig+0x1ba>
 8003530:	4b5b      	ldr	r3, [pc, #364]	; (80036a0 <UART_SetConfig+0x2e0>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003538:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800353c:	d011      	beq.n	8003562 <UART_SetConfig+0x1a2>
 800353e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003542:	d817      	bhi.n	8003574 <UART_SetConfig+0x1b4>
 8003544:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003548:	d011      	beq.n	800356e <UART_SetConfig+0x1ae>
 800354a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800354e:	d811      	bhi.n	8003574 <UART_SetConfig+0x1b4>
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <UART_SetConfig+0x19c>
 8003554:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003558:	d006      	beq.n	8003568 <UART_SetConfig+0x1a8>
 800355a:	e00b      	b.n	8003574 <UART_SetConfig+0x1b4>
 800355c:	2300      	movs	r3, #0
 800355e:	77fb      	strb	r3, [r7, #31]
 8003560:	e037      	b.n	80035d2 <UART_SetConfig+0x212>
 8003562:	2302      	movs	r3, #2
 8003564:	77fb      	strb	r3, [r7, #31]
 8003566:	e034      	b.n	80035d2 <UART_SetConfig+0x212>
 8003568:	2304      	movs	r3, #4
 800356a:	77fb      	strb	r3, [r7, #31]
 800356c:	e031      	b.n	80035d2 <UART_SetConfig+0x212>
 800356e:	2308      	movs	r3, #8
 8003570:	77fb      	strb	r3, [r7, #31]
 8003572:	e02e      	b.n	80035d2 <UART_SetConfig+0x212>
 8003574:	2310      	movs	r3, #16
 8003576:	77fb      	strb	r3, [r7, #31]
 8003578:	e02b      	b.n	80035d2 <UART_SetConfig+0x212>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a4c      	ldr	r2, [pc, #304]	; (80036b0 <UART_SetConfig+0x2f0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d124      	bne.n	80035ce <UART_SetConfig+0x20e>
 8003584:	4b46      	ldr	r3, [pc, #280]	; (80036a0 <UART_SetConfig+0x2e0>)
 8003586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003588:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800358c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003590:	d011      	beq.n	80035b6 <UART_SetConfig+0x1f6>
 8003592:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003596:	d817      	bhi.n	80035c8 <UART_SetConfig+0x208>
 8003598:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800359c:	d011      	beq.n	80035c2 <UART_SetConfig+0x202>
 800359e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035a2:	d811      	bhi.n	80035c8 <UART_SetConfig+0x208>
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <UART_SetConfig+0x1f0>
 80035a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035ac:	d006      	beq.n	80035bc <UART_SetConfig+0x1fc>
 80035ae:	e00b      	b.n	80035c8 <UART_SetConfig+0x208>
 80035b0:	2300      	movs	r3, #0
 80035b2:	77fb      	strb	r3, [r7, #31]
 80035b4:	e00d      	b.n	80035d2 <UART_SetConfig+0x212>
 80035b6:	2302      	movs	r3, #2
 80035b8:	77fb      	strb	r3, [r7, #31]
 80035ba:	e00a      	b.n	80035d2 <UART_SetConfig+0x212>
 80035bc:	2304      	movs	r3, #4
 80035be:	77fb      	strb	r3, [r7, #31]
 80035c0:	e007      	b.n	80035d2 <UART_SetConfig+0x212>
 80035c2:	2308      	movs	r3, #8
 80035c4:	77fb      	strb	r3, [r7, #31]
 80035c6:	e004      	b.n	80035d2 <UART_SetConfig+0x212>
 80035c8:	2310      	movs	r3, #16
 80035ca:	77fb      	strb	r3, [r7, #31]
 80035cc:	e001      	b.n	80035d2 <UART_SetConfig+0x212>
 80035ce:	2310      	movs	r3, #16
 80035d0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035da:	d16d      	bne.n	80036b8 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 80035dc:	7ffb      	ldrb	r3, [r7, #31]
 80035de:	2b08      	cmp	r3, #8
 80035e0:	d827      	bhi.n	8003632 <UART_SetConfig+0x272>
 80035e2:	a201      	add	r2, pc, #4	; (adr r2, 80035e8 <UART_SetConfig+0x228>)
 80035e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e8:	0800360d 	.word	0x0800360d
 80035ec:	08003615 	.word	0x08003615
 80035f0:	0800361d 	.word	0x0800361d
 80035f4:	08003633 	.word	0x08003633
 80035f8:	08003623 	.word	0x08003623
 80035fc:	08003633 	.word	0x08003633
 8003600:	08003633 	.word	0x08003633
 8003604:	08003633 	.word	0x08003633
 8003608:	0800362b 	.word	0x0800362b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800360c:	f7fe fee4 	bl	80023d8 <HAL_RCC_GetPCLK1Freq>
 8003610:	61b8      	str	r0, [r7, #24]
        break;
 8003612:	e013      	b.n	800363c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003614:	f7fe ff02 	bl	800241c <HAL_RCC_GetPCLK2Freq>
 8003618:	61b8      	str	r0, [r7, #24]
        break;
 800361a:	e00f      	b.n	800363c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800361c:	4b25      	ldr	r3, [pc, #148]	; (80036b4 <UART_SetConfig+0x2f4>)
 800361e:	61bb      	str	r3, [r7, #24]
        break;
 8003620:	e00c      	b.n	800363c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003622:	f7fe fe63 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 8003626:	61b8      	str	r0, [r7, #24]
        break;
 8003628:	e008      	b.n	800363c <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800362a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800362e:	61bb      	str	r3, [r7, #24]
        break;
 8003630:	e004      	b.n	800363c <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	77bb      	strb	r3, [r7, #30]
        break;
 800363a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 8086 	beq.w	8003750 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	005a      	lsls	r2, r3, #1
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	085b      	lsrs	r3, r3, #1
 800364e:	441a      	add	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	fbb2 f3f3 	udiv	r3, r2, r3
 8003658:	b29b      	uxth	r3, r3
 800365a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	2b0f      	cmp	r3, #15
 8003660:	d916      	bls.n	8003690 <UART_SetConfig+0x2d0>
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003668:	d212      	bcs.n	8003690 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	b29b      	uxth	r3, r3
 800366e:	f023 030f 	bic.w	r3, r3, #15
 8003672:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	085b      	lsrs	r3, r3, #1
 8003678:	b29b      	uxth	r3, r3
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	b29a      	uxth	r2, r3
 8003680:	89fb      	ldrh	r3, [r7, #14]
 8003682:	4313      	orrs	r3, r2
 8003684:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	89fa      	ldrh	r2, [r7, #14]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	e05f      	b.n	8003750 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	77bb      	strb	r3, [r7, #30]
 8003694:	e05c      	b.n	8003750 <UART_SetConfig+0x390>
 8003696:	bf00      	nop
 8003698:	efff69f3 	.word	0xefff69f3
 800369c:	40013800 	.word	0x40013800
 80036a0:	40021000 	.word	0x40021000
 80036a4:	40004400 	.word	0x40004400
 80036a8:	40004800 	.word	0x40004800
 80036ac:	40004c00 	.word	0x40004c00
 80036b0:	40005000 	.word	0x40005000
 80036b4:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80036b8:	7ffb      	ldrb	r3, [r7, #31]
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d827      	bhi.n	800370e <UART_SetConfig+0x34e>
 80036be:	a201      	add	r2, pc, #4	; (adr r2, 80036c4 <UART_SetConfig+0x304>)
 80036c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c4:	080036e9 	.word	0x080036e9
 80036c8:	080036f1 	.word	0x080036f1
 80036cc:	080036f9 	.word	0x080036f9
 80036d0:	0800370f 	.word	0x0800370f
 80036d4:	080036ff 	.word	0x080036ff
 80036d8:	0800370f 	.word	0x0800370f
 80036dc:	0800370f 	.word	0x0800370f
 80036e0:	0800370f 	.word	0x0800370f
 80036e4:	08003707 	.word	0x08003707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036e8:	f7fe fe76 	bl	80023d8 <HAL_RCC_GetPCLK1Freq>
 80036ec:	61b8      	str	r0, [r7, #24]
        break;
 80036ee:	e013      	b.n	8003718 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036f0:	f7fe fe94 	bl	800241c <HAL_RCC_GetPCLK2Freq>
 80036f4:	61b8      	str	r0, [r7, #24]
        break;
 80036f6:	e00f      	b.n	8003718 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036f8:	4b1b      	ldr	r3, [pc, #108]	; (8003768 <UART_SetConfig+0x3a8>)
 80036fa:	61bb      	str	r3, [r7, #24]
        break;
 80036fc:	e00c      	b.n	8003718 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036fe:	f7fe fdf5 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 8003702:	61b8      	str	r0, [r7, #24]
        break;
 8003704:	e008      	b.n	8003718 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800370a:	61bb      	str	r3, [r7, #24]
        break;
 800370c:	e004      	b.n	8003718 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	77bb      	strb	r3, [r7, #30]
        break;
 8003716:	bf00      	nop
    }

    if (pclk != 0U)
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d018      	beq.n	8003750 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	085a      	lsrs	r2, r3, #1
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	441a      	add	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003730:	b29b      	uxth	r3, r3
 8003732:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	2b0f      	cmp	r3, #15
 8003738:	d908      	bls.n	800374c <UART_SetConfig+0x38c>
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003740:	d204      	bcs.n	800374c <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	e001      	b.n	8003750 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800375c:	7fbb      	ldrb	r3, [r7, #30]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3720      	adds	r7, #32
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	007a1200 	.word	0x007a1200

0800376c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	430a      	orrs	r2, r1
 8003794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003800:	f003 0310 	and.w	r3, r3, #16
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00a      	beq.n	8003840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003848:	2b00      	cmp	r3, #0
 800384a:	d01a      	beq.n	8003882 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800386a:	d10a      	bne.n	8003882 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00a      	beq.n	80038a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	605a      	str	r2, [r3, #4]
  }
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038c0:	f7fd f95c 	bl	8000b7c <HAL_GetTick>
 80038c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d10e      	bne.n	80038f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f82d 	bl	8003942 <UART_WaitOnFlagUntilTimeout>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e023      	b.n	800393a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d10e      	bne.n	800391e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003900:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f817 	bl	8003942 <UART_WaitOnFlagUntilTimeout>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e00d      	b.n	800393a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2220      	movs	r2, #32
 8003922:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	60f8      	str	r0, [r7, #12]
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	603b      	str	r3, [r7, #0]
 800394e:	4613      	mov	r3, r2
 8003950:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003952:	e05e      	b.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395a:	d05a      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395c:	f7fd f90e 	bl	8000b7c <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	429a      	cmp	r2, r3
 800396a:	d302      	bcc.n	8003972 <UART_WaitOnFlagUntilTimeout+0x30>
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d11b      	bne.n	80039aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003980:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0201 	bic.w	r2, r2, #1
 8003990:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2220      	movs	r2, #32
 8003996:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e043      	b.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d02c      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	69db      	ldr	r3, [r3, #28]
 80039be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039c6:	d124      	bne.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80039e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2220      	movs	r2, #32
 80039fc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e00f      	b.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	bf0c      	ite	eq
 8003a22:	2301      	moveq	r3, #1
 8003a24:	2300      	movne	r3, #0
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d091      	beq.n	8003954 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <__errno>:
 8003a3c:	4b01      	ldr	r3, [pc, #4]	; (8003a44 <__errno+0x8>)
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	2000000c 	.word	0x2000000c

08003a48 <__libc_init_array>:
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	4d0d      	ldr	r5, [pc, #52]	; (8003a80 <__libc_init_array+0x38>)
 8003a4c:	4c0d      	ldr	r4, [pc, #52]	; (8003a84 <__libc_init_array+0x3c>)
 8003a4e:	1b64      	subs	r4, r4, r5
 8003a50:	10a4      	asrs	r4, r4, #2
 8003a52:	2600      	movs	r6, #0
 8003a54:	42a6      	cmp	r6, r4
 8003a56:	d109      	bne.n	8003a6c <__libc_init_array+0x24>
 8003a58:	4d0b      	ldr	r5, [pc, #44]	; (8003a88 <__libc_init_array+0x40>)
 8003a5a:	4c0c      	ldr	r4, [pc, #48]	; (8003a8c <__libc_init_array+0x44>)
 8003a5c:	f000 fc4e 	bl	80042fc <_init>
 8003a60:	1b64      	subs	r4, r4, r5
 8003a62:	10a4      	asrs	r4, r4, #2
 8003a64:	2600      	movs	r6, #0
 8003a66:	42a6      	cmp	r6, r4
 8003a68:	d105      	bne.n	8003a76 <__libc_init_array+0x2e>
 8003a6a:	bd70      	pop	{r4, r5, r6, pc}
 8003a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a70:	4798      	blx	r3
 8003a72:	3601      	adds	r6, #1
 8003a74:	e7ee      	b.n	8003a54 <__libc_init_array+0xc>
 8003a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7a:	4798      	blx	r3
 8003a7c:	3601      	adds	r6, #1
 8003a7e:	e7f2      	b.n	8003a66 <__libc_init_array+0x1e>
 8003a80:	0800442c 	.word	0x0800442c
 8003a84:	0800442c 	.word	0x0800442c
 8003a88:	0800442c 	.word	0x0800442c
 8003a8c:	08004430 	.word	0x08004430

08003a90 <memset>:
 8003a90:	4402      	add	r2, r0
 8003a92:	4603      	mov	r3, r0
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d100      	bne.n	8003a9a <memset+0xa>
 8003a98:	4770      	bx	lr
 8003a9a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a9e:	e7f9      	b.n	8003a94 <memset+0x4>

08003aa0 <siprintf>:
 8003aa0:	b40e      	push	{r1, r2, r3}
 8003aa2:	b500      	push	{lr}
 8003aa4:	b09c      	sub	sp, #112	; 0x70
 8003aa6:	ab1d      	add	r3, sp, #116	; 0x74
 8003aa8:	9002      	str	r0, [sp, #8]
 8003aaa:	9006      	str	r0, [sp, #24]
 8003aac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ab0:	4809      	ldr	r0, [pc, #36]	; (8003ad8 <siprintf+0x38>)
 8003ab2:	9107      	str	r1, [sp, #28]
 8003ab4:	9104      	str	r1, [sp, #16]
 8003ab6:	4909      	ldr	r1, [pc, #36]	; (8003adc <siprintf+0x3c>)
 8003ab8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003abc:	9105      	str	r1, [sp, #20]
 8003abe:	6800      	ldr	r0, [r0, #0]
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	a902      	add	r1, sp, #8
 8003ac4:	f000 f868 	bl	8003b98 <_svfiprintf_r>
 8003ac8:	9b02      	ldr	r3, [sp, #8]
 8003aca:	2200      	movs	r2, #0
 8003acc:	701a      	strb	r2, [r3, #0]
 8003ace:	b01c      	add	sp, #112	; 0x70
 8003ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ad4:	b003      	add	sp, #12
 8003ad6:	4770      	bx	lr
 8003ad8:	2000000c 	.word	0x2000000c
 8003adc:	ffff0208 	.word	0xffff0208

08003ae0 <__ssputs_r>:
 8003ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ae4:	688e      	ldr	r6, [r1, #8]
 8003ae6:	429e      	cmp	r6, r3
 8003ae8:	4682      	mov	sl, r0
 8003aea:	460c      	mov	r4, r1
 8003aec:	4690      	mov	r8, r2
 8003aee:	461f      	mov	r7, r3
 8003af0:	d838      	bhi.n	8003b64 <__ssputs_r+0x84>
 8003af2:	898a      	ldrh	r2, [r1, #12]
 8003af4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003af8:	d032      	beq.n	8003b60 <__ssputs_r+0x80>
 8003afa:	6825      	ldr	r5, [r4, #0]
 8003afc:	6909      	ldr	r1, [r1, #16]
 8003afe:	eba5 0901 	sub.w	r9, r5, r1
 8003b02:	6965      	ldr	r5, [r4, #20]
 8003b04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	444b      	add	r3, r9
 8003b10:	106d      	asrs	r5, r5, #1
 8003b12:	429d      	cmp	r5, r3
 8003b14:	bf38      	it	cc
 8003b16:	461d      	movcc	r5, r3
 8003b18:	0553      	lsls	r3, r2, #21
 8003b1a:	d531      	bpl.n	8003b80 <__ssputs_r+0xa0>
 8003b1c:	4629      	mov	r1, r5
 8003b1e:	f000 fb47 	bl	80041b0 <_malloc_r>
 8003b22:	4606      	mov	r6, r0
 8003b24:	b950      	cbnz	r0, 8003b3c <__ssputs_r+0x5c>
 8003b26:	230c      	movs	r3, #12
 8003b28:	f8ca 3000 	str.w	r3, [sl]
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b32:	81a3      	strh	r3, [r4, #12]
 8003b34:	f04f 30ff 	mov.w	r0, #4294967295
 8003b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b3c:	6921      	ldr	r1, [r4, #16]
 8003b3e:	464a      	mov	r2, r9
 8003b40:	f000 fabe 	bl	80040c0 <memcpy>
 8003b44:	89a3      	ldrh	r3, [r4, #12]
 8003b46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b4e:	81a3      	strh	r3, [r4, #12]
 8003b50:	6126      	str	r6, [r4, #16]
 8003b52:	6165      	str	r5, [r4, #20]
 8003b54:	444e      	add	r6, r9
 8003b56:	eba5 0509 	sub.w	r5, r5, r9
 8003b5a:	6026      	str	r6, [r4, #0]
 8003b5c:	60a5      	str	r5, [r4, #8]
 8003b5e:	463e      	mov	r6, r7
 8003b60:	42be      	cmp	r6, r7
 8003b62:	d900      	bls.n	8003b66 <__ssputs_r+0x86>
 8003b64:	463e      	mov	r6, r7
 8003b66:	4632      	mov	r2, r6
 8003b68:	6820      	ldr	r0, [r4, #0]
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	f000 fab6 	bl	80040dc <memmove>
 8003b70:	68a3      	ldr	r3, [r4, #8]
 8003b72:	6822      	ldr	r2, [r4, #0]
 8003b74:	1b9b      	subs	r3, r3, r6
 8003b76:	4432      	add	r2, r6
 8003b78:	60a3      	str	r3, [r4, #8]
 8003b7a:	6022      	str	r2, [r4, #0]
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	e7db      	b.n	8003b38 <__ssputs_r+0x58>
 8003b80:	462a      	mov	r2, r5
 8003b82:	f000 fb6f 	bl	8004264 <_realloc_r>
 8003b86:	4606      	mov	r6, r0
 8003b88:	2800      	cmp	r0, #0
 8003b8a:	d1e1      	bne.n	8003b50 <__ssputs_r+0x70>
 8003b8c:	6921      	ldr	r1, [r4, #16]
 8003b8e:	4650      	mov	r0, sl
 8003b90:	f000 fabe 	bl	8004110 <_free_r>
 8003b94:	e7c7      	b.n	8003b26 <__ssputs_r+0x46>
	...

08003b98 <_svfiprintf_r>:
 8003b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b9c:	4698      	mov	r8, r3
 8003b9e:	898b      	ldrh	r3, [r1, #12]
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	b09d      	sub	sp, #116	; 0x74
 8003ba4:	4607      	mov	r7, r0
 8003ba6:	460d      	mov	r5, r1
 8003ba8:	4614      	mov	r4, r2
 8003baa:	d50e      	bpl.n	8003bca <_svfiprintf_r+0x32>
 8003bac:	690b      	ldr	r3, [r1, #16]
 8003bae:	b963      	cbnz	r3, 8003bca <_svfiprintf_r+0x32>
 8003bb0:	2140      	movs	r1, #64	; 0x40
 8003bb2:	f000 fafd 	bl	80041b0 <_malloc_r>
 8003bb6:	6028      	str	r0, [r5, #0]
 8003bb8:	6128      	str	r0, [r5, #16]
 8003bba:	b920      	cbnz	r0, 8003bc6 <_svfiprintf_r+0x2e>
 8003bbc:	230c      	movs	r3, #12
 8003bbe:	603b      	str	r3, [r7, #0]
 8003bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc4:	e0d1      	b.n	8003d6a <_svfiprintf_r+0x1d2>
 8003bc6:	2340      	movs	r3, #64	; 0x40
 8003bc8:	616b      	str	r3, [r5, #20]
 8003bca:	2300      	movs	r3, #0
 8003bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8003bce:	2320      	movs	r3, #32
 8003bd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003bd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bd8:	2330      	movs	r3, #48	; 0x30
 8003bda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003d84 <_svfiprintf_r+0x1ec>
 8003bde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003be2:	f04f 0901 	mov.w	r9, #1
 8003be6:	4623      	mov	r3, r4
 8003be8:	469a      	mov	sl, r3
 8003bea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bee:	b10a      	cbz	r2, 8003bf4 <_svfiprintf_r+0x5c>
 8003bf0:	2a25      	cmp	r2, #37	; 0x25
 8003bf2:	d1f9      	bne.n	8003be8 <_svfiprintf_r+0x50>
 8003bf4:	ebba 0b04 	subs.w	fp, sl, r4
 8003bf8:	d00b      	beq.n	8003c12 <_svfiprintf_r+0x7a>
 8003bfa:	465b      	mov	r3, fp
 8003bfc:	4622      	mov	r2, r4
 8003bfe:	4629      	mov	r1, r5
 8003c00:	4638      	mov	r0, r7
 8003c02:	f7ff ff6d 	bl	8003ae0 <__ssputs_r>
 8003c06:	3001      	adds	r0, #1
 8003c08:	f000 80aa 	beq.w	8003d60 <_svfiprintf_r+0x1c8>
 8003c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c0e:	445a      	add	r2, fp
 8003c10:	9209      	str	r2, [sp, #36]	; 0x24
 8003c12:	f89a 3000 	ldrb.w	r3, [sl]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 80a2 	beq.w	8003d60 <_svfiprintf_r+0x1c8>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c26:	f10a 0a01 	add.w	sl, sl, #1
 8003c2a:	9304      	str	r3, [sp, #16]
 8003c2c:	9307      	str	r3, [sp, #28]
 8003c2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c32:	931a      	str	r3, [sp, #104]	; 0x68
 8003c34:	4654      	mov	r4, sl
 8003c36:	2205      	movs	r2, #5
 8003c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c3c:	4851      	ldr	r0, [pc, #324]	; (8003d84 <_svfiprintf_r+0x1ec>)
 8003c3e:	f7fc fad7 	bl	80001f0 <memchr>
 8003c42:	9a04      	ldr	r2, [sp, #16]
 8003c44:	b9d8      	cbnz	r0, 8003c7e <_svfiprintf_r+0xe6>
 8003c46:	06d0      	lsls	r0, r2, #27
 8003c48:	bf44      	itt	mi
 8003c4a:	2320      	movmi	r3, #32
 8003c4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c50:	0711      	lsls	r1, r2, #28
 8003c52:	bf44      	itt	mi
 8003c54:	232b      	movmi	r3, #43	; 0x2b
 8003c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003c5e:	2b2a      	cmp	r3, #42	; 0x2a
 8003c60:	d015      	beq.n	8003c8e <_svfiprintf_r+0xf6>
 8003c62:	9a07      	ldr	r2, [sp, #28]
 8003c64:	4654      	mov	r4, sl
 8003c66:	2000      	movs	r0, #0
 8003c68:	f04f 0c0a 	mov.w	ip, #10
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c72:	3b30      	subs	r3, #48	; 0x30
 8003c74:	2b09      	cmp	r3, #9
 8003c76:	d94e      	bls.n	8003d16 <_svfiprintf_r+0x17e>
 8003c78:	b1b0      	cbz	r0, 8003ca8 <_svfiprintf_r+0x110>
 8003c7a:	9207      	str	r2, [sp, #28]
 8003c7c:	e014      	b.n	8003ca8 <_svfiprintf_r+0x110>
 8003c7e:	eba0 0308 	sub.w	r3, r0, r8
 8003c82:	fa09 f303 	lsl.w	r3, r9, r3
 8003c86:	4313      	orrs	r3, r2
 8003c88:	9304      	str	r3, [sp, #16]
 8003c8a:	46a2      	mov	sl, r4
 8003c8c:	e7d2      	b.n	8003c34 <_svfiprintf_r+0x9c>
 8003c8e:	9b03      	ldr	r3, [sp, #12]
 8003c90:	1d19      	adds	r1, r3, #4
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	9103      	str	r1, [sp, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfbb      	ittet	lt
 8003c9a:	425b      	neglt	r3, r3
 8003c9c:	f042 0202 	orrlt.w	r2, r2, #2
 8003ca0:	9307      	strge	r3, [sp, #28]
 8003ca2:	9307      	strlt	r3, [sp, #28]
 8003ca4:	bfb8      	it	lt
 8003ca6:	9204      	strlt	r2, [sp, #16]
 8003ca8:	7823      	ldrb	r3, [r4, #0]
 8003caa:	2b2e      	cmp	r3, #46	; 0x2e
 8003cac:	d10c      	bne.n	8003cc8 <_svfiprintf_r+0x130>
 8003cae:	7863      	ldrb	r3, [r4, #1]
 8003cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8003cb2:	d135      	bne.n	8003d20 <_svfiprintf_r+0x188>
 8003cb4:	9b03      	ldr	r3, [sp, #12]
 8003cb6:	1d1a      	adds	r2, r3, #4
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	9203      	str	r2, [sp, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bfb8      	it	lt
 8003cc0:	f04f 33ff 	movlt.w	r3, #4294967295
 8003cc4:	3402      	adds	r4, #2
 8003cc6:	9305      	str	r3, [sp, #20]
 8003cc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003d94 <_svfiprintf_r+0x1fc>
 8003ccc:	7821      	ldrb	r1, [r4, #0]
 8003cce:	2203      	movs	r2, #3
 8003cd0:	4650      	mov	r0, sl
 8003cd2:	f7fc fa8d 	bl	80001f0 <memchr>
 8003cd6:	b140      	cbz	r0, 8003cea <_svfiprintf_r+0x152>
 8003cd8:	2340      	movs	r3, #64	; 0x40
 8003cda:	eba0 000a 	sub.w	r0, r0, sl
 8003cde:	fa03 f000 	lsl.w	r0, r3, r0
 8003ce2:	9b04      	ldr	r3, [sp, #16]
 8003ce4:	4303      	orrs	r3, r0
 8003ce6:	3401      	adds	r4, #1
 8003ce8:	9304      	str	r3, [sp, #16]
 8003cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cee:	4826      	ldr	r0, [pc, #152]	; (8003d88 <_svfiprintf_r+0x1f0>)
 8003cf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003cf4:	2206      	movs	r2, #6
 8003cf6:	f7fc fa7b 	bl	80001f0 <memchr>
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	d038      	beq.n	8003d70 <_svfiprintf_r+0x1d8>
 8003cfe:	4b23      	ldr	r3, [pc, #140]	; (8003d8c <_svfiprintf_r+0x1f4>)
 8003d00:	bb1b      	cbnz	r3, 8003d4a <_svfiprintf_r+0x1b2>
 8003d02:	9b03      	ldr	r3, [sp, #12]
 8003d04:	3307      	adds	r3, #7
 8003d06:	f023 0307 	bic.w	r3, r3, #7
 8003d0a:	3308      	adds	r3, #8
 8003d0c:	9303      	str	r3, [sp, #12]
 8003d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d10:	4433      	add	r3, r6
 8003d12:	9309      	str	r3, [sp, #36]	; 0x24
 8003d14:	e767      	b.n	8003be6 <_svfiprintf_r+0x4e>
 8003d16:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d1a:	460c      	mov	r4, r1
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	e7a5      	b.n	8003c6c <_svfiprintf_r+0xd4>
 8003d20:	2300      	movs	r3, #0
 8003d22:	3401      	adds	r4, #1
 8003d24:	9305      	str	r3, [sp, #20]
 8003d26:	4619      	mov	r1, r3
 8003d28:	f04f 0c0a 	mov.w	ip, #10
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d32:	3a30      	subs	r2, #48	; 0x30
 8003d34:	2a09      	cmp	r2, #9
 8003d36:	d903      	bls.n	8003d40 <_svfiprintf_r+0x1a8>
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0c5      	beq.n	8003cc8 <_svfiprintf_r+0x130>
 8003d3c:	9105      	str	r1, [sp, #20]
 8003d3e:	e7c3      	b.n	8003cc8 <_svfiprintf_r+0x130>
 8003d40:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d44:	4604      	mov	r4, r0
 8003d46:	2301      	movs	r3, #1
 8003d48:	e7f0      	b.n	8003d2c <_svfiprintf_r+0x194>
 8003d4a:	ab03      	add	r3, sp, #12
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	462a      	mov	r2, r5
 8003d50:	4b0f      	ldr	r3, [pc, #60]	; (8003d90 <_svfiprintf_r+0x1f8>)
 8003d52:	a904      	add	r1, sp, #16
 8003d54:	4638      	mov	r0, r7
 8003d56:	f3af 8000 	nop.w
 8003d5a:	1c42      	adds	r2, r0, #1
 8003d5c:	4606      	mov	r6, r0
 8003d5e:	d1d6      	bne.n	8003d0e <_svfiprintf_r+0x176>
 8003d60:	89ab      	ldrh	r3, [r5, #12]
 8003d62:	065b      	lsls	r3, r3, #25
 8003d64:	f53f af2c 	bmi.w	8003bc0 <_svfiprintf_r+0x28>
 8003d68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d6a:	b01d      	add	sp, #116	; 0x74
 8003d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d70:	ab03      	add	r3, sp, #12
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	462a      	mov	r2, r5
 8003d76:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <_svfiprintf_r+0x1f8>)
 8003d78:	a904      	add	r1, sp, #16
 8003d7a:	4638      	mov	r0, r7
 8003d7c:	f000 f87a 	bl	8003e74 <_printf_i>
 8003d80:	e7eb      	b.n	8003d5a <_svfiprintf_r+0x1c2>
 8003d82:	bf00      	nop
 8003d84:	080043f8 	.word	0x080043f8
 8003d88:	08004402 	.word	0x08004402
 8003d8c:	00000000 	.word	0x00000000
 8003d90:	08003ae1 	.word	0x08003ae1
 8003d94:	080043fe 	.word	0x080043fe

08003d98 <_printf_common>:
 8003d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d9c:	4616      	mov	r6, r2
 8003d9e:	4699      	mov	r9, r3
 8003da0:	688a      	ldr	r2, [r1, #8]
 8003da2:	690b      	ldr	r3, [r1, #16]
 8003da4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003da8:	4293      	cmp	r3, r2
 8003daa:	bfb8      	it	lt
 8003dac:	4613      	movlt	r3, r2
 8003dae:	6033      	str	r3, [r6, #0]
 8003db0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003db4:	4607      	mov	r7, r0
 8003db6:	460c      	mov	r4, r1
 8003db8:	b10a      	cbz	r2, 8003dbe <_printf_common+0x26>
 8003dba:	3301      	adds	r3, #1
 8003dbc:	6033      	str	r3, [r6, #0]
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	0699      	lsls	r1, r3, #26
 8003dc2:	bf42      	ittt	mi
 8003dc4:	6833      	ldrmi	r3, [r6, #0]
 8003dc6:	3302      	addmi	r3, #2
 8003dc8:	6033      	strmi	r3, [r6, #0]
 8003dca:	6825      	ldr	r5, [r4, #0]
 8003dcc:	f015 0506 	ands.w	r5, r5, #6
 8003dd0:	d106      	bne.n	8003de0 <_printf_common+0x48>
 8003dd2:	f104 0a19 	add.w	sl, r4, #25
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	6832      	ldr	r2, [r6, #0]
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	42ab      	cmp	r3, r5
 8003dde:	dc26      	bgt.n	8003e2e <_printf_common+0x96>
 8003de0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003de4:	1e13      	subs	r3, r2, #0
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	bf18      	it	ne
 8003dea:	2301      	movne	r3, #1
 8003dec:	0692      	lsls	r2, r2, #26
 8003dee:	d42b      	bmi.n	8003e48 <_printf_common+0xb0>
 8003df0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003df4:	4649      	mov	r1, r9
 8003df6:	4638      	mov	r0, r7
 8003df8:	47c0      	blx	r8
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	d01e      	beq.n	8003e3c <_printf_common+0xa4>
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	68e5      	ldr	r5, [r4, #12]
 8003e02:	6832      	ldr	r2, [r6, #0]
 8003e04:	f003 0306 	and.w	r3, r3, #6
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	bf08      	it	eq
 8003e0c:	1aad      	subeq	r5, r5, r2
 8003e0e:	68a3      	ldr	r3, [r4, #8]
 8003e10:	6922      	ldr	r2, [r4, #16]
 8003e12:	bf0c      	ite	eq
 8003e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e18:	2500      	movne	r5, #0
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	bfc4      	itt	gt
 8003e1e:	1a9b      	subgt	r3, r3, r2
 8003e20:	18ed      	addgt	r5, r5, r3
 8003e22:	2600      	movs	r6, #0
 8003e24:	341a      	adds	r4, #26
 8003e26:	42b5      	cmp	r5, r6
 8003e28:	d11a      	bne.n	8003e60 <_printf_common+0xc8>
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	e008      	b.n	8003e40 <_printf_common+0xa8>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	4652      	mov	r2, sl
 8003e32:	4649      	mov	r1, r9
 8003e34:	4638      	mov	r0, r7
 8003e36:	47c0      	blx	r8
 8003e38:	3001      	adds	r0, #1
 8003e3a:	d103      	bne.n	8003e44 <_printf_common+0xac>
 8003e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e44:	3501      	adds	r5, #1
 8003e46:	e7c6      	b.n	8003dd6 <_printf_common+0x3e>
 8003e48:	18e1      	adds	r1, r4, r3
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	2030      	movs	r0, #48	; 0x30
 8003e4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e52:	4422      	add	r2, r4
 8003e54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e5c:	3302      	adds	r3, #2
 8003e5e:	e7c7      	b.n	8003df0 <_printf_common+0x58>
 8003e60:	2301      	movs	r3, #1
 8003e62:	4622      	mov	r2, r4
 8003e64:	4649      	mov	r1, r9
 8003e66:	4638      	mov	r0, r7
 8003e68:	47c0      	blx	r8
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	d0e6      	beq.n	8003e3c <_printf_common+0xa4>
 8003e6e:	3601      	adds	r6, #1
 8003e70:	e7d9      	b.n	8003e26 <_printf_common+0x8e>
	...

08003e74 <_printf_i>:
 8003e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e78:	460c      	mov	r4, r1
 8003e7a:	4691      	mov	r9, r2
 8003e7c:	7e27      	ldrb	r7, [r4, #24]
 8003e7e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003e80:	2f78      	cmp	r7, #120	; 0x78
 8003e82:	4680      	mov	r8, r0
 8003e84:	469a      	mov	sl, r3
 8003e86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e8a:	d807      	bhi.n	8003e9c <_printf_i+0x28>
 8003e8c:	2f62      	cmp	r7, #98	; 0x62
 8003e8e:	d80a      	bhi.n	8003ea6 <_printf_i+0x32>
 8003e90:	2f00      	cmp	r7, #0
 8003e92:	f000 80d8 	beq.w	8004046 <_printf_i+0x1d2>
 8003e96:	2f58      	cmp	r7, #88	; 0x58
 8003e98:	f000 80a3 	beq.w	8003fe2 <_printf_i+0x16e>
 8003e9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ea0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ea4:	e03a      	b.n	8003f1c <_printf_i+0xa8>
 8003ea6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003eaa:	2b15      	cmp	r3, #21
 8003eac:	d8f6      	bhi.n	8003e9c <_printf_i+0x28>
 8003eae:	a001      	add	r0, pc, #4	; (adr r0, 8003eb4 <_printf_i+0x40>)
 8003eb0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003eb4:	08003f0d 	.word	0x08003f0d
 8003eb8:	08003f21 	.word	0x08003f21
 8003ebc:	08003e9d 	.word	0x08003e9d
 8003ec0:	08003e9d 	.word	0x08003e9d
 8003ec4:	08003e9d 	.word	0x08003e9d
 8003ec8:	08003e9d 	.word	0x08003e9d
 8003ecc:	08003f21 	.word	0x08003f21
 8003ed0:	08003e9d 	.word	0x08003e9d
 8003ed4:	08003e9d 	.word	0x08003e9d
 8003ed8:	08003e9d 	.word	0x08003e9d
 8003edc:	08003e9d 	.word	0x08003e9d
 8003ee0:	0800402d 	.word	0x0800402d
 8003ee4:	08003f51 	.word	0x08003f51
 8003ee8:	0800400f 	.word	0x0800400f
 8003eec:	08003e9d 	.word	0x08003e9d
 8003ef0:	08003e9d 	.word	0x08003e9d
 8003ef4:	0800404f 	.word	0x0800404f
 8003ef8:	08003e9d 	.word	0x08003e9d
 8003efc:	08003f51 	.word	0x08003f51
 8003f00:	08003e9d 	.word	0x08003e9d
 8003f04:	08003e9d 	.word	0x08003e9d
 8003f08:	08004017 	.word	0x08004017
 8003f0c:	680b      	ldr	r3, [r1, #0]
 8003f0e:	1d1a      	adds	r2, r3, #4
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	600a      	str	r2, [r1, #0]
 8003f14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0a3      	b.n	8004068 <_printf_i+0x1f4>
 8003f20:	6825      	ldr	r5, [r4, #0]
 8003f22:	6808      	ldr	r0, [r1, #0]
 8003f24:	062e      	lsls	r6, r5, #24
 8003f26:	f100 0304 	add.w	r3, r0, #4
 8003f2a:	d50a      	bpl.n	8003f42 <_printf_i+0xce>
 8003f2c:	6805      	ldr	r5, [r0, #0]
 8003f2e:	600b      	str	r3, [r1, #0]
 8003f30:	2d00      	cmp	r5, #0
 8003f32:	da03      	bge.n	8003f3c <_printf_i+0xc8>
 8003f34:	232d      	movs	r3, #45	; 0x2d
 8003f36:	426d      	negs	r5, r5
 8003f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f3c:	485e      	ldr	r0, [pc, #376]	; (80040b8 <_printf_i+0x244>)
 8003f3e:	230a      	movs	r3, #10
 8003f40:	e019      	b.n	8003f76 <_printf_i+0x102>
 8003f42:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f46:	6805      	ldr	r5, [r0, #0]
 8003f48:	600b      	str	r3, [r1, #0]
 8003f4a:	bf18      	it	ne
 8003f4c:	b22d      	sxthne	r5, r5
 8003f4e:	e7ef      	b.n	8003f30 <_printf_i+0xbc>
 8003f50:	680b      	ldr	r3, [r1, #0]
 8003f52:	6825      	ldr	r5, [r4, #0]
 8003f54:	1d18      	adds	r0, r3, #4
 8003f56:	6008      	str	r0, [r1, #0]
 8003f58:	0628      	lsls	r0, r5, #24
 8003f5a:	d501      	bpl.n	8003f60 <_printf_i+0xec>
 8003f5c:	681d      	ldr	r5, [r3, #0]
 8003f5e:	e002      	b.n	8003f66 <_printf_i+0xf2>
 8003f60:	0669      	lsls	r1, r5, #25
 8003f62:	d5fb      	bpl.n	8003f5c <_printf_i+0xe8>
 8003f64:	881d      	ldrh	r5, [r3, #0]
 8003f66:	4854      	ldr	r0, [pc, #336]	; (80040b8 <_printf_i+0x244>)
 8003f68:	2f6f      	cmp	r7, #111	; 0x6f
 8003f6a:	bf0c      	ite	eq
 8003f6c:	2308      	moveq	r3, #8
 8003f6e:	230a      	movne	r3, #10
 8003f70:	2100      	movs	r1, #0
 8003f72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f76:	6866      	ldr	r6, [r4, #4]
 8003f78:	60a6      	str	r6, [r4, #8]
 8003f7a:	2e00      	cmp	r6, #0
 8003f7c:	bfa2      	ittt	ge
 8003f7e:	6821      	ldrge	r1, [r4, #0]
 8003f80:	f021 0104 	bicge.w	r1, r1, #4
 8003f84:	6021      	strge	r1, [r4, #0]
 8003f86:	b90d      	cbnz	r5, 8003f8c <_printf_i+0x118>
 8003f88:	2e00      	cmp	r6, #0
 8003f8a:	d04d      	beq.n	8004028 <_printf_i+0x1b4>
 8003f8c:	4616      	mov	r6, r2
 8003f8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f92:	fb03 5711 	mls	r7, r3, r1, r5
 8003f96:	5dc7      	ldrb	r7, [r0, r7]
 8003f98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f9c:	462f      	mov	r7, r5
 8003f9e:	42bb      	cmp	r3, r7
 8003fa0:	460d      	mov	r5, r1
 8003fa2:	d9f4      	bls.n	8003f8e <_printf_i+0x11a>
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d10b      	bne.n	8003fc0 <_printf_i+0x14c>
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	07df      	lsls	r7, r3, #31
 8003fac:	d508      	bpl.n	8003fc0 <_printf_i+0x14c>
 8003fae:	6923      	ldr	r3, [r4, #16]
 8003fb0:	6861      	ldr	r1, [r4, #4]
 8003fb2:	4299      	cmp	r1, r3
 8003fb4:	bfde      	ittt	le
 8003fb6:	2330      	movle	r3, #48	; 0x30
 8003fb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fc0:	1b92      	subs	r2, r2, r6
 8003fc2:	6122      	str	r2, [r4, #16]
 8003fc4:	f8cd a000 	str.w	sl, [sp]
 8003fc8:	464b      	mov	r3, r9
 8003fca:	aa03      	add	r2, sp, #12
 8003fcc:	4621      	mov	r1, r4
 8003fce:	4640      	mov	r0, r8
 8003fd0:	f7ff fee2 	bl	8003d98 <_printf_common>
 8003fd4:	3001      	adds	r0, #1
 8003fd6:	d14c      	bne.n	8004072 <_printf_i+0x1fe>
 8003fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fdc:	b004      	add	sp, #16
 8003fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe2:	4835      	ldr	r0, [pc, #212]	; (80040b8 <_printf_i+0x244>)
 8003fe4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	680e      	ldr	r6, [r1, #0]
 8003fec:	061f      	lsls	r7, r3, #24
 8003fee:	f856 5b04 	ldr.w	r5, [r6], #4
 8003ff2:	600e      	str	r6, [r1, #0]
 8003ff4:	d514      	bpl.n	8004020 <_printf_i+0x1ac>
 8003ff6:	07d9      	lsls	r1, r3, #31
 8003ff8:	bf44      	itt	mi
 8003ffa:	f043 0320 	orrmi.w	r3, r3, #32
 8003ffe:	6023      	strmi	r3, [r4, #0]
 8004000:	b91d      	cbnz	r5, 800400a <_printf_i+0x196>
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	f023 0320 	bic.w	r3, r3, #32
 8004008:	6023      	str	r3, [r4, #0]
 800400a:	2310      	movs	r3, #16
 800400c:	e7b0      	b.n	8003f70 <_printf_i+0xfc>
 800400e:	6823      	ldr	r3, [r4, #0]
 8004010:	f043 0320 	orr.w	r3, r3, #32
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	2378      	movs	r3, #120	; 0x78
 8004018:	4828      	ldr	r0, [pc, #160]	; (80040bc <_printf_i+0x248>)
 800401a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800401e:	e7e3      	b.n	8003fe8 <_printf_i+0x174>
 8004020:	065e      	lsls	r6, r3, #25
 8004022:	bf48      	it	mi
 8004024:	b2ad      	uxthmi	r5, r5
 8004026:	e7e6      	b.n	8003ff6 <_printf_i+0x182>
 8004028:	4616      	mov	r6, r2
 800402a:	e7bb      	b.n	8003fa4 <_printf_i+0x130>
 800402c:	680b      	ldr	r3, [r1, #0]
 800402e:	6826      	ldr	r6, [r4, #0]
 8004030:	6960      	ldr	r0, [r4, #20]
 8004032:	1d1d      	adds	r5, r3, #4
 8004034:	600d      	str	r5, [r1, #0]
 8004036:	0635      	lsls	r5, r6, #24
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	d501      	bpl.n	8004040 <_printf_i+0x1cc>
 800403c:	6018      	str	r0, [r3, #0]
 800403e:	e002      	b.n	8004046 <_printf_i+0x1d2>
 8004040:	0671      	lsls	r1, r6, #25
 8004042:	d5fb      	bpl.n	800403c <_printf_i+0x1c8>
 8004044:	8018      	strh	r0, [r3, #0]
 8004046:	2300      	movs	r3, #0
 8004048:	6123      	str	r3, [r4, #16]
 800404a:	4616      	mov	r6, r2
 800404c:	e7ba      	b.n	8003fc4 <_printf_i+0x150>
 800404e:	680b      	ldr	r3, [r1, #0]
 8004050:	1d1a      	adds	r2, r3, #4
 8004052:	600a      	str	r2, [r1, #0]
 8004054:	681e      	ldr	r6, [r3, #0]
 8004056:	6862      	ldr	r2, [r4, #4]
 8004058:	2100      	movs	r1, #0
 800405a:	4630      	mov	r0, r6
 800405c:	f7fc f8c8 	bl	80001f0 <memchr>
 8004060:	b108      	cbz	r0, 8004066 <_printf_i+0x1f2>
 8004062:	1b80      	subs	r0, r0, r6
 8004064:	6060      	str	r0, [r4, #4]
 8004066:	6863      	ldr	r3, [r4, #4]
 8004068:	6123      	str	r3, [r4, #16]
 800406a:	2300      	movs	r3, #0
 800406c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004070:	e7a8      	b.n	8003fc4 <_printf_i+0x150>
 8004072:	6923      	ldr	r3, [r4, #16]
 8004074:	4632      	mov	r2, r6
 8004076:	4649      	mov	r1, r9
 8004078:	4640      	mov	r0, r8
 800407a:	47d0      	blx	sl
 800407c:	3001      	adds	r0, #1
 800407e:	d0ab      	beq.n	8003fd8 <_printf_i+0x164>
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	079b      	lsls	r3, r3, #30
 8004084:	d413      	bmi.n	80040ae <_printf_i+0x23a>
 8004086:	68e0      	ldr	r0, [r4, #12]
 8004088:	9b03      	ldr	r3, [sp, #12]
 800408a:	4298      	cmp	r0, r3
 800408c:	bfb8      	it	lt
 800408e:	4618      	movlt	r0, r3
 8004090:	e7a4      	b.n	8003fdc <_printf_i+0x168>
 8004092:	2301      	movs	r3, #1
 8004094:	4632      	mov	r2, r6
 8004096:	4649      	mov	r1, r9
 8004098:	4640      	mov	r0, r8
 800409a:	47d0      	blx	sl
 800409c:	3001      	adds	r0, #1
 800409e:	d09b      	beq.n	8003fd8 <_printf_i+0x164>
 80040a0:	3501      	adds	r5, #1
 80040a2:	68e3      	ldr	r3, [r4, #12]
 80040a4:	9903      	ldr	r1, [sp, #12]
 80040a6:	1a5b      	subs	r3, r3, r1
 80040a8:	42ab      	cmp	r3, r5
 80040aa:	dcf2      	bgt.n	8004092 <_printf_i+0x21e>
 80040ac:	e7eb      	b.n	8004086 <_printf_i+0x212>
 80040ae:	2500      	movs	r5, #0
 80040b0:	f104 0619 	add.w	r6, r4, #25
 80040b4:	e7f5      	b.n	80040a2 <_printf_i+0x22e>
 80040b6:	bf00      	nop
 80040b8:	08004409 	.word	0x08004409
 80040bc:	0800441a 	.word	0x0800441a

080040c0 <memcpy>:
 80040c0:	440a      	add	r2, r1
 80040c2:	4291      	cmp	r1, r2
 80040c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80040c8:	d100      	bne.n	80040cc <memcpy+0xc>
 80040ca:	4770      	bx	lr
 80040cc:	b510      	push	{r4, lr}
 80040ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040d6:	4291      	cmp	r1, r2
 80040d8:	d1f9      	bne.n	80040ce <memcpy+0xe>
 80040da:	bd10      	pop	{r4, pc}

080040dc <memmove>:
 80040dc:	4288      	cmp	r0, r1
 80040de:	b510      	push	{r4, lr}
 80040e0:	eb01 0402 	add.w	r4, r1, r2
 80040e4:	d902      	bls.n	80040ec <memmove+0x10>
 80040e6:	4284      	cmp	r4, r0
 80040e8:	4623      	mov	r3, r4
 80040ea:	d807      	bhi.n	80040fc <memmove+0x20>
 80040ec:	1e43      	subs	r3, r0, #1
 80040ee:	42a1      	cmp	r1, r4
 80040f0:	d008      	beq.n	8004104 <memmove+0x28>
 80040f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040fa:	e7f8      	b.n	80040ee <memmove+0x12>
 80040fc:	4402      	add	r2, r0
 80040fe:	4601      	mov	r1, r0
 8004100:	428a      	cmp	r2, r1
 8004102:	d100      	bne.n	8004106 <memmove+0x2a>
 8004104:	bd10      	pop	{r4, pc}
 8004106:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800410a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800410e:	e7f7      	b.n	8004100 <memmove+0x24>

08004110 <_free_r>:
 8004110:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004112:	2900      	cmp	r1, #0
 8004114:	d048      	beq.n	80041a8 <_free_r+0x98>
 8004116:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800411a:	9001      	str	r0, [sp, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	f1a1 0404 	sub.w	r4, r1, #4
 8004122:	bfb8      	it	lt
 8004124:	18e4      	addlt	r4, r4, r3
 8004126:	f000 f8d3 	bl	80042d0 <__malloc_lock>
 800412a:	4a20      	ldr	r2, [pc, #128]	; (80041ac <_free_r+0x9c>)
 800412c:	9801      	ldr	r0, [sp, #4]
 800412e:	6813      	ldr	r3, [r2, #0]
 8004130:	4615      	mov	r5, r2
 8004132:	b933      	cbnz	r3, 8004142 <_free_r+0x32>
 8004134:	6063      	str	r3, [r4, #4]
 8004136:	6014      	str	r4, [r2, #0]
 8004138:	b003      	add	sp, #12
 800413a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800413e:	f000 b8cd 	b.w	80042dc <__malloc_unlock>
 8004142:	42a3      	cmp	r3, r4
 8004144:	d90b      	bls.n	800415e <_free_r+0x4e>
 8004146:	6821      	ldr	r1, [r4, #0]
 8004148:	1862      	adds	r2, r4, r1
 800414a:	4293      	cmp	r3, r2
 800414c:	bf04      	itt	eq
 800414e:	681a      	ldreq	r2, [r3, #0]
 8004150:	685b      	ldreq	r3, [r3, #4]
 8004152:	6063      	str	r3, [r4, #4]
 8004154:	bf04      	itt	eq
 8004156:	1852      	addeq	r2, r2, r1
 8004158:	6022      	streq	r2, [r4, #0]
 800415a:	602c      	str	r4, [r5, #0]
 800415c:	e7ec      	b.n	8004138 <_free_r+0x28>
 800415e:	461a      	mov	r2, r3
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	b10b      	cbz	r3, 8004168 <_free_r+0x58>
 8004164:	42a3      	cmp	r3, r4
 8004166:	d9fa      	bls.n	800415e <_free_r+0x4e>
 8004168:	6811      	ldr	r1, [r2, #0]
 800416a:	1855      	adds	r5, r2, r1
 800416c:	42a5      	cmp	r5, r4
 800416e:	d10b      	bne.n	8004188 <_free_r+0x78>
 8004170:	6824      	ldr	r4, [r4, #0]
 8004172:	4421      	add	r1, r4
 8004174:	1854      	adds	r4, r2, r1
 8004176:	42a3      	cmp	r3, r4
 8004178:	6011      	str	r1, [r2, #0]
 800417a:	d1dd      	bne.n	8004138 <_free_r+0x28>
 800417c:	681c      	ldr	r4, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	6053      	str	r3, [r2, #4]
 8004182:	4421      	add	r1, r4
 8004184:	6011      	str	r1, [r2, #0]
 8004186:	e7d7      	b.n	8004138 <_free_r+0x28>
 8004188:	d902      	bls.n	8004190 <_free_r+0x80>
 800418a:	230c      	movs	r3, #12
 800418c:	6003      	str	r3, [r0, #0]
 800418e:	e7d3      	b.n	8004138 <_free_r+0x28>
 8004190:	6825      	ldr	r5, [r4, #0]
 8004192:	1961      	adds	r1, r4, r5
 8004194:	428b      	cmp	r3, r1
 8004196:	bf04      	itt	eq
 8004198:	6819      	ldreq	r1, [r3, #0]
 800419a:	685b      	ldreq	r3, [r3, #4]
 800419c:	6063      	str	r3, [r4, #4]
 800419e:	bf04      	itt	eq
 80041a0:	1949      	addeq	r1, r1, r5
 80041a2:	6021      	streq	r1, [r4, #0]
 80041a4:	6054      	str	r4, [r2, #4]
 80041a6:	e7c7      	b.n	8004138 <_free_r+0x28>
 80041a8:	b003      	add	sp, #12
 80041aa:	bd30      	pop	{r4, r5, pc}
 80041ac:	20000094 	.word	0x20000094

080041b0 <_malloc_r>:
 80041b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041b2:	1ccd      	adds	r5, r1, #3
 80041b4:	f025 0503 	bic.w	r5, r5, #3
 80041b8:	3508      	adds	r5, #8
 80041ba:	2d0c      	cmp	r5, #12
 80041bc:	bf38      	it	cc
 80041be:	250c      	movcc	r5, #12
 80041c0:	2d00      	cmp	r5, #0
 80041c2:	4606      	mov	r6, r0
 80041c4:	db01      	blt.n	80041ca <_malloc_r+0x1a>
 80041c6:	42a9      	cmp	r1, r5
 80041c8:	d903      	bls.n	80041d2 <_malloc_r+0x22>
 80041ca:	230c      	movs	r3, #12
 80041cc:	6033      	str	r3, [r6, #0]
 80041ce:	2000      	movs	r0, #0
 80041d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041d2:	f000 f87d 	bl	80042d0 <__malloc_lock>
 80041d6:	4921      	ldr	r1, [pc, #132]	; (800425c <_malloc_r+0xac>)
 80041d8:	680a      	ldr	r2, [r1, #0]
 80041da:	4614      	mov	r4, r2
 80041dc:	b99c      	cbnz	r4, 8004206 <_malloc_r+0x56>
 80041de:	4f20      	ldr	r7, [pc, #128]	; (8004260 <_malloc_r+0xb0>)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	b923      	cbnz	r3, 80041ee <_malloc_r+0x3e>
 80041e4:	4621      	mov	r1, r4
 80041e6:	4630      	mov	r0, r6
 80041e8:	f000 f862 	bl	80042b0 <_sbrk_r>
 80041ec:	6038      	str	r0, [r7, #0]
 80041ee:	4629      	mov	r1, r5
 80041f0:	4630      	mov	r0, r6
 80041f2:	f000 f85d 	bl	80042b0 <_sbrk_r>
 80041f6:	1c43      	adds	r3, r0, #1
 80041f8:	d123      	bne.n	8004242 <_malloc_r+0x92>
 80041fa:	230c      	movs	r3, #12
 80041fc:	6033      	str	r3, [r6, #0]
 80041fe:	4630      	mov	r0, r6
 8004200:	f000 f86c 	bl	80042dc <__malloc_unlock>
 8004204:	e7e3      	b.n	80041ce <_malloc_r+0x1e>
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	1b5b      	subs	r3, r3, r5
 800420a:	d417      	bmi.n	800423c <_malloc_r+0x8c>
 800420c:	2b0b      	cmp	r3, #11
 800420e:	d903      	bls.n	8004218 <_malloc_r+0x68>
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	441c      	add	r4, r3
 8004214:	6025      	str	r5, [r4, #0]
 8004216:	e004      	b.n	8004222 <_malloc_r+0x72>
 8004218:	6863      	ldr	r3, [r4, #4]
 800421a:	42a2      	cmp	r2, r4
 800421c:	bf0c      	ite	eq
 800421e:	600b      	streq	r3, [r1, #0]
 8004220:	6053      	strne	r3, [r2, #4]
 8004222:	4630      	mov	r0, r6
 8004224:	f000 f85a 	bl	80042dc <__malloc_unlock>
 8004228:	f104 000b 	add.w	r0, r4, #11
 800422c:	1d23      	adds	r3, r4, #4
 800422e:	f020 0007 	bic.w	r0, r0, #7
 8004232:	1ac2      	subs	r2, r0, r3
 8004234:	d0cc      	beq.n	80041d0 <_malloc_r+0x20>
 8004236:	1a1b      	subs	r3, r3, r0
 8004238:	50a3      	str	r3, [r4, r2]
 800423a:	e7c9      	b.n	80041d0 <_malloc_r+0x20>
 800423c:	4622      	mov	r2, r4
 800423e:	6864      	ldr	r4, [r4, #4]
 8004240:	e7cc      	b.n	80041dc <_malloc_r+0x2c>
 8004242:	1cc4      	adds	r4, r0, #3
 8004244:	f024 0403 	bic.w	r4, r4, #3
 8004248:	42a0      	cmp	r0, r4
 800424a:	d0e3      	beq.n	8004214 <_malloc_r+0x64>
 800424c:	1a21      	subs	r1, r4, r0
 800424e:	4630      	mov	r0, r6
 8004250:	f000 f82e 	bl	80042b0 <_sbrk_r>
 8004254:	3001      	adds	r0, #1
 8004256:	d1dd      	bne.n	8004214 <_malloc_r+0x64>
 8004258:	e7cf      	b.n	80041fa <_malloc_r+0x4a>
 800425a:	bf00      	nop
 800425c:	20000094 	.word	0x20000094
 8004260:	20000098 	.word	0x20000098

08004264 <_realloc_r>:
 8004264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004266:	4607      	mov	r7, r0
 8004268:	4614      	mov	r4, r2
 800426a:	460e      	mov	r6, r1
 800426c:	b921      	cbnz	r1, 8004278 <_realloc_r+0x14>
 800426e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004272:	4611      	mov	r1, r2
 8004274:	f7ff bf9c 	b.w	80041b0 <_malloc_r>
 8004278:	b922      	cbnz	r2, 8004284 <_realloc_r+0x20>
 800427a:	f7ff ff49 	bl	8004110 <_free_r>
 800427e:	4625      	mov	r5, r4
 8004280:	4628      	mov	r0, r5
 8004282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004284:	f000 f830 	bl	80042e8 <_malloc_usable_size_r>
 8004288:	42a0      	cmp	r0, r4
 800428a:	d20f      	bcs.n	80042ac <_realloc_r+0x48>
 800428c:	4621      	mov	r1, r4
 800428e:	4638      	mov	r0, r7
 8004290:	f7ff ff8e 	bl	80041b0 <_malloc_r>
 8004294:	4605      	mov	r5, r0
 8004296:	2800      	cmp	r0, #0
 8004298:	d0f2      	beq.n	8004280 <_realloc_r+0x1c>
 800429a:	4631      	mov	r1, r6
 800429c:	4622      	mov	r2, r4
 800429e:	f7ff ff0f 	bl	80040c0 <memcpy>
 80042a2:	4631      	mov	r1, r6
 80042a4:	4638      	mov	r0, r7
 80042a6:	f7ff ff33 	bl	8004110 <_free_r>
 80042aa:	e7e9      	b.n	8004280 <_realloc_r+0x1c>
 80042ac:	4635      	mov	r5, r6
 80042ae:	e7e7      	b.n	8004280 <_realloc_r+0x1c>

080042b0 <_sbrk_r>:
 80042b0:	b538      	push	{r3, r4, r5, lr}
 80042b2:	4d06      	ldr	r5, [pc, #24]	; (80042cc <_sbrk_r+0x1c>)
 80042b4:	2300      	movs	r3, #0
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7fc fb92 	bl	80009e4 <_sbrk>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d102      	bne.n	80042ca <_sbrk_r+0x1a>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	b103      	cbz	r3, 80042ca <_sbrk_r+0x1a>
 80042c8:	6023      	str	r3, [r4, #0]
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
 80042cc:	20000210 	.word	0x20000210

080042d0 <__malloc_lock>:
 80042d0:	4801      	ldr	r0, [pc, #4]	; (80042d8 <__malloc_lock+0x8>)
 80042d2:	f000 b811 	b.w	80042f8 <__retarget_lock_acquire_recursive>
 80042d6:	bf00      	nop
 80042d8:	20000218 	.word	0x20000218

080042dc <__malloc_unlock>:
 80042dc:	4801      	ldr	r0, [pc, #4]	; (80042e4 <__malloc_unlock+0x8>)
 80042de:	f000 b80c 	b.w	80042fa <__retarget_lock_release_recursive>
 80042e2:	bf00      	nop
 80042e4:	20000218 	.word	0x20000218

080042e8 <_malloc_usable_size_r>:
 80042e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042ec:	1f18      	subs	r0, r3, #4
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bfbc      	itt	lt
 80042f2:	580b      	ldrlt	r3, [r1, r0]
 80042f4:	18c0      	addlt	r0, r0, r3
 80042f6:	4770      	bx	lr

080042f8 <__retarget_lock_acquire_recursive>:
 80042f8:	4770      	bx	lr

080042fa <__retarget_lock_release_recursive>:
 80042fa:	4770      	bx	lr

080042fc <_init>:
 80042fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fe:	bf00      	nop
 8004300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004302:	bc08      	pop	{r3}
 8004304:	469e      	mov	lr, r3
 8004306:	4770      	bx	lr

08004308 <_fini>:
 8004308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800430a:	bf00      	nop
 800430c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800430e:	bc08      	pop	{r3}
 8004310:	469e      	mov	lr, r3
 8004312:	4770      	bx	lr
