{
  "creator": "Yosys 0.8 (git sha1 5706e90, i686-w64-mingw32.static-g++ 5.4.0 -Os)",
  "modules": {
    "AND3X1": {
      "attributes": {
        "top": 1,
        "src": "AND3X1.v:1"
      },
      "ports": {
        "in1": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "in2": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
        "AND2X1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 2
          },
          "attributes": {
            "src": "AND3X1.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "Y": [ 6, 7 ]
          }
        }
      },
      "netnames": {
        "in1": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "AND3X1.v:6"
          }
        },
        "in2": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "AND3X1.v:6"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "AND3X1.v:5"
          }
        }
      }
    }
  }
}
