{
  "module_name": "phy-qcom-qmp-qserdes-pll.h",
  "hash_id": "13a71ab529a3d07fcc9556ff4ce56b256bbe9f77c3686a6c752811a34efa1f14",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-pll.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_PLL_H_\n#define QCOM_PHY_QMP_QSERDES_PLL_H_\n\n \n#define QSERDES_PLL_BG_TIMER\t\t\t\t0x00c\n#define QSERDES_PLL_SSC_PER1\t\t\t\t0x01c\n#define QSERDES_PLL_SSC_PER2\t\t\t\t0x020\n#define QSERDES_PLL_SSC_STEP_SIZE1_MODE0\t\t0x024\n#define QSERDES_PLL_SSC_STEP_SIZE2_MODE0\t\t0x028\n#define QSERDES_PLL_SSC_STEP_SIZE1_MODE1\t\t0x02c\n#define QSERDES_PLL_SSC_STEP_SIZE2_MODE1\t\t0x030\n#define QSERDES_PLL_BIAS_EN_CLKBUFLR_EN\t\t\t0x03c\n#define QSERDES_PLL_CLK_ENABLE1\t\t\t\t0x040\n#define QSERDES_PLL_SYS_CLK_CTRL\t\t\t0x044\n#define QSERDES_PLL_SYSCLK_BUF_ENABLE\t\t\t0x048\n#define QSERDES_PLL_PLL_IVCO\t\t\t\t0x050\n#define QSERDES_PLL_LOCK_CMP1_MODE0\t\t\t0x054\n#define QSERDES_PLL_LOCK_CMP2_MODE0\t\t\t0x058\n#define QSERDES_PLL_LOCK_CMP1_MODE1\t\t\t0x060\n#define QSERDES_PLL_LOCK_CMP2_MODE1\t\t\t0x064\n#define QSERDES_PLL_BG_TRIM\t\t\t\t0x074\n#define QSERDES_PLL_CLK_EP_DIV_MODE0\t\t\t0x078\n#define QSERDES_PLL_CLK_EP_DIV_MODE1\t\t\t0x07c\n#define QSERDES_PLL_CP_CTRL_MODE0\t\t\t0x080\n#define QSERDES_PLL_CP_CTRL_MODE1\t\t\t0x084\n#define QSERDES_PLL_PLL_RCTRL_MODE0\t\t\t0x088\n#define QSERDES_PLL_PLL_RCTRL_MODE1\t\t\t0x08c\n#define QSERDES_PLL_PLL_CCTRL_MODE0\t\t\t0x090\n#define QSERDES_PLL_PLL_CCTRL_MODE1\t\t\t0x094\n#define QSERDES_PLL_BIAS_EN_CTRL_BY_PSM\t\t\t0x0a4\n#define QSERDES_PLL_SYSCLK_EN_SEL\t\t\t0x0a8\n#define QSERDES_PLL_RESETSM_CNTRL\t\t\t0x0b0\n#define QSERDES_PLL_LOCK_CMP_EN\t\t\t\t0x0c4\n#define QSERDES_PLL_DEC_START_MODE0\t\t\t0x0cc\n#define QSERDES_PLL_DEC_START_MODE1\t\t\t0x0d0\n#define QSERDES_PLL_DIV_FRAC_START1_MODE0\t\t0x0d8\n#define QSERDES_PLL_DIV_FRAC_START2_MODE0\t\t0x0dc\n#define QSERDES_PLL_DIV_FRAC_START3_MODE0\t\t0x0e0\n#define QSERDES_PLL_DIV_FRAC_START1_MODE1\t\t0x0e4\n#define QSERDES_PLL_DIV_FRAC_START2_MODE1\t\t0x0e8\n#define QSERDES_PLL_DIV_FRAC_START3_MODE1\t\t0x0ec\n#define QSERDES_PLL_INTEGLOOP_GAIN0_MODE0\t\t0x100\n#define QSERDES_PLL_INTEGLOOP_GAIN1_MODE0\t\t0x104\n#define QSERDES_PLL_INTEGLOOP_GAIN0_MODE1\t\t0x108\n#define QSERDES_PLL_INTEGLOOP_GAIN1_MODE1\t\t0x10c\n#define QSERDES_PLL_VCO_TUNE_MAP\t\t\t0x120\n#define QSERDES_PLL_VCO_TUNE1_MODE0\t\t\t0x124\n#define QSERDES_PLL_VCO_TUNE2_MODE0\t\t\t0x128\n#define QSERDES_PLL_VCO_TUNE1_MODE1\t\t\t0x12c\n#define QSERDES_PLL_VCO_TUNE2_MODE1\t\t\t0x130\n#define QSERDES_PLL_VCO_TUNE_TIMER1\t\t\t0x13c\n#define QSERDES_PLL_VCO_TUNE_TIMER2\t\t\t0x140\n#define QSERDES_PLL_CLK_SELECT\t\t\t\t0x16c\n#define QSERDES_PLL_HSCLK_SEL\t\t\t\t0x170\n#define QSERDES_PLL_CORECLK_DIV\t\t\t\t0x17c\n#define QSERDES_PLL_CORE_CLK_EN\t\t\t\t0x184\n#define QSERDES_PLL_CMN_CONFIG\t\t\t\t0x18c\n#define QSERDES_PLL_SVS_MODE_CLK_SEL\t\t\t0x194\n#define QSERDES_PLL_CORECLK_DIV_MODE1\t\t\t0x1b4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}