Loading plugins phase: Elapsed time ==> 0s.124ms
Initializing data phase: Elapsed time ==> 1s.825ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -d CY8C3866AXI-040 -s C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.934ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -dcpsoc3 CY8CKIT_003_RX.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -dcpsoc3 CY8CKIT_003_RX.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -dcpsoc3 -verilog CY8CKIT_003_RX.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 27 09:54:19 2012


======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   vpp
Options  :    -yv2 -q10 CY8CKIT_003_RX.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 27 09:54:19 2012

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CY8CKIT_003_RX.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -dcpsoc3 -verilog CY8CKIT_003_RX.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 27 09:54:19 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\codegentemp\CY8CKIT_003_RX.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\codegentemp\CY8CKIT_003_RX.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  CY8CKIT_003_RX.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -dcpsoc3 -verilog CY8CKIT_003_RX.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 27 09:54:20 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\codegentemp\CY8CKIT_003_RX.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\codegentemp\CY8CKIT_003_RX.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RadioController:BSPIM:mosi_after_ld\
	\RadioController:BSPIM:so_send\
	\RadioController:BSPIM:mosi_fin\
	\RadioController:BSPIM:mosi_cpha_0\
	\RadioController:BSPIM:mosi_cpha_1\
	\RadioController:BSPIM:pre_mosi\
	\RadioController:BSPIM:dpcounter_zero\
	\RadioController:BSPIM:control_7\
	\RadioController:BSPIM:control_6\
	\RadioController:BSPIM:control_5\
	\RadioController:BSPIM:control_4\
	\RadioController:BSPIM:control_3\
	\RadioController:BSPIM:control_2\
	\RadioController:BSPIM:control_1\
	\RadioController:BSPIM:control_0\
	\RadioController:Net_253\
	\RadioController:Net_274\


Deleted 17 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_Control_Reg:rst\ to \LED_Control_Reg:clk\
Aliasing tmpOE__LED_1_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_4_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_5_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_6_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__LED_7_net_0 to tmpOE__LED_0_net_0
Aliasing Net_3 to \LED_Control_Reg:clk\
Aliasing tmpOE__MISO_net_0 to tmpOE__LED_0_net_0
Aliasing zero to \LED_Control_Reg:clk\
Aliasing tmpOE__MOSI_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__LED_0_net_0
Aliasing one to tmpOE__LED_0_net_0
Aliasing \RadioController:BSPIM:pol_supprt\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:tx_status_3\ to \RadioController:BSPIM:load_rx_data\
Aliasing \RadioController:BSPIM:tx_status_6\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:tx_status_5\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:rx_status_3\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:rx_status_2\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:rx_status_1\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:rx_status_0\ to \LED_Control_Reg:clk\
Aliasing tmpOE__SS_net_0 to tmpOE__LED_0_net_0
Aliasing tmpOE__Button_net_0 to tmpOE__LED_0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LED_Control_Reg:clk\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__LED_0_net_0
Aliasing \RadioController:BSPIM:so_send_reg\\D\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:mosi_pre_reg\\D\ to \LED_Control_Reg:clk\
Aliasing \RadioController:BSPIM:dpcounter_one_reg\\D\ to \RadioController:BSPIM:load_rx_data\
Removing Rhs of wire Net_62_7[1] = \LED_Control_Reg:control_7\[23]
Removing Rhs of wire Net_62_6[3] = \LED_Control_Reg:control_6\[22]
Removing Rhs of wire Net_62_5[5] = \LED_Control_Reg:control_5\[21]
Removing Rhs of wire Net_62_4[7] = \LED_Control_Reg:control_4\[20]
Removing Rhs of wire Net_62_3[9] = \LED_Control_Reg:control_3\[19]
Removing Rhs of wire Net_62_2[11] = \LED_Control_Reg:control_2\[18]
Removing Rhs of wire Net_62_1[13] = \LED_Control_Reg:control_1\[17]
Removing Rhs of wire Net_62_0[15] = \LED_Control_Reg:control_0\[16]
Removing Lhs of wire \LED_Control_Reg:rst\[25] = \LED_Control_Reg:clk\[24]
Removing Lhs of wire tmpOE__LED_1_net_0[34] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_2_net_0[40] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_3_net_0[46] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_4_net_0[52] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_5_net_0[58] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_6_net_0[64] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__LED_7_net_0[70] = tmpOE__LED_0_net_0[28]
Removing Rhs of wire Net_3[75] = \LED_Control_Reg:clk\[24]
Removing Lhs of wire tmpOE__MISO_net_0[77] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire zero[78] = Net_3[75]
Removing Lhs of wire tmpOE__MOSI_net_0[84] = tmpOE__LED_0_net_0[28]
Removing Rhs of wire Net_23[85] = \RadioController:BSPIM:mosi_reg\[111]
Removing Lhs of wire tmpOE__SCLK_net_0[91] = tmpOE__LED_0_net_0[28]
Removing Rhs of wire \RadioController:Net_276\[97] = \RadioController:Net_239\[98]
Removing Lhs of wire one[101] = tmpOE__LED_0_net_0[28]
Removing Rhs of wire \RadioController:BSPIM:load_rx_data\[103] = \RadioController:BSPIM:dpcounter_one\[104]
Removing Lhs of wire \RadioController:BSPIM:pol_supprt\[105] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:miso_to_dp\[106] = \RadioController:Net_244\[107]
Removing Lhs of wire \RadioController:Net_244\[107] = Net_19[79]
Removing Rhs of wire \RadioController:BSPIM:tx_status_1\[133] = \RadioController:BSPIM:dpMOSI_fifo_empty\[134]
Removing Rhs of wire \RadioController:BSPIM:tx_status_2\[135] = \RadioController:BSPIM:dpMOSI_fifo_not_full\[136]
Removing Lhs of wire \RadioController:BSPIM:tx_status_3\[137] = \RadioController:BSPIM:load_rx_data\[103]
Removing Rhs of wire \RadioController:BSPIM:rx_status_4\[139] = \RadioController:BSPIM:dpMISO_fifo_full\[140]
Removing Rhs of wire \RadioController:BSPIM:rx_status_5\[141] = \RadioController:BSPIM:dpMISO_fifo_not_empty\[142]
Removing Lhs of wire \RadioController:BSPIM:tx_status_6\[144] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:tx_status_5\[145] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:rx_status_3\[146] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:rx_status_2\[147] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:rx_status_1\[148] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:rx_status_0\[149] = Net_3[75]
Removing Lhs of wire \RadioController:Net_273\[159] = Net_3[75]
Removing Lhs of wire tmpOE__SS_net_0[200] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire tmpOE__Button_net_0[206] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[212] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[213] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[214] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[215] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[216] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[217] = Net_3[75]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[218] = tmpOE__LED_0_net_0[28]
Removing Lhs of wire \RadioController:BSPIM:so_send_reg\\D\[236] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:mosi_pre_reg\\D\[242] = Net_3[75]
Removing Lhs of wire \RadioController:BSPIM:dpcounter_one_reg\\D\[244] = \RadioController:BSPIM:load_rx_data\[103]
Removing Lhs of wire \RadioController:BSPIM:mosi_from_dp_reg\\D\[245] = \RadioController:BSPIM:mosi_from_dp\[117]

------------------------------------------------------
Aliased 0 equations, 53 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_3' (cost = 0):
Net_3 <=  ('0') ;

Note:  Expanding virtual equation for '\RadioController:BSPIM:load_rx_data\' (cost = 1):
\RadioController:BSPIM:load_rx_data\ <= ((not \RadioController:BSPIM:count_4\ and not \RadioController:BSPIM:count_3\ and not \RadioController:BSPIM:count_2\ and not \RadioController:BSPIM:count_1\ and \RadioController:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj" -dcpsoc3 CY8CKIT_003_RX.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.198ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Monday, 27 August 2012 09:54:22
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Scott_Schmit\Desktop\Cypress\PSoC\PSoC3\PSoC3 Wireless\CY8CKIT_003_RX\CY8CKIT_003_RX.cydsn\CY8CKIT_003_RX.cyprj -d CY8C3866AXI-040 CY8CKIT_003_RX.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RadioController:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \RadioController:BSPIM:so_send_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\RadioController:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:so_send_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'RadioController_IntClock'. Fanout=1, Signal=\RadioController:Net_276\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RadioController:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: RadioController_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RadioController_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_25D:macrocell'
    Removed unused cell/equation 'Net_4D:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\RadioController:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_0 ,
            pad => LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_1 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_2 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_3 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_4 ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_5 ,
            pad => LED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_6 ,
            pad => LED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_157_7 ,
            pad => LED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_23 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_157_0, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_0
        );
        Output = Net_157_0 (fanout=1)

    MacroCell: Name=Net_157_1, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_1
        );
        Output = Net_157_1 (fanout=1)

    MacroCell: Name=Net_157_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_2
        );
        Output = Net_157_2 (fanout=1)

    MacroCell: Name=Net_157_3, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_3
        );
        Output = Net_157_3 (fanout=1)

    MacroCell: Name=Net_157_4, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_4
        );
        Output = Net_157_4 (fanout=1)

    MacroCell: Name=Net_157_5, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_5
        );
        Output = Net_157_5 (fanout=1)

    MacroCell: Name=Net_157_6, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_6
        );
        Output = Net_157_6 (fanout=1)

    MacroCell: Name=Net_157_7, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_7
        );
        Output = Net_157_7 (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:mosi_from_dp\
            + !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * !Net_4
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * !Net_4
            + \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * !Net_4
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\RadioController:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:cnt_enable\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
        );
        Output = \RadioController:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\RadioController:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:ld_ident\
        );
        Output = \RadioController:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\RadioController:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
        );
        Output = \RadioController:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\RadioController:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\
        );
        Output = \RadioController:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\RadioController:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:rx_status_4\
        );
        Output = \RadioController:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\RadioController:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\
            + !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:tx_status_1\
        );
        Output = \RadioController:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\RadioController:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              \RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:tx_status_1\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
        );
        Output = \RadioController:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\RadioController:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              \RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:tx_status_1\
        );
        Output = \RadioController:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\RadioController:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
        );
        Output = \RadioController:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\RadioController:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
        );
        Output = \RadioController:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RadioController:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \RadioController:Net_276\ ,
            cs_addr_2 => \RadioController:BSPIM:state_2\ ,
            cs_addr_1 => \RadioController:BSPIM:state_1\ ,
            cs_addr_0 => \RadioController:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \RadioController:BSPIM:load_rx_data\ ,
            so_comb => \RadioController:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \RadioController:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \RadioController:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \RadioController:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \RadioController:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RadioController:BSPIM:RxStsReg\
        PORT MAP (
            clock => \RadioController:Net_276\ ,
            status_6 => \RadioController:BSPIM:rx_status_6\ ,
            status_5 => \RadioController:BSPIM:rx_status_5\ ,
            status_4 => \RadioController:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RadioController:BSPIM:TxStsReg\
        PORT MAP (
            clock => \RadioController:Net_276\ ,
            status_4 => \RadioController:BSPIM:tx_status_4\ ,
            status_3 => \RadioController:BSPIM:load_rx_data\ ,
            status_2 => \RadioController:BSPIM:tx_status_2\ ,
            status_1 => \RadioController:BSPIM:tx_status_1\ ,
            status_0 => \RadioController:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_Control_Reg:ctrl_reg\
        PORT MAP (
            control_7 => Net_62_7 ,
            control_6 => Net_62_6 ,
            control_5 => Net_62_5 ,
            control_4 => Net_62_4 ,
            control_3 => Net_62_3 ,
            control_2 => Net_62_2 ,
            control_1 => Net_62_1 ,
            control_0 => Net_62_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RadioController:BSPIM:BitCounter\
        PORT MAP (
            clock => \RadioController:Net_276\ ,
            enable => \RadioController:BSPIM:cnt_enable\ ,
            count_6 => \RadioController:BSPIM:count_6\ ,
            count_5 => \RadioController:BSPIM:count_5\ ,
            count_4 => \RadioController:BSPIM:count_4\ ,
            count_3 => \RadioController:BSPIM:count_3\ ,
            count_2 => \RadioController:BSPIM:count_2\ ,
            count_1 => \RadioController:BSPIM:count_1\ ,
            count_0 => \RadioController:BSPIM:count_0\ ,
            tc => \RadioController:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   23 :   49 :   72 :  31.94%
                   Macrocells :   21 :  171 :  192 :  10.94%
                Unique Pterms :   41 :  343 :  384 :  10.68%
                 Total Pterms :   46 :      :      : 
               Datapath Cells :    1 :   23 :   24 :   4.17%
                 Status Cells :    2 :   22 :   24 :   8.33%
         Control/Count7 Cells :    2 :   22 :   24 :   8.33%
                   Sync Cells :    0 :   88 :   88 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    0 :   32 :   32 :   0.00%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    0 :    4 :    4 :   0.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(15)][IoId=(3)]: Button(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)]: LED_0(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: LED_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: LED_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: LED_3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)]: LED_4(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)]: LED_5(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)]: LED_6(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)]: LED_7(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)]: MISO(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)]: MOSI(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: SCLK(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)]: SS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.17
                   Pterms :            7.00
               Macrocells :            3.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 291, final cost is 186 (36.08% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       7.60 :       4.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
statusicell: Name =\RadioController:BSPIM:RxStsReg\
    PORT MAP (
        clock => \RadioController:Net_276\ ,
        status_6 => \RadioController:BSPIM:rx_status_6\ ,
        status_5 => \RadioController:BSPIM:rx_status_5\ ,
        status_4 => \RadioController:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_157_4, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_4
        );
        Output = Net_157_4 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_157_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_5
        );
        Output = Net_157_5 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_157_6, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_6
        );
        Output = Net_157_6 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_157_7, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_7
        );
        Output = Net_157_7 (fanout=1)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:mosi_from_dp\
            + !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\RadioController:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\
        );
        Output = \RadioController:BSPIM:load_rx_data\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\RadioController:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
        );
        Output = \RadioController:BSPIM:tx_status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\RadioController:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\
        );
        Output = \RadioController:BSPIM:tx_status_4\ (fanout=1)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RadioController:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
            + \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:load_cond\
        );
        Output = \RadioController:BSPIM:load_cond\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\RadioController:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:rx_status_4\
        );
        Output = \RadioController:BSPIM:rx_status_6\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_157_0, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_0
        );
        Output = Net_157_0 (fanout=1)
}

datapathcell: Name =\RadioController:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \RadioController:Net_276\ ,
        cs_addr_2 => \RadioController:BSPIM:state_2\ ,
        cs_addr_1 => \RadioController:BSPIM:state_1\ ,
        cs_addr_0 => \RadioController:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \RadioController:BSPIM:load_rx_data\ ,
        so_comb => \RadioController:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \RadioController:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \RadioController:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \RadioController:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \RadioController:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RadioController:BSPIM:TxStsReg\
    PORT MAP (
        clock => \RadioController:Net_276\ ,
        status_4 => \RadioController:BSPIM:tx_status_4\ ,
        status_3 => \RadioController:BSPIM:load_rx_data\ ,
        status_2 => \RadioController:BSPIM:tx_status_2\ ,
        status_1 => \RadioController:BSPIM:tx_status_1\ ,
        status_0 => \RadioController:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RadioController:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              \RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:tx_status_1\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_0\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
        );
        Output = \RadioController:BSPIM:state_1\ (fanout=12)

    [McSlotId=1]:     MacroCell: Name=\RadioController:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              \RadioController:BSPIM:count_2\ * 
              !\RadioController:BSPIM:count_1\ * 
              \RadioController:BSPIM:count_0\ * 
              !\RadioController:BSPIM:tx_status_1\
        );
        Output = \RadioController:BSPIM:state_2\ (fanout=12)

    [McSlotId=2]:     MacroCell: Name=\RadioController:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:ld_ident\
            + \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:count_4\ * 
              !\RadioController:BSPIM:count_3\ * 
              !\RadioController:BSPIM:count_2\ * 
              \RadioController:BSPIM:count_1\ * 
              !\RadioController:BSPIM:count_0\ * 
              \RadioController:BSPIM:ld_ident\
        );
        Output = \RadioController:BSPIM:ld_ident\ (fanout=4)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * !Net_4
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * !Net_4
            + \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * !Net_4
        );
        Output = Net_4 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\RadioController:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
            + !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:cnt_enable\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\ * 
              \RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
            + \RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              \RadioController:BSPIM:cnt_enable\
        );
        Output = \RadioController:BSPIM:cnt_enable\ (fanout=3)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\RadioController:BSPIM:BitCounter\
    PORT MAP (
        clock => \RadioController:Net_276\ ,
        enable => \RadioController:BSPIM:cnt_enable\ ,
        count_6 => \RadioController:BSPIM:count_6\ ,
        count_5 => \RadioController:BSPIM:count_5\ ,
        count_4 => \RadioController:BSPIM:count_4\ ,
        count_3 => \RadioController:BSPIM:count_3\ ,
        count_2 => \RadioController:BSPIM:count_2\ ,
        count_1 => \RadioController:BSPIM:count_1\ ,
        count_0 => \RadioController:BSPIM:count_0\ ,
        tc => \RadioController:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RadioController:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RadioController:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RadioController:BSPIM:state_2\ * 
              \RadioController:BSPIM:state_1\
            + \RadioController:BSPIM:state_2\ * 
              !\RadioController:BSPIM:state_1\
            + !\RadioController:BSPIM:state_1\ * 
              !\RadioController:BSPIM:state_0\ * 
              !\RadioController:BSPIM:tx_status_1\
        );
        Output = \RadioController:BSPIM:state_0\ (fanout=12)

    [McSlotId=1]:     MacroCell: Name=Net_157_1, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_1
        );
        Output = Net_157_1 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_157_2, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_2
        );
        Output = Net_157_2 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_157_3, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_62_3
        );
        Output = Net_157_3 (fanout=1)
}

controlcell: Name =\LED_Control_Reg:ctrl_reg\
    PORT MAP (
        control_7 => Net_62_7 ,
        control_6 => Net_62_6 ,
        control_5 => Net_62_5 ,
        control_4 => Net_62_4 ,
        control_3 => Net_62_3 ,
        control_2 => Net_62_2 ,
        control_1 => Net_62_1 ,
        control_0 => Net_62_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_7 ,
        pad => LED_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_6 ,
        pad => LED_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_5 ,
        pad => LED_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_4 ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_3 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_2 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_1 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_157_0 ,
        pad => LED_0(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_23 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Button(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \RadioController:Net_276\ ,
            dclk_0 => \RadioController:Net_276_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+--------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+--------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |          MISO(0) | FB(Net_19)
-----+-----+-------+-----------+------------------+------------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |         LED_7(0) | In(Net_157_7)
     |   1 |     * |      NONE |         CMOS_OUT |         LED_6(0) | In(Net_157_6)
     |   2 |     * |      NONE |         CMOS_OUT |         LED_5(0) | In(Net_157_5)
     |   3 |     * |      NONE |         CMOS_OUT |         LED_4(0) | In(Net_157_4)
-----+-----+-------+-----------+------------------+------------------+--------------
   4 |   0 |     * |      NONE |         CMOS_OUT |         LED_3(0) | In(Net_157_3)
     |   1 |     * |      NONE |         CMOS_OUT |         LED_2(0) | In(Net_157_2)
     |   2 |     * |      NONE |         CMOS_OUT |         LED_1(0) | In(Net_157_1)
     |   3 |     * |      NONE |         CMOS_OUT |         LED_0(0) | In(Net_157_0)
-----+-----+-------+-----------+------------------+------------------+--------------
   5 |   0 |     * |      NONE |         CMOS_OUT |          SCLK(0) | In(Net_25)
     |   3 |     * |      NONE |         CMOS_OUT |            SS(0) | 
-----+-----+-------+-----------+------------------+------------------+--------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          MOSI(0) | In(Net_23)
-----+-----+-------+-----------+------------------+------------------+--------------
  15 |   3 |     * |      NONE |    RES_PULL_DOWN |        Button(0) | 
------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named \LCD:LCDPort(0)\ at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(1)\ at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named \LCD:LCDPort(2)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named \LCD:LCDPort(3)\ at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named \LCD:LCDPort(4)\ at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named \LCD:LCDPort(5)\ at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named \LCD:LCDPort(6)\ at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named MISO(0) at location P1[4] prevents usage of special purposes: JTAG:TDI. (App=cydsfit)
Log: plm.M0038: The pin named MOSI(0) at location P12[0] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named Button(0) at location P15[3] prevents usage of special purposes: XTAL_32kHz:Xi. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P0[6], P1[4], P12[0], P15[3].
      Please check the "Final Placement Details" section of the report file (CY8CKIT_003_RX.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CY8CKIT_003_RX_timing.html
Static timing analysis phase: Elapsed time ==> 1s.996ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.597ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.644ms
API generation phase: Elapsed time ==> 1s.404ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
