INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_2_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_2'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_control'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_working'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_topshell'
