// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_8u_config4_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_8u_config4_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_8u_config4_s.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_8u_config4_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<32> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<32> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<32> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<32> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<32> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<32> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<32> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<32> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<32> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<32> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<32> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<32> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<32> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<32> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<32> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_8u_config4_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_8u_config4_s);

    ~pooling2d_cl_array_array_ap_fixed_8u_config4_s();

    sc_trace_file* mVcdFile;

    shift_line_buffer_array_ap_fixed_8u_config4_s* call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<32> > kernel_data_V_9_8;
    sc_signal< sc_lv<32> > kernel_data_V_9_9;
    sc_signal< sc_lv<32> > kernel_data_V_9_10;
    sc_signal< sc_lv<32> > kernel_data_V_9_11;
    sc_signal< sc_lv<32> > kernel_data_V_9_12;
    sc_signal< sc_lv<32> > kernel_data_V_9_13;
    sc_signal< sc_lv<32> > kernel_data_V_9_14;
    sc_signal< sc_lv<32> > kernel_data_V_9_15;
    sc_signal< sc_lv<32> > kernel_data_V_9_24;
    sc_signal< sc_lv<32> > kernel_data_V_9_25;
    sc_signal< sc_lv<32> > kernel_data_V_9_26;
    sc_signal< sc_lv<32> > kernel_data_V_9_27;
    sc_signal< sc_lv<32> > kernel_data_V_9_28;
    sc_signal< sc_lv<32> > kernel_data_V_9_29;
    sc_signal< sc_lv<32> > kernel_data_V_9_30;
    sc_signal< sc_lv<32> > kernel_data_V_9_31;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1037;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > and_ln185_2_reg_1246;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<11> > indvar_flatten_reg_184;
    sc_signal< sc_lv<1> > icmp_ln233_fu_250_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op187;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1037_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln233_fu_256_p2;
    sc_signal< sc_lv<11> > add_ln233_reg_1041;
    sc_signal< sc_lv<32> > tmp_data_0_V_reg_1046;
    sc_signal< sc_logic > io_acc_block_signal_op29;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > tmp_data_1_V_reg_1051;
    sc_signal< sc_lv<32> > tmp_data_2_V_reg_1056;
    sc_signal< sc_lv<32> > tmp_data_3_V_reg_1061;
    sc_signal< sc_lv<32> > tmp_data_4_V_reg_1066;
    sc_signal< sc_lv<32> > tmp_data_5_V_reg_1071;
    sc_signal< sc_lv<32> > tmp_data_6_V_reg_1076;
    sc_signal< sc_lv<32> > tmp_data_7_V_reg_1081;
    sc_signal< sc_lv<32> > pool_window_2_V_7_reg_1086;
    sc_signal< sc_lv<32> > pool_window_2_V_6_reg_1091;
    sc_signal< sc_lv<32> > pool_window_2_V_5_reg_1096;
    sc_signal< sc_lv<32> > pool_window_2_V_4_reg_1101;
    sc_signal< sc_lv<32> > pool_window_2_V_3_reg_1106;
    sc_signal< sc_lv<32> > pool_window_2_V_2_reg_1111;
    sc_signal< sc_lv<32> > pool_window_2_V_reg_1116;
    sc_signal< sc_lv<32> > pool_window_2_V_1_reg_1121;
    sc_signal< sc_lv<32> > pool_window_0_V_7_reg_1126;
    sc_signal< sc_lv<32> > pool_window_0_V_6_reg_1131;
    sc_signal< sc_lv<32> > pool_window_0_V_5_reg_1136;
    sc_signal< sc_lv<32> > pool_window_0_V_4_reg_1141;
    sc_signal< sc_lv<32> > pool_window_0_V_3_reg_1146;
    sc_signal< sc_lv<32> > pool_window_0_V_2_reg_1151;
    sc_signal< sc_lv<32> > pool_window_0_V_reg_1156;
    sc_signal< sc_lv<32> > pool_window_0_V_1_reg_1161;
    sc_signal< sc_lv<32> > pool_window_1_V_1_reg_1166;
    sc_signal< sc_lv<32> > pool_window_1_V_reg_1171;
    sc_signal< sc_lv<32> > pool_window_1_V_2_reg_1176;
    sc_signal< sc_lv<32> > pool_window_1_V_3_reg_1181;
    sc_signal< sc_lv<32> > pool_window_1_V_4_reg_1186;
    sc_signal< sc_lv<32> > pool_window_1_V_5_reg_1191;
    sc_signal< sc_lv<32> > pool_window_1_V_6_reg_1196;
    sc_signal< sc_lv<32> > pool_window_1_V_7_reg_1201;
    sc_signal< sc_lv<32> > pool_window_3_V_1_reg_1206;
    sc_signal< sc_lv<32> > pool_window_3_V_reg_1211;
    sc_signal< sc_lv<32> > pool_window_3_V_2_reg_1216;
    sc_signal< sc_lv<32> > pool_window_3_V_3_reg_1221;
    sc_signal< sc_lv<32> > pool_window_3_V_4_reg_1226;
    sc_signal< sc_lv<32> > pool_window_3_V_5_reg_1231;
    sc_signal< sc_lv<32> > pool_window_3_V_6_reg_1236;
    sc_signal< sc_lv<32> > pool_window_3_V_7_reg_1241;
    sc_signal< sc_lv<1> > and_ln185_2_fu_650_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_656_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1250;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_662_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1255;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_668_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1260;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_674_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1265;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_680_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_6_reg_1270;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_686_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_reg_1275;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_692_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_reg_1280;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_698_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_reg_1285;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_704_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_reg_1290;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_710_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_13_reg_1295;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_716_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_15_reg_1300;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_722_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_reg_1305;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_728_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_reg_1310;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_734_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_19_reg_1315;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_740_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_21_reg_1320;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_746_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_reg_1325;
    sc_signal< sc_lv<1> > icmp_ln203_fu_752_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_1330;
    sc_signal< sc_lv<32> > select_ln218_fu_776_p3;
    sc_signal< sc_lv<32> > select_ln218_reg_1334;
    sc_signal< sc_lv<1> > icmp_ln207_fu_796_p2;
    sc_signal< sc_lv<1> > icmp_ln207_reg_1339;
    sc_signal< sc_lv<32> > select_ln213_fu_820_p3;
    sc_signal< sc_lv<32> > select_ln213_reg_1343;
    sc_signal< sc_lv<32> > tmp_data_0_V_32_fu_850_p3;
    sc_signal< sc_lv<32> > tmp_data_0_V_32_reg_1348;
    sc_signal< sc_lv<32> > tmp_data_1_V_30_fu_874_p3;
    sc_signal< sc_lv<32> > tmp_data_1_V_30_reg_1353;
    sc_signal< sc_lv<32> > tmp_data_2_V_30_fu_898_p3;
    sc_signal< sc_lv<32> > tmp_data_2_V_30_reg_1358;
    sc_signal< sc_lv<32> > tmp_data_3_V_30_fu_922_p3;
    sc_signal< sc_lv<32> > tmp_data_3_V_30_reg_1363;
    sc_signal< sc_lv<32> > tmp_data_4_V_16_fu_946_p3;
    sc_signal< sc_lv<32> > tmp_data_4_V_16_reg_1368;
    sc_signal< sc_lv<32> > tmp_data_5_V_16_fu_970_p3;
    sc_signal< sc_lv<32> > tmp_data_5_V_16_reg_1373;
    sc_signal< sc_lv<32> > tmp_data_6_V_16_fu_994_p3;
    sc_signal< sc_lv<32> > tmp_data_6_V_16_reg_1378;
    sc_signal< sc_lv<32> > tmp_data_7_V_16_fu_1018_p3;
    sc_signal< sc_lv<32> > tmp_data_7_V_16_reg_1383;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_ready;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_0;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_1;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_2;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_3;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_4;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_5;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_6;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_7;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_8;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_9;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_10;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_11;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_12;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_13;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_14;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_15;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_16;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_17;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_18;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_19;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_20;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_21;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_22;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_23;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_24;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_25;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_26;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_27;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_28;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_29;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_30;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_return_31;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call30;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1_ignore_call30;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2_ignore_call30;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp54;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten_phi_fu_188_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_195;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_195;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_195;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln216_fu_758_p2;
    sc_signal< sc_lv<32> > add_ln211_fu_802_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln185_fu_602_p2;
    sc_signal< sc_lv<1> > icmp_ln185_1_fu_612_p2;
    sc_signal< sc_lv<1> > icmp_ln185_2_fu_622_p2;
    sc_signal< sc_lv<1> > icmp_ln185_3_fu_632_p2;
    sc_signal< sc_lv<1> > and_ln185_1_fu_644_p2;
    sc_signal< sc_lv<1> > and_ln185_fu_638_p2;
    sc_signal< sc_lv<32> > add_ln218_fu_770_p2;
    sc_signal< sc_lv<32> > add_ln213_fu_814_p2;
    sc_signal< sc_lv<32> > select_ln86_fu_834_p3;
    sc_signal< sc_lv<32> > select_ln86_1_fu_839_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_844_p2;
    sc_signal< sc_lv<32> > select_ln86_3_fu_858_p3;
    sc_signal< sc_lv<32> > select_ln86_4_fu_863_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_868_p2;
    sc_signal< sc_lv<32> > select_ln86_6_fu_882_p3;
    sc_signal< sc_lv<32> > select_ln86_7_fu_887_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_892_p2;
    sc_signal< sc_lv<32> > select_ln86_9_fu_906_p3;
    sc_signal< sc_lv<32> > select_ln86_10_fu_911_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_916_p2;
    sc_signal< sc_lv<32> > select_ln86_12_fu_930_p3;
    sc_signal< sc_lv<32> > select_ln86_13_fu_935_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_940_p2;
    sc_signal< sc_lv<32> > select_ln86_15_fu_954_p3;
    sc_signal< sc_lv<32> > select_ln86_16_fu_959_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_964_p2;
    sc_signal< sc_lv<32> > select_ln86_18_fu_978_p3;
    sc_signal< sc_lv<32> > select_ln86_19_fu_983_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_988_p2;
    sc_signal< sc_lv<32> > select_ln86_21_fu_1002_p3;
    sc_signal< sc_lv<32> > select_ln86_22_fu_1007_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_1012_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_466;
    sc_signal< bool > ap_condition_461;
    sc_signal< bool > ap_condition_451;
    sc_signal< bool > ap_condition_1972;
    sc_signal< bool > ap_condition_333;
    sc_signal< bool > ap_condition_1977;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln211_fu_802_p2();
    void thread_add_ln213_fu_814_p2();
    void thread_add_ln216_fu_758_p2();
    void thread_add_ln218_fu_770_p2();
    void thread_add_ln233_fu_256_p2();
    void thread_and_ln185_1_fu_644_p2();
    void thread_and_ln185_2_fu_650_p2();
    void thread_and_ln185_fu_638_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp54();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call30();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter1_ignore_call30();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter2_ignore_call30();
    void thread_ap_condition_1972();
    void thread_ap_condition_1977();
    void thread_ap_condition_333();
    void thread_ap_condition_451();
    void thread_ap_condition_461();
    void thread_ap_condition_466();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_188_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_195();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_ce();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_8u_config4_s_fu_206_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_icmp_ln1496_10_fu_698_p2();
    void thread_icmp_ln1496_11_fu_916_p2();
    void thread_icmp_ln1496_12_fu_704_p2();
    void thread_icmp_ln1496_13_fu_710_p2();
    void thread_icmp_ln1496_14_fu_940_p2();
    void thread_icmp_ln1496_15_fu_716_p2();
    void thread_icmp_ln1496_16_fu_722_p2();
    void thread_icmp_ln1496_17_fu_964_p2();
    void thread_icmp_ln1496_18_fu_728_p2();
    void thread_icmp_ln1496_19_fu_734_p2();
    void thread_icmp_ln1496_1_fu_662_p2();
    void thread_icmp_ln1496_20_fu_988_p2();
    void thread_icmp_ln1496_21_fu_740_p2();
    void thread_icmp_ln1496_22_fu_746_p2();
    void thread_icmp_ln1496_23_fu_1012_p2();
    void thread_icmp_ln1496_2_fu_844_p2();
    void thread_icmp_ln1496_3_fu_668_p2();
    void thread_icmp_ln1496_4_fu_674_p2();
    void thread_icmp_ln1496_5_fu_868_p2();
    void thread_icmp_ln1496_6_fu_680_p2();
    void thread_icmp_ln1496_7_fu_686_p2();
    void thread_icmp_ln1496_8_fu_892_p2();
    void thread_icmp_ln1496_9_fu_692_p2();
    void thread_icmp_ln1496_fu_656_p2();
    void thread_icmp_ln185_1_fu_612_p2();
    void thread_icmp_ln185_2_fu_622_p2();
    void thread_icmp_ln185_3_fu_632_p2();
    void thread_icmp_ln185_fu_602_p2();
    void thread_icmp_ln203_fu_752_p2();
    void thread_icmp_ln207_fu_796_p2();
    void thread_icmp_ln233_fu_250_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op187();
    void thread_io_acc_block_signal_op29();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln213_fu_820_p3();
    void thread_select_ln218_fu_776_p3();
    void thread_select_ln86_10_fu_911_p3();
    void thread_select_ln86_12_fu_930_p3();
    void thread_select_ln86_13_fu_935_p3();
    void thread_select_ln86_15_fu_954_p3();
    void thread_select_ln86_16_fu_959_p3();
    void thread_select_ln86_18_fu_978_p3();
    void thread_select_ln86_19_fu_983_p3();
    void thread_select_ln86_1_fu_839_p3();
    void thread_select_ln86_21_fu_1002_p3();
    void thread_select_ln86_22_fu_1007_p3();
    void thread_select_ln86_3_fu_858_p3();
    void thread_select_ln86_4_fu_863_p3();
    void thread_select_ln86_6_fu_882_p3();
    void thread_select_ln86_7_fu_887_p3();
    void thread_select_ln86_9_fu_906_p3();
    void thread_select_ln86_fu_834_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_data_0_V_32_fu_850_p3();
    void thread_tmp_data_1_V_30_fu_874_p3();
    void thread_tmp_data_2_V_30_fu_898_p3();
    void thread_tmp_data_3_V_30_fu_922_p3();
    void thread_tmp_data_4_V_16_fu_946_p3();
    void thread_tmp_data_5_V_16_fu_970_p3();
    void thread_tmp_data_6_V_16_fu_994_p3();
    void thread_tmp_data_7_V_16_fu_1018_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
