{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736694456700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736694456701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 22:07:36 2025 " "Processing started: Sun Jan 12 22:07:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736694456701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694456701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694456701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736694457209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736694457209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470564 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470567 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART_tb-bench " "Found design unit 1: TOP_UART_tb-bench" {  } { { "../TOP_UART_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470569 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART_tb " "Found entity 1: TOP_UART_tb" {  } { { "../TOP_UART_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Found design unit 1: TOP_UART-rtl" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470572 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Found entity 1: TOP_UART" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/reverseinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/reverseinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverseinput-rtl " "Found design unit 1: reverseinput-rtl" {  } { { "../reverseinput.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470574 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverseinput " "Found entity 1: reverseinput" {  } { { "../reverseinput.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_128bit-behavior " "Found design unit 1: register_128bit-behavior" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470576 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_128bit " "Found entity 1: register_128bit" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bit-behavior " "Found design unit 1: register_32bit-behavior" {  } { { "../register_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470578 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../register_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_128bit-rtl " "Found design unit 1: mux2to1_128bit-rtl" {  } { { "../mux2to1_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470581 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_128bit " "Found entity 1: mux2to1_128bit" {  } { { "../mux2to1_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_32bit-rtl " "Found design unit 1: mux2to1_32bit-rtl" {  } { { "../mux2to1_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470583 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "../mux2to1_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lea_encrypt_fsm-behavior " "Found design unit 1: lea_encrypt_fsm-behavior" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470585 ""} { "Info" "ISGN_ENTITY_NAME" "1 lea_encrypt_fsm " "Found entity 1: lea_encrypt_fsm" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128_tb-bench " "Found design unit 1: LEA_128_tb-bench" {  } { { "../LEA_128_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470587 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128_tb " "Found entity 1: LEA_128_tb" {  } { { "../LEA_128_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_fsm_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_fsm_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128_FSM_V2-rtl " "Found design unit 1: LEA_128_FSM_V2-rtl" {  } { { "../LEA_128_FSM_V2.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_FSM_V2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470590 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128_FSM_V2 " "Found entity 1: LEA_128_FSM_V2" {  } { { "../LEA_128_FSM_V2.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_FSM_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128-rtl " "Found design unit 1: LEA_128-rtl" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470592 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128 " "Found entity 1: LEA_128" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470592 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../cypher_block.vhd " "Can't analyze file -- file ../cypher_block.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736694470597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/counter_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/counter_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24-rtl " "Found design unit 1: counter_24-rtl" {  } { { "../counter_24.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/counter_24.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470599 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "../counter_24.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/counter_24.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB_tb-bench " "Found design unit 1: CFB_tb-bench" {  } { { "../CFB_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470601 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB_tb " "Found entity 1: CFB_tb" {  } { { "../CFB_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB-rtl " "Found design unit 1: CFB-rtl" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470603 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB " "Found entity 1: CFB" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736694470603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UART " "Elaborating entity \"TOP_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736694470661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP_UART.vhd(46) " "Verilog HDL or VHDL warning at TOP_UART.vhd(46): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736694470669 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP_UART.vhd(48) " "Verilog HDL or VHDL warning at TOP_UART.vhd(48): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736694470669 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP_UART.vhd(69) " "Verilog HDL or VHDL warning at TOP_UART.vhd(69): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736694470669 "|TOP_UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TOP_UART.vhd(238) " "VHDL Process Statement warning at TOP_UART.vhd(238): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736694470681 "|TOP_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP_UART.vhd" "UART_RX_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP_UART.vhd" "UART_TX_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(51) " "Verilog HDL or VHDL warning at UART_TX.vhd(51): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736694470739 "|TOP_UART|UART_TX:UART_TX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFB CFB:CFB_inst " "Elaborating entity \"CFB\" for hierarchy \"CFB:CFB_inst\"" {  } { { "../TOP_UART.vhd" "CFB_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470742 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STOP_LEA CFB.vhd(68) " "VHDL Signal Declaration warning at CFB.vhd(68): used explicit default value for signal \"STOP_LEA\" because signal was never assigned a value" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736694470746 "|TOP_UART|CFB:CFB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_128bit CFB:CFB_inst\|register_128bit:Key " "Elaborating entity \"register_128bit\" for hierarchy \"CFB:CFB_inst\|register_128bit:Key\"" {  } { { "../CFB.vhd" "Key" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_128bit CFB:CFB_inst\|mux2to1_128bit:IVMUX " "Elaborating entity \"mux2to1_128bit\" for hierarchy \"CFB:CFB_inst\|mux2to1_128bit:IVMUX\"" {  } { { "../CFB.vhd" "IVMUX" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEA_128 CFB:CFB_inst\|LEA_128:LEA_128_inst " "Elaborating entity \"LEA_128\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\"" {  } { { "../CFB.vhd" "LEA_128_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset LEA_128.vhd(92) " "Verilog HDL or VHDL warning at LEA_128.vhd(92): object \"s_reset\" assigned a value but never read" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_PMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_PMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_KMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_KMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_CMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_CMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_En_Reg_All LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_En_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_En_Ctr LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_En_Ctr\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Res_Ctr LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_Res_Ctr\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Res_Reg_All LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_Res_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736694470762 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Res_Reg_All LEA_128.vhd(310) " "Inferred latch for \"s_Res_Reg_All\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Res_Ctr LEA_128.vhd(310) " "Inferred latch for \"s_Res_Ctr\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_En_Ctr LEA_128.vhd(310) " "Inferred latch for \"s_En_Ctr\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_En_Reg_All LEA_128.vhd(310) " "Inferred latch for \"s_En_Reg_All\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_CMUX LEA_128.vhd(310) " "Inferred latch for \"s_CMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_KMUX LEA_128.vhd(310) " "Inferred latch for \"s_KMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_PMUX LEA_128.vhd(310) " "Inferred latch for \"s_PMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694470763 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverseinput CFB:CFB_inst\|LEA_128:LEA_128_inst\|reverseinput:Masterkey_State_Representation " "Elaborating entity \"reverseinput\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|reverseinput:Masterkey_State_Representation\"" {  } { { "../LEA_128.vhd" "Masterkey_State_Representation" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 CFB:CFB_inst\|LEA_128:LEA_128_inst\|counter_24:counter_24_inst " "Elaborating entity \"counter_24\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|counter_24:counter_24_inst\"" {  } { { "../LEA_128.vhd" "counter_24_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit CFB:CFB_inst\|LEA_128:LEA_128_inst\|register_32bit:\\gen_C_Registers:0:C_Register " "Elaborating entity \"register_32bit\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|register_32bit:\\gen_C_Registers:0:C_Register\"" {  } { { "../LEA_128.vhd" "\\gen_C_Registers:0:C_Register" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit CFB:CFB_inst\|LEA_128:LEA_128_inst\|mux2to1_32bit:\\gen_C_Multiplexers:0:C_Multiplexer " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|mux2to1_32bit:\\gen_C_Multiplexers:0:C_Multiplexer\"" {  } { { "../LEA_128.vhd" "\\gen_C_Multiplexers:0:C_Multiplexer" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694470777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736694473557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736694474844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736694474844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1995 " "Implemented 1995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736694475129 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736694475129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1987 " "Implemented 1987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736694475129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736694475129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736694475189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 22:07:55 2025 " "Processing ended: Sun Jan 12 22:07:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736694475189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736694475189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736694475189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736694475189 ""}
