//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19659101
// Driver 352.21
// Based on LLVM 3.4svn
//

.version 4.1
.target sm_30, texmode_independent
.address_size 64

	// .globl	test

.entry test(
	.param .u64 .ptr .global .align 1 test_param_0,
	.param .u64 .ptr .global .align 4 test_param_1,
	.param .u64 .ptr .global .align 4 test_param_2,
	.param .u64 .ptr .global .align 4 test_param_3,
	.param .u64 .ptr .global .align 1 test_param_4
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<42>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [test_param_0];
	ld.param.u64 	%rd9, [test_param_1];
	ld.param.u64 	%rd10, [test_param_2];
	ld.param.u64 	%rd11, [test_param_3];
	ld.param.u64 	%rd12, [test_param_4];
	mov.b32	%r19, %envreg3;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mad.lo.s32 	%r22, %r20, %r21, %r19;
	mov.u32 	%r23, %tid.x;
	add.s32 	%r24, %r22, %r23;
	cvt.s64.s32	%rd1, %r24;
	ld.global.u32 	%r1, [%rd11];
	div.s32 	%r2, %r24, %r1;
	ld.global.u32 	%r3, [%rd11+8];
	add.s32 	%r4, %r3, %r2;
	rem.s32 	%r5, %r24, %r1;
	add.s32 	%r6, %r5, %r3;
	sub.s32 	%r40, %r2, %r3;
	mov.f32 	%f24, 0f00000000;
	mov.f32 	%f23, %f24;
	setp.ge.s32	%p1, %r40, %r4;
	@%p1 bra 	BB0_8;

	add.s64 	%rd13, %rd8, %rd1;
	ld.global.u8 	%r8, [%rd13];
	sub.s32 	%r9, %r5, %r3;
	shl.b32 	%r26, %r3, 1;
	not.b32 	%r10, %r26;
	add.s32 	%r27, %r3, 1;
	mul.lo.s32 	%r28, %r3, %r27;
	shl.b32 	%r11, %r28, 2;
	sub.s32 	%r29, %r2, %r3;
	mad.lo.s32 	%r30, %r1, %r29, %r5;
	sub.s32 	%r12, %r30, %r3;
	mov.f32 	%f24, 0f00000000;
	mov.f32 	%f23, %f24;
	mov.u32 	%r39, 0;

BB0_2:
	mad.lo.s32 	%r31, %r10, %r39, %r11;
	mul.wide.s32 	%rd14, %r31, 4;
	add.s64 	%rd20, %rd9, %rd14;
	mad.lo.s32 	%r32, %r1, %r39, %r12;
	cvt.s64.s32	%rd15, %r32;
	add.s64 	%rd19, %rd8, %rd15;
	setp.ge.s32	%p2, %r9, %r6;
	mov.u32 	%r41, %r9;
	@%p2 bra 	BB0_7;

BB0_3:
	mov.u32 	%r15, %r41;
	or.b32  	%r33, %r15, %r40;
	setp.lt.s32	%p3, %r33, 0;
	@%p3 bra 	BB0_6;

	ld.global.u32 	%r34, [%rd11+4];
	setp.lt.s32	%p4, %r40, %r34;
	setp.lt.s32	%p5, %r15, %r1;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	ld.global.f32 	%f17, [%rd20];
	ld.global.u8 	%r37, [%rd19];
	sub.s32 	%r36, %r37, %r8;
	// inline asm
	abs.s32 	%r35, %r36;
	// inline asm
	mul.wide.u32 	%rd16, %r35, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.f32 	%f18, [%rd17];
	mul.f32 	%f19, %f17, %f18;
	add.f32 	%f23, %f23, %f19;
	cvt.rn.f32.s32	%f20, %r37;
	fma.rn.f32 	%f24, %f19, %f20, %f24;

BB0_6:
	add.s64 	%rd20, %rd20, -4;
	add.s64 	%rd19, %rd19, 1;
	add.s32 	%r16, %r15, 1;
	setp.lt.s32	%p7, %r16, %r6;
	mov.u32 	%r41, %r16;
	@%p7 bra 	BB0_3;

BB0_7:
	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p8, %r40, %r4;
	add.s32 	%r39, %r39, 1;
	@%p8 bra 	BB0_2;

BB0_8:
	div.full.f32 	%f22, %f24, %f23;
	// inline asm
	cvt.rmi.f32.f32 	%f21, %f22;
	// inline asm
	cvt.rzi.s32.f32	%r38, %f21;
	add.s64 	%rd18, %rd12, %rd1;
	st.global.u8 	[%rd18], %r38;
	ret;
}


