--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256572 paths analyzed, 11039 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.814ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73 (SLICE_X11Y5.D5), 375196 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.753ns (Levels of Logic = 11)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y52.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y52.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X11Y5.D5       net (fanout=16)       1.317   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<73>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    -------------------------------------------------  ---------------------------
    Total                                     13.753ns (3.468ns logic, 10.285ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.745ns (Levels of Logic = 11)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X11Y5.D5       net (fanout=16)       1.317   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<73>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    -------------------------------------------------  ---------------------------
    Total                                     13.745ns (3.500ns logic, 10.245ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.741ns (Levels of Logic = 11)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X11Y5.D5       net (fanout=16)       1.317   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<73>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_73
    -------------------------------------------------  ---------------------------
    Total                                     13.741ns (3.496ns logic, 10.245ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193 (SLICE_X7Y5.D4), 375196 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.739ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y52.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y52.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X7Y5.D4        net (fanout=16)       1.303   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X7Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<193>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    -------------------------------------------------  ---------------------------
    Total                                     13.739ns (3.468ns logic, 10.271ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.731ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X7Y5.D4        net (fanout=16)       1.303   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X7Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<193>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    -------------------------------------------------  ---------------------------
    Total                                     13.731ns (3.500ns logic, 10.231ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.727ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X7Y5.D4        net (fanout=16)       1.303   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X7Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<193>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_193
    -------------------------------------------------  ---------------------------
    Total                                     13.727ns (3.496ns logic, 10.231ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (SLICE_X6Y5.D5), 375196 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.727ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X12Y53.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y52.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y52.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X6Y5.D5        net (fanout=16)       1.272   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X6Y5.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     13.727ns (3.487ns logic, 10.240ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.719ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X6Y5.D5        net (fanout=16)       1.272   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X6Y5.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     13.719ns (3.519ns logic, 10.200ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.715ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.697 - 0.715)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X10Y50.A3      net (fanout=10)       1.359   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X10Y50.COUT    Topcya                0.395   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_57
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y52.BMUX    Tcinb                 0.260   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X8Y48.B1       net (fanout=6)        1.207   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X8Y48.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y49.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.A3      net (fanout=45)       1.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y51.COUT    Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y52.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y51.C2      net (fanout=1)        0.646   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y51.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y13.A3       net (fanout=162)      4.326   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y13.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X6Y5.D5        net (fanout=16)       1.272   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X6Y5.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     13.715ns (3.515ns logic, 10.200ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (SLICE_X8Y12.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AMUX     Tshcko                0.244   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<13>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5
    SLICE_X8Y12.CI       net (fanout=1)        0.013   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<5>
    SLICE_X8Y12.CLK      Tdh         (-Th)    -0.050   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.294ns logic, 0.013ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point m_startup_reset_timer_2 (SLICE_X6Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_timer_1 (FF)
  Destination:          m_startup_reset_timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_timer_1 to m_startup_reset_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.198   m_startup_reset_timer<3>
                                                       m_startup_reset_timer_1
    SLICE_X6Y24.A5       net (fanout=3)        0.059   m_startup_reset_timer<1>
    SLICE_X6Y24.CLK      Tah         (-Th)    -0.121   n0007
                                                       Mcount_m_startup_reset_timer_xor<2>11
                                                       m_startup_reset_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.319ns logic, 0.059ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point ResetFilter/m_stack_7 (SLICE_X2Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ResetFilter/m_stack_6 (FF)
  Destination:          ResetFilter/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ResetFilter/m_stack_6 to ResetFilter/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.200   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_6
    SLICE_X2Y36.DX       net (fanout=2)        0.137   ResetFilter/m_stack<6>
    SLICE_X2Y36.CLK      Tckdi       (-Th)    -0.048   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA/CLK
  Location pin: SLICE_X0Y47.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB/CLK
  Location pin: SLICE_X0Y47.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.814|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256572 paths, 0 nets, and 13423 connections

Design statistics:
   Minimum period:  13.814ns{1}   (Maximum frequency:  72.390MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 12:43:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



