{
  "creator": "Yosys 0.32+74 (git sha1 b739213d9, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1693437393926/work=/usr/local/src/conda/yosys-0.32_75_gb739213d9 -fdebug-prefix-map=/home/johnny/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)",
  "modules": {
    "fulladder": {
      "attributes": {
        "src": "fulladder.v:1.1-21.10"
      },
      "ports": {
        "in_b": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in_a": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "in_ci": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "out_co": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "out_s": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$or$fulladder.v:19$1": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "fulladder.v:19.17-19.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 5 ]
          }
        },
        "halfadder1": {
          "hide_name": 0,
          "type": "halfadder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "fulladder.v:15.11-15.60"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "co": "output",
            "s": "output"
          },
          "connections": {
            "a": [ 3 ],
            "b": [ 2 ],
            "co": [ 7 ],
            "s": [ 9 ]
          }
        },
        "halfadder2": {
          "hide_name": 0,
          "type": "halfadder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "fulladder.v:16.11-16.62"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "co": "output",
            "s": "output"
          },
          "connections": {
            "a": [ 4 ],
            "b": [ 9 ],
            "co": [ 8 ],
            "s": [ 6 ]
          }
        }
      },
      "netnames": {
        "$or$fulladder.v:19$1_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "fulladder.v:19.17-19.42"
          }
        },
        "co_s1_to_or": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "fulladder.v:10.6-10.17"
          }
        },
        "co_s2_to_or": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "fulladder.v:11.6-11.17"
          }
        },
        "in_a": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "fulladder.v:3.15-3.19"
          }
        },
        "in_b": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "fulladder.v:3.9-3.13"
          }
        },
        "in_ci": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "fulladder.v:3.21-3.26"
          }
        },
        "out_co": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "fulladder.v:4.10-4.16"
          }
        },
        "out_s": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "fulladder.v:4.18-4.23"
          }
        },
        "s_s1_to_b_s2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "fulladder.v:9.6-9.18"
          }
        }
      }
    },
    "halfadder": {
      "attributes": {
        "src": "./halfadder.v:2.1-14.10"
      },
      "ports": {
        "b": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "a": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "co": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "s": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$and$./halfadder.v:12$3": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./halfadder.v:12.13-12.18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 4 ]
          }
        },
        "$xor$./halfadder.v:11$2": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./halfadder.v:11.12-11.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$and$./halfadder.v:12$3_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "./halfadder.v:12.13-12.18"
          }
        },
        "$xor$./halfadder.v:11$2_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "./halfadder.v:11.12-11.17"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./halfadder.v:3.12-3.13"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./halfadder.v:3.9-3.10"
          }
        },
        "co": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./halfadder.v:4.10-4.12"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "./halfadder.v:4.14-4.15"
          }
        }
      }
    }
  }
}
