Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 12 19:44:16 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaveselect (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.762        0.000                      0                  193        0.278        0.000                      0                  193        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz  {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz       29.762        0.000                      0                  193        0.278        0.000                      0                  193       19.289        0.000                       0                    54  
  clkfbout_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz
  To Clock:  clk_pixel_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       29.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.762ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.953ns (21.065%)  route 7.318ns (78.935%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.646     8.390    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  vga_layout/r_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X0Y22          FDRE                                         r  vga_layout/r_out_reg[2]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 29.762    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 1.953ns (21.075%)  route 7.314ns (78.925%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.642     8.386    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  vga_layout/b_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X1Y22          FDRE                                         r  vga_layout/b_out_reg[3]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 1.953ns (21.075%)  route 7.314ns (78.925%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.642     8.386    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  vga_layout/g_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X1Y22          FDRE                                         r  vga_layout/g_out_reg[3]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 1.953ns (21.075%)  route 7.314ns (78.925%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.642     8.386    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X1Y22          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/r_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 1.953ns (21.075%)  route 7.314ns (78.925%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.642     8.386    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  vga_layout/r_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X1Y22          FDRE                                         r  vga_layout/r_out_reg[3]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 3.225ns (35.522%)  route 5.854ns (64.478%))
  Logic Levels:           9  (CARRY4=4 LUT1=2 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.068 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.627    -0.885    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  vga_layout/vcount_reg[2]/Q
                         net (fo=38, routed)          1.074     0.608    vga_layout/Q[2]
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.299     0.907 r  vga_layout/addr_wall6_carry_i_3/O
                         net (fo=1, routed)           0.000     0.907    screen_writer_layout/player1_ram_i_2_0[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.485 f  screen_writer_layout/addr_wall6_carry/O[2]
                         net (fo=7, routed)           1.385     2.870    screen_writer_layout/addr_wall6_carry_n_5
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.301     3.171 r  screen_writer_layout/bomb_ram_i_19/O
                         net (fo=1, routed)           0.000     3.171    screen_writer_layout/bomb_ram_i_19_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.421 f  screen_writer_layout/bomb_ram_i_11/O[2]
                         net (fo=1, routed)           0.501     3.922    screen_writer_layout/bomb_ram_i_11_n_5
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.301     4.223 r  screen_writer_layout/bomb_ram_i_16/O
                         net (fo=1, routed)           0.000     4.223    screen_writer_layout/bomb_ram_i_16_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.450 r  screen_writer_layout/bomb_ram_i_9/O[1]
                         net (fo=5, routed)           0.840     5.290    screen_writer_layout/bomb_ram_i_9_n_6
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.303     5.593 r  screen_writer_layout/addr_speed5_carry_i_6/O
                         net (fo=1, routed)           0.000     5.593    screen_writer_layout/addr_speed5_carry_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.845 r  screen_writer_layout/addr_speed5_carry/O[0]
                         net (fo=2, routed)           0.795     6.640    screen_writer_layout/addr_speed5[2]
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.295     6.935 r  screen_writer_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.260     8.194    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y2          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.485    38.068    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.632    
                         clock uncertainty           -0.085    38.546    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    37.980    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 29.786    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 3.225ns (35.522%)  route 5.854ns (64.478%))
  Logic Levels:           9  (CARRY4=4 LUT1=2 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.068 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.627    -0.885    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  vga_layout/vcount_reg[2]/Q
                         net (fo=38, routed)          1.074     0.608    vga_layout/Q[2]
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.299     0.907 r  vga_layout/addr_wall6_carry_i_3/O
                         net (fo=1, routed)           0.000     0.907    screen_writer_layout/player1_ram_i_2_0[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.485 f  screen_writer_layout/addr_wall6_carry/O[2]
                         net (fo=7, routed)           1.385     2.870    screen_writer_layout/addr_wall6_carry_n_5
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.301     3.171 r  screen_writer_layout/bomb_ram_i_19/O
                         net (fo=1, routed)           0.000     3.171    screen_writer_layout/bomb_ram_i_19_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.421 f  screen_writer_layout/bomb_ram_i_11/O[2]
                         net (fo=1, routed)           0.501     3.922    screen_writer_layout/bomb_ram_i_11_n_5
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.301     4.223 r  screen_writer_layout/bomb_ram_i_16/O
                         net (fo=1, routed)           0.000     4.223    screen_writer_layout/bomb_ram_i_16_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.450 r  screen_writer_layout/bomb_ram_i_9/O[1]
                         net (fo=5, routed)           0.840     5.290    screen_writer_layout/bomb_ram_i_9_n_6
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.303     5.593 r  screen_writer_layout/addr_speed5_carry_i_6/O
                         net (fo=1, routed)           0.000     5.593    screen_writer_layout/addr_speed5_carry_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.845 r  screen_writer_layout/addr_speed5_carry/O[0]
                         net (fo=2, routed)           0.795     6.640    screen_writer_layout/addr_speed5[2]
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.295     6.935 r  screen_writer_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.260     8.194    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y3          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.485    38.068    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.632    
                         clock uncertainty           -0.085    38.546    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    37.980    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 29.786    

Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.225ns (35.528%)  route 5.852ns (64.472%))
  Logic Levels:           9  (CARRY4=4 LUT1=2 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.070 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.627    -0.885    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  vga_layout/vcount_reg[2]/Q
                         net (fo=38, routed)          1.074     0.608    vga_layout/Q[2]
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.299     0.907 r  vga_layout/addr_wall6_carry_i_3/O
                         net (fo=1, routed)           0.000     0.907    screen_writer_layout/player1_ram_i_2_0[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.485 f  screen_writer_layout/addr_wall6_carry/O[2]
                         net (fo=7, routed)           1.385     2.870    screen_writer_layout/addr_wall6_carry_n_5
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.301     3.171 r  screen_writer_layout/bomb_ram_i_19/O
                         net (fo=1, routed)           0.000     3.171    screen_writer_layout/bomb_ram_i_19_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.421 f  screen_writer_layout/bomb_ram_i_11/O[2]
                         net (fo=1, routed)           0.501     3.922    screen_writer_layout/bomb_ram_i_11_n_5
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.301     4.223 r  screen_writer_layout/bomb_ram_i_16/O
                         net (fo=1, routed)           0.000     4.223    screen_writer_layout/bomb_ram_i_16_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.450 r  screen_writer_layout/bomb_ram_i_9/O[1]
                         net (fo=5, routed)           0.840     5.290    screen_writer_layout/bomb_ram_i_9_n_6
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.303     5.593 r  screen_writer_layout/addr_speed5_carry_i_6/O
                         net (fo=1, routed)           0.000     5.593    screen_writer_layout/addr_speed5_carry_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.845 r  screen_writer_layout/addr_speed5_carry/O[0]
                         net (fo=2, routed)           0.795     6.640    screen_writer_layout/addr_speed5[2]
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.295     6.935 r  screen_writer_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.258     8.193    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y2          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.487    38.070    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.634    
                         clock uncertainty           -0.085    38.548    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    37.982    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 29.789    

Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.225ns (35.528%)  route 5.852ns (64.472%))
  Logic Levels:           9  (CARRY4=4 LUT1=2 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.070 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.627    -0.885    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  vga_layout/vcount_reg[2]/Q
                         net (fo=38, routed)          1.074     0.608    vga_layout/Q[2]
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.299     0.907 r  vga_layout/addr_wall6_carry_i_3/O
                         net (fo=1, routed)           0.000     0.907    screen_writer_layout/player1_ram_i_2_0[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.485 f  screen_writer_layout/addr_wall6_carry/O[2]
                         net (fo=7, routed)           1.385     2.870    screen_writer_layout/addr_wall6_carry_n_5
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.301     3.171 r  screen_writer_layout/bomb_ram_i_19/O
                         net (fo=1, routed)           0.000     3.171    screen_writer_layout/bomb_ram_i_19_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.421 f  screen_writer_layout/bomb_ram_i_11/O[2]
                         net (fo=1, routed)           0.501     3.922    screen_writer_layout/bomb_ram_i_11_n_5
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.301     4.223 r  screen_writer_layout/bomb_ram_i_16/O
                         net (fo=1, routed)           0.000     4.223    screen_writer_layout/bomb_ram_i_16_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.450 r  screen_writer_layout/bomb_ram_i_9/O[1]
                         net (fo=5, routed)           0.840     5.290    screen_writer_layout/bomb_ram_i_9_n_6
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.303     5.593 r  screen_writer_layout/addr_speed5_carry_i_6/O
                         net (fo=1, routed)           0.000     5.593    screen_writer_layout/addr_speed5_carry_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.845 r  screen_writer_layout/addr_speed5_carry/O[0]
                         net (fo=2, routed)           0.795     6.640    screen_writer_layout/addr_speed5[2]
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.295     6.935 r  screen_writer_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.258     8.193    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y3          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.487    38.070    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.634    
                         clock uncertainty           -0.085    38.548    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    37.982    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 29.789    

Slack (MET) :             29.813ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.953ns (21.401%)  route 7.173ns (78.599%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.630    -0.882    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          3.228     2.803    vga_layout/Q[4]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.927 r  vga_layout/Data_In_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     2.927    vga_layout/Data_In_reg[3]_i_198_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.307 r  vga_layout/Data_In_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000     3.307    vga_layout/Data_In_reg[3]_i_79_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.561 r  vga_layout/Data_In_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           1.091     4.652    vga_layout/vcount_reg[1]_0[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.367     5.019 r  vga_layout/Data_In_reg[3]_i_30/O
                         net (fo=1, routed)           0.736     5.755    vga_layout/Data_In_reg[3]_i_30_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  vga_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.961     6.840    screen_writer_layout/g_out_reg[1]_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.964 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.656     7.620    vga_layout/E[0]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.744 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.500     8.244    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  vga_layout/b_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X2Y22          FDRE                                         r  vga_layout/b_out_reg[2]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    38.057    vga_layout/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.057    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                 29.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.590    -0.591    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_layout/vcount_reg[4]/Q
                         net (fo=38, routed)          0.183    -0.268    vga_layout/Q[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  vga_layout/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_layout/vcount[4]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X1Y16          FDRE                                         r  vga_layout/vcount_reg[4]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.500    vga_layout/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.587    -0.594    vga_layout/clk_pixel
    SLICE_X3Y19          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  vga_layout/hcount_reg[0]/Q
                         net (fo=70, routed)          0.195    -0.259    vga_layout/HPos[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  vga_layout/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vga_layout/hcount[0]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  vga_layout/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.856    -0.834    vga_layout/clk_pixel
    SLICE_X3Y19          FDRE                                         r  vga_layout/hcount_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.503    vga_layout/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.343%)  route 0.207ns (52.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.589    -0.592    vga_layout/clk_pixel
    SLICE_X3Y17          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_layout/hcount_reg[7]/Q
                         net (fo=71, routed)          0.207    -0.244    vga_layout/HPos[7]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.045    -0.199 r  vga_layout/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_layout/hcount[7]
    SLICE_X3Y17          FDRE                                         r  vga_layout/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.858    -0.832    vga_layout/clk_pixel
    SLICE_X3Y17          FDRE                                         r  vga_layout/hcount_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.091    -0.501    vga_layout/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.634%)  route 0.174ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.588    -0.593    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  vga_layout/vcount_reg[2]/Q
                         net (fo=38, routed)          0.174    -0.292    vga_layout/Q[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.099    -0.193 r  vga_layout/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_layout/vcount[3]
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.857    -0.833    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/vcount_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.091    -0.502    vga_layout/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.183ns (43.575%)  route 0.237ns (56.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.586    -0.595    vga_layout/clk_pixel
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_layout/hcount_reg[1]/Q
                         net (fo=76, routed)          0.237    -0.217    vga_layout/HPos[1]
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.042    -0.175 r  vga_layout/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_layout/hcount[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.855    -0.835    vga_layout/clk_pixel
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.107    -0.488    vga_layout/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.183%)  route 0.226ns (54.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.590    -0.591    vga_layout/clk_pixel
    SLICE_X0Y16          FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_layout/vcount_reg[0]/Q
                         net (fo=37, routed)          0.226    -0.225    vga_layout/Q[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045    -0.180 r  vga_layout/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_layout/vcount[0]
    SLICE_X0Y16          FDRE                                         r  vga_layout/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X0Y16          FDRE                                         r  vga_layout/vcount_reg[0]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.091    -0.500    vga_layout/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.975%)  route 0.237ns (56.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.586    -0.595    vga_layout/clk_pixel
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_layout/hcount_reg[1]/Q
                         net (fo=76, routed)          0.237    -0.217    vga_layout/HPos[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  vga_layout/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    vga_layout/hcount[1]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.855    -0.835    vga_layout/clk_pixel
    SLICE_X4Y18          FDRE                                         r  vga_layout/hcount_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091    -0.504    vga_layout/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.081%)  route 0.208ns (47.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.585    -0.596    vga_layout/clk_pixel
    SLICE_X4Y19          FDRE                                         r  vga_layout/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  vga_layout/vcount_reg[7]/Q
                         net (fo=40, routed)          0.208    -0.260    vga_layout/Q[7]
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.098    -0.162 r  vga_layout/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga_layout/vcount[8]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  vga_layout/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.854    -0.836    vga_layout/clk_pixel
    SLICE_X4Y19          FDRE                                         r  vga_layout/vcount_reg[8]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.092    -0.504    vga_layout/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.078%)  route 0.256ns (57.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.590    -0.591    vga_layout/clk_pixel
    SLICE_X3Y16          FDRE                                         r  vga_layout/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_layout/hcount_reg[9]/Q
                         net (fo=69, routed)          0.256    -0.194    vga_layout/HPos[9]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.045    -0.149 r  vga_layout/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    vga_layout/hcount[9]
    SLICE_X3Y16          FDRE                                         r  vga_layout/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X3Y16          FDRE                                         r  vga_layout/hcount_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091    -0.500    vga_layout/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.978%)  route 0.266ns (56.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.560    -0.621    vga_layout/clk_pixel
    SLICE_X12Y17         FDRE                                         r  vga_layout/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga_layout/hcount_reg[5]/Q
                         net (fo=59, routed)          0.266    -0.191    vga_layout/HPos[5]
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  vga_layout/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_layout/hcount[5]
    SLICE_X12Y17         FDRE                                         r  vga_layout/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.828    -0.862    vga_layout/clk_pixel
    SLICE_X12Y17         FDRE                                         r  vga_layout/hcount_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.120    -0.501    vga_layout/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y2      screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y2      screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y3      screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y3      screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y7      screen_writer_layout/speed_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y7      screen_writer_layout/speed_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X8Y25      vga_layout/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y19      vga_layout/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y16      vga_layout/hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y16      vga_layout/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y20      vga_layout/b_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y19      vga_layout/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y19      vga_layout/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X4Y18      vga_layout/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_layout/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT



