# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../kaskada_bramek_AND_JG.srcs/sources_1/new/kaskada_bramek_AND.v" \
"../../../../kaskada_bramek_AND_JG.srcs/sim_1/new/tb_kaskada_bramek_AND.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
