#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002771600 .scope module, "test" "test" 2 8;
 .timescale 0 0;
L_000000000277c650 .functor BUFZ 4, L_00000000027d1590, C4<0000>, C4<0000>, C4<0000>;
v00000000027d0520_0 .net *"_s11", 3 0, L_000000000277c650;  1 drivers
v00000000027d05c0_0 .net *"_s15", 0 0, L_00000000027d20d0;  1 drivers
v00000000027cf080_0 .net "a", 7 0, L_000000000277c3b0;  1 drivers
v00000000027d0700_0 .net "address_A", 3 0, L_00000000027d2a30;  1 drivers
v00000000027d0b60_0 .net "address_B", 3 0, L_00000000027d1590;  1 drivers
v00000000027d00c0_0 .net "address_D", 3 0, L_00000000027d2f30;  1 drivers
v00000000027d0160_0 .net "b", 7 0, L_000000000277c420;  1 drivers
v00000000027d0ca0_0 .net "bi", 7 0, v00000000027d0340_0;  1 drivers
v00000000027cf8a0_0 .net "c_ALU", 1 0, L_00000000027d2e90;  1 drivers
v00000000027cf120_0 .net "c_Inm", 0 0, L_00000000027d1b30;  1 drivers
v00000000027cf940_0 .net "c_extend", 0 0, L_000000000277c730;  1 drivers
v00000000027d02a0_0 .var "clk", 0 0;
v00000000027d0840_0 .net "data", 7 0, v000000000275a0d0_0;  1 drivers
v00000000027cf9e0_0 .net "inm", 7 0, L_00000000027d14f0;  1 drivers
v00000000027cfd00_0 .net "instruction", 15 0, L_000000000277c180;  1 drivers
v00000000027d2ad0_0 .net "pc_count", 10 0, v00000000027d08e0_0;  1 drivers
v00000000027d2030_0 .var "reset", 0 0;
L_00000000027d3058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027d23f0_0 .net "vdd", 0 0, L_00000000027d3058;  1 drivers
L_00000000027d2a30 .part L_000000000277c180, 8, 4;
L_00000000027d1590 .part L_000000000277c180, 4, 4;
L_00000000027d2f30 .part L_000000000277c180, 0, 4;
L_00000000027d2710 .part L_000000000277c180, 12, 4;
L_00000000027d20d0 .part L_000000000277c420, 3, 1;
L_00000000027d1090 .concat [ 1 1 1 1], L_00000000027d20d0, L_00000000027d20d0, L_00000000027d20d0, L_00000000027d20d0;
L_00000000027d14f0 .concat8 [ 4 4 0 0], L_000000000277c650, v00000000027d0480_0;
S_0000000002771790 .scope module, "ALU1" "ALU" 2 30, 3 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "control";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0000000002759d10_0 .net "a", 7 0, L_000000000277c3b0;  alias, 1 drivers
v000000000275a030_0 .net "b", 7 0, v00000000027d0340_0;  alias, 1 drivers
v000000000275a670_0 .net "control", 1 0, L_00000000027d2e90;  alias, 1 drivers
v000000000275a0d0_0 .var "out", 7 0;
E_0000000002762fb0 .event edge, v000000000275a670_0, v0000000002759d10_0, v000000000275a030_0;
S_000000000276cfb0 .scope module, "Decode" "Decoder" 2 28, 4 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 2 "c_ALU";
    .port_info 2 /OUTPUT 1 "c_Inm";
    .port_info 3 /OUTPUT 1 "c_extend";
L_000000000277c730 .functor AND 1, L_00000000027d1810, L_00000000027d2350, C4<1>, C4<1>;
v0000000002759db0_0 .net *"_s5", 0 0, L_00000000027d1810;  1 drivers
v000000000275a170_0 .net *"_s7", 0 0, L_00000000027d2350;  1 drivers
v000000000275a210_0 .net "c_ALU", 1 0, L_00000000027d2e90;  alias, 1 drivers
v000000000275a530_0 .net "c_Inm", 0 0, L_00000000027d1b30;  alias, 1 drivers
v00000000027cf4e0_0 .net "c_extend", 0 0, L_000000000277c730;  alias, 1 drivers
v00000000027cfa80_0 .net "opcode", 3 0, L_00000000027d2710;  1 drivers
L_00000000027d2e90 .part L_00000000027d2710, 0, 2;
L_00000000027d1b30 .part L_00000000027d2710, 2, 1;
L_00000000027d1810 .part L_00000000027d2710, 1, 1;
L_00000000027d2350 .part L_00000000027d2710, 1, 1;
S_000000000276d140 .scope module, "Inm_B" "MUX8_2x1" 2 31, 5 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v00000000027d0200_0 .net "d0", 7 0, L_000000000277c420;  alias, 1 drivers
v00000000027cfb20_0 .net "d1", 7 0, L_00000000027d14f0;  alias, 1 drivers
v00000000027d0340_0 .var "out", 7 0;
v00000000027cf260_0 .net "select", 0 0, L_00000000027d1b30;  alias, 1 drivers
E_0000000002762d30 .event edge, v000000000275a530_0, v00000000027d0200_0, v00000000027cfb20_0;
S_000000000276e5c0 .scope module, "Inst1" "Inst_Memory" 2 27, 6 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "address";
    .port_info 1 /OUTPUT 16 "data_out";
L_000000000277c180 .functor BUFZ 16, L_00000000027d1270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000027cfbc0_0 .net *"_s0", 15 0, L_00000000027d1270;  1 drivers
v00000000027cf300_0 .net *"_s2", 11 0, L_00000000027d2670;  1 drivers
L_00000000027d30a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d0c00_0 .net *"_s5", 0 0, L_00000000027d30a0;  1 drivers
v00000000027cf3a0_0 .net "address", 10 0, v00000000027d08e0_0;  alias, 1 drivers
v00000000027d0de0_0 .net "data_out", 15 0, L_000000000277c180;  alias, 1 drivers
v00000000027d0a20 .array "memory", 1024 0, 15 0;
L_00000000027d1270 .array/port v00000000027d0a20, L_00000000027d2670;
L_00000000027d2670 .concat [ 11 1 0 0], v00000000027d08e0_0, L_00000000027d30a0;
S_000000000276e750 .scope module, "PC1" "Counter" 2 26, 7 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 11 "out";
v00000000027d07a0_0 .net "clk", 0 0, v00000000027d02a0_0;  1 drivers
v00000000027d08e0_0 .var "out", 10 0;
v00000000027d0980_0 .net "reset", 0 0, v00000000027d2030_0;  1 drivers
E_0000000002762ab0 .event posedge, v00000000027d07a0_0;
S_000000000276f3d0 .scope module, "Reg1" "Registers" 2 29, 8 1 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "address_A";
    .port_info 3 /INPUT 4 "address_B";
    .port_info 4 /INPUT 4 "address_D";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "out_A";
    .port_info 7 /OUTPUT 8 "out_B";
L_000000000277c3b0 .functor BUFZ 8, L_00000000027d27b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000277c420 .functor BUFZ 8, L_00000000027d2b70, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000027cfc60_0 .net *"_s0", 7 0, L_00000000027d27b0;  1 drivers
v00000000027cf440_0 .net *"_s10", 5 0, L_00000000027d1950;  1 drivers
L_00000000027d3130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027cfe40_0 .net *"_s13", 1 0, L_00000000027d3130;  1 drivers
v00000000027cf6c0_0 .net *"_s2", 5 0, L_00000000027d2490;  1 drivers
L_00000000027d30e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027d0ac0_0 .net *"_s5", 1 0, L_00000000027d30e8;  1 drivers
v00000000027cff80_0 .net *"_s8", 7 0, L_00000000027d2b70;  1 drivers
v00000000027cfee0_0 .net "address_A", 3 0, L_00000000027d2a30;  alias, 1 drivers
v00000000027d0f20_0 .net "address_B", 3 0, L_00000000027d1590;  alias, 1 drivers
v00000000027cf580_0 .net "address_D", 3 0, L_00000000027d2f30;  alias, 1 drivers
v00000000027d0e80_0 .net "data_in", 7 0, v000000000275a0d0_0;  alias, 1 drivers
v00000000027cf1c0_0 .net "enable", 0 0, L_00000000027d3058;  alias, 1 drivers
v00000000027d03e0_0 .var/i "i", 31 0;
v00000000027d0d40 .array "memory", 16 0, 7 0;
v00000000027cf760_0 .net "nclk", 0 0, v00000000027d02a0_0;  alias, 1 drivers
v00000000027d0660_0 .net "out_A", 7 0, L_000000000277c3b0;  alias, 1 drivers
v00000000027cf620_0 .net "out_B", 7 0, L_000000000277c420;  alias, 1 drivers
E_0000000002763470 .event negedge, v00000000027d07a0_0;
L_00000000027d27b0 .array/port v00000000027d0d40, L_00000000027d2490;
L_00000000027d2490 .concat [ 4 2 0 0], L_00000000027d2a30, L_00000000027d30e8;
L_00000000027d2b70 .array/port v00000000027d0d40, L_00000000027d1950;
L_00000000027d1950 .concat [ 4 2 0 0], L_00000000027d1590, L_00000000027d3130;
S_000000000276f560 .scope module, "extent" "MUX4_2x1" 2 32, 5 16 0, S_0000000002771600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "d0";
    .port_info 2 /INPUT 4 "d1";
    .port_info 3 /OUTPUT 4 "out";
v00000000027d0020_0 .net "d0", 3 0, L_00000000027d1090;  1 drivers
v00000000027cfda0_0 .net "d1", 3 0, L_00000000027d2a30;  alias, 1 drivers
v00000000027d0480_0 .var "out", 3 0;
v00000000027cf800_0 .net "select", 0 0, L_000000000277c730;  alias, 1 drivers
E_0000000002762c30 .event edge, v00000000027cf4e0_0, v00000000027d0020_0, v00000000027cfee0_0;
    .scope S_000000000276e750;
T_0 ;
    %wait E_0000000002762ab0;
    %load/vec4 v00000000027d0980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000027d08e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027d08e0_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000000027d08e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000276e750;
T_1 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000027d08e0_0, 0;
    %end;
    .thread T_1;
    .scope S_000000000276e5c0;
T_2 ;
    %vpi_call 6 11 "$readmemh", "instructions.list", v00000000027d0a20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000276f3d0;
T_3 ;
    %wait E_0000000002763470;
    %load/vec4 v00000000027cf1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000027d0e80_0;
    %load/vec4 v00000000027cf580_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027d0d40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000276f3d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027d03e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000027d03e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000000027d03e0_0;
    %muli 2, 0, 32;
    %pad/s 8;
    %ix/getv/s 4, v00000000027d03e0_0;
    %store/vec4a v00000000027d0d40, 4, 0;
    %load/vec4 v00000000027d03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027d03e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000002771790;
T_5 ;
    %wait E_0000000002762fb0;
    %load/vec4 v000000000275a670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000000002759d10_0;
    %load/vec4 v000000000275a030_0;
    %add;
    %store/vec4 v000000000275a0d0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000000002759d10_0;
    %load/vec4 v000000000275a030_0;
    %sub;
    %store/vec4 v000000000275a0d0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000000002759d10_0;
    %load/vec4 v000000000275a030_0;
    %and;
    %store/vec4 v000000000275a0d0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000000000275a030_0;
    %store/vec4 v000000000275a0d0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000276d140;
T_6 ;
    %wait E_0000000002762d30;
    %load/vec4 v00000000027cf260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000000027d0200_0;
    %store/vec4 v00000000027d0340_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v00000000027cfb20_0;
    %store/vec4 v00000000027d0340_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000276f560;
T_7 ;
    %wait E_0000000002762c30;
    %load/vec4 v00000000027cf800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000027d0020_0;
    %store/vec4 v00000000027d0480_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000027cfda0_0;
    %store/vec4 v00000000027d0480_0, 0, 4;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002771600;
T_8 ;
    %vpi_call 2 35 "$display", "PC \011Inst \011D \011A \011B" {0 0 0};
    %vpi_call 2 36 "$monitor", "%d \011%h \011%d \011%d \011%d", v00000000027d2ad0_0, v00000000027cfd00_0, v00000000027d0840_0, v00000000027cf080_0, v00000000027d0ca0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000002771600;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d02a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d2030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d02a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d02a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d2030_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000002771600;
T_10 ;
    %delay 200, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000002771600;
T_11 ;
    %delay 5, 0;
    %load/vec4 v00000000027d02a0_0;
    %nor/r;
    %store/vec4 v00000000027d02a0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test.v";
    "./ALU.v";
    "./Decode.v";
    "./MUX.v";
    "./Inst_Memory.v";
    "./Program_Counter.v";
    "./Registers.v";
