#pragma once

/**
 * @file moe_dispatch_gemm_multinode.cu
 * @brief Proper 2-node × 8-GPU MoE Dispatch + Group GEMM.
 *
 * Borrows the intra-node 8-GPU dispatch pattern from
 *   experiments/dynamic_sm_allocation/question3_moe_dispatch_gemm_dynamic_sm/moe_dispatch_gemm.cu
 * (pre_tokens_distributed_tensor + pull-based dispatch + per-row-block barrier counter +
 * per-expert GEMM with NUM_EXPERTS_PER_DEV experts per GPU) and adds an
 * inter-node phase that exchanges pre_tokens with the peer node so each node
 * can dispatch from the FULL 16-GPU token set.
 *
 * Layout:
 *   - 16 GPUs, 8 per node, NUM_EXPERTS_PER_DEV = NUM_EXPERTS / 16
 *   - Each GPU has its own num_local_tokens tokens (in pre_tokens DistBuffer)
 *   - After inter-node exchange, each GPU has access to:
 *       (a) Local node's 8 GPU pre_tokens via dbuf (pre_tokens_distributed_tensor)
 *       (b) Peer node's 8 GPU pre_tokens via a SECOND dbuf (peer_tokens_distributed_tensor)
 *           — populated by RDMA writes from peer node + a local D2D copy
 *           into the IPC-shared DistBuffer.
 *
 * Three logical phases:
 *   Phase 1 (inter-node exchange):
 *     RDMA send pre_tokens to peer node's same-index GPU.
 *     Peer receives into a regular cudaMalloc'd recv_buf (RDMA-registered).
 *   Phase 2 (intra-node copy + dispatch):
 *     Each GPU copies its recv_buf into its slot of peer_tokens_distributed_tensor
 *     (DistBuffer, IPC-shared across local 8 GPUs).
 *     Then dispatch SM pulls tokens from EITHER pre_tokens_distributed_tensor OR peer_tokens_distributed_tensor
 *     based on pull_dispatch_indices (which now has 3 columns: src_node, src_dev, src_token).
 *   Phase 3 (group GEMM):
 *     Same as intranode kernel — each GPU computes GEMMs for its assigned experts.
 *
 * Hot path is a single fused kernel launch (`fused()`) that overlaps the
 * inter-node RDMA exchange, intra-node D2D copy, dispatch, and per-expert
 * GEMM in one grid.
 */

#include "common/types.cuh"
#include "dist/distributed_buffer.cuh"
#include "dist/dbuf_buffer_bridge.cuh"
#include "memory/tk_ops_group_group.cuh"
#include "dist/tma.cuh"
#include "comm/comm.cuh"
#include "comm/internode/d2h_fifo.cuh"
#include "comm/internode/arrival.cuh"
#include "comm/internode/types.h"

#include <ATen/ATen.h>
#include <c10/cuda/CUDAGuard.h>
#include <algorithm>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <vector>

using namespace kittens;

#ifndef INTRA_NUM_DEVICES
#define INTRA_NUM_DEVICES 8
#endif


namespace moe_dispatch_gemm_multinode {

static constexpr int SM_COUNT = 132;
static constexpr int NUM_MAIN_THREADS = 384;
static constexpr int NUM_EPILOGUE_THREADS = 256;
static constexpr int DYNAMIC_SHARED_MEMORY = 227 * 1024 - 1024;
// CHUNK_BYTES=512 KB on EFA: sweep showed +11.7% at 131k tokens vs 64 KB
// (8.39→7.50 ms, ~231→256 TFLOPS). Per-WR post→CQE cost on EFA SRD is high
// enough that larger chunks amortize it well. DeepEP's per-token (~14 KB) WR
// strategy is not a good fit for this proxy path.
static constexpr int CHUNK_BYTES = 512 * 1024;

// ============================================================================
// Globals
// ============================================================================

struct globals {
    static constexpr int NUM_DEVICES = INTRA_NUM_DEVICES;       // GPUs per node
    static constexpr int NUM_NODES = 2;
    static constexpr int H = TK_MOE_H;
    static constexpr int I = TK_MOE_I;
    static constexpr int TOP_K = TK_MOE_TOP_K;
    static constexpr int NUM_EXPERTS = TK_MOE_NUM_EXPERTS;
    // Each GPU owns NUM_EXPERTS / (NUM_DEVICES * NUM_NODES) experts
    static constexpr int NUM_EXPERTS_PER_DEV = NUM_EXPERTS / (NUM_DEVICES * NUM_NODES);

    static constexpr int PIPELINE_STAGES = 4;
    static constexpr int SUPER_M = 12;
    static constexpr int ROW_BLOCK = 128;
    static constexpr int COL_BLOCK = 256;
    static constexpr int RED_BLOCK = 64;

    using token_vec = sv_bf<H>;
    static constexpr int TOKENS_PER_BLOCK = 16;

    using A_tile = st_bf<ROW_BLOCK / 2, RED_BLOCK>;
    using B_tile = st_bf<RED_BLOCK, COL_BLOCK>;
    using C_tile = st_bf<ROW_BLOCK / 2, COL_BLOCK>;

    // Two dbufs: local-node tokens, peer-node tokens (filled via RDMA + IPC copy)
    using pre_tokens_distributed_tensor  = dist::distributed_tensor<dist::local_tensor<bf16, 1, 1, -1, H, token_vec>, NUM_DEVICES, false>;
    using peer_tokens_distributed_tensor = dist::distributed_tensor<dist::local_tensor<bf16, 1, 1, -1, H, token_vec>, NUM_DEVICES, false>;
    using post_tokens_local_tensor = dist::local_tensor<bf16, 1, 1, -1, H, token_vec, A_tile>;
    using weights_local_tensor = dist::local_tensor<bf16, 1, NUM_EXPERTS_PER_DEV, H, I, B_tile>;
    using outputs_local_tensor = dist::local_tensor<bf16, 1, 1, -1, I, C_tile>;
    using padded_tokens_per_expert_local_tensor = dist::local_tensor<int, 1, 1, 1, NUM_EXPERTS>;
    // pull_dispatch_indices now has 3 columns: src_node, src_dev, src_token
    using pull_dispatch_indices_local_tensor = dist::local_tensor<int, 1, 1, -1, 3>;
    using barrier_distributed_tensor = dist::distributed_tensor<dist::local_tensor<int, -1, -1, -1, -1>, NUM_DEVICES, false>;

    pre_tokens_distributed_tensor  pre_tokens;
    peer_tokens_distributed_tensor peer_tokens;       // peer node's pre_tokens, IPC-shared after K1
    post_tokens_local_tensor  post_tokens;
    weights_local_tensor      weights;
    outputs_local_tensor      outputs;
    padded_tokens_per_expert_local_tensor padded_tokens_per_expert;
    pull_dispatch_indices_local_tensor    pull_dispatch_indices;
    barrier_distributed_tensor     barrier;

    const int dev_idx;
    const int node_idx;
    const int num_local_tokens;        // tokens in this GPU's pre_tokens
    const int num_padded_local_tokens; // padded total this GPU dispatches to its experts
    const int num_comm_sms;
    const int num_comp_sms;
    unsigned int *kernel_done;

    struct pipeline_inputs { A_tile A[2]; B_tile B; };
    struct pipeline_outputs { C_tile C[2]; };
};

struct fused_globals {
    static constexpr int NUM_DEVICES = INTRA_NUM_DEVICES;
    static constexpr int NUM_NODES = 2;
    static constexpr int H = TK_MOE_H;
    static constexpr int I = TK_MOE_I;
    static constexpr int TOP_K = TK_MOE_TOP_K;
    static constexpr int NUM_EXPERTS = TK_MOE_NUM_EXPERTS;
    static constexpr int NUM_EXPERTS_PER_DEV = NUM_EXPERTS / (NUM_DEVICES * NUM_NODES);

    static constexpr int PIPELINE_STAGES = 4;
    static constexpr int SUPER_M = 12;
    static constexpr int ROW_BLOCK = 128;
    static constexpr int COL_BLOCK = 256;
    static constexpr int RED_BLOCK = 64;
    static constexpr int TOKENS_PER_BLOCK = 16;

    using token_vec = sv_bf<H>;
    using A_tile = st_bf<ROW_BLOCK / 2, RED_BLOCK>;
    using B_tile = st_bf<RED_BLOCK, COL_BLOCK>;
    using C_tile = st_bf<ROW_BLOCK / 2, COL_BLOCK>;

    using pre_tokens_distributed_tensor  = dist::distributed_tensor<dist::local_tensor<bf16, 1, 1, -1, H, token_vec>, NUM_DEVICES, false>;
    using peer_tokens_distributed_tensor = dist::distributed_tensor<dist::local_tensor<bf16, 1, 1, -1, H, token_vec>, NUM_DEVICES, false>;
    using copy_ready_distributed_tensor  = dist::distributed_tensor<dist::local_tensor<int, -1, -1, -1, -1>, NUM_DEVICES, false>;
    using post_tokens_local_tensor = dist::local_tensor<bf16, 1, 1, -1, H, token_vec, A_tile>;
    using weights_local_tensor = dist::local_tensor<bf16, 1, NUM_EXPERTS_PER_DEV, H, I, B_tile>;
    using outputs_local_tensor = dist::local_tensor<bf16, 1, 1, -1, I, C_tile>;
    using padded_tokens_per_expert_local_tensor = dist::local_tensor<int, 1, 1, 1, NUM_EXPERTS>;
    using pull_dispatch_indices_local_tensor = dist::local_tensor<int, 1, 1, -1, 3>;
    // Per-GPU count of pure-local row_blocks at the head of each of this
    // rank's NUM_EXPERTS_PER_DEV owned experts. Under DISPATCH_LOCAL_FIRST routing
    // these are ready at t=0 (no RDMA dependency); DISPATCH_GEMM_LOCAL_FIRST lets
    // group_gemm_fused drain them in a first pass during RDMA.
    using local_rb_per_expert_local_tensor = dist::local_tensor<int, 1, 1, 1, NUM_EXPERTS_PER_DEV>;
    using barrier_distributed_tensor = dist::distributed_tensor<dist::local_tensor<int, -1, -1, -1, -1>, NUM_DEVICES, false>;
    using sync_barrier_distributed_tensor = dist::barrier_distributed_tensor<INTRA_NUM_DEVICES>;


    pre_tokens_distributed_tensor pre_tokens;
    peer_tokens_distributed_tensor peer_tokens;
    copy_ready_distributed_tensor copy_ready;
    post_tokens_local_tensor post_tokens;
    weights_local_tensor weights;
    outputs_local_tensor outputs;
    padded_tokens_per_expert_local_tensor padded_tokens_per_expert;
    pull_dispatch_indices_local_tensor pull_dispatch_indices;
    local_rb_per_expert_local_tensor local_rb_per_expert;
    barrier_distributed_tensor barrier;
    sync_barrier_distributed_tensor sync_barrier;

    bf16 *recv_buf;
    bf16 *peer_tokens_local;
    int pre_tokens_bytes;
    int total_chunks;
    int node_idx;
    int num_nodes;  // Total node count (>= 2). N == 2 reproduces the
                    // legacy 2-node code path bit-for-bit. Scaffolding
                    // for N-node fan-out only; peer_tokens / arrival
                    // flag layouts not yet generalized.
    int dev_idx;
    int num_local_tokens;
    int num_padded_local_tokens;
    int num_send_sms;
    int num_copy_sms;
    int num_dispatch_sms;
    int num_comp_sms;

    internode::D2HFifoDeviceBundle d2h_fifos;
    volatile uint32_t *arrival_flags;
    uint32_t epoch;
    unsigned int *copy_phase_done;
    // In-kernel cleanup counter. The last CTA zeroes per-row-block barriers.
    unsigned int *cleanup_done;

    struct pipeline_inputs { A_tile A[2]; B_tile B; };
    struct pipeline_outputs { C_tile C[2]; };

};

struct fused_cleanup_globals {
    using barrier_distributed_tensor = dist::distributed_tensor<dist::local_tensor<int, -1, -1, -1, -1>, INTRA_NUM_DEVICES, false>;
    barrier_distributed_tensor barrier;
    int dev_idx;
    int num_row_blocks;
};


// ============================================================================
// Host entrypoint
// ============================================================================

// Forward declaration: kernel body (template<bool Overlap>) lives in
// src/dispatch_gemm.cu. Launched via this thin wrapper so the .cuh entrypoint
// doesn't need the template body in scope.
void launch_fused_dispatch_gemm(const fused_globals& G, cudaStream_t stream);

static unsigned int *g_fused_copy_phase_done[globals::NUM_DEVICES] = {nullptr};
static unsigned int *g_fused_cleanup_done[globals::NUM_DEVICES] = {nullptr};

void fused(
    dist::ParallelBuffer &pre_tokens,
    dist::ParallelBuffer &peer_tokens,
    dist::ParallelBuffer &copy_ready,
    at::Tensor &post_tokens,
    at::Tensor &weights,
    at::Tensor &outputs,
    at::Tensor &padded_tokens_per_expert,
    at::Tensor &pull_dispatch_indices,
    at::Tensor &local_rb_per_expert,
    dist::ParallelBuffer &barrier,
    dist::ParallelBuffer &sync_barrier,
    int64_t recv_buf_ptr,
    int64_t fifo_triggers, int64_t fifo_head,
    int64_t fifo_tail, int64_t fifo_tail_cache, int fifo_capacity,
    int64_t arrival_flags_ptr,
    int epoch,
    int node_idx,
    int num_local_tokens,
    int num_padded_local_tokens,
    int num_send_sms,
    int num_copy_sms,
    int num_comm_sms_intra,
    int num_nodes = 2  // total node count (>= 2). N == 2 reproduces the
                       // legacy 2-node behavior bit-for-bit.
) {
    const int dev_idx = barrier.local_rank_;
    c10::cuda::CUDAGuard device_guard(dev_idx);
    cudaStream_t stream = at::cuda::getCurrentCUDAStream(dev_idx).stream();

    const int pre_tokens_bytes = num_local_tokens * globals::H * 2;
    const int total_chunks = (pre_tokens_bytes + CHUNK_BYTES - 1) / CHUNK_BYTES;
    int n_send = std::max(1, num_send_sms);
    int n_copy = std::max(1, num_copy_sms);
    int n_dispatch_req = num_comm_sms_intra;
    // Shape-aware CTA split. Smaller token counts need fewer dispatch CTAs;
    // freed CTAs are assigned to compute. Environment variables below keep
    // these split points tunable without recompilation.
    if (num_local_tokens >= 8192) {
        int nc_131k = 44;
        if (const char* e = std::getenv("MKERNEL_Q3_NC_131K")) {
            int v = std::atoi(e);
            if (v > 0) nc_131k = v;
        }
        n_dispatch_req = nc_131k;
    } else if (num_local_tokens == 2048) {
        // 32K global-token case.
        int nc_32k = 44;
        if (const char* e = std::getenv("MKERNEL_Q3_NC_32K")) {
            int v = std::atoi(e);
            if (v > 0) nc_32k = v;
        }
        n_dispatch_req = nc_32k;
    } else if (num_local_tokens == 4096) {
        // 64K global-token case.
        int nc_64k = 44;
        if (const char* e = std::getenv("MKERNEL_Q3_NC_64K")) {
            int v = std::atoi(e);
            if (v > 0) nc_64k = v;
        }
        n_dispatch_req = nc_64k;
    } else if (num_local_tokens == 512) {
        // 8K global-token overlap case.
        int nc_8k = 32;
        if (const char* e = std::getenv("MKERNEL_Q3_NC_8K")) {
            int v = std::atoi(e);
            if (v > 0) nc_8k = v;
        }
        n_dispatch_req = nc_8k;
        int nsend_8k = 4;
        if (const char* e = std::getenv("MKERNEL_Q3_NSEND_8K")) {
            int v = std::atoi(e);
            if (v > 0) nsend_8k = v;
        }
        n_send = std::max(1, nsend_8k);
    } else if (num_local_tokens == 1024) {
        // 16K global-token overlap case.
        int nc_16k = 44;
        if (const char* e = std::getenv("MKERNEL_Q3_NC_16K")) {
            int v = std::atoi(e);
            if (v > 0) nc_16k = v;
        }
        n_dispatch_req = nc_16k;
        int ncopy_16k = 12;
        if (const char* e = std::getenv("MKERNEL_Q3_NCOPY_16K")) {
            int v = std::atoi(e);
            if (v > 0) ncopy_16k = v;
        }
        n_copy = std::max(1, ncopy_16k);
    }
    int n_dispatch = std::max(1, n_dispatch_req);
    if (n_send + n_copy + n_dispatch >= SM_COUNT)
        n_dispatch = std::max(1, SM_COUNT - n_send - n_copy - 1);
    int n_comp = std::max(1, SM_COUNT - n_send - n_copy - n_dispatch);

    auto fifo_bundle = internode::resolve_fifo_bundle(
        fifo_triggers, fifo_head, fifo_tail, fifo_tail_cache, fifo_capacity, 4);

    if (g_fused_copy_phase_done[dev_idx] == nullptr) {
        cudaMalloc(&g_fused_copy_phase_done[dev_idx], sizeof(unsigned int));
    }
    cudaMemsetAsync(g_fused_copy_phase_done[dev_idx], 0, sizeof(unsigned int), stream);
    if (g_fused_cleanup_done[dev_idx] == nullptr) {
        cudaMalloc(&g_fused_cleanup_done[dev_idx], sizeof(unsigned int));
        cudaMemsetAsync(g_fused_cleanup_done[dev_idx], 0, sizeof(unsigned int), stream);
    }
    // No per-iter memset needed: the kernel resets the counter to 0 on the
    // last-CTA path before exit (atomicExch). Saves a small launch.

    fused_globals GF{
        .pre_tokens = ::dist::distributed_tensor_from_buffer<fused_globals::pre_tokens_distributed_tensor>(pre_tokens),
        .peer_tokens = ::dist::distributed_tensor_from_buffer<fused_globals::peer_tokens_distributed_tensor>(peer_tokens),
        .copy_ready = ::dist::distributed_tensor_from_buffer<fused_globals::copy_ready_distributed_tensor>(copy_ready),
        .post_tokens = ::dist::local_tensor_from_tensor<fused_globals::post_tokens_local_tensor>(post_tokens),
        .weights = ::dist::local_tensor_from_tensor<fused_globals::weights_local_tensor>(weights),
        .outputs = ::dist::local_tensor_from_tensor<fused_globals::outputs_local_tensor>(outputs),
        .padded_tokens_per_expert =
            ::dist::local_tensor_from_tensor<fused_globals::padded_tokens_per_expert_local_tensor>(padded_tokens_per_expert),
        .pull_dispatch_indices =
            ::dist::local_tensor_from_tensor<fused_globals::pull_dispatch_indices_local_tensor>(pull_dispatch_indices),
        .local_rb_per_expert =
            ::dist::local_tensor_from_tensor<fused_globals::local_rb_per_expert_local_tensor>(local_rb_per_expert),
        .barrier = ::dist::distributed_tensor_from_buffer<fused_globals::barrier_distributed_tensor>(barrier),
        .sync_barrier =
            ::dist::distributed_tensor_from_buffer<fused_globals::sync_barrier_distributed_tensor>(sync_barrier),
        .recv_buf = reinterpret_cast<bf16*>(recv_buf_ptr),
        .peer_tokens_local = reinterpret_cast<bf16*>(peer_tokens.data_.data_ptr()),
        .pre_tokens_bytes = pre_tokens_bytes,
        .total_chunks = total_chunks,
        .node_idx = node_idx,
        .num_nodes = num_nodes,
        .dev_idx = dev_idx,
        .num_local_tokens = num_local_tokens,
        .num_padded_local_tokens = num_padded_local_tokens,
        .num_send_sms = n_send,
        .num_copy_sms = n_copy,
        .num_dispatch_sms = n_dispatch,
        .num_comp_sms = n_comp,
        .d2h_fifos = fifo_bundle,
        .arrival_flags = reinterpret_cast<volatile uint32_t*>(arrival_flags_ptr),
        .epoch = (uint32_t)epoch,
        .copy_phase_done = g_fused_copy_phase_done[dev_idx],
        .cleanup_done = g_fused_cleanup_done[dev_idx],
    };

    // Dispatch-side local-first walk: dispatch fills local row_blocks during
    // Phase 1's RDMA wait, then peer row_blocks. Compute Pass 0 streams
    // through them while Inter-Recv is still ferrying chunks. Per-chunk
    // copy_ready polling inside dispatch_fused gates each peer token.
    launch_fused_dispatch_gemm(GF, stream);

    // Per-row-block barrier zeroing happens inside fused_kernel's last-CTA path.

}

}  // namespace moe_dispatch_gemm_multinode
