


ARM Macro Assembler    Page 1 


    1 00000000                 INCLUDE          reg_def.s
    1 00000000         ;AREA    |.text|, CODE, READONLY
    2 00000000         
    3 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    4 00000000 50004000 
                       GP_BA   EQU              0x50004000  ;
    5 00000000 50000000 
                       GCR_BA  EQU              0x50000000  ;
    6 00000000 40050000 
                       UART0_BA
                               EQU              0x40050000  ; 
    7 00000000 00000080 
                       GPIOC_PMD
                               EQU              0x080       ;  R/W  GPIO Port C
                                                             Pin I/O Mode Contr
                                                            ol  0xFFFF_FFFF
    8 00000000 00000084 
                       GPIOC_OFFD
                               EQU              0x084       ;  R/W  GPIO Port C
                                                             Pin Digital Input 
                                                            Path Disable Contro
                                                            l  0x0000_0000 
    9 00000000 00000088 
                       GPIOC_DOUT
                               EQU              0x088       ;  R/W  GPIO Port C
                                                             Data Output Value 
                                                             0x0000_FFFF
   10 00000000 0000008C 
                       GPIOC_DMASK
                               EQU              0x08C       ;  R/W  GPIO Port C
                                                             Data Output Write 
                                                            Mask  0x0000_0000 
   11 00000000 00000090 
                       GPIOC_PIN
                               EQU              0x090       ;  R    GPIO Port C
                                                             Pin Value  0x0000_
                                                            XXXX
   12 00000000 00000094 
                       GPIOC_DBEN
                               EQU              0x094       ;  R/W  GPIO Port C
                                                             De-bounce Enable  
                                                            0x0000_0000 
   13 00000000 00000098 
                       GPIOC_IMD
                               EQU              0x098       ;  R/W  GPIO Port C
                                                             Interrupt Mode Con
                                                            trol  0x0000_0000
   14 00000000 0000009C 
                       GPIOC_IEN
                               EQU              0x09C       ;  R/W  GPIO Port C
                                                             Interrupt Enable  
                                                            0x0000_0000 
   15 00000000 000000A0 
                       GPIOC_ISRC
                               EQU              0x0A0       ;  R/W  GPIO Port C
                                                             Interrupt Source F
                                                            lag  0xXXXX_XXXX
   16 00000000         
   17 00000000 00000034 



ARM Macro Assembler    Page 2 


                       GPB_MFP EQU              0x34        ;
   18 00000000 00000000 
                       UA_THR  EQU              0x00        ;
   19 00000000 00000000 
                       UA_RBR  EQU              0x00        ;
   20 00000000 0000000C 
                       UA_LCR  EQU              0x0C        ;
   21 00000000 00000024 
                       UA_BAUD EQU              0x24        ;
   22 00000000 00000030 
                       UA_FUN_SEL
                               EQU              0x30        ;
   23 00000000 00000018 
                       UA_FSR  EQU              0x18
   24 00000000 0000000C 
                       IPRSTC2 EQU              0x0C        ;
   25 00000000 00000008 
                       UA_FCR  EQU              0x08        ;
   26 00000000 00000020 
                       UA_TOR  EQU              0x20        ;
   27 00000000         
   28 00000000         
   29 00000000         
   30 00000000 50000200 
                       CLK_BA  EQU              0x50000200  ;
   31 00000000         ;PWRCON   EQU  0x00;  R/W  System Power Down Control Reg
                       ister  0x0000_001X
   32 00000000         ;AHBCLK   EQU  0x04;  R/W  AHB Devices Clock Enable Cont
                       rol Register  0x0000_000D
   33 00000000 00000008 
                       APBCLK  EQU              0x08        ;  R/W  APB Devices
                                                             Clock Enable Contr
                                                            ol Register  0x0000
                                                            _000X
   34 00000000 0000000C 
                       CLKSTATUS
                               EQU              0x0C        ;  R/W  Clock statu
                                                            s monitor Register 
                                                             0x0000_00XX
   35 00000000 00000010 
                       CLKSEL0 EQU              0x10        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 0  0x0000_00
                                                            3X
   36 00000000 00000014 
                       CLKSEL1 EQU              0x14        ;  R/W  Clock Sourc
                                                            e SelectControl Reg
                                                            ister 1  0xFFFF_FFF
                                                            F
   37 00000000 0000001C 
                       CLKSEL2 EQU              0x1C        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 2  0x0000_00
                                                            FF
   38 00000000 00000018 
                       CLKDIV  EQU              0x18        ;  R/W  Clock Divid
                                                            erNumber Register  
                                                            0x0000_0000 
   39 00000000 00000020 



ARM Macro Assembler    Page 3 


                       PLLCON  EQU              0x20        ;  R/W  PLL Control
                                                             Register  0x0005_C
                                                            22E
   40 00000000 00000024 
                       FRQDIV  EQU              0x24        ;  R/W  Frequency D
                                                            ivider Control Regi
                                                            ster  0x0000_0000
   41 00000000         
   42 00000000 E000E000 
                       SCS_BA  EQU              0xE000E000  ;
   43 00000000 00000010 
                       SYST_CSR
                               EQU              0x10        ;  R/W  SysTick Con
                                                            trol and Status Reg
                                                            ister  0x0000_0000
   44 00000000 00000014 
                       SYST_RVR
                               EQU              0x14        ;  R/W  SysTick Rel
                                                            oad value Register 
                                                             0xXXXX_XXXX
   45 00000000 00000018 
                       SYST_CVR
                               EQU              0x18        ;  R/W  SysTick Cur
                                                            rent value Register
                                                              0xXXXX_XXXX
   46 00000000         
   47 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   48 00000000         
   49 00000000                 END
    2 00000000                 AREA             |.text|, CODE, READONLY
    3 00000000         
    4 00000000         __main  PROC
    5 00000000                 EXPORT           __main             [WEAK]
    6 00000000 4809            LDR              R0, =SCS_BA
    7 00000002         Blinky_loop
    8 00000002         
    9 00000002 490A            LDR              R1, =500
   10 00000004         ;Blinky_inner_loop1
   11 00000004         ;Blinky_inner_loop2
   12 00000004         ;LDR  R2, =0x10000
   13 00000004         ;LDR  R3, [R0, #SYST_CSR]
   14 00000004         ;TST  R3, R2
   15 00000004         ;BEQ  Blinky_inner_loop2
   16 00000004         ;SUBS  R1, R1, #1
   17 00000004         ;BNE  Blinky_inner_loop1
   18 00000004         
   19 00000004         ;; Toogle bits
   20 00000004         
   21 00000004         ;LDR  R1, =GP_BA 
   22 00000004         ;LDR  R2, =GPIOC_DOUT
   23 00000004         ;LDR  R3, [R1, R2] ;0x80 * 4 
   24 00000004         ;;LDR  R3, [R1, R2]
   25 00000004         ;MVNS  R3, R3
   26 00000004         ;STR  R3, [R1, R2]
   27 00000004         
   28 00000004 480A            LDR              R0, =UART0_BA
   29 00000006         ;Case0
   30 00000006 4A0B            LDR              R2, =0x10000000
   31 00000008         Wait_TE_FLAG



ARM Macro Assembler    Page 4 


   32 00000008 6983            LDR              R3, [R0, #UA_FSR]
   33 0000000A 4213            TST              R3, R2
   34 0000000C D0FC            BEQ              Wait_TE_FLAG
   35 0000000E 4C0A            LDR              R4, ='\n'
   36 00000010 6004            STR              R4, [R0, #UA_THR]
   37 00000012 4C0A            LDR              R4, ='\r'
   38 00000014 6004            STR              R4, [R0, #UA_THR]
   39 00000016         ;Case1
   40 00000016         case1
   41 00000016 3501            ADDS             R5, #1      ; –ª—ñ—á–∏–ª—å–Ω–∏–
                                                            ∫ –¥–æ 10
   42 00000018 240A            MOVS             R4, #0xA
   43 0000001A 42A5            CMP              R5, R4
   44 0000001C D100            BNE              skip
   45 0000001E 2500            MOVS             R5, 0
   46 00000020         skip
   47 00000020 4C07            LDR              R4, =0x30
   48 00000022 1964            ADDS             R4, R5
   49 00000024 6004            STR              R4, [R0, #UA_THR]
   50 00000026         
   51 00000026         ;;Check_FLAG_RX_EMPTY
   52 00000026         ;LDR R0, =UART0_BA
   53 00000026         ;LDR R2, =0x00004000 ; –º–∞—Å–∫–∞ –¥–ª—è –±—ñ—Ç–∞ RX_EMP
                       TY
   54 00000026         ;LDR R3, [R0, #UA_FSR]
   55 00000026         ;ANDS R3, R2
   56 00000026         ;CMP R3, R2
   57 00000026         ;BEQ RX_empty ;—è–∫—â–æ RX_EMPTY=1, —Ç–æ –¥–∞–Ω—ñ –Ω–µ –
                       æ—Ç—Ä–∏–º—É–≤–∞–ª–∏—Å—è
   58 00000026         ;LDR R4, [R0, #UA_RBR] ;–∑—á–∏—Ç—É—î–º–æ –ø—Ä–∏–π–Ω—è—Ç–
                       ∏–π –±–∞–π—Ç
   59 00000026         ;STR R4, [R0, #UA_THR] ;–≤—ñ–¥–ø—Ä–∞–≤–ª—è—î–º–æ –Ω–∞–∑–
                       ∞–¥
   60 00000026         ;RX_empty
   61 00000026         
   62 00000026         ;movwf PORTB
   63 00000026         ;return
   64 00000026         ;case3
   65 00000026         ;LDR R0, =UART0_BA
   66 00000026         ;LDR R4, [R0, #UA_RBR] ;–∑—á–∏—Ç—É—î–º–æ –ø—Ä–∏–π–Ω—è—Ç–
                       ∏–π –±–∞–π—Ç
   67 00000026         ;STR R4, [R0, #UA_THR] ;–≤—ñ–¥–ø—Ä–∞–≤–ª—è—î–º–æ –Ω–∞–∑–
                       ∞–¥
   68 00000026         
   69 00000026         
   70 00000026 E7EC            B                Blinky_loop
   71 00000028         ;ADDS R6, R6, #1
   72 00000028         ;BX LR
   73 00000028                 ENDP
   74 00000028                 END
              E000E000 
              000001F4 
              40050000 
              10000000 
              0000000A 
              0000000D 
              00000030 
Command Line: --debug --xref --cpu=Cortex-M0 --apcs=interwork --depend=.\main.d
 -o.\main.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.1.0\CMS



ARM Macro Assembler    Page 5 


IS\Include --predefine="__EVAL SETA 1" --list=.\main.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 2 in file main.s
   Uses
      None
Comment: .text unused
Blinky_loop 00000002

Symbol: Blinky_loop
   Definitions
      At line 7 in file main.s
   Uses
      At line 70 in file main.s
Comment: Blinky_loop used once
Wait_TE_FLAG 00000008

Symbol: Wait_TE_FLAG
   Definitions
      At line 31 in file main.s
   Uses
      At line 34 in file main.s
Comment: Wait_TE_FLAG used once
__main 00000000

Symbol: __main
   Definitions
      At line 4 in file main.s
   Uses
      At line 5 in file main.s
Comment: __main used once
case1 00000016

Symbol: case1
   Definitions
      At line 40 in file main.s
   Uses
      None
Comment: case1 unused
skip 00000020

Symbol: skip
   Definitions
      At line 46 in file main.s
   Uses
      At line 44 in file main.s
Comment: skip used once
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

APBCLK 00000008

Symbol: APBCLK
   Definitions
      At line 33 in file reg_def.s
   Uses
      None
Comment: APBCLK unused
CLKDIV 00000018

Symbol: CLKDIV
   Definitions
      At line 38 in file reg_def.s
   Uses
      None
Comment: CLKDIV unused
CLKSEL0 00000010

Symbol: CLKSEL0
   Definitions
      At line 35 in file reg_def.s
   Uses
      None
Comment: CLKSEL0 unused
CLKSEL1 00000014

Symbol: CLKSEL1
   Definitions
      At line 36 in file reg_def.s
   Uses
      None
Comment: CLKSEL1 unused
CLKSEL2 0000001C

Symbol: CLKSEL2
   Definitions
      At line 37 in file reg_def.s
   Uses
      None
Comment: CLKSEL2 unused
CLKSTATUS 0000000C

Symbol: CLKSTATUS
   Definitions
      At line 34 in file reg_def.s
   Uses
      None
Comment: CLKSTATUS unused
CLK_BA 50000200

Symbol: CLK_BA
   Definitions
      At line 30 in file reg_def.s
   Uses
      None
Comment: CLK_BA unused
FRQDIV 00000024

Symbol: FRQDIV



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 40 in file reg_def.s
   Uses
      None
Comment: FRQDIV unused
GCR_BA 50000000

Symbol: GCR_BA
   Definitions
      At line 5 in file reg_def.s
   Uses
      None
Comment: GCR_BA unused
GPB_MFP 00000034

Symbol: GPB_MFP
   Definitions
      At line 17 in file reg_def.s
   Uses
      None
Comment: GPB_MFP unused
GPIOC_DBEN 00000094

Symbol: GPIOC_DBEN
   Definitions
      At line 12 in file reg_def.s
   Uses
      None
Comment: GPIOC_DBEN unused
GPIOC_DMASK 0000008C

Symbol: GPIOC_DMASK
   Definitions
      At line 10 in file reg_def.s
   Uses
      None
Comment: GPIOC_DMASK unused
GPIOC_DOUT 00000088

Symbol: GPIOC_DOUT
   Definitions
      At line 9 in file reg_def.s
   Uses
      None
Comment: GPIOC_DOUT unused
GPIOC_IEN 0000009C

Symbol: GPIOC_IEN
   Definitions
      At line 14 in file reg_def.s
   Uses
      None
Comment: GPIOC_IEN unused
GPIOC_IMD 00000098

Symbol: GPIOC_IMD
   Definitions
      At line 13 in file reg_def.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOC_IMD unused
GPIOC_ISRC 000000A0

Symbol: GPIOC_ISRC
   Definitions
      At line 15 in file reg_def.s
   Uses
      None
Comment: GPIOC_ISRC unused
GPIOC_OFFD 00000084

Symbol: GPIOC_OFFD
   Definitions
      At line 8 in file reg_def.s
   Uses
      None
Comment: GPIOC_OFFD unused
GPIOC_PIN 00000090

Symbol: GPIOC_PIN
   Definitions
      At line 11 in file reg_def.s
   Uses
      None
Comment: GPIOC_PIN unused
GPIOC_PMD 00000080

Symbol: GPIOC_PMD
   Definitions
      At line 7 in file reg_def.s
   Uses
      None
Comment: GPIOC_PMD unused
GP_BA 50004000

Symbol: GP_BA
   Definitions
      At line 4 in file reg_def.s
   Uses
      None
Comment: GP_BA unused
IPRSTC2 0000000C

Symbol: IPRSTC2
   Definitions
      At line 24 in file reg_def.s
   Uses
      None
Comment: IPRSTC2 unused
PLLCON 00000020

Symbol: PLLCON
   Definitions
      At line 39 in file reg_def.s
   Uses
      None
Comment: PLLCON unused
SCS_BA E000E000



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: SCS_BA
   Definitions
      At line 42 in file reg_def.s
   Uses
      At line 6 in file main.s
Comment: SCS_BA used once
SYST_CSR 00000010

Symbol: SYST_CSR
   Definitions
      At line 43 in file reg_def.s
   Uses
      None
Comment: SYST_CSR unused
SYST_CVR 00000018

Symbol: SYST_CVR
   Definitions
      At line 45 in file reg_def.s
   Uses
      None
Comment: SYST_CVR unused
SYST_RVR 00000014

Symbol: SYST_RVR
   Definitions
      At line 44 in file reg_def.s
   Uses
      None
Comment: SYST_RVR unused
UART0_BA 40050000

Symbol: UART0_BA
   Definitions
      At line 6 in file reg_def.s
   Uses
      At line 28 in file main.s
Comment: UART0_BA used once
UA_BAUD 00000024

Symbol: UA_BAUD
   Definitions
      At line 21 in file reg_def.s
   Uses
      None
Comment: UA_BAUD unused
UA_FCR 00000008

Symbol: UA_FCR
   Definitions
      At line 25 in file reg_def.s
   Uses
      None
Comment: UA_FCR unused
UA_FSR 00000018

Symbol: UA_FSR
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 23 in file reg_def.s
   Uses
      At line 32 in file main.s
Comment: UA_FSR used once
UA_FUN_SEL 00000030

Symbol: UA_FUN_SEL
   Definitions
      At line 22 in file reg_def.s
   Uses
      None
Comment: UA_FUN_SEL unused
UA_LCR 0000000C

Symbol: UA_LCR
   Definitions
      At line 20 in file reg_def.s
   Uses
      None
Comment: UA_LCR unused
UA_RBR 00000000

Symbol: UA_RBR
   Definitions
      At line 19 in file reg_def.s
   Uses
      None
Comment: UA_RBR unused
UA_THR 00000000

Symbol: UA_THR
   Definitions
      At line 18 in file reg_def.s
   Uses
      At line 36 in file main.s
      At line 38 in file main.s
      At line 49 in file main.s

UA_TOR 00000020

Symbol: UA_TOR
   Definitions
      At line 26 in file reg_def.s
   Uses
      None
Comment: UA_TOR unused
35 symbols
374 symbols in table
