<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>network_switch_driver</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.0.2 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Topic71"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">network_switch_driver</div>
 <div class="CBody"><p>The network_switch_driver class should map to a real Design (DUT).&nbsp; It will foward all packets received from network side to DUT driver.&nbsp; network_switch_driver should also connect to passive agent in order to get DUT output packets and send back to network side for checking.</p><pre>       ----------------------------------------------------<br />       |               switch_driver                      |<br />       |                                                  |<br />-------------------------------------------------------------------<br />|  network -&gt; port_ds_input     PORT 0   port_agent_output -&gt; DUT |<br />|  network &lt;- port_ds_output             port_agent_input  &lt;- DUT |<br />------------------------------------------------------------------<br />       |                        ........                  |<br />       |                                                  |<br />------------------------------------------------------------------<br />|  network -&gt; port_ds_input     PORT N   port_agent_output -&gt; DUT |<br />|  network &lt;- port_ds_output             port_agent_input  &lt;- DUT |<br />------------------------------------------------------------------<br />       |                                                  |<br />       |                                                  |<br />       ----------------------------------------------------</pre></div>
</div>

<a name="Functions"></a><a name="Topic9"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="new"></a><a name="Topic72"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype72" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">function</span> <span class="SHKeyword">new</span> (</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first"><span class="SHKeyword">string</span>&nbsp;</td><td class="PName last">name,</td></tr><tr><td class="PType first">uvm_component&nbsp;</td><td class="PName last">parent</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Initializes the object.</p></div>
</div>

<a name="build_phase"></a><a name="Topic10"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">build_phase</div>
 <div id="NDPrototype10" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> build_phase (</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">uvm_phase&nbsp;</td><td class="PName last">phase</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Standard uvm build_phase function build all inputs and outputs</p></div>
</div>

<a name="is_input_process"></a><a name="Topic189"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">is_input_process</div>
 <div class="CBody"><p>Implment function which receive packets from upstreaports</p></div>
</div>

<a name="connect_upstream"></a><a name="Topic74"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">connect_upstream</div>
 <div id="NDPrototype74" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> connect_upstream(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="first"></td><td class="PType"><a href="../../index.html#SystemVerilogClass:network_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,20);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >network_component</a>&nbsp;</td><td class="PName">neighbour,</td><td></td><td class="last"></td></tr><tr><td class="PModifierQualifier first">input <span class="SHKeyword">int</span>&nbsp;</td><td class="PType"><span class="SHKeyword">unsigned</span>&nbsp;</td><td class="PName">port_idx&nbsp;</td><td class="PDefaultValueSeparator">=&nbsp;</td><td class="PDefaultValue last"><span class="SHNumber">0</span></td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Connect to a neighbour, the neighbour will be the upstearm neighbour switch can connect to a port or a switch type component</p></div>
</div>

<a name="get_ds_input"></a><a name="Topic75"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">get_ds_input</div>
 <div id="NDPrototype75" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual</span> <span class="SHKeyword">function</span> uvme_layer_input#(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PName first last">amiq_eth_packet</td></tr></table></td><td class="PAfterParameters">) get_ds_input(<span class="SHKeyword">int unsigned</span> port_idx = <span class="SHNumber">0</span>)</td></tr></table></div>
 <div class="CBody"><p>Return the downstream uvme_layer_input of giving index</p></div>
</div>

<a name="get_ds_output"></a><a name="Topic76"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">get_ds_output</div>
 <div id="NDPrototype76" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual</span> <span class="SHKeyword">function</span> uvme_layer_output#(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PName first last">amiq_eth_packet</td></tr></table></td><td class="PAfterParameters">) get_ds_output(<span class="SHKeyword">int unsigned</span> port_idx = <span class="SHNumber">0</span>)</td></tr></table></div>
 <div class="CBody"><p>Return the downstream uvme_layer_output of giving index</p></div>
</div>

<a name="get_all_ds_neighour"></a><a name="Topic190"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">get_all_ds_neighour</div>
 <div id="NDPrototype190" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> get_all_ds_neighours(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PModifierQualifier first"><span class="SHKeyword">ref</span>&nbsp;</td><td class="PType"><a href="../../index.html#SystemVerilogClass:network_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,20);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >network_component</a>&nbsp;</td><td class="PName last">ds_neighbour[$]</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Get all downstream neighbours through internal network_outputs network_switch should implement this function</p></div>
</div>

</body></html>