{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624901527273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624901527280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 22:02:06 2021 " "Processing started: Mon Jun 28 22:02:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624901527280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901527280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901527280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624901528337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624901528337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project-arch " "Found design unit 1: Project-arch" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624901537510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624901537510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624901537539 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key tea.vhd(58) " "VHDL Process Statement warning at tea.vhd(58): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key tea.vhd(59) " "VHDL Process Statement warning at tea.vhd(59): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key tea.vhd(60) " "VHDL Process Statement warning at tea.vhd(60): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key tea.vhd(61) " "VHDL Process Statement warning at tea.vhd(61): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value tea.vhd(62) " "VHDL Process Statement warning at tea.vhd(62): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value tea.vhd(63) " "VHDL Process Statement warning at tea.vhd(63): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537718 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum tea.vhd(68) " "VHDL Process Statement warning at tea.vhd(68): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k0 tea.vhd(70) " "VHDL Process Statement warning at tea.vhd(70): signal \"k0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum tea.vhd(70) " "VHDL Process Statement warning at tea.vhd(70): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k1 tea.vhd(70) " "VHDL Process Statement warning at tea.vhd(70): signal \"k1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k2 tea.vhd(73) " "VHDL Process Statement warning at tea.vhd(73): signal \"k2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum tea.vhd(73) " "VHDL Process Statement warning at tea.vhd(73): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k3 tea.vhd(73) " "VHDL Process Statement warning at tea.vhd(73): signal \"k3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k0 tea.vhd(47) " "VHDL Process Statement warning at tea.vhd(47): inferring latch(es) for signal or variable \"k0\", which holds its previous value in one or more paths through the process" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k1 tea.vhd(47) " "VHDL Process Statement warning at tea.vhd(47): inferring latch(es) for signal or variable \"k1\", which holds its previous value in one or more paths through the process" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k2 tea.vhd(47) " "VHDL Process Statement warning at tea.vhd(47): inferring latch(es) for signal or variable \"k2\", which holds its previous value in one or more paths through the process" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k3 tea.vhd(47) " "VHDL Process Statement warning at tea.vhd(47): inferring latch(es) for signal or variable \"k3\", which holds its previous value in one or more paths through the process" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[0\] tea.vhd(47) " "Inferred latch for \"k3\[0\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[1\] tea.vhd(47) " "Inferred latch for \"k3\[1\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[2\] tea.vhd(47) " "Inferred latch for \"k3\[2\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[3\] tea.vhd(47) " "Inferred latch for \"k3\[3\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[4\] tea.vhd(47) " "Inferred latch for \"k3\[4\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[5\] tea.vhd(47) " "Inferred latch for \"k3\[5\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[6\] tea.vhd(47) " "Inferred latch for \"k3\[6\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[7\] tea.vhd(47) " "Inferred latch for \"k3\[7\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[8\] tea.vhd(47) " "Inferred latch for \"k3\[8\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[9\] tea.vhd(47) " "Inferred latch for \"k3\[9\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[10\] tea.vhd(47) " "Inferred latch for \"k3\[10\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[11\] tea.vhd(47) " "Inferred latch for \"k3\[11\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[12\] tea.vhd(47) " "Inferred latch for \"k3\[12\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[13\] tea.vhd(47) " "Inferred latch for \"k3\[13\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[14\] tea.vhd(47) " "Inferred latch for \"k3\[14\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[15\] tea.vhd(47) " "Inferred latch for \"k3\[15\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[16\] tea.vhd(47) " "Inferred latch for \"k3\[16\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[17\] tea.vhd(47) " "Inferred latch for \"k3\[17\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[18\] tea.vhd(47) " "Inferred latch for \"k3\[18\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537719 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[19\] tea.vhd(47) " "Inferred latch for \"k3\[19\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[20\] tea.vhd(47) " "Inferred latch for \"k3\[20\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[21\] tea.vhd(47) " "Inferred latch for \"k3\[21\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[22\] tea.vhd(47) " "Inferred latch for \"k3\[22\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[23\] tea.vhd(47) " "Inferred latch for \"k3\[23\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[24\] tea.vhd(47) " "Inferred latch for \"k3\[24\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[25\] tea.vhd(47) " "Inferred latch for \"k3\[25\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[26\] tea.vhd(47) " "Inferred latch for \"k3\[26\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[27\] tea.vhd(47) " "Inferred latch for \"k3\[27\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[28\] tea.vhd(47) " "Inferred latch for \"k3\[28\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[29\] tea.vhd(47) " "Inferred latch for \"k3\[29\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[30\] tea.vhd(47) " "Inferred latch for \"k3\[30\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[31\] tea.vhd(47) " "Inferred latch for \"k3\[31\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[0\] tea.vhd(47) " "Inferred latch for \"k2\[0\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[1\] tea.vhd(47) " "Inferred latch for \"k2\[1\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[2\] tea.vhd(47) " "Inferred latch for \"k2\[2\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[3\] tea.vhd(47) " "Inferred latch for \"k2\[3\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[4\] tea.vhd(47) " "Inferred latch for \"k2\[4\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[5\] tea.vhd(47) " "Inferred latch for \"k2\[5\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[6\] tea.vhd(47) " "Inferred latch for \"k2\[6\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[7\] tea.vhd(47) " "Inferred latch for \"k2\[7\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[8\] tea.vhd(47) " "Inferred latch for \"k2\[8\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[9\] tea.vhd(47) " "Inferred latch for \"k2\[9\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[10\] tea.vhd(47) " "Inferred latch for \"k2\[10\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[11\] tea.vhd(47) " "Inferred latch for \"k2\[11\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[12\] tea.vhd(47) " "Inferred latch for \"k2\[12\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[13\] tea.vhd(47) " "Inferred latch for \"k2\[13\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[14\] tea.vhd(47) " "Inferred latch for \"k2\[14\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[15\] tea.vhd(47) " "Inferred latch for \"k2\[15\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[16\] tea.vhd(47) " "Inferred latch for \"k2\[16\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[17\] tea.vhd(47) " "Inferred latch for \"k2\[17\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[18\] tea.vhd(47) " "Inferred latch for \"k2\[18\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[19\] tea.vhd(47) " "Inferred latch for \"k2\[19\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[20\] tea.vhd(47) " "Inferred latch for \"k2\[20\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537720 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[21\] tea.vhd(47) " "Inferred latch for \"k2\[21\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[22\] tea.vhd(47) " "Inferred latch for \"k2\[22\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[23\] tea.vhd(47) " "Inferred latch for \"k2\[23\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[24\] tea.vhd(47) " "Inferred latch for \"k2\[24\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[25\] tea.vhd(47) " "Inferred latch for \"k2\[25\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[26\] tea.vhd(47) " "Inferred latch for \"k2\[26\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[27\] tea.vhd(47) " "Inferred latch for \"k2\[27\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[28\] tea.vhd(47) " "Inferred latch for \"k2\[28\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[29\] tea.vhd(47) " "Inferred latch for \"k2\[29\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[30\] tea.vhd(47) " "Inferred latch for \"k2\[30\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[31\] tea.vhd(47) " "Inferred latch for \"k2\[31\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[0\] tea.vhd(47) " "Inferred latch for \"k1\[0\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[1\] tea.vhd(47) " "Inferred latch for \"k1\[1\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[2\] tea.vhd(47) " "Inferred latch for \"k1\[2\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[3\] tea.vhd(47) " "Inferred latch for \"k1\[3\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[4\] tea.vhd(47) " "Inferred latch for \"k1\[4\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[5\] tea.vhd(47) " "Inferred latch for \"k1\[5\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[6\] tea.vhd(47) " "Inferred latch for \"k1\[6\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[7\] tea.vhd(47) " "Inferred latch for \"k1\[7\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[8\] tea.vhd(47) " "Inferred latch for \"k1\[8\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[9\] tea.vhd(47) " "Inferred latch for \"k1\[9\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[10\] tea.vhd(47) " "Inferred latch for \"k1\[10\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[11\] tea.vhd(47) " "Inferred latch for \"k1\[11\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[12\] tea.vhd(47) " "Inferred latch for \"k1\[12\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[13\] tea.vhd(47) " "Inferred latch for \"k1\[13\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[14\] tea.vhd(47) " "Inferred latch for \"k1\[14\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[15\] tea.vhd(47) " "Inferred latch for \"k1\[15\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[16\] tea.vhd(47) " "Inferred latch for \"k1\[16\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[17\] tea.vhd(47) " "Inferred latch for \"k1\[17\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[18\] tea.vhd(47) " "Inferred latch for \"k1\[18\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[19\] tea.vhd(47) " "Inferred latch for \"k1\[19\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[20\] tea.vhd(47) " "Inferred latch for \"k1\[20\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537721 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[21\] tea.vhd(47) " "Inferred latch for \"k1\[21\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[22\] tea.vhd(47) " "Inferred latch for \"k1\[22\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[23\] tea.vhd(47) " "Inferred latch for \"k1\[23\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[24\] tea.vhd(47) " "Inferred latch for \"k1\[24\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[25\] tea.vhd(47) " "Inferred latch for \"k1\[25\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[26\] tea.vhd(47) " "Inferred latch for \"k1\[26\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[27\] tea.vhd(47) " "Inferred latch for \"k1\[27\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[28\] tea.vhd(47) " "Inferred latch for \"k1\[28\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[29\] tea.vhd(47) " "Inferred latch for \"k1\[29\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[30\] tea.vhd(47) " "Inferred latch for \"k1\[30\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[31\] tea.vhd(47) " "Inferred latch for \"k1\[31\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[0\] tea.vhd(47) " "Inferred latch for \"k0\[0\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[1\] tea.vhd(47) " "Inferred latch for \"k0\[1\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[2\] tea.vhd(47) " "Inferred latch for \"k0\[2\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[3\] tea.vhd(47) " "Inferred latch for \"k0\[3\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[4\] tea.vhd(47) " "Inferred latch for \"k0\[4\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[5\] tea.vhd(47) " "Inferred latch for \"k0\[5\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[6\] tea.vhd(47) " "Inferred latch for \"k0\[6\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[7\] tea.vhd(47) " "Inferred latch for \"k0\[7\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[8\] tea.vhd(47) " "Inferred latch for \"k0\[8\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[9\] tea.vhd(47) " "Inferred latch for \"k0\[9\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[10\] tea.vhd(47) " "Inferred latch for \"k0\[10\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[11\] tea.vhd(47) " "Inferred latch for \"k0\[11\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[12\] tea.vhd(47) " "Inferred latch for \"k0\[12\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[13\] tea.vhd(47) " "Inferred latch for \"k0\[13\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[14\] tea.vhd(47) " "Inferred latch for \"k0\[14\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[15\] tea.vhd(47) " "Inferred latch for \"k0\[15\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[16\] tea.vhd(47) " "Inferred latch for \"k0\[16\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[17\] tea.vhd(47) " "Inferred latch for \"k0\[17\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[18\] tea.vhd(47) " "Inferred latch for \"k0\[18\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[19\] tea.vhd(47) " "Inferred latch for \"k0\[19\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[20\] tea.vhd(47) " "Inferred latch for \"k0\[20\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[21\] tea.vhd(47) " "Inferred latch for \"k0\[21\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[22\] tea.vhd(47) " "Inferred latch for \"k0\[22\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[23\] tea.vhd(47) " "Inferred latch for \"k0\[23\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[24\] tea.vhd(47) " "Inferred latch for \"k0\[24\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[25\] tea.vhd(47) " "Inferred latch for \"k0\[25\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[26\] tea.vhd(47) " "Inferred latch for \"k0\[26\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[27\] tea.vhd(47) " "Inferred latch for \"k0\[27\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537722 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[28\] tea.vhd(47) " "Inferred latch for \"k0\[28\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537723 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[29\] tea.vhd(47) " "Inferred latch for \"k0\[29\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537723 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[30\] tea.vhd(47) " "Inferred latch for \"k0\[30\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537723 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k0\[31\] tea.vhd(47) " "Inferred latch for \"k0\[31\]\" at tea.vhd(47)" {  } { { "tea.vhd" "" { Text "D:/Uni/term6/dsd/DSD_Project/tea.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901537723 "|Project"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624901538871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624901539292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624901539292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "195 " "Implemented 195 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624901539383 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624901539383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "548 " "Implemented 548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624901539383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624901539383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624901539401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 22:02:19 2021 " "Processing ended: Mon Jun 28 22:02:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624901539401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624901539401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624901539401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624901539401 ""}
