{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:08:51 2016 " "Info: Processing started: Thu Oct 27 11:08:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U5\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U5\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U5\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register button:U1\|b_select_out_b\[0\] register prevent_shake:U6\|counter_p\[4\] 74.97 MHz 13.338 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 74.97 MHz between source register \"button:U1\|b_select_out_b\[0\]\" and destination register \"prevent_shake:U6\|counter_p\[4\]\" (period= 13.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.455 ns + Longest register register " "Info: + Longest register to register delay is 8.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button:U1\|b_select_out_b\[0\] 1 REG LC_X8_Y5_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button:U1|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.200 ns) 2.307 ns prevent_shake:U6\|process_0~13 2 COMB LC_X8_Y6_N4 1 " "Info: 2: + IC(2.107 ns) + CELL(0.200 ns) = 2.307 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'prevent_shake:U6\|process_0~13'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.307 ns" { button:U1|b_select_out_b[0] prevent_shake:U6|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.914 ns) 3.931 ns prevent_shake:U6\|process_0~15 3 COMB LC_X8_Y6_N2 2 " "Info: 3: + IC(0.710 ns) + CELL(0.914 ns) = 3.931 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'prevent_shake:U6\|process_0~15'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.624 ns" { prevent_shake:U6|process_0~13 prevent_shake:U6|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.200 ns) 4.868 ns prevent_shake:U6\|counter_p\[3\]~24 4 COMB LC_X8_Y6_N1 6 " "Info: 4: + IC(0.737 ns) + CELL(0.200 ns) = 4.868 ns; Loc. = LC_X8_Y6_N1; Fanout = 6; COMB Node = 'prevent_shake:U6\|counter_p\[3\]~24'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[3]~24 } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(1.760 ns) 8.455 ns prevent_shake:U6\|counter_p\[4\] 5 REG LC_X7_Y5_N5 4 " "Info: 5: + IC(1.827 ns) + CELL(1.760 ns) = 8.455 ns; Loc. = LC_X7_Y5_N5; Fanout = 4; REG Node = 'prevent_shake:U6\|counter_p\[4\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.587 ns" { prevent_shake:U6|counter_p[3]~24 prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.074 ns ( 36.36 % ) " "Info: Total cell delay = 3.074 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 63.64 % ) " "Info: Total interconnect delay = 5.381 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.455 ns" { button:U1|b_select_out_b[0] prevent_shake:U6|process_0~13 prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[3]~24 prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.455 ns" { button:U1|b_select_out_b[0] {} prevent_shake:U6|process_0~13 {} prevent_shake:U6|process_0~15 {} prevent_shake:U6|counter_p[3]~24 {} prevent_shake:U6|counter_p[4] {} } { 0.000ns 2.107ns 0.710ns 0.737ns 1.827ns } { 0.000ns 0.200ns 0.914ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.174 ns - Smallest " "Info: - Smallest clock skew is -4.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns prevent_shake:U6\|counter_p\[4\] 2 REG LC_X7_Y5_N5 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N5; Fanout = 4; REG Node = 'prevent_shake:U6\|counter_p\[4\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk_in prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 7.855 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X10_Y3_N5 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns button:U1\|b_select_out_b\[0\] 3 REG LC_X8_Y5_N0 5 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.455 ns" { button:U1|b_select_out_b[0] prevent_shake:U6|process_0~13 prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[3]~24 prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.455 ns" { button:U1|b_select_out_b[0] {} prevent_shake:U6|process_0~13 {} prevent_shake:U6|process_0~15 {} prevent_shake:U6|counter_p[3]~24 {} prevent_shake:U6|counter_p[4] {} } { 0.000ns 2.107ns 0.710ns 0.737ns 1.827ns } { 0.000ns 0.200ns 0.914ns 0.200ns 1.760ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[4] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "prevent_shake:U6\|show_out_p matrix:U4\|col_out_m\[6\] clk_in 1.482 ns " "Info: Found hold time violation between source  pin or register \"prevent_shake:U6\|show_out_p\" and destination pin or register \"matrix:U4\|col_out_m\[6\]\" for clock \"clk_in\" (Hold time is 1.482 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.174 ns + Largest " "Info: + Largest clock skew is 4.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 7.855 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X10_Y3_N5 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns matrix:U4\|col_out_m\[6\] 3 REG LC_X5_Y5_N1 2 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; REG Node = 'matrix:U4\|col_out_m\[6\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { frequency_division:U5|clk_out_f matrix:U4|col_out_m[6] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[6] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[6] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns prevent_shake:U6\|show_out_p 2 REG LC_X5_Y5_N9 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; REG Node = 'prevent_shake:U6\|show_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk_in prevent_shake:U6|show_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|show_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|show_out_p {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[6] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[6] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|show_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|show_out_p {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.537 ns - Shortest register register " "Info: - Shortest register to register delay is 2.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prevent_shake:U6\|show_out_p 1 REG LC_X5_Y5_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; REG Node = 'prevent_shake:U6\|show_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prevent_shake:U6|show_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns matrix:U4\|col_out_m~76 2 COMB LC_X5_Y5_N9 4 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; COMB Node = 'matrix:U4\|col_out_m~76'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { prevent_shake:U6|show_out_p matrix:U4|col_out_m~76 } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(1.243 ns) 2.537 ns matrix:U4\|col_out_m\[6\] 3 REG LC_X5_Y5_N1 2 " "Info: 3: + IC(0.699 ns) + CELL(1.243 ns) = 2.537 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; REG Node = 'matrix:U4\|col_out_m\[6\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.942 ns" { matrix:U4|col_out_m~76 matrix:U4|col_out_m[6] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 72.45 % ) " "Info: Total cell delay = 1.838 ns ( 72.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.699 ns ( 27.55 % ) " "Info: Total interconnect delay = 0.699 ns ( 27.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.537 ns" { prevent_shake:U6|show_out_p matrix:U4|col_out_m~76 matrix:U4|col_out_m[6] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "2.537 ns" { prevent_shake:U6|show_out_p {} matrix:U4|col_out_m~76 {} matrix:U4|col_out_m[6] {} } { 0.000ns 0.000ns 0.699ns } { 0.000ns 0.595ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[6] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[6] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|show_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|show_out_p {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.537 ns" { prevent_shake:U6|show_out_p matrix:U4|col_out_m~76 matrix:U4|col_out_m[6] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "2.537 ns" { prevent_shake:U6|show_out_p {} matrix:U4|col_out_m~76 {} matrix:U4|col_out_m[6] {} } { 0.000ns 0.000ns 0.699ns } { 0.000ns 0.595ns 1.243ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button:U1\|b_select_out_b\[0\] col_in\[3\] clk_in 1.734 ns register " "Info: tsu for register \"button:U1\|b_select_out_b\[0\]\" (data pin = \"col_in\[3\]\", clock pin = \"clk_in\") is 1.734 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.256 ns + Longest pin register " "Info: + Longest pin to register delay is 9.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[3\] 1 PIN PIN_93 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 6; PIN Node = 'col_in\[3\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[3] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.770 ns) + CELL(0.740 ns) 4.642 ns button:U1\|Equal2~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(2.770 ns) + CELL(0.740 ns) = 4.642 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'button:U1\|Equal2~0'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.510 ns" { col_in[3] button:U1|Equal2~0 } "NODE_NAME" } } { "e:/quatrus9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quatrus9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.511 ns) 6.353 ns button:U1\|b_select_out_b~12 3 COMB LC_X7_Y6_N2 1 " "Info: 3: + IC(1.200 ns) + CELL(0.511 ns) = 6.353 ns; Loc. = LC_X7_Y6_N2; Fanout = 1; COMB Node = 'button:U1\|b_select_out_b~12'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.711 ns" { button:U1|Equal2~0 button:U1|b_select_out_b~12 } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(1.061 ns) 9.256 ns button:U1\|b_select_out_b\[0\] 4 REG LC_X8_Y5_N0 5 " "Info: 4: + IC(1.842 ns) + CELL(1.061 ns) = 9.256 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { button:U1|b_select_out_b~12 button:U1|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.444 ns ( 37.21 % ) " "Info: Total cell delay = 3.444 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 62.79 % ) " "Info: Total interconnect delay = 5.812 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.256 ns" { col_in[3] button:U1|Equal2~0 button:U1|b_select_out_b~12 button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.256 ns" { col_in[3] {} col_in[3]~combout {} button:U1|Equal2~0 {} button:U1|b_select_out_b~12 {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 2.770ns 1.200ns 1.842ns } { 0.000ns 1.132ns 0.740ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 7.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X10_Y3_N5 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns button:U1\|b_select_out_b\[0\] 3 REG LC_X8_Y5_N0 5 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1\|b_select_out_b\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.256 ns" { col_in[3] button:U1|Equal2~0 button:U1|b_select_out_b~12 button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.256 ns" { col_in[3] {} col_in[3]~combout {} button:U1|Equal2~0 {} button:U1|b_select_out_b~12 {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 2.770ns 1.200ns 1.842ns } { 0.000ns 1.132ns 0.740ns 0.511ns 1.061ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_select_out_b[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_select_out_b[0] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in digitron_show\[2\] digitron:U3\|digitron_show_d\[2\] 13.578 ns register " "Info: tco from clock \"clk_in\" to destination pin \"digitron_show\[2\]\" through register \"digitron:U3\|digitron_show_d\[2\]\" is 13.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 7.855 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X10_Y3_N5 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns digitron:U3\|digitron_show_d\[2\] 3 REG LC_X4_Y7_N6 1 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'digitron:U3\|digitron_show_d\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[2] } "NODE_NAME" } } { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} digitron:U3|digitron_show_d[2] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.347 ns + Longest register pin " "Info: + Longest register to pin delay is 5.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitron:U3\|digitron_show_d\[2\] 1 REG LC_X4_Y7_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'digitron:U3\|digitron_show_d\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron:U3|digitron_show_d[2] } "NODE_NAME" } } { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.025 ns) + CELL(2.322 ns) 5.347 ns digitron_show\[2\] 2 PIN PIN_106 0 " "Info: 2: + IC(3.025 ns) + CELL(2.322 ns) = 5.347 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'digitron_show\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.347 ns" { digitron:U3|digitron_show_d[2] digitron_show[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.43 % ) " "Info: Total cell delay = 2.322 ns ( 43.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.025 ns ( 56.57 % ) " "Info: Total interconnect delay = 3.025 ns ( 56.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.347 ns" { digitron:U3|digitron_show_d[2] digitron_show[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.347 ns" { digitron:U3|digitron_show_d[2] {} digitron_show[2] {} } { 0.000ns 3.025ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} digitron:U3|digitron_show_d[2] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.347 ns" { digitron:U3|digitron_show_d[2] digitron_show[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.347 ns" { digitron:U3|digitron_show_d[2] {} digitron_show[2] {} } { 0.000ns 3.025ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button:U1\|ready_out_b col_in\[2\] clk_in 3.452 ns register " "Info: th for register \"button:U1\|ready_out_b\" (data pin = \"col_in\[2\]\", clock pin = \"clk_in\") is 3.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 7.855 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X10_Y3_N5 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns button:U1\|ready_out_b 3 REG LC_X8_Y6_N9 2 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; REG Node = 'button:U1\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.624 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[2\] 1 PIN PIN_121 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_121; Fanout = 6; PIN Node = 'col_in\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(1.183 ns) 4.624 ns button:U1\|ready_out_b 2 REG LC_X8_Y6_N9 2 " "Info: 2: + IC(2.309 ns) + CELL(1.183 ns) = 4.624 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; REG Node = 'button:U1\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.492 ns" { col_in[2] button:U1|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 50.06 % ) " "Info: Total cell delay = 2.315 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 49.94 % ) " "Info: Total interconnect delay = 2.309 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.624 ns" { col_in[2] button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.624 ns" { col_in[2] {} col_in[2]~combout {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 2.309ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { clk_in frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.624 ns" { col_in[2] button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.624 ns" { col_in[2] {} col_in[2]~combout {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 2.309ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:08:51 2016 " "Info: Processing ended: Thu Oct 27 11:08:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
