// Seed: 1162634731
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  type_16(
      id_6 || 1, id_4, 1
  );
  logic id_9;
  logic id_10, id_11;
  assign id_7 = 1'b0;
  logic id_12;
endmodule
