# üß† 8-bit RISC CPU in Verilog

This project is a simple 8-bit **RISC (Reduced Instruction Set Computer)** CPU designed using Verilog HDL. It supports basic arithmetic and logical operations, branching, and memory access. Designed for learning, simulation, and implementation on small FPGAs.

---

## üöÄ Features

- **Instruction Modes:**
  - **Register Mode** ‚Äì Operands are CPU registers
  - **Immediate Mode** ‚Äì One operand is an immediate value

- **ALU Operations:**
  - `AND`
  - `OR`
  - `XOR`
  - `NOT`

- **Branching Instructions:**
  - `JMP` ‚Äì Unconditional jump
  - `JZ` ‚Äì Jump if zero (branch if result is 0)

- **Memory Access:**
  - `LOAD` ‚Äì Load data from memory into a register
  - `STORE` ‚Äì Store result from register to memory

- **Data Width:**
  - 8-bit data bus
  - 16-bit instruction word

---

## üß∞ Components

- `alu.v` ‚Äì Arithmetic and Logic Unit  
- `register_file.v` ‚Äì General-purpose registers (16 total: R1‚ÄìR16)  
- `control_unit.v` ‚Äì Instruction decoder and FSM controller  
- `memory.v` ‚Äì Simple RAM for program and data  
- `top.v` ‚Äì Top-level integration of datapath and controller  
- `tb.v` ‚Äì Testbench for simulation

---

## üìê Instruction Format

**Instruction Width:** 16 bits  
All instructions follow a 4-bit opcode followed by register or immediate fields. The unused bits are marked as `xxxx` (don‚Äôt care or reserved).

### 1. Register Mode

| Operation | Format                        | Binary Example         |
|----------|--------------------------------|------------------------|
| `AND R1, R2` | `0000 0000 0001 xxxx`        | `AND R1, R2` ‚Üí `0000 0000 0001 xxxx` |
| `XOR R2, R3` | `0010 0001 0010 xxxx`        | `XOR R2, R3` ‚Üí `0010 0001 0010 xxxx` |
| `NOT R1`     | `0011 0000 xxxx xxxx`        | `NOT R1` ‚Üí `0011 0000 xxxx xxxx`     |

### 2. Immediate Mode

| Operation     | Format                          | Binary Example                     |
|---------------|----------------------------------|------------------------------------|
| `AND R1, 5`   | `0100 0000 0000 0101`            | `AND R1, 5` ‚Üí `0100 0000 0000 0101` |
| `XOR R2, 15`  | `0110 0001 0000 1111`            | `XOR R2, 15` ‚Üí `0110 0001 0000 1111` |

### 3. Branching

| Operation | Format                          | Binary Example                |
|-----------|----------------------------------|-------------------------------|
| `JMP 5`   | `1000 0000 0101 xxxx`            | `JMP 5` ‚Üí `1000 0000 0101 xxxx` |
| `JZ 5`    | `1001 0000 0101 xxxx`            | `JZ 5` ‚Üí `1001 0000 0101 xxxx`  |

### 4. Memory Operations

| Operation     | Format                          | Binary Example                     |
|---------------|----------------------------------|------------------------------------|
| `LOAD R1, 5`  | `1100 0000 0000 0101`            | `LOAD R1, 5` ‚Üí `1100 0000 0000 0101` |
| `STORE 10`    | `1101 0000 1010 xxxx`            | `STORE 10` ‚Üí `1101 0000 1010 xxxx`   |

---

**Instructions are written inside instruction_memory.v and simulation is shown in waveform.vcd**

