

================================================================
== Vitis HLS Report for 'expandKey_Pipeline_VITIS_LOOP_227_1'
================================================================
* Date:           Wed Apr 17 16:01:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       34|  0.180 us|  0.340 us|   18|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_227_1  |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key"   --->   Operation 6 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size"   --->   Operation 7 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%icmp_ln227 = icmp_eq  i6 %i_1, i6 %size_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 12 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%add_ln227 = add i6 %i_1, i6 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 14 'add' 'add_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.inc.split, void %expandKeyLoop.loopexit.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 15 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln228 = add i11 %i_cast, i11 %key_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 17 'add' 'add_ln228' <Predicate = (!icmp_ln227)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %add_ln228" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 18 'zext' 'zext_ln228' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_array128_addr = getelementptr i8 %key_array128, i64 0, i64 %zext_ln228" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 19 'getelementptr' 'key_array128_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%key_array128_load = load i11 %key_array128_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 20 'load' 'key_array128_load' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln227 = store i6 %add_ln227, i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 21 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast2 = zext i6 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 22 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223]   --->   Operation 23 'specloopname' 'specloopname_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%key_array128_load = load i11 %key_array128_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 24 'load' 'key_array128_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %i_cast2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 25 'getelementptr' 'expandedKey_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln228 = store i8 %key_array128_load, i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 26 'store' 'store_ln228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 27 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.89ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln228', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228) [21]  (1.64 ns)
	'getelementptr' operation ('key_array128_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228) [23]  (0 ns)
	'load' operation ('key_array128_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228) on array 'key_array128' [24]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('key_array128_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228) on array 'key_array128' [24]  (3.25 ns)
	'store' operation ('store_ln228', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228) of variable 'key_array128_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228 on array 'expandedKey' [26]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
