============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  04:09:52 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_serial_by4_mul.sd_line_10_13_1)   ext delay                      +100     100 R 
bin_data_in[1][1]                     in port          10 23.1   20    +0     100 R 
TOP/bin_data_in[1][1] 
  genblk1[1].genblk1.sng/bin_in[1] 
    g50/B                                                              +0     100   
    g50/Y                             OR2X1             9 20.7  108  +107     207 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g663/B                                                               +0     207   
  g663/Y                              AND2X1            1  4.6   34   +43     250 R 
  genblk2.stoch2bin/data_in[18] 
    par_ctr/a[18] 
      p1/a[18] 
        p0/a[2] 
          p1/a[2] 
            p1/a[2] 
              fa0/b 
                g20/A                                                  +0     250   
                g20/YS                HAX1              1  3.4   17   +64     314 F 
              fa0/s 
              ha0/b 
                g17/B                                                  +0     314   
                g17/YS                HAX1              1  4.0   19   +59     373 F 
              ha0/s 
            p1/y[0] 
            g168/A                                                     +0     373   
            g168/YC                   HAX1              1  8.8   35   +64     437 F 
            g167/B                                                     +0     437   
            g167/YC                   FAX1              1  7.1   29   +89     526 F 
            g166/C                                                     +0     526   
            g166/YS                   FAX1              1 10.3   56   +95     621 R 
          p1/y[2] 
          g202/B                                                       +0     621   
          g202/YS                     FAX1              1 12.7   67  +110     731 R 
        p0/y[2] 
        g287/A                                                         +0     731   
        g287/YS                       FAX1              1  8.8   27  +103     834 F 
      p1/y[2] 
      g336/B                                                           +0     834   
      g336/YC                         FAX1              1  7.1   29   +87     921 F 
      g335/C                                                           +0     921   
      g335/YC                         FAX1              1  7.1   29   +82    1003 F 
      g334/C                                                           +0    1003   
      g334/YS                         FAX1              2 12.8   68  +103    1106 R 
    par_ctr/y[4] 
    g41/A                                                              +0    1106   
    g41/Y                             OR2X1             1  2.5   20   +40    1146 R 
    g40/A                                                              +0    1146   
    g40/Y                             OR2X1             1  2.5   23   +40    1186 R 
    g39/A                                                              +0    1186   
    g39/Y                             OR2X1             6 24.6  126  +108    1294 R 
    ctr/en 
      g369/S                                                           +0    1294   
      g369/Y                          MUX2X1            1  1.5   14   +50    1344 F 
      g368/A                                                           +0    1344   
      g368/Y                          INVX1             1  2.0    0    +2    1345 R 
      countval_reg[0]/D               DFFSR                            +0    1345   
      countval_reg[0]/CLK             setup                       0   +70    1416 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3534ps 
Start-point  : bin_data_in[1][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/D
