
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -250.97

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.00

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.13   36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.13    0.02   36.13 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.74    7.24   43.37 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.74    0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.38   data arrival time
-----------------------------------------------------------------------------
                                 34.98   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.61   28.83   42.23   42.23 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.83    0.11   42.35 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.39   68.18  110.52 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.39    0.03  110.56 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.67   34.88  145.44 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.67    0.00  145.44 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.72   14.46   29.53  174.97 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.47    0.17  175.14 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.75   11.50   21.21  196.35 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.17  196.52 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.48   20.46  216.98 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.48    0.03  217.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.15   24.25  241.27 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  241.28 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.91   28.67  269.95 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.91    0.04  270.00 ^ resp_msg[13] (out)
                                270.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.00   data arrival time
-----------------------------------------------------------------------------
                                -22.00   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.61   28.83   42.23   42.23 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.83    0.11   42.35 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.39   68.18  110.52 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.39    0.03  110.56 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.67   34.88  145.44 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.67    0.00  145.44 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.72   14.46   29.53  174.97 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.47    0.17  175.14 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.75   11.50   21.21  196.35 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.17  196.52 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.48   20.46  216.98 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.48    0.03  217.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.15   24.25  241.27 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  241.28 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.91   28.67  269.95 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.91    0.04  270.00 ^ resp_msg[13] (out)
                                270.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.00   data arrival time
-----------------------------------------------------------------------------
                                -22.00   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.39e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
