INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.sim/sim_1/impl/func/xsim/top_level_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_0
INFO: [VRFC 10-311] analyzing module intf_uart_alu
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_brg
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sim_1/new/top_level_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_tb
