-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32g0 =
{
   {
   name = "nutarch_cm3_stm32g0_family",
   options =
      {
         {
            macro = "STM32G030xx",
            requires = {"HW_MCU_STM32G030xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_466",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_5_DMAMUX1_OVR_STM32",
               "HW_ADC1_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM3_STM32",
               "HW_TIM14_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_UART_FIFO_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=29",
               "HWDEF += -DSTM32DIE=466",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g030xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g03x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g041_dma.h>\"",
            },
         },
         {
            macro = "STM32G031xx",
            requires = {"HW_MCU_STM32G031xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_466",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_5_DMAMUX1_OVR_STM32",
               "HW_ADC1_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_TIM14_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_LPUART1_STM32",
               "HW_UART_FIFO_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=30",
               "HWDEF += -DSTM32DIE=466",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g031xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g03x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g041_dma.h>\"",
            },
         },
         {
            macro = "STM32G041xx",
            requires = {"HW_MCU_STM32G041xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_466",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_5_DMAMUX1_OVR_STM32",
               "HW_ADC1_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_TIM14_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_LPUART1_STM32",
               "HW_AES_RNG_STM32",
               "HW_UART_FIFO_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=32",
               "HWDEF += -DSTM32DIE=466",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g041xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g03x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g041_dma.h>\"",
            },
         },
         {
            macro = "STM32G070xx",
            requires = {"HW_MCU_STM32G070xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_460",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_7_DMAMUX1_OVR_STM32",
               "HW_ADC1_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM7_STM32",
               "HW_TIM14_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_4_STM32",
               "HW_UART3_4_STM32",
               "HW_UART_FIFO_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_USART2_AUTOBAUD",
               "HW_UART2_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=30",
               "HWDEF += -DSTM32DIE=460",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g070xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g07x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g081_dma.h>\"",
            },
         },
         {
            macro = "STM32G071xx",
            requires = {"HW_MCU_STM32G071xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_460",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_UCPD1_2_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_7_DMAMUX1_OVR_STM32",
               "HW_ADC1_COMP_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_LPTIM1_STM32",
               "HW_TIM7_STM32",
               "HW_TIM7_LPTIM2_STM32",
               "HW_TIM14_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_4_LPUART1_STM32",
               "HW_UART3_4_LPUART1_STM32",
               "HW_CEC_STM32",
               "HW_UART_FIFO_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_USART2_AUTOBAUD",
               "HW_UART2_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=31",
               "HWDEF += -DSTM32DIE=460",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g071xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g07x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g081_dma.h>\"",
            },
         },
         {
            macro = "STM32G081xx",
            requires = {"HW_MCU_STM32G081xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_460",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_SVC_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_RTC_TAMP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_1_STM32",
               "HW_EXTI2_3_STM32",
               "HW_EXTI4_15_STM32",
               "HW_UCPD1_2_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_3_STM32",
               "HW_DMA1_CH4_7_DMAMUX1_OVR_STM32",
               "HW_ADC1_COMP_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_UP_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_LPTIM1_STM32",
               "HW_TIM7_STM32",
               "HW_TIM7_LPTIM2_STM32",
               "HW_TIM14_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_I2C1_STM32",
               "HW_I2C2_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_4_LPUART1_STM32",
               "HW_UART3_4_LPUART1_STM32",
               "HW_CEC_STM32",
               "HW_AES_RNG_STM32",
               "HW_UART_FIFO_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_USART1_AUTOBAUD",
               "HW_UART1_AUTOBAUD",
               "HW_USART2_AUTOBAUD",
               "HW_UART2_AUTOBAUD",
               "HW_UART_AUTOBAUD",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=32",
               "HWDEF += -DSTM32DIE=460",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32g081xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32g07x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32g081_dma.h>\"",
            },
         },
      }
   }
}
