$date
	Mon Mar 27 10:15:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 7 ! clk_rx [6:0] $end
$var wire 1 " q $end
$var wire 1 # count $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module counter $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 7 & counter [6:0] $end
$upscope $end
$scope module dut3 $end
$var wire 1 ' VDD $end
$var wire 1 ( VSS $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 3 ) count [2:0] $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
z(
z'
b0 &
0%
1$
0#
0"
bz !
$end
#1
0$
#2
1#
b1 &
1"
b10 )
1$
1%
#3
0$
#4
0#
b11 )
b10 &
1$
#5
0$
#6
1#
b11 &
b111 )
1$
#7
0$
#8
0#
b101 )
b100 &
1$
#9
0$
#10
1#
b101 &
b100 )
1$
#11
0$
#12
0#
b0 )
b110 &
1$
#13
0$
#14
1#
b111 &
0"
b10 )
1$
#15
0$
#16
0#
b11 )
b1000 &
1$
#17
0$
#18
1#
b1001 &
b111 )
1$
#19
0$
#20
0#
b101 )
b1010 &
1$
#21
0$
#22
1#
b1011 &
b100 )
1$
#23
0$
#24
0#
b0 )
b1100 &
1$
#25
0$
#26
1#
b1101 &
1"
b10 )
1$
#27
0$
#28
0#
b11 )
b1110 &
1$
#29
0$
#30
1#
b1111 &
b111 )
1$
#31
0$
#32
0#
b101 )
b10000 &
1$
#33
0$
#34
1#
b10001 &
b100 )
1$
#35
0$
#36
0#
b0 )
b10010 &
1$
#37
0$
#38
1#
b10011 &
0"
b10 )
1$
#39
0$
#40
0#
b11 )
b10100 &
1$
#41
0$
#42
1#
b10101 &
b111 )
1$
#43
0$
#44
0#
b101 )
b10110 &
1$
#45
0$
#46
1#
b10111 &
b100 )
1$
#47
0$
#48
0#
b0 )
b11000 &
1$
#49
0$
#50
1#
b11001 &
1"
b10 )
1$
#51
0$
#52
0#
b11 )
b11010 &
1$
#53
0$
#54
1#
b11011 &
b111 )
1$
#55
0$
#56
0#
b101 )
b11100 &
1$
#57
0$
#58
1#
b11101 &
b100 )
1$
#59
0$
#60
0#
b0 )
b11110 &
1$
#61
0$
#62
1#
b11111 &
0"
b10 )
1$
#63
0$
#64
0#
b11 )
b100000 &
1$
#65
0$
#66
1#
b100001 &
b111 )
1$
#67
0$
#68
0#
b101 )
b100010 &
1$
#69
0$
#70
1#
b100011 &
b100 )
1$
#71
0$
#72
0#
b0 )
b100100 &
1$
#73
0$
#74
1#
b100101 &
1"
b10 )
1$
#75
0$
#76
0#
b11 )
b100110 &
1$
#77
0$
#78
1#
b100111 &
b111 )
1$
#79
0$
#80
0#
b101 )
b101000 &
1$
#81
0$
#82
1#
b101001 &
b100 )
1$
#83
0$
#84
0#
b0 )
b101010 &
1$
#85
0$
#86
1#
b101011 &
0"
b10 )
1$
#87
0$
#88
0#
b11 )
b101100 &
1$
#89
0$
#90
1#
b101101 &
b111 )
1$
#91
0$
#92
0#
b101 )
b101110 &
1$
#93
0$
#94
1#
b101111 &
b100 )
1$
#95
0$
#96
0#
b0 )
b110000 &
1$
#97
0$
#98
1#
b110001 &
1"
b10 )
1$
#99
0$
#100
0#
b11 )
b110010 &
1$
#101
0$
#102
1#
b110011 &
b111 )
1$
