
*** Running vivado
    with args -log StepSynthesizerMain.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StepSynthesizerMain.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source StepSynthesizerMain.tcl -notrace
Command: synth_design -top StepSynthesizerMain -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 360.441 ; gain = 100.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StepSynthesizerMain' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:23]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:27' bound to instance 'Debounce1' of component 'debounce' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:118]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:36]
INFO: [Synth 8-3491] module 'PulseGenerator' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:8' bound to instance 'CIncr' of component 'PulseGenerator' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:124]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (2#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:14]
INFO: [Synth 8-3491] module 'TFlopCounter' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:9' bound to instance 'Counter1' of component 'TFlopCounter' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:130]
INFO: [Synth 8-638] synthesizing module 'TFlopCounter' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:16]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip0' of component 'tflipflop' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'tflipflop' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'tflipflop' (3#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:16]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip1' of component 'tflipflop' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:39]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip2' of component 'tflipflop' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:45]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip3' of component 'tflipflop' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'TFlopCounter' (4#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:16]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:7' bound to instance 'SSegDisplay' of component 'seven_segment_display' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:155]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (5#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:15]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop0' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:163]
INFO: [Synth 8-638] synthesizing module 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DFlop3bit' (6#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:20]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop1' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:169]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop2' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:175]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop3' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:181]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop4' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:187]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop5' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:193]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop6' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:199]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop7' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:205]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop8' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:211]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop9' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:217]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop10' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:223]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop11' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:229]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop12' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:235]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop13' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:241]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop14' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:247]
INFO: [Synth 8-3491] module 'DFlop3bit' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/DFlop3bit.vhd:9' bound to instance 'DFlop15' of component 'DFlop3bit' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:253]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:27' bound to instance 'Debounce2' of component 'debounce' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:263]
INFO: [Synth 8-3491] module 'ButtonToggle' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:8' bound to instance 'PlayToggle' of component 'ButtonToggle' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:269]
INFO: [Synth 8-638] synthesizing module 'ButtonToggle' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ButtonToggle' (7#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:15]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:13' bound to instance 'ClockDivider' of component 'clk_div2' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:276]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (8#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:18]
INFO: [Synth 8-3491] module 'TFlopCounter' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:9' bound to instance 'Counter2' of component 'TFlopCounter' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:281]
INFO: [Synth 8-226] default block is never used [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:292]
INFO: [Synth 8-226] default block is never used [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:319]
INFO: [Synth 8-3491] module 'sine_wave' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:27' bound to instance 'SpeakerSinePlay' of component 'sine_wave' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:341]
INFO: [Synth 8-638] synthesizing module 'sine_wave' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:71]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'E' is read in the process but is not in the sensitivity list [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'G' is read in the process but is not in the sensitivity list [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (9#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:34]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:34' bound to instance 'PWMSine' of component 'pwm' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:343]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pwm' (10#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'StepSynthesizerMain' (11#1) [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 431.113 ; gain = 171.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 431.113 ; gain = 171.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/constrs_1/new/xdc_StepSynthesizerMain.xdc]
Finished Parsing XDC File [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/constrs_1/new/xdc_StepSynthesizerMain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/constrs_1/new/xdc_StepSynthesizerMain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/StepSynthesizerMain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/StepSynthesizerMain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 774.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.020 ; gain = 514.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.020 ; gain = 514.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.020 ; gain = 514.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_out_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:42]
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sw_tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'counter_div_max_reg' [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 774.020 ; gain = 514.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 461   
	  16 Input      7 Bit        Muxes := 49    
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StepSynthesizerMain 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PulseGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tflipflop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module DFlop3bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ButtonToggle 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clk_div2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sine_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 461   
	  16 Input      7 Bit        Muxes := 49    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sw_tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_div_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:158]
INFO: [Synth 8-5545] ROM "ClockDivider/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ClockDivider/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "PWMSine/threshold" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PWMSine/counter_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element Debounce1/counter_out_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element SSegDisplay/refresh_counter_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Debounce2/counter_out_reg was removed.  [C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:50]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SpeakerSinePlay/\counter_div_max_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMSine/threshold_reg[0] )
WARNING: [Synth 8-3332] Sequential element (counter_div_max_reg[0]) is unused and will be removed from module sine_wave.
WARNING: [Synth 8-3332] Sequential element (PWMSine/threshold_reg[0]) is unused and will be removed from module StepSynthesizerMain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 812.254 ; gain = 552.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 906.430 ; gain = 646.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 907.172 ; gain = 647.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |    16|
|4     |LUT2   |    42|
|5     |LUT3   |    41|
|6     |LUT4   |    64|
|7     |LUT5   |    96|
|8     |LUT6   |   776|
|9     |MUXF7  |   281|
|10    |MUXF8  |   122|
|11    |FDCE   |    92|
|12    |FDRE   |   172|
|13    |FDSE   |     1|
|14    |LD     |     3|
|15    |IBUF   |    21|
|16    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |  1797|
|2     |  CIncr           |PulseGenerator        |     2|
|3     |  ClockDivider    |clk_div2              |    52|
|4     |  Counter1        |TFlopCounter          |    27|
|5     |    TFlip0        |tflipflop_20          |     3|
|6     |    TFlip1        |tflipflop_21          |     3|
|7     |    TFlip2        |tflipflop_22          |    16|
|8     |    TFlip3        |tflipflop_23          |     5|
|9     |  Counter2        |TFlopCounter_0        |  1225|
|10    |    TFlip0        |tflipflop             |     2|
|11    |    TFlip1        |tflipflop_17          |  1203|
|12    |    TFlip2        |tflipflop_18          |    18|
|13    |    TFlip3        |tflipflop_19          |     2|
|14    |  DFlop0          |DFlop3bit             |     6|
|15    |  DFlop1          |DFlop3bit_1           |     6|
|16    |  DFlop10         |DFlop3bit_2           |     6|
|17    |  DFlop11         |DFlop3bit_3           |     6|
|18    |  DFlop12         |DFlop3bit_4           |     6|
|19    |  DFlop13         |DFlop3bit_5           |     6|
|20    |  DFlop14         |DFlop3bit_6           |     6|
|21    |  DFlop15         |DFlop3bit_7           |     6|
|22    |  DFlop2          |DFlop3bit_8           |     6|
|23    |  DFlop3          |DFlop3bit_9           |     6|
|24    |  DFlop4          |DFlop3bit_10          |     6|
|25    |  DFlop5          |DFlop3bit_11          |     6|
|26    |  DFlop6          |DFlop3bit_12          |     6|
|27    |  DFlop7          |DFlop3bit_13          |     6|
|28    |  DFlop8          |DFlop3bit_14          |     6|
|29    |  DFlop9          |DFlop3bit_15          |     6|
|30    |  Debounce1       |debounce              |    35|
|31    |  Debounce2       |debounce_16           |    34|
|32    |  PWMSine         |pwm                   |    46|
|33    |  PlayToggle      |ButtonToggle          |     5|
|34    |  SSegDisplay     |seven_segment_display |    36|
|35    |  SpeakerSinePlay |sine_wave             |   184|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 934.637 ; gain = 332.074
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 934.637 ; gain = 674.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 934.637 ; gain = 686.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.runs/synth_1/StepSynthesizerMain.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StepSynthesizerMain_utilization_synth.rpt -pb StepSynthesizerMain_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 934.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 08:25:37 2018...
