

================================================================
== Vitis HLS Report for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
================================================================
* Date:           Thu Oct  2 22:22:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  4718595|  4718595|  18.874 ms|  18.874 ms|  4718594|  4718594|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_41_2_VITIS_LOOP_43_3  |  4718593|  4718593|         4|          2|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_02 = alloca i32 1" [kernel_FFN.cpp:42]   --->   Operation 7 'alloca' 'sum_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [kernel_FFN.cpp:43]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 0, i10 %j" [kernel_FFN.cpp:43]   --->   Operation 13 'store' 'store_ln43' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 0, i32 %sum_02" [kernel_FFN.cpp:42]   --->   Operation 14 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc17" [kernel_FFN.cpp:43]   --->   Operation 15 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [kernel_FFN.cpp:41]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.81ns)   --->   "%add_ln41 = add i22 %indvar_flatten_load, i22 1" [kernel_FFN.cpp:41]   --->   Operation 17 'add' 'add_ln41' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln41 = icmp_eq  i22 %indvar_flatten_load, i22 2359296" [kernel_FFN.cpp:41]   --->   Operation 18 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.67> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc20, void %for.end22.exitStub" [kernel_FFN.cpp:41]   --->   Operation 19 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel_FFN.cpp:43]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%icmp_ln4311 = icmp_eq  i10 %j_load, i10 768" [kernel_FFN.cpp:43]   --->   Operation 21 'icmp' 'icmp_ln4311' <Predicate = (!icmp_ln41)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln41 = select i1 %icmp_ln4311, i10 0, i10 %j_load" [kernel_FFN.cpp:41]   --->   Operation 22 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %select_ln41" [kernel_FFN.cpp:43]   --->   Operation 23 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_vec_addr = getelementptr i32 %local_vec, i64 0, i64 %zext_ln43" [kernel_FFN.cpp:45]   --->   Operation 24 'getelementptr' 'local_vec_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_local_vec_load = muxlogic i12 %local_vec_addr"   --->   Operation 25 'muxlogic' 'muxLogicRAMAddr_to_local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.75ns) (share mux size 2)   --->   "%local_vec_load = load i12 %local_vec_addr" [kernel_FFN.cpp:45]   --->   Operation 26 'load' 'local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln43 = add i10 %select_ln41, i10 1" [kernel_FFN.cpp:43]   --->   Operation 27 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp_eq  i10 %add_ln43, i10 768" [kernel_FFN.cpp:43]   --->   Operation 28 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %new.latch.for.inc17.split, void %last.iter.for.inc17.split" [kernel_FFN.cpp:43]   --->   Operation 29 'br' 'br_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln41 = store i22 %add_ln41, i22 %indvar_flatten" [kernel_FFN.cpp:41]   --->   Operation 30 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %j" [kernel_FFN.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sum_02_load = load i32 %sum_02" [kernel_FFN.cpp:41]   --->   Operation 32 'load' 'sum_02_load' <Predicate = (!icmp_ln41 & !icmp_ln4311)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.41ns)   --->   "%select_ln41_2 = select i1 %icmp_ln4311, i32 0, i32 %sum_02_load" [kernel_FFN.cpp:41]   --->   Operation 33 'select' 'select_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%local_vec_load = load i12 %local_vec_addr" [kernel_FFN.cpp:45]   --->   Operation 34 'load' 'local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicFIFOCE_to_W_strm_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicFIFOCE_to_W_strm_read' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 36 [1/1] ( I:0.98ns O:0.09ns ) (share mux size 3)   --->   "%W_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %W_strm" [kernel_FFN.cpp:45]   --->   Operation 36 'read' 'W_strm_read' <Predicate = (!icmp_ln41)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %W_strm_read" [kernel_FFN.cpp:45]   --->   Operation 37 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %local_vec_load"   --->   Operation 38 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %bitcast_ln45"   --->   Operation 39 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI2_to_sum = muxlogic i32 %select_ln41_2"   --->   Operation 40 'muxlogic' 'muxLogicI2_to_sum' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.28>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 41 [2/2] (2.86ns) (share mux size 3)   --->   "%sum = fmadd i32 @_ssdm_op_FMADD, i32 %local_vec_load, i32 %bitcast_ln45, i32 %select_ln41_2" [kernel_FFN.cpp:45]   --->   Operation 41 'fmadd' 'sum' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.27>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_2_VITIS_LOOP_43_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:44]   --->   Operation 44 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.28ns) (share mux size 3)   --->   "%sum = fmadd i32 @_ssdm_op_FMADD, i32 %local_vec_load, i32 %bitcast_ln45, i32 %select_ln41_2" [kernel_FFN.cpp:45]   --->   Operation 45 'fmadd' 'sum' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %sum" [kernel_FFN.cpp:46]   --->   Operation 46 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 47 'muxlogic' 'muxLogicFIFOData_to_write_ln46' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z2_strm, i32 %bitcast_ln46" [kernel_FFN.cpp:46]   --->   Operation 48 'write' 'write_ln46' <Predicate = (icmp_ln43)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln43 = br void %new.latch.for.inc17.split" [kernel_FFN.cpp:43]   --->   Operation 49 'br' 'br_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %sum, i32 %sum_02" [kernel_FFN.cpp:42]   --->   Operation 50 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc17" [kernel_FFN.cpp:43]   --->   Operation 51 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', kernel_FFN.cpp:43) of constant 0 on local variable 'j', kernel_FFN.cpp:43 [10]  (0.393 ns)
	'load' operation 10 bit ('j_load', kernel_FFN.cpp:43) on local variable 'j', kernel_FFN.cpp:43 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4311', kernel_FFN.cpp:43) [23]  (0.607 ns)
	'select' operation 10 bit ('select_ln41', kernel_FFN.cpp:41) [24]  (0.374 ns)
	'add' operation 10 bit ('add_ln43', kernel_FFN.cpp:43) [38]  (0.717 ns)
	'icmp' operation 1 bit ('icmp_ln43', kernel_FFN.cpp:43) [39]  (0.607 ns)

 <State 2>: 1.424ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_W_strm_read') [31]  (0.437 ns)
	fifo read operation ('W_strm_read', kernel_FFN.cpp:45) on port 'W_strm' (kernel_FFN.cpp:45) [32]  (0.987 ns)

 <State 3>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('sum', kernel_FFN.cpp:45) [37]  (2.861 ns)

 <State 4>: 1.271ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('sum', kernel_FFN.cpp:45) [37]  (0.284 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln46') [43]  (0.000 ns)
	fifo write operation ('write_ln46', kernel_FFN.cpp:46) on port 'z2_strm' (kernel_FFN.cpp:46) [44]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
