Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  1 17:13:49 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           64          
LUTAR-1    Warning           LUT drives async reset alert                        35          
TIMING-20  Warning           Non-clocked latch                                   55          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/inst/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/inst/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/inst/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/inst/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.456        0.000                      0                 1012        0.098        0.000                      0                 1012       -0.808       -3.370                       9                   676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sys_clock                             {0.000 41.666}       83.333          12.000          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1        0.456        0.000                      0                  576        0.122        0.000                      0                  576        1.367        0.000                       0                   418  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sys_clock                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.472        0.000                      0                  394        0.098        0.000                      0                  394        4.500        0.000                       0                   228  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              1.281        0.000                      0                   38        0.203        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 3.652ns (59.275%)  route 2.509ns (40.725%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 8.171 - 6.734 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.559     1.559    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X45Y16         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 f  blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/Q
                         net (fo=14, routed)          0.672     2.687    blockdesign_i/paint_centerline_0/inst/pxl_y_i[4]
    SLICE_X47Y17         LUT2 (Prop_lut2_I0_O)        0.150     2.837 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     3.306    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_3_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.326     3.632 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.632    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.182 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.182    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.495 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.448     4.943    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.496 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.422     5.918    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.299     6.217 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     6.217    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.593 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     6.593    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.916 f  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.499     7.414    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_6
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.306     7.720 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     7.720    blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.437     8.171    blockdesign_i/paint_centerline_0/inst/clk
    SLICE_X47Y20         FDRE                                         r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.094     8.265    
                         clock uncertainty           -0.121     8.144    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.032     8.176    blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.061ns (22.474%)  route 3.660ns (77.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 8.238 - 6.734 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.619     1.619    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X59Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.256     3.332    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.154     3.486 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.847     4.333    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.327     4.660 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           1.036     5.696    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.820 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.520     6.340    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X61Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.504     8.238    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X61Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.094     8.332    
                         clock uncertainty           -0.121     8.211    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)       -0.067     8.144    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_l/inst/pxl_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.847ns (41.022%)  route 2.655ns (58.978%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 8.169 - 6.734 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.551     1.551    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X56Y24         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     2.069 f  blockdesign_i/paint_paddle_l/inst/pxl_x_o_reg[1]/Q
                         net (fo=5, routed)           1.389     3.458    blockdesign_i/paint_paddle_r/inst/pxl_x_i[1]
    SLICE_X55Y34         LUT1 (Prop_lut1_I0_O)        0.124     3.582 r  blockdesign_i/paint_paddle_r/inst/_carry_i_3/O
                         net (fo=1, routed)           0.000     3.582    blockdesign_i/paint_paddle_r/inst/_carry_i_3_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  blockdesign_i/paint_paddle_r/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.132    blockdesign_i/paint_paddle_r/inst/_carry_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  blockdesign_i/paint_paddle_r/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.246    blockdesign_i/paint_paddle_r/inst/_carry__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.474 f  blockdesign_i/paint_paddle_r/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.267     5.741    blockdesign_i/paint_paddle_r/inst/_carry__1_n_1
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.313     6.054 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.054    blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.435     8.169    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.249    
                         clock uncertainty           -0.121     8.128    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.079     8.207    blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 blockdesign_i/pixel_counter_0/inst/hpx_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.671ns (39.006%)  route 2.613ns (60.994%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 8.169 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.554     1.554    blockdesign_i/pixel_counter_0/inst/pxCLK_i
    SLICE_X51Y22         FDRE                                         r  blockdesign_i/pixel_counter_0/inst/hpx_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  blockdesign_i/pixel_counter_0/inst/hpx_o_reg[5]/Q
                         net (fo=5, routed)           1.434     3.444    blockdesign_i/paint_ball/inst/pxl_x_i[5]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.568 r  blockdesign_i/paint_ball/inst/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.568    blockdesign_i/paint_ball/inst/_carry__0_i_3_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.118 r  blockdesign_i/paint_ball/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.118    blockdesign_i/paint_ball/inst/_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.346 f  blockdesign_i/paint_ball/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.179     5.525    blockdesign_i/paint_ball/inst/_carry__1_n_1
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.313     5.838 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.838    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.435     8.169    blockdesign_i/paint_ball/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
                         clock pessimism              0.094     8.263    
                         clock uncertainty           -0.121     8.142    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.077     8.219    blockdesign_i/paint_ball/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.299ns (30.411%)  route 2.972ns (69.589%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8.175 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.554     1.554    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y27         FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/Q
                         net (fo=10, routed)          1.655     3.728    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
    SLICE_X54Y39         LUT5 (Prop_lut5_I0_O)        0.124     3.852 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     3.852    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__4_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.385 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           1.317     5.702    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp5_out
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.826 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1/O
                         net (fo=1, routed)           0.000     5.826    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1_n_0
    SLICE_X52Y30         FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.441     8.175    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y30         FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
                         clock pessimism              0.094     8.269    
                         clock uncertainty           -0.121     8.148    
    SLICE_X52Y30         FDSE (Setup_fdse_C_D)        0.077     8.225    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.061ns (25.144%)  route 3.159ns (74.856%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 8.237 - 6.734 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.619     1.619    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X59Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.256     3.332    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.154     3.486 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.611     4.097    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.327     4.424 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           1.291     5.715    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.839 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.839    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0_n_0
    SLICE_X58Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.503     8.237    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X58Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.094     8.331    
                         clock uncertainty           -0.121     8.210    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.031     8.241    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.435ns (34.482%)  route 2.727ns (65.518%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.625     1.625    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X62Y29         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     2.044 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.019     3.063    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.324     3.387 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=5, routed)           0.600     3.987    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.361     4.348 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           1.108     5.456    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.331     5.787 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.787    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[2]_i_1__1_n_0
    SLICE_X63Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.507     8.241    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X63Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.094     8.335    
                         clock uncertainty           -0.121     8.214    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)        0.031     8.245    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.279ns (31.015%)  route 2.845ns (68.986%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 8.171 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.554     1.554    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y27         FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/Q
                         net (fo=10, routed)          1.826     3.899    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.023 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_4__13/O
                         net (fo=1, routed)           0.000     4.023    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_4__13_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.536 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__19/i__carry/CO[3]
                         net (fo=2, routed)           1.019     5.554    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp10_out
    SLICE_X48Y27         LUT5 (Prop_lut5_I3_O)        0.124     5.678 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000     5.678    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X48Y27         FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.437     8.171    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X48Y27         FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.080     8.251    
                         clock uncertainty           -0.121     8.130    
    SLICE_X48Y27         FDSE (Setup_fdse_C_D)        0.031     8.161    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.279ns (31.016%)  route 2.845ns (68.984%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 8.171 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.554     1.554    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y27         FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/Q
                         net (fo=10, routed)          1.826     3.899    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.023 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_4__13/O
                         net (fo=1, routed)           0.000     4.023    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_4__13_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.536 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__19/i__carry/CO[3]
                         net (fo=2, routed)           1.019     5.554    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp10_out
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.678 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_i_1/O
                         net (fo=1, routed)           0.000     5.678    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.437     8.171    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X48Y27         FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/C
                         clock pessimism              0.080     8.251    
                         clock uncertainty           -0.121     8.130    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.031     8.161    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.149ns (29.939%)  route 2.689ns (70.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.626     1.626    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X60Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=6, routed)           0.991     3.135    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_2_in
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.154     3.289 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.450     3.739    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X62Y32         LUT3 (Prop_lut3_I0_O)        0.327     4.066 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.866     4.932    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.082 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     5.464    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X61Y32         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.510     8.244    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X61Y32         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.094     8.338    
                         clock uncertainty           -0.121     8.217    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)       -0.255     7.962    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.962    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.595     0.595    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.791    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.866     0.866    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.075     0.670    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.593     0.593    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y38         FDPE (Hold_fdpe_C_D)         0.075     0.668    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.585     0.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.049     0.798    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.843 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.843    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X65Y27         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.853     0.853    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y27         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.092     0.690    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.749%)  route 0.101ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.589     0.589    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y32         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.101     0.831    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X64Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000     0.876    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X64Y31         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.857     0.857    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y31         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.121     0.723    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.760 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.815    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X64Y47         FDPE (Hold_fdpe_C_D)         0.060     0.656    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.743%)  route 0.132ns (48.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.553     0.553    blockdesign_i/paint_ball/inst/clk
    SLICE_X40Y21         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/Q
                         net (fo=5, routed)           0.132     0.825    blockdesign_i/paint_paddle_l/inst/pxl_y_i[4]
    SLICE_X39Y21         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.820     0.820    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X39Y21         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.070     0.656    blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/inst/Vdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.937%)  route 0.100ns (35.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.587     0.587    blockdesign_i/video_buffer_0/inst/pixel_clk
    SLICE_X58Y31         FDRE                                         r  blockdesign_i/video_buffer_0/inst/Vdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  blockdesign_i/video_buffer_0/inst/Vdata_o_reg[12]/Q
                         net (fo=6, routed)           0.100     0.828    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.873 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X59Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.855     0.855    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X59Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     0.691    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.554%)  route 0.155ns (45.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.586     0.586    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X61Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.155     0.882    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.927 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.927    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.856     0.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     0.743    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.585     0.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.083     0.832    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.877    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X65Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.853     0.853    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.092     0.690    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/inst/VSync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.587     0.587    blockdesign_i/video_buffer_0/inst/pixel_clk
    SLICE_X62Y30         FDRE                                         r  blockdesign_i/video_buffer_0/inst/VSync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  blockdesign_i/video_buffer_0/inst/VSync_o_reg/Q
                         net (fo=1, routed)           0.115     0.842    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X62Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.856     0.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.269     0.587    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.066     0.653    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X55Y28     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X52Y24     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X58Y25     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X56Y26     blockdesign_i/paint_ball/inst/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X56Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y28     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y28     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y24     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y24     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y25     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y25     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y28     blockdesign_i/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y28     blockdesign_i/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y24     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y24     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y23     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y25     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y25     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y38    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y37    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y18    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y17    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y38    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y37    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y18    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y17    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.088ns (21.463%)  route 3.981ns (78.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.559    -0.934    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.515 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.317    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X43Y16         LUT4 (Prop_lut4_I1_O)        0.297     0.614 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.403     1.017    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.141 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.733     1.874    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.998 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.053     3.052    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.176 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.960     4.135    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X41Y18         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437     8.461    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X41Y18         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[18]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X41Y18         FDCE (Setup_fdce_C_CE)      -0.205     8.607    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[18]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.088ns (21.463%)  route 3.981ns (78.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.559    -0.934    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.515 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.317    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X43Y16         LUT4 (Prop_lut4_I1_O)        0.297     0.614 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.403     1.017    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.141 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.733     1.874    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.998 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.053     3.052    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.176 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.960     4.135    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X41Y18         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437     8.461    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X41Y18         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[19]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X41Y18         FDCE (Setup_fdce_C_CE)      -0.205     8.607    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[19]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.088ns (21.933%)  route 3.872ns (78.067%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.559    -0.934    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.515 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.317    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X43Y16         LUT4 (Prop_lut4_I1_O)        0.297     0.614 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.403     1.017    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.141 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.733     1.874    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.998 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.053     3.052    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.176 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.851     4.027    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X44Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.440     8.464    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X44Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[12]/C
                         clock pessimism              0.563     9.027    
                         clock uncertainty           -0.226     8.801    
    SLICE_X44Y17         FDCE (Setup_fdce_C_CE)      -0.205     8.596    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[12]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.088ns (21.933%)  route 3.872ns (78.067%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.559    -0.934    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.515 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.317    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X43Y16         LUT4 (Prop_lut4_I1_O)        0.297     0.614 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.403     1.017    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.141 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.733     1.874    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.998 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.053     3.052    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.176 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.851     4.027    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X44Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.440     8.464    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X44Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[13]/C
                         clock pessimism              0.563     9.027    
                         clock uncertainty           -0.226     8.801    
    SLICE_X44Y17         FDCE (Setup_fdce_C_CE)      -0.205     8.596    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[13]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[0]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[1]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.088ns (22.056%)  route 3.845ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.522 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.832     0.310    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg_n_0_[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.297     0.607 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.416     1.023    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_10_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.937     2.084    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_7_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.853     3.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value3
    SLICE_X28Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.807     3.992    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.434     8.458    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X32Y20         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C
                         clock pessimism              0.601     9.059    
                         clock uncertainty           -0.226     8.833    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.205     8.628    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  4.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.102 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.089 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.089    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.066 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.064 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.059%)  route 0.336ns (56.941%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.561    -0.603    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  blockdesign_i/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    blockdesign_i/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.211    -0.058    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.013 r  blockdesign_i/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.013    blockdesign_i/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.831    -0.840    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    blockdesign_i/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.758%)  route 0.114ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.597    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.342    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.232 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.232    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[0]_i_2_n_6
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X11Y0          FDCE (Hold_fdce_C_D)         0.105    -0.492    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.478%)  route 0.120ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.597    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.312    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.202    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2_n_5
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.838    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X52Y0          FDCE (Hold_fdce_C_D)         0.134    -0.463    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.597    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.313    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.202 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.202    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2_n_6
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.838    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X52Y0          FDCE (Hold_fdce_C_D)         0.134    -0.463    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565    -0.599    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.118    -0.340    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X11Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.105    -0.494    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.597    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.338    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X11Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X11Y2          FDCE (Hold_fdce_C_D)         0.105    -0.492    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 0.419ns (5.792%)  route 6.816ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.816     8.870    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.419ns (6.024%)  route 6.536ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.536     8.591    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 0.419ns (6.065%)  route 6.489ns (93.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.489     8.544    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.419ns (6.211%)  route 6.327ns (93.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.327     8.382    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.419ns (6.256%)  route 6.278ns (93.744%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.278     8.333    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.419ns (6.328%)  route 6.203ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.203     8.257    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y37         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y37         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.419ns (6.362%)  route 6.167ns (93.638%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.167     8.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 0.419ns (6.614%)  route 5.916ns (93.386%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.916     7.970    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.518ns (8.377%)  route 5.666ns (91.623%))
  Logic Levels:           0  
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.626     1.626    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y30         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.666     7.810    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.545    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.518ns (8.503%)  route 5.574ns (91.497%))
  Logic Levels:           0  
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.627     1.627    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y31         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     2.145 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.574     7.720    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.545    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  2.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.141ns (6.240%)  route 2.118ns (93.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y23         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.118     2.842    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.639    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.072%)  route 2.181ns (93.928%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y23         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.181     2.905    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.639    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.141ns (5.975%)  route 2.219ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y23         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.219     2.943    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.639    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.141ns (5.986%)  route 2.214ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y26         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.214     2.938    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.141ns (5.972%)  route 2.220ns (94.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.220     2.944    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.128ns (5.519%)  route 2.191ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y23         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.128     0.711 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.191     2.902    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     2.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.164ns (6.927%)  route 2.204ns (93.073%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.587     0.587    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y30         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDSE (Prop_fdse_C_Q)         0.164     0.751 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.204     2.954    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.635    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.128ns (5.508%)  route 2.196ns (94.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y23         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.196     2.906    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.586    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.164ns (6.922%)  route 2.205ns (93.078%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.588     0.588    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.205     2.957    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.635    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.128ns (5.521%)  route 2.190ns (94.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.585     0.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.190     2.903    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.581    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDPE (Recov_fdpe_C_PRE)     -0.530     7.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDPE (Remov_fdpe_C_PRE)     -0.148     0.461    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.124ns (5.542%)  route 2.113ns (94.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.586     1.586    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.710 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.237    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.516     1.516    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.124ns (5.542%)  route 2.113ns (94.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.586     1.586    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.710 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.237    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.516     1.516    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.000ns (0.000%)  route 0.731ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.731     0.731    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.519     1.519    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.000ns (0.000%)  route 0.318ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.318     0.318    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.866     0.866    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y46         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.045ns (5.298%)  route 0.804ns (94.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.632     0.632    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.677 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.045ns (5.298%)  route 0.804ns (94.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.632     0.632    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.677 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.118ns  (logic 22.278ns (39.698%)  route 33.840ns (60.302%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.986    55.994    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    56.118 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    56.118    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_2_n_0
    SLICE_X56Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.967ns  (logic 22.278ns (39.805%)  route 33.689ns (60.195%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.835    55.843    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    55.967 r  blockdesign_i/position_ball_0/inst/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    55.967    blockdesign_i/position_ball_0/inst/angle_counter[8]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.709ns  (logic 22.278ns (39.990%)  route 33.431ns (60.010%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.577    55.585    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    55.709 r  blockdesign_i/position_ball_0/inst/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    55.709    blockdesign_i/position_ball_0/inst/angle_counter[3]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/y_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.613ns  (logic 22.278ns (40.059%)  route 33.335ns (59.941%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 r  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 f  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.481    55.489    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I1_O)        0.124    55.613 r  blockdesign_i/position_ball_0/inst/y_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    55.613    blockdesign_i/position_ball_0/inst/y_pos[0]_C_i_1_n_0
    SLICE_X52Y21         FDCE                                         r  blockdesign_i/position_ball_0/inst/y_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.582ns  (logic 22.278ns (40.081%)  route 33.304ns (59.919%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.450    55.458    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124    55.582 r  blockdesign_i/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    55.582    blockdesign_i/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.450ns  (logic 22.278ns (40.177%)  route 33.172ns (59.823%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.318    55.326    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I2_O)        0.124    55.450 r  blockdesign_i/position_ball_0/inst/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    55.450    blockdesign_i/position_ball_0/inst/y_pos[8]_C_i_1_n_0
    SLICE_X53Y19         FDCE                                         r  blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/y_pos_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.304ns  (logic 22.278ns (40.283%)  route 33.026ns (59.717%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          0.813    52.677    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.331    53.008 r  blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.172    55.180    blockdesign_i/position_ball_0/inst/angle_counter[9]_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    55.304 r  blockdesign_i/position_ball_0/inst/y_pos[4]_C_i_1/O
                         net (fo=1, routed)           0.000    55.304    blockdesign_i/position_ball_0/inst/y_pos[4]_C_i_1_n_0
    SLICE_X52Y18         FDCE                                         r  blockdesign_i/position_ball_0/inst/y_pos_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.226ns  (logic 22.278ns (40.340%)  route 32.948ns (59.660%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.752    53.616    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X52Y21         LUT4 (Prop_lut4_I2_O)        0.331    53.947 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           0.823    54.770    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    54.894 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.332    55.226    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X53Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.226ns  (logic 22.278ns (40.340%)  route 32.948ns (59.660%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.752    53.616    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X52Y21         LUT4 (Prop_lut4_I2_O)        0.331    53.947 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           0.823    54.770    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    54.894 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.332    55.226    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X53Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.226ns  (logic 22.278ns (40.340%)  route 32.948ns (59.660%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.269    43.294    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.418 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=20, routed)          2.395    45.813    blockdesign_i/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.320 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.320    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.542 r  blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.137    47.678    blockdesign_i/collision_detection_0/inst/collision_paddle_r2_inferred__0/i__carry__0_n_7
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299    47.977 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.977    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_i_4_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.490 r  blockdesign_i/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.490    blockdesign_i/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.719 f  blockdesign_i/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.677    50.396    blockdesign_i/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.310    50.706 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.005    51.711    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.153    51.864 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.752    53.616    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X52Y21         LUT4 (Prop_lut4_I2_O)        0.331    53.947 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           0.823    54.770    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    54.894 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.332    55.226    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X53Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.086     0.214    blockdesign_i/position_ball_0/inst/angle_counter[1]
    SLICE_X57Y21         LUT6 (Prop_lut6_I3_O)        0.099     0.313 r  blockdesign_i/position_ball_0/inst/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    blockdesign_i/position_ball_0/inst/angle_counter[2]_i_1_n_0
    SLICE_X57Y21         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C/C
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.104     0.268    blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  blockdesign_i/position_ball_0/inst/x_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.313    blockdesign_i/position_ball_0/inst/p_2_in[0]
    SLICE_X61Y18         FDPE                                         r  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.237%)  route 0.139ns (42.763%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P/C
    SLICE_X61Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P/Q
                         net (fo=3, routed)           0.139     0.280    blockdesign_i/position_ball_0/inst/x_pos_reg[0]_P_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  blockdesign_i/position_ball_0/inst/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.325    blockdesign_i/position_ball_0/inst/x_pos[0]_C_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.899%)  route 0.159ns (46.101%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.159     0.300    blockdesign_i/position_ball_0/inst/angle_counter[6]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  blockdesign_i/position_ball_0/inst/angle_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    blockdesign_i/position_ball_0/inst/angle_counter[6]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P/C
    SLICE_X53Y21         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P/Q
                         net (fo=2, routed)           0.167     0.308    blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.353 r  blockdesign_i/position_ball_0/inst/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.353    blockdesign_i/position_ball_0/inst/y_pos[0]_P_i_1_n_0
    SLICE_X53Y21         FDPE                                         r  blockdesign_i/position_ball_0/inst/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/x_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/x_pos[5]_C_i_1_n_0
    SLICE_X65Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/x_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/x_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/x_pos[8]_C_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  blockdesign_i/position_ball_0/inst/x_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/C
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/y_pos[8]_C_i_1_n_0
    SLICE_X53Y19         FDCE                                         r  blockdesign_i/position_ball_0/inst/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_dir_reg/C
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/x_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/in
    SLICE_X61Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X61Y19         FDPE                                         r  blockdesign_i/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/x_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/x_pos[7]_C_i_1_n_0
    SLICE_X63Y17         FDCE                                         r  blockdesign_i/position_ball_0/inst/x_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     4.942    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.610 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.271    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     4.965    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.053 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.067    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.609    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    1.849     7.431 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.431    hdmi_out_data_n[1]
    V5                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     1.848     7.430 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.430    hdmi_out_data_p[1]
    U5                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    1.837     7.426 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.426    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     1.836     7.425 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.425    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    1.842     7.417 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.417    hdmi_out_data_n[2]
    W4                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     1.841     7.416 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.416    hdmi_out_data_p[2]
    W5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.301ns  (logic 2.300ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    1.828     7.405 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.405    hdmi_out_data_n[0]
    V4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 2.299ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     1.827     7.404 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.404    hdmi_out_data_p[0]
    U4                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.953ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     0.776     2.665 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.665    hdmi_out_data_p[0]
    U4                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.954ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    0.777     2.666 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.666    hdmi_out_data_n[0]
    V4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     0.790     2.678 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.678    hdmi_out_data_p[2]
    W5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    0.791     2.679 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.679    hdmi_out_data_n[2]
    W4                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     0.785     2.680 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.680    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    0.786     2.681 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.681    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     0.797     2.689 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.689    hdmi_out_data_p[1]
    U5                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    0.798     2.690 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.690    hdmi_out_data_n[1]
    V5                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.268ns  (logic 14.927ns (43.560%)  route 19.341ns (56.440%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          2.273    32.498    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.373    32.871 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.474    33.346    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]_i_1_n_0
    SLICE_X56Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.074ns  (logic 14.927ns (43.807%)  route 19.147ns (56.193%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          2.080    32.305    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.373    32.678 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.474    33.152    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]_i_1_n_0
    SLICE_X56Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.045ns  (logic 14.927ns (43.845%)  route 19.118ns (56.155%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.728    31.953    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.373    32.326 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.797    33.123    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]_i_1_n_0
    SLICE_X57Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.922ns  (logic 14.927ns (44.004%)  route 18.995ns (55.996%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.928    32.153    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.373    32.526 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.474    33.000    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]_i_1_n_0
    SLICE_X56Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.793ns  (logic 14.927ns (44.172%)  route 18.866ns (55.828%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.702    31.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.373    32.300 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.571    32.871    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]_i_1_n_0
    SLICE_X57Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.768ns  (logic 14.927ns (44.205%)  route 18.841ns (55.795%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.774    31.999    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.373    32.372 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.474    32.846    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_1_n_0
    SLICE_X56Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.722ns  (logic 14.927ns (44.264%)  route 18.795ns (55.736%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.728    31.953    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.373    32.326 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.474    32.800    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[4]_i_1_n_0
    SLICE_X56Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.263ns  (logic 14.927ns (44.875%)  route 18.336ns (55.125%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.250    31.475    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y6          LUT6 (Prop_lut6_I3_O)        0.373    31.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.493    32.341    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]_i_1_n_0
    SLICE_X57Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.243ns  (logic 14.927ns (44.903%)  route 18.316ns (55.097%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.100    31.325    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.373    31.698 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.623    32.321    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_1_n_0
    SLICE_X56Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.994ns  (logic 14.927ns (45.241%)  route 18.067ns (54.759%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.571    -0.922    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.908     0.505    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[14]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     4.356 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.876 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.292     8.168    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0_n_104
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.320 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           1.329     9.648    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_289_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.357 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_227_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000    10.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_176_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/O[3]
                         net (fo=2, routed)           1.223    12.007    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_4
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.328    12.335 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74/O
                         net (fo=2, routed)           0.857    13.192    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_74_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.328    13.520 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    13.520    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_78_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.053 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.053    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.170 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12/O[3]
                         net (fo=2, routed)           1.580    16.299    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_12_n_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.333    16.632 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5/O
                         net (fo=2, routed)           1.408    18.040    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_5_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.326    18.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    18.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_9_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.916 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[13]_i_2_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          2.353    21.604    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_5_n_6
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.332    21.936 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365/O
                         net (fo=2, routed)           0.882    22.818    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_365_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.327    23.145 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369/O
                         net (fo=1, routed)           0.000    23.145    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_369_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.546 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    23.546    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_314_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    23.660    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_237_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    23.774    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_179_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.888    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_80_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=18, routed)          1.885    25.887    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_33_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I3_O)        0.150    26.037 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           1.058    27.096    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_53_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.332    27.428 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    27.428    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_57_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.961    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.284 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.814    29.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_6_n_6
    SLICE_X63Y11         LUT4 (Prop_lut4_I1_O)        0.306    29.404 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.404    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_42_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.954 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.954    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.225 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.095    31.320    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.373    31.693 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.379    32.072    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[7]_i_1_n_0
    SLICE_X56Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.671ns  (logic 0.367ns (54.696%)  route 0.304ns (45.304%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.450    -1.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.367    -1.159 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.304    -0.855    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable
    SLICE_X49Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.718ns  (logic 0.418ns (58.214%)  route 0.300ns (41.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.418    -1.116 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.300    -0.816    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X12Y16         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.385ns (41.660%)  route 0.539ns (58.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.385    -1.149 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.539    -0.609    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm
    SLICE_X12Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.203ns  (logic 0.337ns (28.010%)  route 0.866ns (71.990%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.450    -1.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.337    -1.189 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.866    -0.322    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm
    SLICE_X56Y5          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.343ns  (logic 0.467ns (34.769%)  route 0.876ns (65.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.450    -1.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.367    -1.159 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.559    -0.599    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.100    -0.499 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.317    -0.182    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg_i_1_n_0
    SLICE_X53Y7          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.532ns  (logic 0.518ns (33.813%)  route 1.014ns (66.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.418    -1.116 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.711    -0.404    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.100    -0.304 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.303    -0.002    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[13]_i_1_n_0
    SLICE_X11Y12         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.560ns  (logic 0.467ns (29.928%)  route 1.093ns (70.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.450    -1.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.367    -1.159 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.093    -0.065    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable
    SLICE_X56Y9          LUT6 (Prop_lut6_I5_O)        0.100     0.035 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.035    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]_i_1_n_0
    SLICE_X56Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.591ns  (logic 0.518ns (32.563%)  route 1.073ns (67.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.418    -1.116 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.755    -0.360    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.100    -0.260 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.317     0.057    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[1]_i_1_n_0
    SLICE_X9Y9           LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.594ns  (logic 0.518ns (32.489%)  route 1.076ns (67.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.418    -1.116 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.759    -0.356    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.100    -0.256 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.317     0.061    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]_i_1_n_0
    SLICE_X9Y9           LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.467ns (29.270%)  route 1.128ns (70.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.450    -1.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.367    -1.159 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.128    -0.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.100     0.070 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.070    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[14]_i_1_n_0
    SLICE_X57Y7          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575    21.575    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.702ns  (logic 21.824ns (43.910%)  route 27.878ns (56.090%))
  Logic Levels:           46  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/G
    SLICE_X56Y9          LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.638     2.438    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0[11]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.562 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9/O
                         net (fo=1, routed)           0.000     2.562    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_9_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.942 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.265 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.685     3.951    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.023     7.974 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[5]
                         net (fo=25, routed)          2.384    10.357    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_100
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.509 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105/O
                         net (fo=1, routed)           0.469    10.978    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_105_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    11.736 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.736    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_72_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.051 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.565    13.616    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_38_n_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.923 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.102    15.025    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_39_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.154    15.179 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           1.195    16.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_14_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.327    16.702 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.702    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.252 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.252    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.588 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/O[0]
                         net (fo=10, routed)          2.435    20.023    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_7
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.299    20.322 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.560    20.882    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_146_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.408 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.408    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_108_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.742 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.985    22.727    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_54_n_6
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.303    23.030 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    23.030    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_104_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.406 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.406    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.523 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.640 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.967    24.606    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I1_O)        0.150    24.756 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.104    25.860    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.326    26.186 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0/O
                         net (fo=1, routed)           0.902    27.088    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[8]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.149    27.237 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.675    27.913    blockdesign_i/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[8]_P[7])
                                                      3.887    31.800 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[7]
                         net (fo=4, routed)           1.461    33.260    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_98
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124    33.384 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    33.384    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.916 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.916    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.250 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.499    35.750    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.303    36.053 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    36.053    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.454 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    36.454    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.568 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    36.568    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.881 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           1.084    37.964    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.331    38.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.813    39.108    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.332    39.440 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    39.440    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.972 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.972    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.306 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.036    41.342    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.303    41.645 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    41.645    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.025 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.494    43.519    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I1_O)        0.124    43.643 f  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          1.385    45.028    blockdesign_i/paint_paddle_r/inst/rect_pos_y[3]
    SLICE_X39Y23         LUT1 (Prop_lut1_I0_O)        0.124    45.152 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    45.152    blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.553 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    45.553    blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.887 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.956    46.843    blockdesign_i/paint_paddle_r/inst/pxl_value_o2__6_carry__0_n_6
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.303    47.146 r  blockdesign_i/paint_paddle_r/inst/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.146    blockdesign_i/paint_paddle_r/inst/__21_carry__0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.679 r  blockdesign_i/paint_paddle_r/inst/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.679    blockdesign_i/paint_paddle_r/inst/__21_carry__0_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.908 f  blockdesign_i/paint_paddle_r/inst/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.484    49.392    blockdesign_i/paint_paddle_r/inst/__21_carry__1_n_1
    SLICE_X52Y24         LUT5 (Prop_lut5_I3_O)        0.310    49.702 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    49.702    blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.435     1.435    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.264ns  (logic 22.315ns (47.214%)  route 24.949ns (52.786%))
  Logic Levels:           47  (CARRY4=26 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]/G
    SLICE_X9Y9           LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[3]/Q
                         net (fo=4, routed)           0.975     1.705    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm__0[3]
    SLICE_X10Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.829 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_15/O
                         net (fo=1, routed)           0.000     1.829    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.209 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.209    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.326 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.326    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.443 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.766 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_1/O[1]
                         net (fo=1, routed)           0.538     3.304    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.023     7.327 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[9]
                         net (fo=26, routed)          3.086    10.413    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_96
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.150    10.563 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_76/O
                         net (fo=1, routed)           0.666    11.229    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_76_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.071    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_22_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.384 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.980    13.364    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_12_n_4
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.306    13.670 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_13/O
                         net (fo=2, routed)           1.202    14.872    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_13_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I0_O)        0.152    15.024 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.981    16.006    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.332 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.332    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_8_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.882 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.882    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.996    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.309 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           1.378    18.687    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_4
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.334    19.021 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.526    19.547    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_110_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.147    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.481 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.982    21.463    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.303    21.766 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.766    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.298 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.703    23.001    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I1_O)        0.118    23.119 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.233    24.352    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.326    24.678 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0/O
                         net (fo=1, routed)           0.794    25.472    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.150    25.622 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[0]_INST_0/O
                         net (fo=1, routed)           0.617    26.239    blockdesign_i/position_paddles_0/inst/controller_value_l[0]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[12])
                                                      3.864    30.103 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           1.568    31.671    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_93
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.124    31.795 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    31.795    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.327 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.327    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.441 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.441    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.754 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.663    34.417    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_4
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.306    34.723 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.723    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.273 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.273    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.387 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.387    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.609 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_42/O[0]
                         net (fo=2, routed)           0.747    36.356    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_42_n_7
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.325    36.681 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_34/O
                         net (fo=2, routed)           1.275    37.956    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_34_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.326    38.282 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    38.282    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.832 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.832    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.166 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.995    40.162    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.303    40.465 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.465    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.015 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.350    42.365    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.124    42.489 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.706    43.195    blockdesign_i/paint_paddle_l/inst/rect_pos_y[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.721 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    43.721    blockdesign_i/paint_paddle_l/inst/pxl_value_o2__6_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.034 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.808    44.842    blockdesign_i/paint_paddle_l/inst/pxl_value_o2__6_carry__0_n_4
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.306    45.148 r  blockdesign_i/paint_paddle_l/inst/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    45.148    blockdesign_i/paint_paddle_l/inst/__21_carry__0_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.549 r  blockdesign_i/paint_paddle_l/inst/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.549    blockdesign_i/paint_paddle_l/inst/__21_carry__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.777 f  blockdesign_i/paint_paddle_l/inst/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.173    46.951    blockdesign_i/paint_paddle_l/inst/__21_carry__1_n_1
    SLICE_X52Y24         LUT5 (Prop_lut5_I3_O)        0.313    47.264 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    47.264    blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.435     1.435    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.158ns  (logic 3.210ns (39.346%)  route 4.948ns (60.654%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         LDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC/G
    SLICE_X50Y14         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC/Q
                         net (fo=3, routed)           0.964     1.797    blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I1_O)        0.124     1.921 f  blockdesign_i/position_ball_0/inst/ball_pox_y[3]_INST_0/O
                         net (fo=60, routed)          2.031     3.951    blockdesign_i/paint_ball/inst/rect_pos_y[3]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.075 r  blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000     4.075    blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.476 r  blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     4.476    blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.816     5.627    blockdesign_i/paint_ball/inst/pxl_value_o2__6_carry__0_n_6
    SLICE_X41Y21         LUT2 (Prop_lut2_I1_O)        0.303     5.930 r  blockdesign_i/paint_ball/inst/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.930    blockdesign_i/paint_ball/inst/__21_carry__0_i_3_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.480 r  blockdesign_i/paint_ball/inst/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.480    blockdesign_i/paint_ball/inst/__21_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.708 f  blockdesign_i/paint_ball/inst/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.137     7.845    blockdesign_i/paint_ball/inst/__21_carry__1_n_1
    SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.313     8.158 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.158    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.435     1.435    blockdesign_i/paint_ball/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.400ns (42.508%)  route 0.541ns (57.492%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[10]/C
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/inst/x_pos_reg[10]/Q
                         net (fo=9, routed)           0.229     0.370    blockdesign_i/paint_ball/inst/rect_pos_x[10]
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.049     0.419 r  blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.419    blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.515 r  blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0/CO[1]
                         net (fo=1, routed)           0.312     0.827    blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0_n_2
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.114     0.941 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     0.941    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.821     0.821    blockdesign_i/paint_ball/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.872ns  (logic 1.072ns (37.326%)  route 1.800ns (62.674%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[1]/C
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[1]/Q
                         net (fo=7, routed)           0.249     0.390    blockdesign_i/controllers/controller_interconn_0/inst/value_l_1[1]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.435 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0/O
                         net (fo=1, routed)           0.291     0.726    blockdesign_i/position_paddles_0/inst/controller_value_l[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[1]_P[19])
                                                      0.571     1.297 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.547     1.844    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          0.213     2.101    blockdesign_i/paint_paddle_l/inst/rect_pos_y[8]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.046     2.147 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.147    blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.255 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.501     2.756    blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_n_2
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.116     2.872 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.872    blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.821     0.821    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.900ns  (logic 1.137ns (39.208%)  route 1.763ns (60.792%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 FDSE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDSE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[7]/C
    SLICE_X57Y20         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[7]/Q
                         net (fo=5, routed)           0.350     0.491    blockdesign_i/controllers/controller_interconn_0/inst/value_r_1[7]
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.536 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[7]_INST_0/O
                         net (fo=1, routed)           0.189     0.724    blockdesign_i/position_paddles_0/inst/controller_value_r[7]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.295 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.496     1.791    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X48Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.836 f  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.429     2.265    blockdesign_i/paint_paddle_r/inst/rect_pos_y[0]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.044     2.309 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.309    blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry_i_4_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.441 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.441    blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.486 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.300     2.786    blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0_n_2
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.114     2.900 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.821     0.821    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X52Y24         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.530ns  (logic 1.600ns (16.795%)  route 7.929ns (83.205%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.497     6.945    blockdesign_i/controllers/controller_ultrasonic_1/inst/enable
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.152     7.097 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.432     9.530    blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0
    SLICE_X47Y7          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447    -1.529    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X47Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_done_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.455ns  (logic 1.600ns (16.928%)  route 7.854ns (83.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.219     6.667    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.152     6.819 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.635     9.455    blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0
    SLICE_X12Y17         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.455ns  (logic 1.600ns (16.928%)  route 7.854ns (83.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.219     6.667    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.152     6.819 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.635     9.455    blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0
    SLICE_X12Y17         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.442    -1.534    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.572ns (16.865%)  route 7.752ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          6.361     7.809    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.124     7.933 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.391     9.324    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y0          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.452    -1.524    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.572ns (16.865%)  route 7.752ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          6.361     7.809    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.124     7.933 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.391     9.324    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y0          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.452    -1.524    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.572ns (16.865%)  route 7.752ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          6.361     7.809    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.124     7.933 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.391     9.324    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y0          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.452    -1.524    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 1.572ns (16.865%)  route 7.752ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          6.361     7.809    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.124     7.933 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.391     9.324    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y0          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.452    -1.524    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.600ns (17.351%)  route 7.623ns (82.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.497     6.945    blockdesign_i/controllers/controller_ultrasonic_1/inst/enable
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.152     7.097 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.127     9.224    blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0
    SLICE_X41Y11         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X41Y11         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[10]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.600ns (17.351%)  route 7.623ns (82.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.497     6.945    blockdesign_i/controllers/controller_ultrasonic_1/inst/enable
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.152     7.097 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.127     9.224    blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0
    SLICE_X41Y11         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X41Y11         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[11]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.600ns (17.351%)  route 7.623ns (82.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          5.497     6.945    blockdesign_i/controllers/controller_ultrasonic_1/inst/enable
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.152     7.097 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.127     9.224    blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0
    SLICE_X41Y11         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X41Y11         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.221ns (49.728%)  route 0.223ns (50.272%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.223     0.401    blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.043     0.444 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.444    blockdesign_i/controllers/controller_ultrasonic_0/inst/next_state[1]
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.223ns (49.954%)  route 0.223ns (50.046%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.223     0.401    blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.045     0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/next_state[0]
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X12Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.247%)  route 0.345ns (60.753%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
    SLICE_X56Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.345     0.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next
    SLICE_X49Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.568 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.568    blockdesign_i/controllers/controller_ultrasonic_1/inst/next_state[0]
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835    -0.836    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.224ns (39.354%)  route 0.345ns (60.646%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
    SLICE_X56Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.345     0.523    blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next
    SLICE_X49Y7          LUT5 (Prop_lut5_I0_O)        0.046     0.569 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.569    blockdesign_i/controllers/controller_ultrasonic_1/inst/next_state[1]
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835    -0.836    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X49Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.262ns (42.890%)  route 0.349ns (57.110%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
    SLICE_X53Y7          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/Q
                         net (fo=1, routed)           0.156     0.373    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset__0
    SLICE_X53Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.418 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter[0]_i_3/O
                         net (fo=32, routed)          0.193     0.611    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0
    SLICE_X52Y5          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[20]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.262ns (42.890%)  route 0.349ns (57.110%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
    SLICE_X53Y7          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/Q
                         net (fo=1, routed)           0.156     0.373    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset__0
    SLICE_X53Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.418 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter[0]_i_3/O
                         net (fo=32, routed)          0.193     0.611    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0
    SLICE_X52Y5          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[21]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.262ns (42.890%)  route 0.349ns (57.110%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
    SLICE_X53Y7          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/Q
                         net (fo=1, routed)           0.156     0.373    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset__0
    SLICE_X53Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.418 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter[0]_i_3/O
                         net (fo=32, routed)          0.193     0.611    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0
    SLICE_X52Y5          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[22]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.262ns (42.890%)  route 0.349ns (57.110%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
    SLICE_X53Y7          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/Q
                         net (fo=1, routed)           0.156     0.373    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset__0
    SLICE_X53Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.418 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter[0]_i_3/O
                         net (fo=32, routed)          0.193     0.611    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0
    SLICE_X52Y5          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.837    -0.834    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[23]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.262ns (39.148%)  route 0.407ns (60.852%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/G
    SLICE_X49Y9          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.407     0.624    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable__0
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.669 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.669    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[4]_i_1_n_0
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.827    -0.844    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X43Y15         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.262ns (39.049%)  route 0.409ns (60.951%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/G
    SLICE_X53Y7          LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/Q
                         net (fo=1, routed)           0.156     0.373    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset__0
    SLICE_X53Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.418 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter[0]_i_3/O
                         net (fo=32, routed)          0.253     0.671    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0
    SLICE_X52Y7          FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.836    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[28]/C





