@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_O-2018.09-SP2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
viewport = 86 34 2428 1368 0 0 540 2426
activeNode = "ram"
activeScope = "ram"
activeFile = "/home/zzzh/workspace/RISC-V/rtl/cbb/ram.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 7
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "ram"
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-f" "filelist.f" 
invokeDir = /home/zzzh/workspace/RISC-V/QA_DIR
[hb.sourceTab.1]
scope = ram
File = /home/zzzh/workspace/RISC-V/rtl/cbb/ram.v
Line = 8
