// Seed: 3408464630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_6,
      id_2
  );
  assign id_6 = 1;
  wire id_10;
  wor id_11, id_12, id_13;
  assign id_11 = 1 - -1;
  or primCall (id_4, id_3, id_5, id_6);
endmodule
