  val cntReg = RegInit(0.U(8.W))
  val done = cntReg === 0.U

  val next = WireDefault(0.U)
  when (load) {
    next := din
  } .elsewhen (!done) {
    next := cntReg - 1.U
  }
  cntReg := next
