module CRC(clk,rst,data,out_crc);

input clk,rst;
input[7:0]data;
reg [15:0]crc;
output reg [15:0]out_crc;
integer clkc,i;

always@(posedge clk)
	begin
		if(rst==1)
			begin
				out_crc=0;
				clkc=0;
			end
		else
			begin
				clkc=clkc+1;
				if(clkc!=8)
					begin
						for(i=0;i<9;i=i+1)
							begin
								if(i==0)
									begin
										crc=16'hFFFF;
										crc=data^crc;
									end
								else
									begin
										if(crc[0]==0)
											begin crc=crc>>1; end
										else if(crc[0]==1)
											begin
												crc=crc>>1;
												crc=crc^16'hA001;
											end
									end
							end
					end
				else if(clkc==8)
					begin
						out_crc<=crc;
						clkc=0;
					end
			end
	end

endmodule
