/*
DISCLAIMER
This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
applicable laws, including copyright laws.
THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
of this software. By using this software, you agree to the additional terms and conditions found by accessing the
following link:
http://www.renesas.com/disclaimer

*/
// Generated from SVD 1.10.00, with svd2pac 0.4.0 on Sat, 12 Apr 2025 22:14:33 +0000

#![allow(clippy::identity_op)]
#![allow(clippy::module_inception)]
#![allow(clippy::derivable_impls)]
#[allow(unused_imports)]
use crate::common::sealed;
#[allow(unused_imports)]
use crate::common::*;
#[doc = r"Serial Interface IICA"]
unsafe impl ::core::marker::Send for super::Iica {}
unsafe impl ::core::marker::Sync for super::Iica {}
impl super::Iica {
    #[allow(unused)]
    #[inline(always)]
    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
        self.ptr
    }
    #[doc = "IICA Shift Register 0"]
    #[inline(always)]
    pub const fn iica0(&self) -> &'static crate::common::Reg<self::Iica0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iica0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(0usize),
            )
        }
    }

    #[doc = "IICA Status Register 0"]
    #[inline(always)]
    pub const fn iics0(&self) -> &'static crate::common::Reg<self::Iics0_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Iics0_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(1usize),
            )
        }
    }

    #[doc = "IICA Flag Register 0"]
    #[inline(always)]
    pub const fn iicf0(&self) -> &'static crate::common::Reg<self::Iicf0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iicf0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(2usize),
            )
        }
    }

    #[doc = "IICA Control Register 00"]
    #[inline(always)]
    pub const fn iicctl00(
        &self,
    ) -> &'static crate::common::Reg<self::Iicctl00_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iicctl00_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(256usize),
            )
        }
    }

    #[doc = "IICA Control Register 01"]
    #[inline(always)]
    pub const fn iicctl01(
        &self,
    ) -> &'static crate::common::Reg<self::Iicctl01_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iicctl01_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(257usize),
            )
        }
    }

    #[doc = "IICA Low-level Width Setting Register 0"]
    #[inline(always)]
    pub const fn iicwl0(
        &self,
    ) -> &'static crate::common::Reg<self::Iicwl0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iicwl0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(258usize),
            )
        }
    }

    #[doc = "IICA High-level Width Setting Register 0"]
    #[inline(always)]
    pub const fn iicwh0(
        &self,
    ) -> &'static crate::common::Reg<self::Iicwh0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Iicwh0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(259usize),
            )
        }
    }

    #[doc = "Slave Address Register 0"]
    #[inline(always)]
    pub const fn sva0(&self) -> &'static crate::common::Reg<self::Sva0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Sva0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(260usize),
            )
        }
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iica0_SPEC;
impl crate::sealed::RegSpec for Iica0_SPEC {
    type DataType = u8;
}
#[doc = "IICA Shift Register 0"]
pub type Iica0 = crate::RegValueT<Iica0_SPEC>;

impl NoBitfieldReg<Iica0_SPEC> for Iica0 {}
impl ::core::default::Default for Iica0 {
    #[inline(always)]
    fn default() -> Iica0 {
        <crate::RegValueT<Iica0_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iics0_SPEC;
impl crate::sealed::RegSpec for Iics0_SPEC {
    type DataType = u8;
}
#[doc = "IICA Status Register 0"]
pub type Iics0 = crate::RegValueT<Iics0_SPEC>;

impl Iics0 {
    #[doc = "Detection of Stop Condition"]
    #[inline(always)]
    pub fn spd(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, iics0::Spd, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<0,0x1,1,0,iics0::Spd, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Start Condition"]
    #[inline(always)]
    pub fn std(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, iics0::Std, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<1,0x1,1,0,iics0::Std, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Acknowledge (ACK)"]
    #[inline(always)]
    pub fn ackd(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, iics0::Ackd, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<2,0x1,1,0,iics0::Ackd, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Transmit and Receive Status"]
    #[inline(always)]
    pub fn trc(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, iics0::Trc, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<3,0x1,1,0,iics0::Trc, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Matching Addresses"]
    #[inline(always)]
    pub fn coi(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, iics0::Coi, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<4,0x1,1,0,iics0::Coi, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Extension Code Reception"]
    #[inline(always)]
    pub fn exc(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, iics0::Exc, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<5,0x1,1,0,iics0::Exc, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of Arbitration Loss"]
    #[inline(always)]
    pub fn ald(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, iics0::Ald, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<6,0x1,1,0,iics0::Ald, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Master Status Check Flag"]
    #[inline(always)]
    pub fn msts(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, iics0::Msts, Iics0_SPEC, crate::common::R> {
        crate::common::RegisterField::<7,0x1,1,0,iics0::Msts, Iics0_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Iics0 {
    #[inline(always)]
    fn default() -> Iics0 {
        <crate::RegValueT<Iics0_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod iics0 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spd_SPEC;
    pub type Spd = crate::EnumBitfieldStruct<u8, Spd_SPEC>;
    impl Spd {
        #[doc = "Stop condition was not detected."]
        pub const _0: Self = Self::new(0);
        #[doc = "Stop condition was detected. Communication of the master device is terminated and the bus is released."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Std_SPEC;
    pub type Std = crate::EnumBitfieldStruct<u8, Std_SPEC>;
    impl Std {
        #[doc = "Start condition was not detected."]
        pub const _0: Self = Self::new(0);
        #[doc = "Start condition was detected. This indicates that the address transfer period is in effect."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ackd_SPEC;
    pub type Ackd = crate::EnumBitfieldStruct<u8, Ackd_SPEC>;
    impl Ackd {
        #[doc = "Acknowledge was not detected."]
        pub const _0: Self = Self::new(0);
        #[doc = "Acknowledge was detected."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Trc_SPEC;
    pub type Trc = crate::EnumBitfieldStruct<u8, Trc_SPEC>;
    impl Trc {
        #[doc = "Receive status (other than transmit status). The SDAA0 line is set for high impedance."]
        pub const _0: Self = Self::new(0);
        #[doc = "Transmit status. The value in the SOn latch is enabled for output to the SDAA0 line (valid starting at the falling edge of the first byte\'s ninth clock)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Coi_SPEC;
    pub type Coi = crate::EnumBitfieldStruct<u8, Coi_SPEC>;
    impl Coi {
        #[doc = "Addresses do not match."]
        pub const _0: Self = Self::new(0);
        #[doc = "Addresses match. Or, the all address match function is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Exc_SPEC;
    pub type Exc = crate::EnumBitfieldStruct<u8, Exc_SPEC>;
    impl Exc {
        #[doc = "Extension code was not received."]
        pub const _0: Self = Self::new(0);
        #[doc = "Extension code was received. Or, the all address match function is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ald_SPEC;
    pub type Ald = crate::EnumBitfieldStruct<u8, Ald_SPEC>;
    impl Ald {
        #[doc = "This status means either that there was no arbitration, or that the arbitration result was a win."]
        pub const _0: Self = Self::new(0);
        #[doc = "This status indicates the arbitration result was a loss. The MSTS bit is cleared."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Msts_SPEC;
    pub type Msts = crate::EnumBitfieldStruct<u8, Msts_SPEC>;
    impl Msts {
        #[doc = "Slave mode status or communication standby status"]
        pub const _0: Self = Self::new(0);
        #[doc = "Master mode communication status"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iicf0_SPEC;
impl crate::sealed::RegSpec for Iicf0_SPEC {
    type DataType = u8;
}
#[doc = "IICA Flag Register 0"]
pub type Iicf0 = crate::RegValueT<Iicf0_SPEC>;

impl Iicf0 {
    #[doc = "Communication Reservation Function Disable Bit"]
    #[inline(always)]
    pub fn iicrsv(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, iicf0::Iicrsv, Iicf0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,iicf0::Iicrsv, Iicf0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Initial Start Enable Trigger"]
    #[inline(always)]
    pub fn stcen(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, iicf0::Stcen, Iicf0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,iicf0::Stcen, Iicf0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "I2C Bus Status Flag"]
    #[inline(always)]
    pub fn iicbsy(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, iicf0::Iicbsy, Iicf0_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<6,0x1,1,0,iicf0::Iicbsy, Iicf0_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "IICCTL00.STT Clear Flag"]
    #[inline(always)]
    pub fn stcf(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, iicf0::Stcf, Iicf0_SPEC, crate::common::R> {
        crate::common::RegisterField::<7,0x1,1,0,iicf0::Stcf, Iicf0_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Iicf0 {
    #[inline(always)]
    fn default() -> Iicf0 {
        <crate::RegValueT<Iicf0_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod iicf0 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Iicrsv_SPEC;
    pub type Iicrsv = crate::EnumBitfieldStruct<u8, Iicrsv_SPEC>;
    impl Iicrsv {
        #[doc = "Enable communication reservation"]
        pub const _0: Self = Self::new(0);
        #[doc = "Disable communication reservation"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Stcen_SPEC;
    pub type Stcen = crate::EnumBitfieldStruct<u8, Stcen_SPEC>;
    impl Stcen {
        #[doc = "After operation is enabled (IICCTL00.IICE = 1), enable generation of a start condition upon detection of a stop condition."]
        pub const _0: Self = Self::new(0);
        #[doc = "After operation is enabled (IICCTL00.IICE = 1), enable generation of a start condition without detecting a stop condition."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Iicbsy_SPEC;
    pub type Iicbsy = crate::EnumBitfieldStruct<u8, Iicbsy_SPEC>;
    impl Iicbsy {
        #[doc = "Bus release status (communication initial status when STCEN = 1)"]
        pub const _0: Self = Self::new(0);
        #[doc = "Bus communication status (communication initial status when STCEN = 0)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Stcf_SPEC;
    pub type Stcf = crate::EnumBitfieldStruct<u8, Stcf_SPEC>;
    impl Stcf {
        #[doc = "Generate start condition"]
        pub const _0: Self = Self::new(0);
        #[doc = "Start condition generation unsuccessful: clear the IICCTL00.STT flag"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iicctl00_SPEC;
impl crate::sealed::RegSpec for Iicctl00_SPEC {
    type DataType = u8;
}
#[doc = "IICA Control Register 00"]
pub type Iicctl00 = crate::RegValueT<Iicctl00_SPEC>;

impl Iicctl00 {
    #[doc = "Stop Condition Trigger"]
    #[inline(always)]
    pub fn spt(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, iicctl00::Spt, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,iicctl00::Spt, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Start Condition Trigger"]
    #[inline(always)]
    pub fn stt(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, iicctl00::Stt, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,iicctl00::Stt, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Acknowledgment Control"]
    #[inline(always)]
    pub fn acke(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, iicctl00::Acke, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x1,1,0,iicctl00::Acke, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Control of Clock Stretching and Interrupt Request Generation"]
    #[inline(always)]
    pub fn wtim(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, iicctl00::Wtim, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,iicctl00::Wtim, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Enable and Disable Generation of Interrupt Request when Stop Condition is Detected"]
    #[inline(always)]
    pub fn spie(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, iicctl00::Spie, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x1,1,0,iicctl00::Spie, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Release from the Clock Stretch State"]
    #[inline(always)]
    pub fn wrel(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, iicctl00::Wrel, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<5,0x1,1,0,iicctl00::Wrel, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Exit from Communications"]
    #[inline(always)]
    pub fn lrel(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, iicctl00::Lrel, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<6,0x1,1,0,iicctl00::Lrel, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "I2C Operation Enable"]
    #[inline(always)]
    pub fn iice(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, iicctl00::Iice, Iicctl00_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,iicctl00::Iice, Iicctl00_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Iicctl00 {
    #[inline(always)]
    fn default() -> Iicctl00 {
        <crate::RegValueT<Iicctl00_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod iicctl00 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spt_SPEC;
    pub type Spt = crate::EnumBitfieldStruct<u8, Spt_SPEC>;
    impl Spt {
        #[doc = "Stop condition is not generated"]
        pub const _0: Self = Self::new(0);
        #[doc = "Stop condition is generated (End of transfer as master device)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Stt_SPEC;
    pub type Stt = crate::EnumBitfieldStruct<u8, Stt_SPEC>;
    impl Stt {
        #[doc = "Do not generate a start condition"]
        pub const _0: Self = Self::new(0);
        #[doc = "When bus is released (in communication standby status, when IICF0.IICBSY = 0): If this bit is set to 1, a start condition is generated (startup as the master mode). When a third party is communicating: When communication reservation function is enabled (IICF0.IICRSV = 0)Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.When communication reservation function is disabled (IICF0.IICRSV = 1)Even if this bit is set to 1, the STT bit is cleared and the STT clear flag (IICF0.STCF) is set to 1. No start condition is generated.In the clock stretch state (for a master device): Generates a restart condition after release from the clock stretch state."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Acke_SPEC;
    pub type Acke = crate::EnumBitfieldStruct<u8, Acke_SPEC>;
    impl Acke {
        #[doc = "Disable acknowledgment"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable acknowledgment. During the 9th clock period, the SDAA0 line is set to low level."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Wtim_SPEC;
    pub type Wtim = crate::EnumBitfieldStruct<u8, Wtim_SPEC>;
    impl Wtim {
        #[doc = "An interrupt request is generated on the falling edge of the 8th clock cycle. Master mode: After the output of eight clock pulses, the clock output is set to the low level and clock stretching is set. Slave mode: After the input of eight clock pulses, the clock is set to the low level and clock stretching is set for the master device."]
        pub const _0: Self = Self::new(0);
        #[doc = "An interrupt request is generated on the falling edge of the 9th clock cycle. Master mode: After the output of nine clock pulses, the clock output is set to the low level and clock stretching is set. Slave mode: After the input of 9 clock pulses, the clock is set to the low level and clock stretching is set for the master device."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spie_SPEC;
    pub type Spie = crate::EnumBitfieldStruct<u8, Spie_SPEC>;
    impl Spie {
        #[doc = "Disable"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Wrel_SPEC;
    pub type Wrel = crate::EnumBitfieldStruct<u8, Wrel_SPEC>;
    impl Wrel {
        #[doc = "The interface is not released from the clock stretch state."]
        pub const _0: Self = Self::new(0);
        #[doc = "The interface is released from the clock stretch state. After release from the clock stretch state, this bit is automatically cleared to 0."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lrel_SPEC;
    pub type Lrel = crate::EnumBitfieldStruct<u8, Lrel_SPEC>;
    impl Lrel {
        #[doc = "Normal operation"]
        pub const _0: Self = Self::new(0);
        #[doc = "IICA exits from the current communications and sets communication standby status. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLA0 and SDAA0 lines are set to high impedance. The following flags of IICA control register 00 (IICCTL00) and the IICA status register 0 (IICS0) are cleared to 0. IICCTL00.STTIICCTL00.SPTIICS0.MSTSIICS0.EXCIICS0.COIIICS0.TRCIICS0.ACKDIICS0.STD"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Iice_SPEC;
    pub type Iice = crate::EnumBitfieldStruct<u8, Iice_SPEC>;
    impl Iice {
        #[doc = "Stop operation. Reset the IICA status register 0 (IICS0). Stop internal operation."]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable operation."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iicctl01_SPEC;
impl crate::sealed::RegSpec for Iicctl01_SPEC {
    type DataType = u8;
}
#[doc = "IICA Control Register 01"]
pub type Iicctl01 = crate::RegValueT<Iicctl01_SPEC>;

impl Iicctl01 {
    #[doc = "IICA Operation Clock (fMCK)"]
    #[inline(always)]
    pub fn prs(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, iicctl01::Prs, Iicctl01_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,iicctl01::Prs, Iicctl01_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Digital Filter Operation Control"]
    #[inline(always)]
    pub fn dfc(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, iicctl01::Dfc, Iicctl01_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x1,1,0,iicctl01::Dfc, Iicctl01_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Operation Mode Switching"]
    #[inline(always)]
    pub fn smc(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, iicctl01::Smc, Iicctl01_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,iicctl01::Smc, Iicctl01_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Detection of SDAA0 Pin Level (Valid Only when IICCTL00.IICE = 1)"]
    #[inline(always)]
    pub fn dad(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, iicctl01::Dad, Iicctl01_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<4,0x1,1,0,iicctl01::Dad, Iicctl01_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Detection of SCLA0 Pin Level (Valid Only when IICCTL00.IICE = 1)"]
    #[inline(always)]
    pub fn cld(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, iicctl01::Cld, Iicctl01_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<5,0x1,1,0,iicctl01::Cld, Iicctl01_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Address Match Disabling Flag"]
    #[inline(always)]
    pub fn svadis(
        self,
    ) -> crate::common::RegisterField<
        6,
        0x1,
        1,
        0,
        iicctl01::Svadis,
        Iicctl01_SPEC,
        crate::common::RW,
    > {
        crate::common::RegisterField::<
            6,
            0x1,
            1,
            0,
            iicctl01::Svadis,
            Iicctl01_SPEC,
            crate::common::RW,
        >::from_register(self, 0)
    }
    #[doc = "Control of Address Match Wakeup"]
    #[inline(always)]
    pub fn wup(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, iicctl01::Wup, Iicctl01_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,iicctl01::Wup, Iicctl01_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Iicctl01 {
    #[inline(always)]
    fn default() -> Iicctl01 {
        <crate::RegValueT<Iicctl01_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod iicctl01 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Prs_SPEC;
    pub type Prs = crate::EnumBitfieldStruct<u8, Prs_SPEC>;
    impl Prs {
        #[doc = "Selects PCLKB (1 MHz ≤ PCLKB ≤ 20 MHz)"]
        pub const _0: Self = Self::new(0);
        #[doc = "Selects PCLKB/2 (20 MHz < PCLKB)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Dfc_SPEC;
    pub type Dfc = crate::EnumBitfieldStruct<u8, Dfc_SPEC>;
    impl Dfc {
        #[doc = "Digital filter off"]
        pub const _0: Self = Self::new(0);
        #[doc = "Digital filter on"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Smc_SPEC;
    pub type Smc = crate::EnumBitfieldStruct<u8, Smc_SPEC>;
    impl Smc {
        #[doc = "Operates in standard mode (fastest transfer rate: 100 kbps)"]
        pub const _0: Self = Self::new(0);
        #[doc = "Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Dad_SPEC;
    pub type Dad = crate::EnumBitfieldStruct<u8, Dad_SPEC>;
    impl Dad {
        #[doc = "The SDAA0 pin was detected at low level"]
        pub const _0: Self = Self::new(0);
        #[doc = "The SDAA0 pin was detected at high level"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cld_SPEC;
    pub type Cld = crate::EnumBitfieldStruct<u8, Cld_SPEC>;
    impl Cld {
        #[doc = "The SCLA0 pin was detected at low level"]
        pub const _0: Self = Self::new(0);
        #[doc = "The SCLA0 pin was detected at high level"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Svadis_SPEC;
    pub type Svadis = crate::EnumBitfieldStruct<u8, Svadis_SPEC>;
    impl Svadis {
        #[doc = "Disables the all address match function"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enables the all address match function"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Wup_SPEC;
    pub type Wup = crate::EnumBitfieldStruct<u8, Wup_SPEC>;
    impl Wup {
        #[doc = "Stops operation of address match wakeup function in Software Standby mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enables operation of address match wakeup function in Software Standby mode"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iicwl0_SPEC;
impl crate::sealed::RegSpec for Iicwl0_SPEC {
    type DataType = u8;
}
#[doc = "IICA Low-level Width Setting Register 0"]
pub type Iicwl0 = crate::RegValueT<Iicwl0_SPEC>;

impl NoBitfieldReg<Iicwl0_SPEC> for Iicwl0 {}
impl ::core::default::Default for Iicwl0 {
    #[inline(always)]
    fn default() -> Iicwl0 {
        <crate::RegValueT<Iicwl0_SPEC> as RegisterValue<_>>::new(255)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Iicwh0_SPEC;
impl crate::sealed::RegSpec for Iicwh0_SPEC {
    type DataType = u8;
}
#[doc = "IICA High-level Width Setting Register 0"]
pub type Iicwh0 = crate::RegValueT<Iicwh0_SPEC>;

impl NoBitfieldReg<Iicwh0_SPEC> for Iicwh0 {}
impl ::core::default::Default for Iicwh0 {
    #[inline(always)]
    fn default() -> Iicwh0 {
        <crate::RegValueT<Iicwh0_SPEC> as RegisterValue<_>>::new(255)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sva0_SPEC;
impl crate::sealed::RegSpec for Sva0_SPEC {
    type DataType = u8;
}
#[doc = "Slave Address Register 0"]
pub type Sva0 = crate::RegValueT<Sva0_SPEC>;

impl Sva0 {
    #[doc = "7-bit Local Address when in Slave Mode of Unit 0"]
    #[inline(always)]
    pub fn a(
        self,
    ) -> crate::common::RegisterField<1, 0x7f, 1, 0, u8, Sva0_SPEC, crate::common::RW> {
        crate::common::RegisterField::<1,0x7f,1,0,u8, Sva0_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Sva0 {
    #[inline(always)]
    fn default() -> Sva0 {
        <crate::RegValueT<Sva0_SPEC> as RegisterValue<_>>::new(0)
    }
}
