<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/sve_macromem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sve_macromem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sve__macromem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Gabrielli</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SVE_MACROMEM_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_ARM_SVE_MACROMEM_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;arch/arm/generated/decoder.hh&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> Element,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopLdMemType,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopDeIntrlvType&gt;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveLdStructSS.html">SveLdStructSS</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#ab488ebe8313a5dceaab6063a44da330a">   54</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSS.html#ab488ebe8313a5dceaab6063a44da330a">dest</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#a5350ff0ba4760aec6a7124e5ac433989">   55</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSS.html#a5350ff0ba4760aec6a7124e5ac433989">gp</a>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#a465cf0a54c9dd36f27b8e3c8865957f4">   56</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSS.html#a465cf0a54c9dd36f27b8e3c8865957f4">base</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#a58e7967bf7a210f3fbac6e9c7f685dca">   57</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSS.html#a58e7967bf7a210f3fbac6e9c7f685dca">offset</a>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">   58</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#ab485c4e532d50295de3cd8739c19b11f">   61</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSS.html#ab485c4e532d50295de3cd8739c19b11f">SveLdStructSS</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _offset, uint8_t _numregs)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;          dest(_dest), gp(_gp), base(_base), offset(_offset), numregs(_numregs)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = numregs * 2;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">new</span> MicroopLdMemType&lt;Element&gt;(</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                    _gp, _base, _offset, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>] = <span class="keyword">new</span> MicroopDeIntrlvType&lt;Element&gt;(</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>((_dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">this</span>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#a27d7ff3eada44fff6ee885a788410082">   91</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSS.html#a27d7ff3eada44fff6ee885a788410082">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    std::string</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSS.html#aa5f721bcbbf25f8e35a4d92adbe05802">   98</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSS.html#aa5f721bcbbf25f8e35a4d92adbe05802">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, (dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32, <span class="keyword">true</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numregs - 1)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;/z, [&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, base);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, offset);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> Element,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopStMemType,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopIntrlvType&gt;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html">  122</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveStStructSS.html">SveStStructSS</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#a75e25373654db588a6567947e6988cc1">  125</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSS.html#a75e25373654db588a6567947e6988cc1">dest</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#a01f3a40299a3c112b77d27f916504c4d">  126</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSS.html#a01f3a40299a3c112b77d27f916504c4d">gp</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#a81fc0d3f6ad0d85f5f5abdf52293e8b8">  127</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSS.html#a81fc0d3f6ad0d85f5f5abdf52293e8b8">base</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#abf82a6a9a0866fe821283f786d005d52">  128</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSS.html#abf82a6a9a0866fe821283f786d005d52">offset</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#ac60e555597a26d76a3b062d5106640e6">  129</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1SveStStructSS.html#ac60e555597a26d76a3b062d5106640e6">numregs</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#aba44b916e673737d5036c8e968c89bb5">  132</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSS.html#aba44b916e673737d5036c8e968c89bb5">SveStStructSS</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _offset, uint8_t _numregs)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;          dest(_dest), gp(_gp), base(_base), offset(_offset), numregs(_numregs)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = numregs * 2;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">new</span> MicroopIntrlvType&lt;Element&gt;(</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                    _dest, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">this</span>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>] = <span class="keyword">new</span> MicroopStMemType&lt;Element&gt;(</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                    _gp, _base, _offset, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#a9f6f44fada778f79ab855c3461d202cd">  163</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSS.html#a9f6f44fada778f79ab855c3461d202cd">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    std::string</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSS.html#a1253931d32282c400124812970b123fe">  170</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSS.html#a1253931d32282c400124812970b123fe">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, (dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32, <span class="keyword">true</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numregs - 1)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, [&quot;</span>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, base);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, offset);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;};</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> Element,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopLdMemType,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopDeIntrlvType&gt;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html">  195</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveLdStructSI.html">SveLdStructSI</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#aeabe12b230499af38da12e64c2faee1d">  198</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSI.html#aeabe12b230499af38da12e64c2faee1d">dest</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a326d03dff46505654434ceaccaacbba8">  199</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSI.html#a326d03dff46505654434ceaccaacbba8">gp</a>;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a225f6685bb33128bf00376afdb3e9876">  200</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveLdStructSI.html#a225f6685bb33128bf00376afdb3e9876">base</a>;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a4d1f06bf00f311263b9d49d85faf3c36">  201</a></span>&#160;    int64_t <a class="code" href="classArmISA_1_1SveLdStructSI.html#a4d1f06bf00f311263b9d49d85faf3c36">imm</a>;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a58251e3e17d48c0777ec5fc3e10ff2c0">  202</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1SveLdStructSI.html#a58251e3e17d48c0777ec5fc3e10ff2c0">numregs</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a4202da716762678c19d71225467e17e8">  205</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSI.html#a4202da716762678c19d71225467e17e8">SveLdStructSI</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            int64_t _imm, uint8_t _numregs)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;          dest(_dest), gp(_gp), base(_base), imm(_imm), numregs(_numregs)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = numregs * 2;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">new</span> MicroopLdMemType&lt;Element&gt;(</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                    _gp, _base, _imm, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>] = <span class="keyword">new</span> MicroopDeIntrlvType&lt;Element&gt;(</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>((_dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32),</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                    _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">this</span>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#a10b039ef2f70f0e817cba0ba8e85f6c9">  235</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSI.html#a10b039ef2f70f0e817cba0ba8e85f6c9">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    std::string</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveLdStructSI.html#acbca4dbd09c9ac5ecb149eddb680108d">  242</a></span>&#160;    <a class="code" href="classArmISA_1_1SveLdStructSI.html#acbca4dbd09c9ac5ecb149eddb680108d">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, (dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32, <span class="keyword">true</span>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numregs - 1)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;/z, [&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, base);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">if</span> (imm != 0) {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, MUL VL&quot;</span>, imm);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;};</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> Element,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopStMemType,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;         <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopIntrlvType&gt;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html">  267</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveStStructSI.html">SveStStructSI</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a44931b32a3d61edb5653e8a9efa3f80e">  270</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSI.html#a44931b32a3d61edb5653e8a9efa3f80e">dest</a>;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a9f872b33c9ad5e693493a3b80743d00e">  271</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSI.html#a9f872b33c9ad5e693493a3b80743d00e">gp</a>;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a724a5dbcb0c3f15fc79a2e93c657796d">  272</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveStStructSI.html#a724a5dbcb0c3f15fc79a2e93c657796d">base</a>;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a75145c699d0f9ad536ec78109fc8e31a">  273</a></span>&#160;    int64_t <a class="code" href="classArmISA_1_1SveStStructSI.html#a75145c699d0f9ad536ec78109fc8e31a">imm</a>;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a6a74990305d784f9e17de19e117c83dc">  274</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1SveStStructSI.html#a6a74990305d784f9e17de19e117c83dc">numregs</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#abbf61316ba58673b1110b0aaf3e16df1">  277</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSI.html#abbf61316ba58673b1110b0aaf3e16df1">SveStStructSI</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            int64_t _imm, uint8_t _numregs)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;          dest(_dest), gp(_gp), base(_base), imm(_imm), numregs(_numregs)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = numregs * 2;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">new</span> MicroopIntrlvType&lt;Element&gt;(</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    _dest, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">this</span>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>] = <span class="keyword">new</span> MicroopStMemType&lt;Element&gt;(</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                    mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a><span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                    _gp, _base, _imm, _numregs, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#a99bd356e9d7f45886494aaaa5b50701b">  308</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSI.html#a99bd356e9d7f45886494aaaa5b50701b">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    std::string</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveStStructSI.html#aa1687662b7f2c575fc73a0259b49ba32">  315</a></span>&#160;    <a class="code" href="classArmISA_1_1SveStStructSI.html#aa1687662b7f2c575fc73a0259b49ba32">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">numregs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, (dest + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) % 32, <span class="keyword">true</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numregs - 1)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, [&quot;</span>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, base);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordflow">if</span> (imm != 0) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, MUL VL&quot;</span>, imm);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;};</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> RegElemType, <span class="keyword">typename</span> MemElemType,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;          <span class="keyword">template</span> &lt;<span class="keyword">typename</span>, <span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopType,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;          <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>FirstFaultWritebackMicroopType&gt;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html">  340</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveIndexedMemVI.html">SveIndexedMemVI</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#abb4ec6bde214b70a12c941b4bc8bb9d7">  343</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#abb4ec6bde214b70a12c941b4bc8bb9d7">dest</a>;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#a279d7e74c69dc8b7a00df3ffd0282078">  344</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#a279d7e74c69dc8b7a00df3ffd0282078">gp</a>;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#a6054afab1f18c2740e0692946cebe135">  345</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#a6054afab1f18c2740e0692946cebe135">base</a>;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#ace404d9d7ed8aed8464662eb50bba73b">  346</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#ace404d9d7ed8aed8464662eb50bba73b">imm</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#a37eb987acfdff697006e919cddb7b9d1">  349</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#a37eb987acfdff697006e919cddb7b9d1">SveIndexedMemVI</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                    uint64_t _imm, <span class="keywordtype">bool</span> firstFault)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;          dest(_dest), gp(_gp), base(_base), imm(_imm)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classStaticInst.html#add6295ddfda82a32b2f2c8478ea65862">isLoad</a> = (__opClass == <a class="code" href="op__class_8hh.html#a35573d4080505e2c0ace9f443cddaeee">MemReadOp</a>);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        assert(!firstFault || isLoad);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordtype">int</span> num_elems = ((machInst.sveLen + 1) * 16) / <span class="keyword">sizeof</span>(RegElemType);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = num_elems;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="keywordflow">if</span> (isLoad) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <span class="keywordflow">if</span> (firstFault) {</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += 2;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">if</span> (isLoad) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            <span class="comment">// The first microop of a gather load copies the source vector</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            <span class="comment">// register used for address calculation to an auxiliary register,</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            <span class="comment">// with all subsequent microops reading from the latter.  This is</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            <span class="comment">// needed to properly handle cases where the source vector</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            <span class="comment">// register is the same as the destination register</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;            *uop = <span class="keyword">new</span> ArmISAInst::SveGatherLoadCpySrcVecMicroop(</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                mnem, machInst, _base, <span class="keyword">this</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            uop++;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_elems; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++, uop++) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            *uop = <span class="keyword">new</span> MicroopType&lt;RegElemType, MemElemType&gt;(</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, __opClass, _dest, _gp,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                isLoad ? (<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">VECREG_UREG0</a> : _base, _imm, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                num_elems, firstFault);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">if</span> (firstFault) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            *uop = <span class="keyword">new</span> FirstFaultWritebackMicroopType&lt;RegElemType&gt;(</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, __opClass, num_elems, <span class="keyword">this</span>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            --uop;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        (*uop)-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#ac131aa680333c9d2b3fad1ceab3545d4">  407</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#ac131aa680333c9d2b3fad1ceab3545d4">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    }</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    std::string</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemVI.html#a11b6daf671dcf278aba3c2bb58210361">  414</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemVI.html#a11b6daf671dcf278aba3c2bb58210361">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <span class="comment">// TODO: add suffix to transfer and base registers</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, dest, <span class="keyword">true</span>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;/z, [&quot;</span>);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, base, <span class="keyword">true</span>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="keywordflow">if</span> (imm != 0) {</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d&quot;</span>, imm * <span class="keyword">sizeof</span>(MemElemType));</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        }</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;};</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> RegElemType, <span class="keyword">typename</span> MemElemType,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;          <span class="keyword">template</span> &lt;<span class="keyword">typename</span>, <span class="keyword">typename</span>&gt; <span class="keyword">class </span>MicroopType,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;          <span class="keyword">template</span> &lt;<span class="keyword">typename</span>&gt; <span class="keyword">class </span>FirstFaultWritebackMicroopType&gt;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html">  436</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveIndexedMemSV.html">SveIndexedMemSV</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#a3c04d62912cf34b6b430790e062c0ed7">  439</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#a3c04d62912cf34b6b430790e062c0ed7">dest</a>;</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#ae2a8a297979c97b567bda15ef0867019">  440</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#ae2a8a297979c97b567bda15ef0867019">gp</a>;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#a4075c30fe0970b2c9c2b2b9eeb89d256">  441</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#a4075c30fe0970b2c9c2b2b9eeb89d256">base</a>;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#ab5baa0793409314511eb6bd2eea58e78">  442</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#ab5baa0793409314511eb6bd2eea58e78">offset</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#ae8c2af43ce9ef821454e2924abb3fc98">  444</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#ae8c2af43ce9ef821454e2924abb3fc98">offsetIs32</a>;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#af21a2f9ee47276d57c60436451d38268">  445</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#af21a2f9ee47276d57c60436451d38268">offsetIsSigned</a>;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#a6b5ce6a3ac6d64ca5c6404833d81c797">  446</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#a6b5ce6a3ac6d64ca5c6404833d81c797">offsetIsScaled</a>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#aec1bcaa877d9adcf36ae30104327e6c6">  449</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#aec1bcaa877d9adcf36ae30104327e6c6">SveIndexedMemSV</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _offset, <span class="keywordtype">bool</span> _offsetIs32,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                    <span class="keywordtype">bool</span> _offsetIsSigned, <span class="keywordtype">bool</span> _offsetIsScaled,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                    <span class="keywordtype">bool</span> firstFault)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        : <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;          dest(_dest), gp(_gp), base(_base), offset(_offset),</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;          offsetIs32(_offsetIs32), offsetIsSigned(_offsetIsSigned),</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;          offsetIsScaled(_offsetIsScaled)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classStaticInst.html#add6295ddfda82a32b2f2c8478ea65862">isLoad</a> = (__opClass == <a class="code" href="op__class_8hh.html#a35573d4080505e2c0ace9f443cddaeee">MemReadOp</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        assert(!firstFault || isLoad);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="keywordtype">int</span> num_elems = ((machInst.sveLen + 1) * 16) / <span class="keyword">sizeof</span>(RegElemType);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = num_elems;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">if</span> (isLoad) {</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            <span class="keywordflow">if</span> (firstFault) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += 2;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="keywordflow">if</span> (isLoad) {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;            <span class="comment">// The first microop of a gather load copies the source vector</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;            <span class="comment">// register used for address calculation to an auxiliary register,</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;            <span class="comment">// with all subsequent microops reading from the latter.  This is</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            <span class="comment">// needed to properly handle cases where the source vector</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            <span class="comment">// register is the same as the destination register</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            *uop = <span class="keyword">new</span> ArmISAInst::SveGatherLoadCpySrcVecMicroop(</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                mnem, machInst, _offset, <span class="keyword">this</span>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            uop++;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        }</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_elems; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++, uop++) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;            *uop = <span class="keyword">new</span> MicroopType&lt;RegElemType, MemElemType&gt;(</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, __opClass, _dest, _gp, _base,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                isLoad ? (<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">VECREG_UREG0</a> : _offset, _offsetIs32,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                _offsetIsSigned, _offsetIsScaled, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, num_elems, firstFault);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="keywordflow">if</span> (firstFault) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;            *uop = <span class="keyword">new</span> FirstFaultWritebackMicroopType&lt;RegElemType&gt;(</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                mnem, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, __opClass, num_elems, <span class="keyword">this</span>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;            --uop;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        (*uop)-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;            (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    }</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#af8582a35a4bfc0ddd40276d0154f2712">  511</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#af8582a35a4bfc0ddd40276d0154f2712">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Execute method called when it shouldn&#39;t!&quot;</span>);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    std::string</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveIndexedMemSV.html#ac37950e91137eafdf752721277551da7">  518</a></span>&#160;    <a class="code" href="classArmISA_1_1SveIndexedMemSV.html#ac37950e91137eafdf752721277551da7">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <span class="comment">// TODO: add suffix to transfer and base registers</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss, <span class="stringliteral">&quot;&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;{&quot;</span>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, dest, <span class="keyword">true</span>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;}, &quot;</span>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(ss, gp);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;/z, [&quot;</span>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, base);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(ss, offset, <span class="keyword">true</span>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;]&quot;</span>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;};</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;}  <span class="comment">// namespace ArmISA</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#endif  // __ARCH_ARM_SVE_MACROMEM_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_abb4ec6bde214b70a12c941b4bc8bb9d7"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#abb4ec6bde214b70a12c941b4bc8bb9d7">ArmISA::SveIndexedMemVI::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00343">sve_macromem.hh:343</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0fb916a6507da6f940dd7d395f27822c"><div class="ttname"><a href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">ArmISA::VECREG_UREG0</a></div><div class="ttdeci">const int VECREG_UREG0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a3101a9738abfd897f71c18065e636fd0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">ArmISA::ArmStaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">static_inst.cc:374</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_aa1687662b7f2c575fc73a0259b49ba32"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#aa1687662b7f2c575fc73a0259b49ba32">ArmISA::SveStStructSI::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00315">sve_macromem.hh:315</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_ab5baa0793409314511eb6bd2eea58e78"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#ab5baa0793409314511eb6bd2eea58e78">ArmISA::SveIndexedMemSV::offset</a></div><div class="ttdeci">IntRegIndex offset</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00442">sve_macromem.hh:442</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html">ArmISA::SveLdStructSS</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00051">sve_macromem.hh:51</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_a1253931d32282c400124812970b123fe"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#a1253931d32282c400124812970b123fe">ArmISA::SveStStructSS::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00170">sve_macromem.hh:170</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a99bd356e9d7f45886494aaaa5b50701b"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a99bd356e9d7f45886494aaaa5b50701b">ArmISA::SveStStructSI::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00308">sve_macromem.hh:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_af21a2f9ee47276d57c60436451d38268"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#af21a2f9ee47276d57c60436451d38268">ArmISA::SveIndexedMemSV::offsetIsSigned</a></div><div class="ttdeci">bool offsetIsSigned</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00445">sve_macromem.hh:445</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_af8582a35a4bfc0ddd40276d0154f2712"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#af8582a35a4bfc0ddd40276d0154f2712">ArmISA::SveIndexedMemSV::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00511">sve_macromem.hh:511</a></div></div>
<div class="ttc" id="classStaticInst_html_add6295ddfda82a32b2f2c8478ea65862"><div class="ttname"><a href="classStaticInst.html#add6295ddfda82a32b2f2c8478ea65862">StaticInst::isLoad</a></div><div class="ttdeci">bool isLoad() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00159">static_inst.hh:159</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_ab485c4e532d50295de3cd8739c19b11f"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#ab485c4e532d50295de3cd8739c19b11f">ArmISA::SveLdStructSS::SveLdStructSS</a></div><div class="ttdeci">SveLdStructSS(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, IntRegIndex _offset, uint8_t _numregs)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00061">sve_macromem.hh:61</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a44931b32a3d61edb5653e8a9efa3f80e"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a44931b32a3d61edb5653e8a9efa3f80e">ArmISA::SveStStructSI::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00270">sve_macromem.hh:270</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_acbca4dbd09c9ac5ecb149eddb680108d"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#acbca4dbd09c9ac5ecb149eddb680108d">ArmISA::SveLdStructSI::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00242">sve_macromem.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a724a5dbcb0c3f15fc79a2e93c657796d"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a724a5dbcb0c3f15fc79a2e93c657796d">ArmISA::SveStStructSI::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00272">sve_macromem.hh:272</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_abbf61316ba58673b1110b0aaf3e16df1"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#abbf61316ba58673b1110b0aaf3e16df1">ArmISA::SveStStructSI::SveStStructSI</a></div><div class="ttdeci">SveStStructSI(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, int64_t _imm, uint8_t _numregs)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00277">sve_macromem.hh:277</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a326d03dff46505654434ceaccaacbba8"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a326d03dff46505654434ceaccaacbba8">ArmISA::SveLdStructSI::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00199">sve_macromem.hh:199</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a9f872b33c9ad5e693493a3b80743d00e"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a9f872b33c9ad5e693493a3b80743d00e">ArmISA::SveStStructSI::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00271">sve_macromem.hh:271</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_a279d7e74c69dc8b7a00df3ffd0282078"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#a279d7e74c69dc8b7a00df3ffd0282078">ArmISA::SveIndexedMemVI::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00344">sve_macromem.hh:344</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html">ArmISA::SveStStructSS</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00122">sve_macromem.hh:122</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_a9f6f44fada778f79ab855c3461d202cd"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#a9f6f44fada778f79ab855c3461d202cd">ArmISA::SveStStructSS::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00163">sve_macromem.hh:163</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac49d10ae557a552d3e1c5f8760570552"><div class="ttname"><a href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">ArmISA::INTRLVREG0</a></div><div class="ttdeci">const int INTRLVREG0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00100">registers.hh:100</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_aba44b916e673737d5036c8e968c89bb5"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#aba44b916e673737d5036c8e968c89bb5">ArmISA::SveStStructSS::SveStStructSS</a></div><div class="ttdeci">SveStStructSS(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, IntRegIndex _offset, uint8_t _numregs)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00132">sve_macromem.hh:132</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a225f6685bb33128bf00376afdb3e9876"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a225f6685bb33128bf00376afdb3e9876">ArmISA::SveLdStructSI::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00200">sve_macromem.hh:200</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html">ArmISA::SveIndexedMemSV</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00436">sve_macromem.hh:436</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_a6679acf3dee83002565f1eae7d22532b"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">ArmISA::SveLdStructSS::numregs</a></div><div class="ttdeci">uint8_t numregs</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00058">sve_macromem.hh:58</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_a01f3a40299a3c112b77d27f916504c4d"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#a01f3a40299a3c112b77d27f916504c4d">ArmISA::SveStStructSS::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00126">sve_macromem.hh:126</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ab2d2986518baa9f82670c8554f7d54cb"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">ArmISA::ArmStaticInst::printVecPredReg</a></div><div class="ttdeci">void printVecPredReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00355">static_inst.cc:355</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_a3c04d62912cf34b6b430790e062c0ed7"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#a3c04d62912cf34b6b430790e062c0ed7">ArmISA::SveIndexedMemSV::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00439">sve_macromem.hh:439</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_a5350ff0ba4760aec6a7124e5ac433989"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#a5350ff0ba4760aec6a7124e5ac433989">ArmISA::SveLdStructSS::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00055">sve_macromem.hh:55</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_abf82a6a9a0866fe821283f786d005d52"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#abf82a6a9a0866fe821283f786d005d52">ArmISA::SveStStructSS::offset</a></div><div class="ttdeci">IntRegIndex offset</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00128">sve_macromem.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_a11b6daf671dcf278aba3c2bb58210361"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#a11b6daf671dcf278aba3c2bb58210361">ArmISA::SveIndexedMemVI::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00414">sve_macromem.hh:414</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_a75e25373654db588a6567947e6988cc1"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#a75e25373654db588a6567947e6988cc1">ArmISA::SveStStructSS::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00125">sve_macromem.hh:125</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html">ArmISA::SveIndexedMemVI</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00340">sve_macromem.hh:340</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a596d4e08e5b23b65fd3cf281340ed59e"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">ArmISA::ArmStaticInst::printVecReg</a></div><div class="ttdeci">void printVecReg(std::ostream &amp;os, RegIndex reg_idx, bool isSveVecReg=false) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00348">static_inst.cc:348</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_ae2a8a297979c97b567bda15ef0867019"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#ae2a8a297979c97b567bda15ef0867019">ArmISA::SveIndexedMemSV::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00440">sve_macromem.hh:440</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a4d1f06bf00f311263b9d49d85faf3c36"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a4d1f06bf00f311263b9d49d85faf3c36">ArmISA::SveLdStructSI::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00201">sve_macromem.hh:201</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html">ArmISA::SveLdStructSI</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00195">sve_macromem.hh:195</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html_ad5cc40dfb0fdad5e6e5f4429f9b0d4f1"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">ArmISA::PredMacroOp::numMicroops</a></div><div class="ttdeci">uint32_t numMicroops</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00341">pred_inst.hh:341</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="classStaticInst_html_a9771db2f6db4038da8b8e4535f685da3"><div class="ttname"><a href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">StaticInst::setFirstMicroop</a></div><div class="ttdeci">void setFirstMicroop()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00205">static_inst.hh:205</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_aa5f721bcbbf25f8e35a4d92adbe05802"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#aa5f721bcbbf25f8e35a4d92adbe05802">ArmISA::SveLdStructSS::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00098">sve_macromem.hh:98</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a10b039ef2f70f0e817cba0ba8e85f6c9"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a10b039ef2f70f0e817cba0ba8e85f6c9">ArmISA::SveLdStructSI::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00235">sve_macromem.hh:235</a></div></div>
<div class="ttc" id="classStaticInst_html_ab03b4743187b4db857c1ead463c01b50"><div class="ttname"><a href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">StaticInst::setLastMicroop</a></div><div class="ttdeci">void setLastMicroop()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00206">static_inst.hh:206</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_a37eb987acfdff697006e919cddb7b9d1"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#a37eb987acfdff697006e919cddb7b9d1">ArmISA::SveIndexedMemVI::SveIndexedMemVI</a></div><div class="ttdeci">SveIndexedMemVI(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, uint64_t _imm, bool firstFault)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00349">sve_macromem.hh:349</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_ace404d9d7ed8aed8464662eb50bba73b"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#ace404d9d7ed8aed8464662eb50bba73b">ArmISA::SveIndexedMemVI::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00346">sve_macromem.hh:346</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_a6054afab1f18c2740e0692946cebe135"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#a6054afab1f18c2740e0692946cebe135">ArmISA::SveIndexedMemVI::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00345">sve_macromem.hh:345</a></div></div>
<div class="ttc" id="op__class_8hh_html_a35573d4080505e2c0ace9f443cddaeee"><div class="ttname"><a href="op__class_8hh.html#a35573d4080505e2c0ace9f443cddaeee">MemReadOp</a></div><div class="ttdeci">static const OpClass MemReadOp</div><div class="ttdef"><b>Definition:</b> <a href="op__class_8hh_source.html#l00101">op_class.hh:101</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_ac60e555597a26d76a3b062d5106640e6"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#ac60e555597a26d76a3b062d5106640e6">ArmISA::SveStStructSS::numregs</a></div><div class="ttdeci">uint8_t numregs</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00129">sve_macromem.hh:129</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a4202da716762678c19d71225467e17e8"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a4202da716762678c19d71225467e17e8">ArmISA::SveLdStructSI::SveLdStructSI</a></div><div class="ttdeci">SveLdStructSI(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, int64_t _imm, uint8_t _numregs)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00205">sve_macromem.hh:205</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_ac37950e91137eafdf752721277551da7"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#ac37950e91137eafdf752721277551da7">ArmISA::SveIndexedMemSV::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00518">sve_macromem.hh:518</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemVI_html_ac131aa680333c9d2b3fad1ceab3545d4"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemVI.html#ac131aa680333c9d2b3fad1ceab3545d4">ArmISA::SveIndexedMemVI::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00407">sve_macromem.hh:407</a></div></div>
<div class="ttc" id="pred__inst_8hh_html"><div class="ttname"><a href="pred__inst_8hh.html">pred_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html">ArmISA::PredMacroOp</a></div><div class="ttdoc">Base class for predicated macro-operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00337">pred_inst.hh:337</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html">ArmISA::SveStStructSI</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00267">sve_macromem.hh:267</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_aeabe12b230499af38da12e64c2faee1d"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#aeabe12b230499af38da12e64c2faee1d">ArmISA::SveLdStructSI::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00198">sve_macromem.hh:198</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_a58e7967bf7a210f3fbac6e9c7f685dca"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#a58e7967bf7a210f3fbac6e9c7f685dca">ArmISA::SveLdStructSS::offset</a></div><div class="ttdeci">IntRegIndex offset</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00057">sve_macromem.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_ab488ebe8313a5dceaab6063a44da330a"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#ab488ebe8313a5dceaab6063a44da330a">ArmISA::SveLdStructSS::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00054">sve_macromem.hh:54</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_a4075c30fe0970b2c9c2b2b9eeb89d256"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#a4075c30fe0970b2c9c2b2b9eeb89d256">ArmISA::SveIndexedMemSV::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00441">sve_macromem.hh:441</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_ae8c2af43ce9ef821454e2924abb3fc98"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#ae8c2af43ce9ef821454e2924abb3fc98">ArmISA::SveIndexedMemSV::offsetIs32</a></div><div class="ttdeci">bool offsetIs32</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00444">sve_macromem.hh:444</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_a27d7ff3eada44fff6ee885a788410082"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#a27d7ff3eada44fff6ee885a788410082">ArmISA::SveLdStructSS::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00091">sve_macromem.hh:91</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSS_html_a81fc0d3f6ad0d85f5f5abdf52293e8b8"><div class="ttname"><a href="classArmISA_1_1SveStStructSS.html#a81fc0d3f6ad0d85f5f5abdf52293e8b8">ArmISA::SveStStructSS::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00127">sve_macromem.hh:127</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a6a74990305d784f9e17de19e117c83dc"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a6a74990305d784f9e17de19e117c83dc">ArmISA::SveStStructSI::numregs</a></div><div class="ttdeci">uint8_t numregs</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00274">sve_macromem.hh:274</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html_abe22af43155c76d94242df48ebe5a2ed"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">ArmISA::PredMacroOp::microOps</a></div><div class="ttdeci">StaticInstPtr * microOps</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00342">pred_inst.hh:342</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSS_html_a465cf0a54c9dd36f27b8e3c8865957f4"><div class="ttname"><a href="classArmISA_1_1SveLdStructSS.html#a465cf0a54c9dd36f27b8e3c8865957f4">ArmISA::SveLdStructSS::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00056">sve_macromem.hh:56</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_aec1bcaa877d9adcf36ae30104327e6c6"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#aec1bcaa877d9adcf36ae30104327e6c6">ArmISA::SveIndexedMemSV::SveIndexedMemSV</a></div><div class="ttdeci">SveIndexedMemSV(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, IntRegIndex _offset, bool _offsetIs32, bool _offsetIsSigned, bool _offsetIsScaled, bool firstFault)</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00449">sve_macromem.hh:449</a></div></div>
<div class="ttc" id="classArmISA_1_1SveIndexedMemSV_html_a6b5ce6a3ac6d64ca5c6404833d81c797"><div class="ttname"><a href="classArmISA_1_1SveIndexedMemSV.html#a6b5ce6a3ac6d64ca5c6404833d81c797">ArmISA::SveIndexedMemSV::offsetIsScaled</a></div><div class="ttdeci">bool offsetIsScaled</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00446">sve_macromem.hh:446</a></div></div>
<div class="ttc" id="classArmISA_1_1SveLdStructSI_html_a58251e3e17d48c0777ec5fc3e10ff2c0"><div class="ttname"><a href="classArmISA_1_1SveLdStructSI.html#a58251e3e17d48c0777ec5fc3e10ff2c0">ArmISA::SveLdStructSI::numregs</a></div><div class="ttdeci">uint8_t numregs</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00202">sve_macromem.hh:202</a></div></div>
<div class="ttc" id="classArmISA_1_1SveStStructSI_html_a75145c699d0f9ad536ec78109fc8e31a"><div class="ttname"><a href="classArmISA_1_1SveStStructSI.html#a75145c699d0f9ad536ec78109fc8e31a">ArmISA::SveStStructSI::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__macromem_8hh_source.html#l00273">sve_macromem.hh:273</a></div></div>
<div class="ttc" id="classStaticInst_html_a18e7b6deb3d16ae3a8a807422c937a55"><div class="ttname"><a href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">StaticInst::isLastMicroop</a></div><div class="ttdeci">bool isLastMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00199">static_inst.hh:199</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
