(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsge (bvor (bvlshr bv_4 bv_4) (bvsmod bv_2 #xe5a11650 )) (bvashr (bvmul #x29dee89f  bv_1) (bvor #x9a9a71ff  #x98370314 ))))
(assert (bvult (bvmul (bvnor bv_2 bv_2) (bvsdiv #xbaa30114  bv_2)) (bvsub (bvadd #x988f29fc  #x7e53f037 ) (bvshl #x1a2051a6  #xa6b66899 ))))
(assert (bvsge (bvsdiv (bvxnor #xeb6c7164  bv_2) (bvsub #x995e3836  bv_0)) (bvshl (bvlshr bv_4 #x0fbb140f ) (bvor bv_0 bv_0))))
(assert (bvuge (bvadd (bvxnor bv_1 bv_4) (bvnand bv_0 bv_0)) (bvudiv (bvashr #x6ae2f654  bv_0) (bvnor bv_4 bv_4))))
(assert (=> (bvsle (bvsub #xd662e4fe  #xb877cc47 ) (bvand #x2fa6abb1  bv_1)) (bvsge (bvshl #x02884ba8  #xc8e593e5 ) (bvsub #xa814fdd7  bv_2))))
(check-sat)
(exit)
