/*
 * interrupt.h
 *
 *  Created on: Jul 29, 2023
 *      Author: Phong
 */

#ifndef INTERRUPT_H_
#define INTERRUPT_H_

#include "TM4C123GH6PM.h"
/* ----------------Configuration of the Cortex-M4 Processor and Core Peripherals---------------- */
#define __CM4_REV                 0x0102            /*!< Cortex-M4 Core Revision                                               */
#define __MPU_PRESENT                  1            /*!< MPU present or not                                                    */
#define __NVIC_PRIO_BITS               3            /*!< Number of Bits used for Priority Levels                               */
#define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is used                          */
#define __FPU_PRESENT                  1            /*!< FPU present or not                                                    */
#define TARGET_IS_BLIZZARD_RA1         1            /*!< Class of device (for TI library)                                      */
#include "core_cm4.h"



#endif /* INTERRUPT_H_ */
