q
b miraQueCoincidencia
r
n
q
b miraQueCoincidencia
r
q
b ej2.asm:9
q
b ej2.asm:9
r
x/10x $rdi
x/1x $rdi
q
b ej2.asm:9
r
n
n
n
n
n
n
n
n
n
n
n
n
n
q
b ej2.asm:9
r
n
n
n
n
q
b ej2.asm:16
r
n
p $r8
p/x $r8
q
b ej2.asm:16
r
n
n
q
b ej2.asm:16
r
n
n
p $r8b
p $r8
q
b ej2.asm:16
r
n
n
n
p $r8
nq
q
b ej2.asm:16
r
n
n
p $r8
p $r9
n
n
p $r9
p $r8
q
b ej2.asm:16
r
n
n
n
n
q
q
b ej2.asm:16
r
n
n
n
n
q
q
b ej2.asm:33
r
n
n
n
n
p $xmm0.v16_8
p $xmm
p $xmm0.v16_int8
p $xmm1.v16_int8
p $xmm1
q
b ej2.asm:45
r
n
p $xmm1.v16_int8
p $xmm1
p $xmm1.v4_int32
p $xmm0.v4_int32
n
n
n
n
n
n
p $xmm3.v4_int32
p $xmm4.v4_int32
p $xmm1.v4_int32
q
b ej2.asm:45
r
p $xmm1.v4_int32
p $xmm0.v4_int32
q
b ej2.asm:45
r
p $xmm0.v4_int32
n
p $xmm0.v4_int32
q
b ej2.asm:45
r
p $xmm0.v4_int32
q
b ej2.asm:45
r
p $xmm0.v4_int32
n
n
p $xmm0.v4_int32
q
b ej2.asm:45
r
n
n
p $xmm0.v4_int32
n
b
b
b
n
n
n
n
n
p $xmm0.v4_int32
p $xmm3.v4_int32
q
b ej2.asm:45
r
n
n
n
n
n
p $xmm1.v4_int32
p $xmm3.v4_int32
q
b ej2.asm:45
r
n
n
n
n
n
n
p $xmm3.v4_int32
n
n
p $xmm1.v4_int32
p $xmm3.v4_int32
p $xmm4.v4_int32
p $xmm5.v4_int32
q
