#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 22 14:45:51 2022
# Process ID: 15136
# Current directory: D:/Projects/Vivado_Projects/13-CPU-backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18476 D:\Projects\Vivado_Projects\13-CPU-backup\13-CPU-backup.xpr
# Log file: D:/Projects/Vivado_Projects/13-CPU-backup/vivado.log
# Journal file: D:/Projects/Vivado_Projects/13-CPU-backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1088.594 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xelab -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_batch_vlg_tst_behav -key {Behavioral:sim_1:Functional:cpu_batch_vlg_tst} -tclbatch {cpu_batch_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_batch_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
~~~ Begin test case rv32ui-p-simple ~~~
~~~ OK:test case rv32ui-p-simple finshed OK at cycle  32.
~~~ Begin test case    rv32ui-p-add ~~~
xsim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_batch_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1088.594 ; gain = 0.000
run all
~~~ OK:test case    rv32ui-p-add finshed OK at cycle 456.
~~~ Begin test case   rv32ui-p-addi ~~~
~~~ OK:test case   rv32ui-p-addi finshed OK at cycle 233.
~~~ Begin test case    rv32ui-p-and ~~~
~~~ OK:test case    rv32ui-p-and finshed OK at cycle 476.
~~~ Begin test case   rv32ui-p-andi ~~~
~~~ OK:test case   rv32ui-p-andi finshed OK at cycle 189.
~~~ Begin test case  rv32ui-p-auipc ~~~
~~~ OK:test case  rv32ui-p-auipc finshed OK at cycle  50.
~~~ Begin test case    rv32ui-p-beq ~~~
~~~ OK:test case    rv32ui-p-beq finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-bge ~~~
~~~ OK:test case    rv32ui-p-bge finshed OK at cycle 300.
~~~ Begin test case   rv32ui-p-bgeu ~~~
~~~ OK:test case   rv32ui-p-bgeu finshed OK at cycle 325.
~~~ Begin test case    rv32ui-p-blt ~~~
~~~ OK:test case    rv32ui-p-blt finshed OK at cycle 282.
~~~ Begin test case   rv32ui-p-bltu ~~~
~~~ OK:test case   rv32ui-p-bltu finshed OK at cycle 307.
~~~ Begin test case    rv32ui-p-bne ~~~
~~~ OK:test case    rv32ui-p-bne finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-jal ~~~
~~~ OK:test case    rv32ui-p-jal finshed OK at cycle  46.
~~~ Begin test case   rv32ui-p-jalr ~~~
~~~ OK:test case   rv32ui-p-jalr finshed OK at cycle 106.
~~~ Begin test case     rv32ui-p-lb ~~~
~~~ OK:test case     rv32ui-p-lb finshed OK at cycle 236.
~~~ Begin test case    rv32ui-p-lbu ~~~
~~~ OK:test case    rv32ui-p-lbu finshed OK at cycle 236.
~~~ Begin test case     rv32ui-p-lh ~~~
~~~ OK:test case     rv32ui-p-lh finshed OK at cycle 248.
~~~ Begin test case    rv32ui-p-lhu ~~~
~~~ OK:test case    rv32ui-p-lhu finshed OK at cycle 255.
~~~ Begin test case    rv32ui-p-lui ~~~
~~~ OK:test case    rv32ui-p-lui finshed OK at cycle  56.
~~~ Begin test case     rv32ui-p-lw ~~~
~~~ OK:test case     rv32ui-p-lw finshed OK at cycle 258.
~~~ Begin test case     rv32ui-p-or ~~~
~~~ OK:test case     rv32ui-p-or finshed OK at cycle 479.
~~~ Begin test case    rv32ui-p-ori ~~~
~~~ OK:test case    rv32ui-p-ori finshed OK at cycle 196.
~~~ Begin test case     rv32ui-p-sb ~~~
~~~ OK:test case     rv32ui-p-sb finshed OK at cycle 421.
~~~ Begin test case     rv32ui-p-sh ~~~
~~~ OK:test case     rv32ui-p-sh finshed OK at cycle 474.
~~~ Begin test case    rv32ui-p-sll ~~~
~~~ OK:test case    rv32ui-p-sll finshed OK at cycle 484.
~~~ Begin test case   rv32ui-p-slli ~~~
~~~ OK:test case   rv32ui-p-slli finshed OK at cycle 232.
~~~ Begin test case    rv32ui-p-slt ~~~
~~~ OK:test case    rv32ui-p-slt finshed OK at cycle 450.
~~~ Begin test case   rv32ui-p-slti ~~~
~~~ OK:test case   rv32ui-p-slti finshed OK at cycle 228.
~~~ Begin test case  rv32ui-p-sltiu ~~~
~~~ OK:test case  rv32ui-p-sltiu finshed OK at cycle 228.
~~~ Begin test case   rv32ui-p-sltu ~~~
~~~ OK:test case   rv32ui-p-sltu finshed OK at cycle 450.
~~~ Begin test case    rv32ui-p-sra ~~~
~~~ OK:test case    rv32ui-p-sra finshed OK at cycle 503.
~~~ Begin test case   rv32ui-p-srai ~~~
~~~ OK:test case   rv32ui-p-srai finshed OK at cycle 247.
~~~ Begin test case    rv32ui-p-srl ~~~
~~~ OK:test case    rv32ui-p-srl finshed OK at cycle 497.
~~~ Begin test case   rv32ui-p-srli ~~~
~~~ OK:test case   rv32ui-p-srli finshed OK at cycle 241.
~~~ Begin test case    rv32ui-p-sub ~~~
~~~ OK:test case    rv32ui-p-sub finshed OK at cycle 448.
~~~ Begin test case     rv32ui-p-sw ~~~
~~~ OK:test case     rv32ui-p-sw finshed OK at cycle 481.
~~~ Begin test case    rv32ui-p-xor ~~~
~~~ OK:test case    rv32ui-p-xor finshed OK at cycle 478.
~~~ Begin test case   rv32ui-p-xori ~~~
~~~ OK:test case   rv32ui-p-xori finshed OK at cycle 198.
$stop called at time : 229590 ns : File "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" Line 284
launch_runs synth_1 -jobs 4
[Thu Dec 22 14:48:28 2022] Launched synth_1...
Run output will be captured here: D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.runs/synth_1/runme.log
add_files -norecurse {D:/Projects/Vivado_Projects/13-CPU-backup/testdmem.v D:/Projects/Vivado_Projects/13-CPU-backup/testmem.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/Adder8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/Adder8.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/cra8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/cra8.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/mem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/mem.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/CLA8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/CLA8.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/CLA4.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/CLA4.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/fa.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/fa.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-CPU-backup/clu4.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-CPU-backup/clu4.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x2, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x3, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x4, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xelab -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'x1' [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_reg32file
Compiling module xil_defaultlib.InstrToImm
Compiling module xil_defaultlib.ContrGen
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCond
Compiling module xil_defaultlib.testdmem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.rv32is
Compiling module xil_defaultlib.testmem
Compiling module xil_defaultlib.cpu_batch_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_batch_vlg_tst_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_batch_vlg_tst_behav -key {Behavioral:sim_1:Functional:cpu_batch_vlg_tst} -tclbatch {cpu_batch_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_batch_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
~~~ Begin test case rv32ui-p-simple ~~~
~~~ OK:test case rv32ui-p-simple finshed OK at cycle  32.
~~~ Begin test case    rv32ui-p-add ~~~
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_batch_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1088.594 ; gain = 0.000
run all
~~~ OK:test case    rv32ui-p-add finshed OK at cycle 456.
~~~ Begin test case   rv32ui-p-addi ~~~
~~~ OK:test case   rv32ui-p-addi finshed OK at cycle 233.
~~~ Begin test case    rv32ui-p-and ~~~
~~~ OK:test case    rv32ui-p-and finshed OK at cycle 476.
~~~ Begin test case   rv32ui-p-andi ~~~
~~~ OK:test case   rv32ui-p-andi finshed OK at cycle 189.
~~~ Begin test case  rv32ui-p-auipc ~~~
~~~ OK:test case  rv32ui-p-auipc finshed OK at cycle  50.
~~~ Begin test case    rv32ui-p-beq ~~~
~~~ OK:test case    rv32ui-p-beq finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-bge ~~~
~~~ OK:test case    rv32ui-p-bge finshed OK at cycle 300.
~~~ Begin test case   rv32ui-p-bgeu ~~~
~~~ OK:test case   rv32ui-p-bgeu finshed OK at cycle 325.
~~~ Begin test case    rv32ui-p-blt ~~~
~~~ OK:test case    rv32ui-p-blt finshed OK at cycle 282.
~~~ Begin test case   rv32ui-p-bltu ~~~
~~~ OK:test case   rv32ui-p-bltu finshed OK at cycle 307.
~~~ Begin test case    rv32ui-p-bne ~~~
~~~ OK:test case    rv32ui-p-bne finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-jal ~~~
~~~ OK:test case    rv32ui-p-jal finshed OK at cycle  46.
~~~ Begin test case   rv32ui-p-jalr ~~~
~~~ OK:test case   rv32ui-p-jalr finshed OK at cycle 106.
~~~ Begin test case     rv32ui-p-lb ~~~
~~~ OK:test case     rv32ui-p-lb finshed OK at cycle 236.
~~~ Begin test case    rv32ui-p-lbu ~~~
~~~ OK:test case    rv32ui-p-lbu finshed OK at cycle 236.
~~~ Begin test case     rv32ui-p-lh ~~~
~~~ OK:test case     rv32ui-p-lh finshed OK at cycle 248.
~~~ Begin test case    rv32ui-p-lhu ~~~
~~~ OK:test case    rv32ui-p-lhu finshed OK at cycle 255.
~~~ Begin test case    rv32ui-p-lui ~~~
~~~ OK:test case    rv32ui-p-lui finshed OK at cycle  56.
~~~ Begin test case     rv32ui-p-lw ~~~
~~~ OK:test case     rv32ui-p-lw finshed OK at cycle 258.
~~~ Begin test case     rv32ui-p-or ~~~
~~~ OK:test case     rv32ui-p-or finshed OK at cycle 479.
~~~ Begin test case    rv32ui-p-ori ~~~
~~~ OK:test case    rv32ui-p-ori finshed OK at cycle 196.
~~~ Begin test case     rv32ui-p-sb ~~~
~~~ OK:test case     rv32ui-p-sb finshed OK at cycle 421.
~~~ Begin test case     rv32ui-p-sh ~~~
~~~ OK:test case     rv32ui-p-sh finshed OK at cycle 474.
~~~ Begin test case    rv32ui-p-sll ~~~
~~~ OK:test case    rv32ui-p-sll finshed OK at cycle 484.
~~~ Begin test case   rv32ui-p-slli ~~~
~~~ OK:test case   rv32ui-p-slli finshed OK at cycle 232.
~~~ Begin test case    rv32ui-p-slt ~~~
~~~ OK:test case    rv32ui-p-slt finshed OK at cycle 450.
~~~ Begin test case   rv32ui-p-slti ~~~
~~~ OK:test case   rv32ui-p-slti finshed OK at cycle 228.
~~~ Begin test case  rv32ui-p-sltiu ~~~
~~~ OK:test case  rv32ui-p-sltiu finshed OK at cycle 228.
~~~ Begin test case   rv32ui-p-sltu ~~~
~~~ OK:test case   rv32ui-p-sltu finshed OK at cycle 450.
~~~ Begin test case    rv32ui-p-sra ~~~
~~~ OK:test case    rv32ui-p-sra finshed OK at cycle 503.
~~~ Begin test case   rv32ui-p-srai ~~~
~~~ OK:test case   rv32ui-p-srai finshed OK at cycle 247.
~~~ Begin test case    rv32ui-p-srl ~~~
~~~ OK:test case    rv32ui-p-srl finshed OK at cycle 497.
~~~ Begin test case   rv32ui-p-srli ~~~
~~~ OK:test case   rv32ui-p-srli finshed OK at cycle 241.
~~~ Begin test case    rv32ui-p-sub ~~~
~~~ OK:test case    rv32ui-p-sub finshed OK at cycle 448.
~~~ Begin test case     rv32ui-p-sw ~~~
~~~ ERROR:test case     rv32ui-p-sw finshed with error in cycle 123.
~~~ Begin test case    rv32ui-p-xor ~~~
~~~ OK:test case    rv32ui-p-xor finshed OK at cycle 478.
~~~ Begin test case   rv32ui-p-xori ~~~
~~~ OK:test case   rv32ui-p-xori finshed OK at cycle 198.
$stop called at time : 222430 ns : File "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" Line 263
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x2, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x3, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2458] undeclared symbol x4, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xelab -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'x1' [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_reg32file
Compiling module xil_defaultlib.InstrToImm
Compiling module xil_defaultlib.ContrGen
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCond
Compiling module xil_defaultlib.testdmem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.rv32is
Compiling module xil_defaultlib.testmem
Compiling module xil_defaultlib.cpu_batch_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_batch_vlg_tst_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_batch_vlg_tst_behav -key {Behavioral:sim_1:Functional:cpu_batch_vlg_tst} -tclbatch {cpu_batch_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_batch_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
~~~ Begin test case rv32ui-p-simple ~~~
~~~ OK:test case rv32ui-p-simple finshed OK at cycle  32.
~~~ Begin test case    rv32ui-p-add ~~~
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_batch_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1088.594 ; gain = 0.000
run all
~~~ OK:test case    rv32ui-p-add finshed OK at cycle 456.
~~~ Begin test case   rv32ui-p-addi ~~~
~~~ OK:test case   rv32ui-p-addi finshed OK at cycle 233.
~~~ Begin test case    rv32ui-p-and ~~~
~~~ OK:test case    rv32ui-p-and finshed OK at cycle 476.
~~~ Begin test case   rv32ui-p-andi ~~~
~~~ OK:test case   rv32ui-p-andi finshed OK at cycle 189.
~~~ Begin test case  rv32ui-p-auipc ~~~
~~~ OK:test case  rv32ui-p-auipc finshed OK at cycle  50.
~~~ Begin test case    rv32ui-p-beq ~~~
~~~ OK:test case    rv32ui-p-beq finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-bge ~~~
~~~ OK:test case    rv32ui-p-bge finshed OK at cycle 300.
~~~ Begin test case   rv32ui-p-bgeu ~~~
~~~ OK:test case   rv32ui-p-bgeu finshed OK at cycle 325.
~~~ Begin test case    rv32ui-p-blt ~~~
~~~ OK:test case    rv32ui-p-blt finshed OK at cycle 282.
~~~ Begin test case   rv32ui-p-bltu ~~~
~~~ OK:test case   rv32ui-p-bltu finshed OK at cycle 307.
~~~ Begin test case    rv32ui-p-bne ~~~
~~~ OK:test case    rv32ui-p-bne finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-jal ~~~
~~~ OK:test case    rv32ui-p-jal finshed OK at cycle  46.
~~~ Begin test case   rv32ui-p-jalr ~~~
~~~ OK:test case   rv32ui-p-jalr finshed OK at cycle 106.
~~~ Begin test case     rv32ui-p-lb ~~~
~~~ OK:test case     rv32ui-p-lb finshed OK at cycle 236.
~~~ Begin test case    rv32ui-p-lbu ~~~
~~~ OK:test case    rv32ui-p-lbu finshed OK at cycle 236.
~~~ Begin test case     rv32ui-p-lh ~~~
~~~ OK:test case     rv32ui-p-lh finshed OK at cycle 248.
~~~ Begin test case    rv32ui-p-lhu ~~~
~~~ OK:test case    rv32ui-p-lhu finshed OK at cycle 255.
~~~ Begin test case    rv32ui-p-lui ~~~
~~~ OK:test case    rv32ui-p-lui finshed OK at cycle  56.
~~~ Begin test case     rv32ui-p-lw ~~~
~~~ OK:test case     rv32ui-p-lw finshed OK at cycle 258.
~~~ Begin test case     rv32ui-p-or ~~~
~~~ OK:test case     rv32ui-p-or finshed OK at cycle 479.
~~~ Begin test case    rv32ui-p-ori ~~~
~~~ OK:test case    rv32ui-p-ori finshed OK at cycle 196.
~~~ Begin test case     rv32ui-p-sb ~~~
~~~ OK:test case     rv32ui-p-sb finshed OK at cycle 421.
~~~ Begin test case     rv32ui-p-sh ~~~
~~~ OK:test case     rv32ui-p-sh finshed OK at cycle 474.
~~~ Begin test case    rv32ui-p-sll ~~~
~~~ OK:test case    rv32ui-p-sll finshed OK at cycle 484.
~~~ Begin test case   rv32ui-p-slli ~~~
~~~ OK:test case   rv32ui-p-slli finshed OK at cycle 232.
~~~ Begin test case    rv32ui-p-slt ~~~
~~~ OK:test case    rv32ui-p-slt finshed OK at cycle 450.
~~~ Begin test case   rv32ui-p-slti ~~~
~~~ OK:test case   rv32ui-p-slti finshed OK at cycle 228.
~~~ Begin test case  rv32ui-p-sltiu ~~~
~~~ OK:test case  rv32ui-p-sltiu finshed OK at cycle 228.
~~~ Begin test case   rv32ui-p-sltu ~~~
~~~ OK:test case   rv32ui-p-sltu finshed OK at cycle 450.
~~~ Begin test case    rv32ui-p-sra ~~~
~~~ OK:test case    rv32ui-p-sra finshed OK at cycle 503.
~~~ Begin test case   rv32ui-p-srai ~~~
~~~ OK:test case   rv32ui-p-srai finshed OK at cycle 247.
~~~ Begin test case    rv32ui-p-srl ~~~
~~~ OK:test case    rv32ui-p-srl finshed OK at cycle 497.
~~~ Begin test case   rv32ui-p-srli ~~~
~~~ OK:test case   rv32ui-p-srli finshed OK at cycle 241.
~~~ Begin test case    rv32ui-p-sub ~~~
~~~ OK:test case    rv32ui-p-sub finshed OK at cycle 448.
~~~ Begin test case     rv32ui-p-sw ~~~
~~~ OK:test case     rv32ui-p-sw finshed OK at cycle 481.
~~~ Begin test case    rv32ui-p-xor ~~~
~~~ OK:test case    rv32ui-p-xor finshed OK at cycle 478.
~~~ Begin test case   rv32ui-p-xori ~~~
~~~ OK:test case   rv32ui-p-xori finshed OK at cycle 198.
$stop called at time : 229590 ns : File "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" Line 263
launch_runs synth_1 -jobs 4
[Thu Dec 22 15:25:34 2022] Launched synth_1...
Run output will be captured here: D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.runs/synth_1/runme.log
