--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 467 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.123ns.
--------------------------------------------------------------------------------
Slack:                  15.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.714 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=8)        3.045   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.428   M_alternator_c
                                                       alternator/M_counter3_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.946ns logic, 3.045ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  16.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.716 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=8)        2.858   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.470   M_alternator_b
                                                       alternator/M_counter3_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.988ns logic, 2.858ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.716 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=8)        2.858   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.461   M_alternator_b
                                                       alternator/M_counter3_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.979ns logic, 2.858ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.716 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=8)        2.858   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.450   M_alternator_b
                                                       alternator/M_counter3_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.968ns logic, 2.858ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  16.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.716 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=8)        2.858   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.428   M_alternator_b
                                                       alternator/M_counter3_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.946ns logic, 2.858ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        2.755   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.470   alternator/M_counter3_q[15]
                                                       alternator/M_counter3_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (0.988ns logic, 2.755ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        2.755   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.461   alternator/M_counter3_q[15]
                                                       alternator/M_counter3_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.979ns logic, 2.755ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        2.755   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.450   alternator/M_counter3_q[15]
                                                       alternator/M_counter3_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.968ns logic, 2.755ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        2.755   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.428   alternator/M_counter3_q[15]
                                                       alternator/M_counter3_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (0.946ns logic, 2.755ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.717 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=8)        2.664   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.470   alternator/M_counter3_q[23]
                                                       alternator/M_counter3_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.988ns logic, 2.664ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  16.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.717 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=8)        2.664   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.461   alternator/M_counter3_q[23]
                                                       alternator/M_counter3_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.979ns logic, 2.664ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.717 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=8)        2.664   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.450   alternator/M_counter3_q[23]
                                                       alternator/M_counter3_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.968ns logic, 2.664ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.717 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=8)        2.664   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.428   alternator/M_counter3_q[23]
                                                       alternator/M_counter3_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.946ns logic, 2.664ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.629 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=8)        2.567   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.470   alternator/M_counter3_q[11]
                                                       alternator/M_counter3_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.988ns logic, 2.567ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.629 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=8)        2.567   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.461   alternator/M_counter3_q[11]
                                                       alternator/M_counter3_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.979ns logic, 2.567ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.629 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=8)        2.567   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.450   alternator/M_counter3_q[11]
                                                       alternator/M_counter3_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.968ns logic, 2.567ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.629 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=8)        2.567   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.428   alternator/M_counter3_q[11]
                                                       alternator/M_counter3_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.946ns logic, 2.567ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.718 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=8)        2.471   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.470   alternator/M_counter3_q[19]
                                                       alternator/M_counter3_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.988ns logic, 2.471ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.718 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=8)        2.471   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.461   alternator/M_counter3_q[19]
                                                       alternator/M_counter3_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.979ns logic, 2.471ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.718 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=8)        2.471   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.450   alternator/M_counter3_q[19]
                                                       alternator/M_counter3_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.968ns logic, 2.471ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.718 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=8)        2.471   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.428   alternator/M_counter3_q[19]
                                                       alternator/M_counter3_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.946ns logic, 2.471ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.628 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=8)        2.374   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.470   alternator/M_counter3_q[7]
                                                       alternator/M_counter3_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.988ns logic, 2.374ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.628 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=8)        2.374   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.461   alternator/M_counter3_q[7]
                                                       alternator/M_counter3_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (0.979ns logic, 2.374ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.628 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=8)        2.374   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.450   alternator/M_counter3_q[7]
                                                       alternator/M_counter3_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.968ns logic, 2.374ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.628 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=8)        2.374   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.428   alternator/M_counter3_q[7]
                                                       alternator/M_counter3_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.946ns logic, 2.374ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  16.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.626 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y28.SR       net (fanout=8)        2.180   M_reset_cond_out
    SLICE_X8Y28.CLK      Tsrck                 0.470   alternator/M_counter3_q[3]
                                                       alternator/M_counter3_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.988ns logic, 2.180ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.626 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y28.SR       net (fanout=8)        2.180   M_reset_cond_out
    SLICE_X8Y28.CLK      Tsrck                 0.461   alternator/M_counter3_q[3]
                                                       alternator/M_counter3_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.979ns logic, 2.180ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.626 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y28.SR       net (fanout=8)        2.180   M_reset_cond_out
    SLICE_X8Y28.CLK      Tsrck                 0.450   alternator/M_counter3_q[3]
                                                       alternator/M_counter3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.968ns logic, 2.180ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alternator/M_counter3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.626 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alternator/M_counter3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y28.SR       net (fanout=8)        2.180   M_reset_cond_out
    SLICE_X8Y28.CLK      Tsrck                 0.428   alternator/M_counter3_q[3]
                                                       alternator/M_counter3_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.946ns logic, 2.180ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  17.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alternator/M_counter3_q_0 (FF)
  Destination:          alternator/M_counter3_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alternator/M_counter3_q_0 to alternator/M_counter3_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   alternator/M_counter3_q[3]
                                                       alternator/M_counter3_q_0
    SLICE_X8Y28.A5       net (fanout=1)        0.456   alternator/M_counter3_q[0]
    SLICE_X8Y28.COUT     Topcya                0.474   alternator/M_counter3_q[3]
                                                       alternator/Mcount_M_counter3_q_lut<0>_INV_0
                                                       alternator/Mcount_M_counter3_q_cy<3>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   alternator/Mcount_M_counter3_q_cy[3]
    SLICE_X8Y29.COUT     Tbyp                  0.093   alternator/M_counter3_q[7]
                                                       alternator/Mcount_M_counter3_q_cy<7>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   alternator/Mcount_M_counter3_q_cy[7]
    SLICE_X8Y30.COUT     Tbyp                  0.093   alternator/M_counter3_q[11]
                                                       alternator/Mcount_M_counter3_q_cy<11>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   alternator/Mcount_M_counter3_q_cy[11]
    SLICE_X8Y31.COUT     Tbyp                  0.093   alternator/M_counter3_q[15]
                                                       alternator/Mcount_M_counter3_q_cy<15>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alternator/Mcount_M_counter3_q_cy[15]
    SLICE_X8Y32.COUT     Tbyp                  0.093   alternator/M_counter3_q[19]
                                                       alternator/Mcount_M_counter3_q_cy<19>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   alternator/Mcount_M_counter3_q_cy[19]
    SLICE_X8Y33.COUT     Tbyp                  0.093   alternator/M_counter3_q[23]
                                                       alternator/Mcount_M_counter3_q_cy<23>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   alternator/Mcount_M_counter3_q_cy[23]
    SLICE_X8Y34.CLK      Tcinck                0.313   M_alternator_b
                                                       alternator/Mcount_M_counter3_q_cy<27>
                                                       alternator/M_counter3_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.777ns logic, 0.606ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[3]/CLK
  Logical resource: alternator/M_counter3_q_0/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[3]/CLK
  Logical resource: alternator/M_counter3_q_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[3]/CLK
  Logical resource: alternator/M_counter3_q_2/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[3]/CLK
  Logical resource: alternator/M_counter3_q_3/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[7]/CLK
  Logical resource: alternator/M_counter3_q_4/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[7]/CLK
  Logical resource: alternator/M_counter3_q_5/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[7]/CLK
  Logical resource: alternator/M_counter3_q_6/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[7]/CLK
  Logical resource: alternator/M_counter3_q_7/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[11]/CLK
  Logical resource: alternator/M_counter3_q_8/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[11]/CLK
  Logical resource: alternator/M_counter3_q_9/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[11]/CLK
  Logical resource: alternator/M_counter3_q_10/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[11]/CLK
  Logical resource: alternator/M_counter3_q_11/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[15]/CLK
  Logical resource: alternator/M_counter3_q_12/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[15]/CLK
  Logical resource: alternator/M_counter3_q_13/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[15]/CLK
  Logical resource: alternator/M_counter3_q_14/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[15]/CLK
  Logical resource: alternator/M_counter3_q_15/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[19]/CLK
  Logical resource: alternator/M_counter3_q_16/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[19]/CLK
  Logical resource: alternator/M_counter3_q_17/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[19]/CLK
  Logical resource: alternator/M_counter3_q_18/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[19]/CLK
  Logical resource: alternator/M_counter3_q_19/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[23]/CLK
  Logical resource: alternator/M_counter3_q_20/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[23]/CLK
  Logical resource: alternator/M_counter3_q_21/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[23]/CLK
  Logical resource: alternator/M_counter3_q_22/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alternator/M_counter3_q[23]/CLK
  Logical resource: alternator/M_counter3_q_23/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alternator_b/CLK
  Logical resource: alternator/M_counter3_q_24/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alternator_b/CLK
  Logical resource: alternator/M_counter3_q_25/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alternator_b/CLK
  Logical resource: alternator/M_counter3_q_26/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alternator_b/CLK
  Logical resource: alternator/M_counter3_q_27/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alternator_c/CLK
  Logical resource: alternator/M_counter3_q_28/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.123|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 467 paths, 0 nets, and 57 connections

Design statistics:
   Minimum period:   4.123ns{1}   (Maximum frequency: 242.542MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 04 13:52:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



