
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2015  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.5+ (git sha1 f13e387, gcc 5.2.1-22ubuntu2 -O2 -fstack-protector-strong -fPIC -Os)


-- Parsing `shift_barrelfast_rleft.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `shift_barrelfast_rleft.v' to AST representation.
Generating RTLIL representation for module `\shift_barrelfast_rleft'.
Successfully finished Verilog frontend.

-- Running command `proc ; opt ;  techmap -D ALU_RIPPLE;; opt -fast ;; abc -D 100 -liberty ./NanGate_15nm_OCL_typical_conditional_nldm.lib  -constr ./NanGate_15nm_OCL_typical_conditional_nldm.constr; stat' --

2. Executing PROC pass (convert processes to netlists).

2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$shift_barrelfast_rleft.v:28$10 in module shift_barrelfast_rleft.
Removed a total of 1 dead cases.

2.3. Executing PROC_INIT pass (extract init attributes).

2.4. Executing PROC_ARST pass (detect async resets in processes).

2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.
  creating decoder for signal `$0$mem2reg_rd$$shift_barrelfast_rleft.v:29$9_ADDR[2:0]$11'.
  creating decoder for signal `$0$mem2reg_rd$$shift_barrelfast_rleft.v:29$9_DATA[7:0]$12'.
  creating decoder for signal `$0\b[7:0]'.
  creating decoder for signal `$1$mem2reg_rd$$shift_barrelfast_rleft.v:29$9_DATA[7:0]$13'.

2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\shift_barrelfast_rleft.\b' from process `\shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.
No latch inferred for signal `\shift_barrelfast_rleft.$mem2reg_rd$$shift_barrelfast_rleft.v:29$9_ADDR' from process `\shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.
No latch inferred for signal `\shift_barrelfast_rleft.$mem2reg_rd$$shift_barrelfast_rleft.v:29$9_DATA' from process `\shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.

2.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.
Removing empty process `shift_barrelfast_rleft.$proc$shift_barrelfast_rleft.v:28$10'.
Cleaned up 1 empty switch.

3. Executing OPT pass (performing simple optimizations).

3.1. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$procmux$46_CMP0' in module `shift_barrelfast_rleft' with $logic_not.

3.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\shift_barrelfast_rleft'.
Removed a total of 0 cells.

3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \shift_barrelfast_rleft..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$39 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_barrelfast_rleft.
Performed a total of 0 changes.

3.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\shift_barrelfast_rleft'.
Removed a total of 0 cells.

3.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

3.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_barrelfast_rleft..

3.8. Executing OPT_CONST pass (perform const folding).

3.9. Finished OPT passes. (There is nothing left to do.)

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping shift_barrelfast_rleft.$procmux$40_CMP0 ($eq) with simplemap.

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=7'.

4.3. Continuing TECHMAP pass.
Mapping shift_barrelfast_rleft.$procmux$39 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=7.
Mapping shift_barrelfast_rleft.$procmux$41_CMP0 ($eq) with simplemap.
Mapping shift_barrelfast_rleft.$procmux$42_CMP0 ($eq) with simplemap.
Mapping shift_barrelfast_rleft.$procmux$43_CMP0 ($eq) with simplemap.
Mapping shift_barrelfast_rleft.$procmux$44_CMP0 ($eq) with simplemap.
Mapping shift_barrelfast_rleft.$procmux$45_CMP0 ($eq) with simplemap.
Mapping shift_barrelfast_rleft.$procmux$46_CMP0 ($logic_not) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$119 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$120 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$118 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$117 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$116 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$115 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$114 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:441$113 ($reduce_or) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$112 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$111 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$110 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$109 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$108 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$107 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$and$<techmap.v>:434$106 ($and) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$ternary$<techmap.v>:445$105 ($mux) with simplemap.
Mapping shift_barrelfast_rleft.$techmap$procmux$39.$reduce_or$<techmap.v>:445$104 ($reduce_or) with simplemap.
No more expansions possible.
Removed 0 unused cells and 30 unused wires.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_CONST pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$93' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$91 [0] = \sh [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$124' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$121 [1] = \sh [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$136' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$134 [0] = \sh [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$137' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$134 [1] = \sh [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$151' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$147 [2] = \sh [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$162' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$160 [0] = \sh [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$164' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$160 [2] = \sh [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$176' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$173 [1] = \sh [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$177' (?0) in module `\shift_barrelfast_rleft' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$173 [2] = \sh [2]'.

5.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$142' is identical to cell `$auto$simplemap.cc:177:logic_reduce$187'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$141 = $auto$simplemap.cc:168:logic_reduce$186
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$142' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$138' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$125'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$134 [2] = $auto$simplemap.cc:250:simplemap_eqne$121 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$138' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$149' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$147 [0] = $auto$simplemap.cc:250:simplemap_eqne$121 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$149' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$163' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$150'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$160 [1] = $auto$simplemap.cc:250:simplemap_eqne$147 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$163' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$173 [0] = $auto$simplemap.cc:250:simplemap_eqne$121 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$175' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$94' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$150'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$91 [1] = $auto$simplemap.cc:250:simplemap_eqne$147 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$94' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$95' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$125'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$91 [2] = $auto$simplemap.cc:250:simplemap_eqne$121 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$95' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$181' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$129'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$180 = $auto$simplemap.cc:127:simplemap_reduce$128
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$181' from module `\shift_barrelfast_rleft'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$168' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$99'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$167 = $auto$simplemap.cc:127:simplemap_reduce$98
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$168' from module `\shift_barrelfast_rleft'.
Removed a total of 9 cells.

5.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_barrelfast_rleft..

5.5. Finished fast OPT passes.

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\shift_barrelfast_rleft' to `<abc-temp-dir>/input.blif'..
Extracted 139 gates and 151 wires to a netlist network with 11 inputs and 8 outputs.

6.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/cmpe125/synth/./NanGate_15nm_OCL_typical_conditional_nldm.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRNQ_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSNQ_X1".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLTIE" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILL_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILL_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILL_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILL_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILL_X16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LHQ_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRNQ_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSNQ_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Library "NanGate_15nm_OCL" from "/home/cmpe125/synth/./NanGate_15nm_OCL_typical_conditional_nldm.lib" has 57 cells (19 skipped: 5 seq; 6 tri-state; 8 no func).  Time =     0.06 sec
ABC: Memory =    2.98 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/cmpe125/synth/./NanGate_15nm_OCL_typical_conditional_nldm.constr 
ABC: Setting driving cell to be "BUF_X2".
ABC: Setting driving cell to be 10.000000.
ABC: + strash 
ABC: + scorr 
ABC: Error: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -D 100 
ABC: + strash 
ABC: + dch -f 
ABC: + map -D 100 
ABC: + buffer 
ABC: + upsize -D 100 
ABC: Current delay (29.20 ps) does not exceed the target delay (100.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    135 (  2.2 %)   Cap =  1.9 ff (  0.0 %)   Area =       26.39 (100.0 %)   Delay =    32.15 ps  ( 92.6 %)               
ABC: Path  0 --       1 : 0    3 pi       A =   0.00  Df =   1.1   -0.1 ps  S =   2.4 ps  Cin =  0.0 ff  Cout =   2.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      20 : 1    2 INV_X1   A =   0.15  Df =   3.2   -0.1 ps  S =   2.6 ps  Cin =  0.8 ff  Cout =   1.5 ff  Cmax = 100.0 ff  G =  166  
ABC: Path  2 --      26 : 2    2 NAND2_X1 A =   0.20  Df =   6.2   -0.9 ps  S =   4.2 ps  Cin =  0.8 ff  Cout =   1.5 ff  Cmax = 100.0 ff  G =  184  
ABC: Path  3 --      32 : 2    8 NOR2_X1  A =   0.20  Df =  15.0   -4.9 ps  S =  15.0 ps  Cin =  0.8 ff  Cout =   5.8 ff  Cmax = 100.0 ff  G =  727  
ABC: Path  4 --      33 : 2    1 NAND2_X1 A =   0.20  Df =  19.0   -6.2 ps  S =   5.3 ps  Cin =  0.8 ff  Cout =   0.8 ff  Cmax = 100.0 ff  G =  108  
ABC: Path  5 --      34 : 2    1 NAND2_X1 A =   0.20  Df =  21.7   -6.2 ps  S =   3.1 ps  Cin =  0.8 ff  Cout =   0.8 ff  Cmax = 100.0 ff  G =  108  
ABC: Path  6 --      35 : 2    1 NOR2_X1  A =   0.20  Df =  23.7   -5.1 ps  S =   3.2 ps  Cin =  0.8 ff  Cout =   0.7 ff  Cmax = 100.0 ff  G =   90  
ABC: Path  7 --      49 : 2    1 NAND2_X1 A =   0.20  Df =  32.2   -1.0 ps  S =  21.9 ps  Cin =  0.8 ff  Cout =  10.0 ff  Cmax = 100.0 ff  G = 1332  
ABC: Start-point = pi00.  End-point = po0.
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            INV_X1 cells:        3
ABC RESULTS:          NAND2_X1 cells:      108
ABC RESULTS:           NOR2_X1 cells:       24
ABC RESULTS:        internal signals:      132
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

7. Printing statistics.

=== shift_barrelfast_rleft ===

   Number of wires:                212
   Number of wire bits:            379
   Number of public wires:          12
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     INV_X1                          3
     NAND2_X1                      108
     NOR2_X1                        24

End of script. Logfile hash: a1f5fa38aa
CPU: user 0.05s system 0.01s, MEM: 35.07 MB total, 8.82 MB resident
Yosys 0.5+ (git sha1 f13e387, gcc 5.2.1-22ubuntu2 -O2 -fstack-protector-strong -fPIC -Os)
Time spent: 18% 2x read_verilog (0 sec), 18% 2x opt_clean (0 sec), ...
