
SmartFanController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000922c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000247c  080093d0  080093d0  0000a3d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b84c  0800b84c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b84c  0800b84c  0000c84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b854  0800b854  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b854  0800b854  0000c854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b858  0800b858  0000c858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b85c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  200001d4  0800ba30  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009c4  0800ba30  0000d9c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013cc0  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030ca  00000000  00000000  00020ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00023f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e0f  00000000  00000000  000251c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a29b  00000000  00000000  00025fd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017054  00000000  00000000  00040272  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ef1e  00000000  00000000  000572c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f61e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c98  00000000  00000000  000f6228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000fbec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093b4 	.word	0x080093b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080093b4 	.word	0x080093b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <OLED_Display>:
#include "fan_ctrl.h"
#include "app.h"

extern volatile FAN_State Current_State;
void OLED_Display(void) //Funkcja odpowiadajÄ…ca za wyswietlanie
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08c      	sub	sp, #48	@ 0x30
 8000ee8:	af02      	add	r7, sp, #8
	char buffer[32]; //Bufor lokalny
	OLED_State screen_state; //Mapowanie stanu wiatraka na OLED
	float temp;
	if (Current_State==FAN_MANUAL)
 8000eea:	4b36      	ldr	r3, [pc, #216]	@ (8000fc4 <OLED_Display+0xe0>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d110      	bne.n	8000f16 <OLED_Display+0x32>
	{
		screen_state = OLED_MANUAL;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		temp = Temp_Read();
 8000efa:	f000 f87f 	bl	8000ffc <Temp_Read>
 8000efe:	ed87 0a08 	vstr	s0, [r7, #32]
		sprintf(buffer, "Man: %.2f C", temp);
 8000f02:	6a38      	ldr	r0, [r7, #32]
 8000f04:	f7ff fb28 	bl	8000558 <__aeabi_f2d>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	492e      	ldr	r1, [pc, #184]	@ (8000fc8 <OLED_Display+0xe4>)
 8000f10:	f006 f91e 	bl	8007150 <siprintf>
 8000f14:	e01d      	b.n	8000f52 <OLED_Display+0x6e>
	}
	else if (Current_State==FAN_AUTO)
 8000f16:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc4 <OLED_Display+0xe0>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d110      	bne.n	8000f42 <OLED_Display+0x5e>
	{
		screen_state = OLED_AUTO;
 8000f20:	2300      	movs	r3, #0
 8000f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		temp = Temp_Read();
 8000f26:	f000 f869 	bl	8000ffc <Temp_Read>
 8000f2a:	ed87 0a08 	vstr	s0, [r7, #32]
		sprintf(buffer, "Auto: %.2f C", temp);
 8000f2e:	6a38      	ldr	r0, [r7, #32]
 8000f30:	f7ff fb12 	bl	8000558 <__aeabi_f2d>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4638      	mov	r0, r7
 8000f3a:	4924      	ldr	r1, [pc, #144]	@ (8000fcc <OLED_Display+0xe8>)
 8000f3c:	f006 f908 	bl	8007150 <siprintf>
 8000f40:	e007      	b.n	8000f52 <OLED_Display+0x6e>
	}
	else
	{
		screen_state=OLED_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		sprintf(buffer, "ERROR");
 8000f48:	463b      	mov	r3, r7
 8000f4a:	4921      	ldr	r1, [pc, #132]	@ (8000fd0 <OLED_Display+0xec>)
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f006 f8ff 	bl	8007150 <siprintf>
	}
	ssd1306_Fill(Black); //Wyczyszczenie ekranu
 8000f52:	2000      	movs	r0, #0
 8000f54:	f000 fcbe 	bl	80018d4 <ssd1306_Fill>
	switch(screen_state)
 8000f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d01e      	beq.n	8000f9e <OLED_Display+0xba>
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	dc28      	bgt.n	8000fb6 <OLED_Display+0xd2>
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d002      	beq.n	8000f6e <OLED_Display+0x8a>
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d00c      	beq.n	8000f86 <OLED_Display+0xa2>
 8000f6c:	e023      	b.n	8000fb6 <OLED_Display+0xd2>

	{
		case OLED_AUTO:
			ssd1306_SetCursor(0, 20);
 8000f6e:	2114      	movs	r1, #20
 8000f70:	2000      	movs	r0, #0
 8000f72:	f000 fdfb 	bl	8001b6c <ssd1306_SetCursor>
			ssd1306_WriteString(buffer, Font_11x18, White);
 8000f76:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <OLED_Display+0xf0>)
 8000f78:	4638      	mov	r0, r7
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	9200      	str	r2, [sp, #0]
 8000f7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f80:	f000 fdce 	bl	8001b20 <ssd1306_WriteString>
			break;
 8000f84:	e017      	b.n	8000fb6 <OLED_Display+0xd2>
		case OLED_ERROR:

			ssd1306_SetCursor(0,20);
 8000f86:	2114      	movs	r1, #20
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f000 fdef 	bl	8001b6c <ssd1306_SetCursor>
			ssd1306_WriteString("ERROR", Font_16x26, White);
 8000f8e:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <OLED_Display+0xf4>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	9200      	str	r2, [sp, #0]
 8000f94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f96:	480e      	ldr	r0, [pc, #56]	@ (8000fd0 <OLED_Display+0xec>)
 8000f98:	f000 fdc2 	bl	8001b20 <ssd1306_WriteString>
			break;
 8000f9c:	e00b      	b.n	8000fb6 <OLED_Display+0xd2>
		case OLED_MANUAL:
			ssd1306_SetCursor(0,20);
 8000f9e:	2114      	movs	r1, #20
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f000 fde3 	bl	8001b6c <ssd1306_SetCursor>
			ssd1306_WriteString(buffer, Font_11x18, White);
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <OLED_Display+0xf0>)
 8000fa8:	4638      	mov	r0, r7
 8000faa:	2201      	movs	r2, #1
 8000fac:	9200      	str	r2, [sp, #0]
 8000fae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fb0:	f000 fdb6 	bl	8001b20 <ssd1306_WriteString>
			break;
 8000fb4:	bf00      	nop
	}
	ssd1306_UpdateScreen();
 8000fb6:	f000 fca5 	bl	8001904 <ssd1306_UpdateScreen>
}
 8000fba:	bf00      	nop
 8000fbc:	3728      	adds	r7, #40	@ 0x28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200002d2 	.word	0x200002d2
 8000fc8:	080093d0 	.word	0x080093d0
 8000fcc:	080093dc 	.word	0x080093dc
 8000fd0:	080093ec 	.word	0x080093ec
 8000fd4:	0800b4a0 	.word	0x0800b4a0
 8000fd8:	0800b4ac 	.word	0x0800b4ac

08000fdc <Temp_init>:
#include "main.h"
#include <stdio.h>

static volatile uint16_t adc_buffer[100];
void Temp_init(ADC_HandleTypeDef* hadc)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(hadc, (uint32_t*)adc_buffer, 100);
 8000fe4:	2264      	movs	r2, #100	@ 0x64
 8000fe6:	4904      	ldr	r1, [pc, #16]	@ (8000ff8 <Temp_init+0x1c>)
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f001 faef 	bl	80025cc <HAL_ADC_Start_DMA>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200001f0 	.word	0x200001f0

08000ffc <Temp_Read>:

float Temp_Read(void) //Obliczanie temperatury z ADC
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t sum=0;
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
	float temp;
	for(i=0;i<=99; i++)
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]
 800100a:	e00b      	b.n	8001024 <Temp_Read+0x28>
	{
		sum=sum+adc_buffer[i];
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	4a15      	ldr	r2, [pc, #84]	@ (8001064 <Temp_Read+0x68>)
 8001010:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001014:	b29b      	uxth	r3, r3
 8001016:	461a      	mov	r2, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	4413      	add	r3, r2
 800101c:	60bb      	str	r3, [r7, #8]
	for(i=0;i<=99; i++)
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	3301      	adds	r3, #1
 8001022:	73fb      	strb	r3, [r7, #15]
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b63      	cmp	r3, #99	@ 0x63
 8001028:	d9f0      	bls.n	800100c <Temp_Read+0x10>
	}
	temp=(((float)sum/100)*330)/4095; //Przeliczanie Å›redniej wartoÅ›ci ze 100 pomiarÃ³w i zamiana na stopnie.
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001034:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001068 <Temp_Read+0x6c>
 8001038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800103c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800106c <Temp_Read+0x70>
 8001040:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001044:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001070 <Temp_Read+0x74>
 8001048:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800104c:	edc7 7a01 	vstr	s15, [r7, #4]
	return temp;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	ee07 3a90 	vmov	s15, r3
}
 8001056:	eeb0 0a67 	vmov.f32	s0, s15
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	200001f0 	.word	0x200001f0
 8001068:	42c80000 	.word	0x42c80000
 800106c:	43a50000 	.word	0x43a50000
 8001070:	457ff000 	.word	0x457ff000

08001074 <UART_Recive>:
uint8_t recive;
char UART_buffer[20];
extern UART_HandleTypeDef huart2;
extern volatile FAN_State Current_State;
void UART_Recive(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &recive, 1);
 8001078:	2201      	movs	r2, #1
 800107a:	4903      	ldr	r1, [pc, #12]	@ (8001088 <UART_Recive+0x14>)
 800107c:	4803      	ldr	r0, [pc, #12]	@ (800108c <UART_Recive+0x18>)
 800107e:	f004 fc17 	bl	80058b0 <HAL_UART_Receive_IT>
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200002ba 	.word	0x200002ba
 800108c:	20000420 	.word	0x20000420

08001090 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
if(huart->Instance==USART2)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a25      	ldr	r2, [pc, #148]	@ (8001134 <HAL_UART_RxCpltCallback+0xa4>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d144      	bne.n	800112c <HAL_UART_RxCpltCallback+0x9c>
{
	static uint16_t temporary; //Zmienna tymczasowa
	if(recive>='0' && recive<='9')
 80010a2:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <HAL_UART_RxCpltCallback+0xa8>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80010a8:	d913      	bls.n	80010d2 <HAL_UART_RxCpltCallback+0x42>
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <HAL_UART_RxCpltCallback+0xa8>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b39      	cmp	r3, #57	@ 0x39
 80010b0:	d80f      	bhi.n	80010d2 <HAL_UART_RxCpltCallback+0x42>
	{
		temporary=(temporary*10)+(recive-'0');
 80010b2:	4b22      	ldr	r3, [pc, #136]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	0092      	lsls	r2, r2, #2
 80010ba:	4413      	add	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	b29b      	uxth	r3, r3
 80010c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001138 <HAL_UART_RxCpltCallback+0xa8>)
 80010c2:	7812      	ldrb	r2, [r2, #0]
 80010c4:	4413      	add	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	3b30      	subs	r3, #48	@ 0x30
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 80010ce:	801a      	strh	r2, [r3, #0]
 80010d0:	e027      	b.n	8001122 <HAL_UART_RxCpltCallback+0x92>
	}
	else if (recive==13)//Sprawdzenie czy wciÅ›niÄ™to enter
 80010d2:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <HAL_UART_RxCpltCallback+0xa8>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b0d      	cmp	r3, #13
 80010d8:	d123      	bne.n	8001122 <HAL_UART_RxCpltCallback+0x92>
	{
		if (temporary>1000)//Bezpiecznik, aby nie przekroczono wartoÅ›ci maksymalnej.
 80010da:	4b18      	ldr	r3, [pc, #96]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010e2:	d903      	bls.n	80010ec <HAL_UART_RxCpltCallback+0x5c>
				temporary=1000;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 80010e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010ea:	801a      	strh	r2, [r3, #0]
		Number_T=temporary;
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 80010ee:	881a      	ldrh	r2, [r3, #0]
 80010f0:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <HAL_UART_RxCpltCallback+0xb0>)
 80010f2:	801a      	strh	r2, [r3, #0]
		if(Number_T == 0)
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_UART_RxCpltCallback+0xb0>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d103      	bne.n	8001106 <HAL_UART_RxCpltCallback+0x76>
					{
						Current_State = FAN_AUTO;
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_UART_RxCpltCallback+0xb4>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	e002      	b.n	800110c <HAL_UART_RxCpltCallback+0x7c>
					}
					else
					{
						Current_State = FAN_MANUAL;
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <HAL_UART_RxCpltCallback+0xb4>)
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
					}
		sprintf(UART_buffer, "%d", Number_T);//Zmiana
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <HAL_UART_RxCpltCallback+0xb0>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	b29b      	uxth	r3, r3
 8001112:	461a      	mov	r2, r3
 8001114:	490c      	ldr	r1, [pc, #48]	@ (8001148 <HAL_UART_RxCpltCallback+0xb8>)
 8001116:	480d      	ldr	r0, [pc, #52]	@ (800114c <HAL_UART_RxCpltCallback+0xbc>)
 8001118:	f006 f81a 	bl	8007150 <siprintf>
		temporary=0; //Zerowanie zmiennej przed kolejnym przejsciem funkcji
 800111c:	4b07      	ldr	r3, [pc, #28]	@ (800113c <HAL_UART_RxCpltCallback+0xac>)
 800111e:	2200      	movs	r2, #0
 8001120:	801a      	strh	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart2, &recive, 1);
 8001122:	2201      	movs	r2, #1
 8001124:	4904      	ldr	r1, [pc, #16]	@ (8001138 <HAL_UART_RxCpltCallback+0xa8>)
 8001126:	480a      	ldr	r0, [pc, #40]	@ (8001150 <HAL_UART_RxCpltCallback+0xc0>)
 8001128:	f004 fbc2 	bl	80058b0 <HAL_UART_Receive_IT>
	}
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40004400 	.word	0x40004400
 8001138:	200002ba 	.word	0x200002ba
 800113c:	200002d0 	.word	0x200002d0
 8001140:	200002b8 	.word	0x200002b8
 8001144:	200002d2 	.word	0x200002d2
 8001148:	080093f4 	.word	0x080093f4
 800114c:	200002bc 	.word	0x200002bc
 8001150:	20000420 	.word	0x20000420

08001154 <App_Init>:
#include "UART.h"


volatile FAN_State Current_State;
void App_Init(void) //Inicjalizacja funkcji App
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	Current_State=FAN_AUTO;
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <App_Init+0x14>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
}
 800115e:	bf00      	nop
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	200002d2 	.word	0x200002d2

0800116c <App_Execution>:
void App_Execution(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	FAN_Set_Speed(Current_State);
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <App_Execution+0x18>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f806 	bl	8001188 <FAN_Set_Speed>
	OLED_Display();
 800117c:	f7ff feb2 	bl	8000ee4 <OLED_Display>
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200002d2 	.word	0x200002d2

08001188 <FAN_Set_Speed>:
extern uint32_t suma;
uint8_t speed =0;
float value;

void FAN_Set_Speed(FAN_State State) //ObsÅ‚uga stanÃ³w wentylatora
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
	uint16_t pwm_value;
	switch(State)
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d03e      	beq.n	8001216 <FAN_Set_Speed+0x8e>
 8001198:	2b02      	cmp	r3, #2
 800119a:	dc41      	bgt.n	8001220 <FAN_Set_Speed+0x98>
 800119c:	2b00      	cmp	r3, #0
 800119e:	d007      	beq.n	80011b0 <FAN_Set_Speed+0x28>
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d13d      	bne.n	8001220 <FAN_Set_Speed+0x98>
	{
	case FAN_MANUAL:  //RÄ™czne wpisywanie przez UART
		TIM3->CCR1=Number_T;
 80011a4:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <FAN_Set_Speed+0xa0>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <FAN_Set_Speed+0xa4>)
 80011ac:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 80011ae:	e037      	b.n	8001220 <FAN_Set_Speed+0x98>
	case FAN_AUTO: //Automatyczne sterowanie.
		value=Temp_Read();
 80011b0:	f7ff ff24 	bl	8000ffc <Temp_Read>
 80011b4:	eef0 7a40 	vmov.f32	s15, s0
 80011b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <FAN_Set_Speed+0xa8>)
 80011ba:	edc3 7a00 	vstr	s15, [r3]
		if (value<1)
 80011be:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <FAN_Set_Speed+0xa8>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d0:	d502      	bpl.n	80011d8 <FAN_Set_Speed+0x50>
		{
			pwm_value=0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	81fb      	strh	r3, [r7, #14]
 80011d6:	e013      	b.n	8001200 <FAN_Set_Speed+0x78>
		}
		else
		{
			pwm_value=(value-20)*20+600;
 80011d8:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <FAN_Set_Speed+0xa8>)
 80011da:	edd3 7a00 	vldr	s15, [r3]
 80011de:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80011e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011e6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80011ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ee:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001234 <FAN_Set_Speed+0xac>
 80011f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fa:	ee17 3a90 	vmov	r3, s15
 80011fe:	81fb      	strh	r3, [r7, #14]
		}
		if (pwm_value>1000)
 8001200:	89fb      	ldrh	r3, [r7, #14]
 8001202:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001206:	d902      	bls.n	800120e <FAN_Set_Speed+0x86>
		{
			pwm_value = 1000;
 8001208:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120c:	81fb      	strh	r3, [r7, #14]
		}
		TIM3->CCR1=pwm_value;
 800120e:	4a07      	ldr	r2, [pc, #28]	@ (800122c <FAN_Set_Speed+0xa4>)
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 8001214:	e004      	b.n	8001220 <FAN_Set_Speed+0x98>
	case FAN_ERROR:
		TIM3->CCR1=500; //Bezpieczna wartoÅ›Ä‡ aby system siÄ™ nie przegrzaÅ‚ nawet przy bÅ‚Ä™dzie.
 8001216:	4b05      	ldr	r3, [pc, #20]	@ (800122c <FAN_Set_Speed+0xa4>)
 8001218:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800121c:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 800121e:	bf00      	nop
	}


}
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200002b8 	.word	0x200002b8
 800122c:	40000400 	.word	0x40000400
 8001230:	200002d4 	.word	0x200002d4
 8001234:	44160000 	.word	0x44160000

08001238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800123c:	f000 ffdc 	bl	80021f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001240:	f000 f824 	bl	800128c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001244:	f000 f9d2 	bl	80015ec <MX_GPIO_Init>
  MX_DMA_Init();
 8001248:	f000 f9b0 	bl	80015ac <MX_DMA_Init>
  MX_SPI1_Init();
 800124c:	f000 f8d8 	bl	8001400 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001250:	f000 f90c 	bl	800146c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001254:	f000 f980 	bl	8001558 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001258:	f000 f880 	bl	800135c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 800125c:	f000 fad0 	bl	8001800 <ssd1306_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001260:	2100      	movs	r1, #0
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <main+0x4c>)
 8001264:	f003 fc24 	bl	8004ab0 <HAL_TIM_PWM_Start>
  Temp_init(&hadc1);
 8001268:	4807      	ldr	r0, [pc, #28]	@ (8001288 <main+0x50>)
 800126a:	f7ff feb7 	bl	8000fdc <Temp_init>
  UART_Recive();
 800126e:	f7ff ff01 	bl	8001074 <UART_Recive>
  App_Init();
 8001272:	f7ff ff6f 	bl	8001154 <App_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  App_Execution();
 8001276:	f7ff ff79 	bl	800116c <App_Execution>
	  HAL_Delay(100);
 800127a:	2064      	movs	r0, #100	@ 0x64
 800127c:	f001 f82e 	bl	80022dc <HAL_Delay>
	  App_Execution();
 8001280:	bf00      	nop
 8001282:	e7f8      	b.n	8001276 <main+0x3e>
 8001284:	200003d8 	.word	0x200003d8
 8001288:	200002d8 	.word	0x200002d8

0800128c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b094      	sub	sp, #80	@ 0x50
 8001290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001292:	f107 0320 	add.w	r3, r7, #32
 8001296:	2230      	movs	r2, #48	@ 0x30
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f005 ffbd 	bl	800721a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	4b27      	ldr	r3, [pc, #156]	@ (8001354 <SystemClock_Config+0xc8>)
 80012b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b8:	4a26      	ldr	r2, [pc, #152]	@ (8001354 <SystemClock_Config+0xc8>)
 80012ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012be:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c0:	4b24      	ldr	r3, [pc, #144]	@ (8001354 <SystemClock_Config+0xc8>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012cc:	2300      	movs	r3, #0
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <SystemClock_Config+0xcc>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a20      	ldr	r2, [pc, #128]	@ (8001358 <SystemClock_Config+0xcc>)
 80012d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001358 <SystemClock_Config+0xcc>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e8:	2302      	movs	r3, #2
 80012ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ec:	2301      	movs	r3, #1
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f0:	2310      	movs	r3, #16
 80012f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f4:	2302      	movs	r3, #2
 80012f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012f8:	2300      	movs	r3, #0
 80012fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012fc:	2308      	movs	r3, #8
 80012fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001300:	2364      	movs	r3, #100	@ 0x64
 8001302:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001304:	2302      	movs	r3, #2
 8001306:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001308:	2304      	movs	r3, #4
 800130a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800130c:	f107 0320 	add.w	r3, r7, #32
 8001310:	4618      	mov	r0, r3
 8001312:	f002 fbe3 	bl	8003adc <HAL_RCC_OscConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800131c:	f000 f9fe 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001320:	230f      	movs	r3, #15
 8001322:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001324:	2302      	movs	r3, #2
 8001326:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800132c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001330:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001336:	f107 030c 	add.w	r3, r7, #12
 800133a:	2103      	movs	r1, #3
 800133c:	4618      	mov	r0, r3
 800133e:	f002 fe45 	bl	8003fcc <HAL_RCC_ClockConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001348:	f000 f9e8 	bl	800171c <Error_Handler>
  }
}
 800134c:	bf00      	nop
 800134e:	3750      	adds	r7, #80	@ 0x50
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40023800 	.word	0x40023800
 8001358:	40007000 	.word	0x40007000

0800135c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001362:	463b      	mov	r3, r7
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <MX_ADC1_Init+0x98>)
 8001370:	4a21      	ldr	r2, [pc, #132]	@ (80013f8 <MX_ADC1_Init+0x9c>)
 8001372:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001374:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <MX_ADC1_Init+0x98>)
 8001376:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800137a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_ADC1_Init+0x98>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <MX_ADC1_Init+0x98>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_ADC1_Init+0x98>)
 800138a:	2201      	movs	r2, #1
 800138c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <MX_ADC1_Init+0x98>)
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001396:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_ADC1_Init+0x98>)
 8001398:	2200      	movs	r2, #0
 800139a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800139c:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <MX_ADC1_Init+0x98>)
 800139e:	4a17      	ldr	r2, [pc, #92]	@ (80013fc <MX_ADC1_Init+0xa0>)
 80013a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013ae:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013bc:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013be:	f000 ffb1 	bl	8002324 <HAL_ADC_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013c8:	f000 f9a8 	bl	800171c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013d0:	2301      	movs	r3, #1
 80013d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d8:	463b      	mov	r3, r7
 80013da:	4619      	mov	r1, r3
 80013dc:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <MX_ADC1_Init+0x98>)
 80013de:	f001 fa11 	bl	8002804 <HAL_ADC_ConfigChannel>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80013e8:	f000 f998 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200002d8 	.word	0x200002d8
 80013f8:	40012000 	.word	0x40012000
 80013fc:	0f000001 	.word	0x0f000001

08001400 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001404:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001406:	4a18      	ldr	r2, [pc, #96]	@ (8001468 <MX_SPI1_Init+0x68>)
 8001408:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_SPI1_Init+0x64>)
 800140c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001410:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001412:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_SPI1_Init+0x64>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001426:	2200      	movs	r2, #0
 8001428:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_SPI1_Init+0x64>)
 800142c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001430:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001434:	2210      	movs	r2, #16
 8001436:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001438:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <MX_SPI1_Init+0x64>)
 800143a:	2200      	movs	r2, #0
 800143c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001440:	2200      	movs	r2, #0
 8001442:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001444:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001446:	2200      	movs	r2, #0
 8001448:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_SPI1_Init+0x64>)
 800144c:	220a      	movs	r2, #10
 800144e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001450:	4804      	ldr	r0, [pc, #16]	@ (8001464 <MX_SPI1_Init+0x64>)
 8001452:	f002 ffdb 	bl	800440c <HAL_SPI_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800145c:	f000 f95e 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20000380 	.word	0x20000380
 8001468:	40013000 	.word	0x40013000

0800146c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08e      	sub	sp, #56	@ 0x38
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001472:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]
 8001498:	615a      	str	r2, [r3, #20]
 800149a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800149c:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <MX_TIM3_Init+0xe4>)
 800149e:	4a2d      	ldr	r2, [pc, #180]	@ (8001554 <MX_TIM3_Init+0xe8>)
 80014a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 80014a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014a4:	2263      	movs	r2, #99	@ 0x63
 80014a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a8:	4b29      	ldr	r3, [pc, #164]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80014ae:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b6:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014bc:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014be:	2200      	movs	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014c2:	4823      	ldr	r0, [pc, #140]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014c4:	f003 fa4c 	bl	8004960 <HAL_TIM_Base_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014ce:	f000 f925 	bl	800171c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014dc:	4619      	mov	r1, r3
 80014de:	481c      	ldr	r0, [pc, #112]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014e0:	f003 fd48 	bl	8004f74 <HAL_TIM_ConfigClockSource>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80014ea:	f000 f917 	bl	800171c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <MX_TIM3_Init+0xe4>)
 80014f0:	f003 fa85 	bl	80049fe <HAL_TIM_PWM_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80014fa:	f000 f90f 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001506:	f107 0320 	add.w	r3, r7, #32
 800150a:	4619      	mov	r1, r3
 800150c:	4810      	ldr	r0, [pc, #64]	@ (8001550 <MX_TIM3_Init+0xe4>)
 800150e:	f004 f8fd 	bl	800570c <HAL_TIMEx_MasterConfigSynchronization>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001518:	f000 f900 	bl	800171c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800151c:	2360      	movs	r3, #96	@ 0x60
 800151e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	2200      	movs	r2, #0
 8001530:	4619      	mov	r1, r3
 8001532:	4807      	ldr	r0, [pc, #28]	@ (8001550 <MX_TIM3_Init+0xe4>)
 8001534:	f003 fc5c 	bl	8004df0 <HAL_TIM_PWM_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800153e:	f000 f8ed 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001542:	4803      	ldr	r0, [pc, #12]	@ (8001550 <MX_TIM3_Init+0xe4>)
 8001544:	f000 fc74 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 8001548:	bf00      	nop
 800154a:	3738      	adds	r7, #56	@ 0x38
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	200003d8 	.word	0x200003d8
 8001554:	40000400 	.word	0x40000400

08001558 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 800155e:	4a12      	ldr	r2, [pc, #72]	@ (80015a8 <MX_USART2_UART_Init+0x50>)
 8001560:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 8001564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001568:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800156a:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800157c:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 800157e:	220c      	movs	r2, #12
 8001580:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001582:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800158e:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_USART2_UART_Init+0x4c>)
 8001590:	f004 f93e 	bl	8005810 <HAL_UART_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800159a:	f000 f8bf 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000420 	.word	0x20000420
 80015a8:	40004400 	.word	0x40004400

080015ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <MX_DMA_Init+0x3c>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a0b      	ldr	r2, [pc, #44]	@ (80015e8 <MX_DMA_Init+0x3c>)
 80015bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MX_DMA_Init+0x3c>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2100      	movs	r1, #0
 80015d2:	2038      	movs	r0, #56	@ 0x38
 80015d4:	f001 fcab 	bl	8002f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015d8:	2038      	movs	r0, #56	@ 0x38
 80015da:	f001 fcc4 	bl	8002f66 <HAL_NVIC_EnableIRQ>

}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40023800 	.word	0x40023800

080015ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08a      	sub	sp, #40	@ 0x28
 80015f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	4b41      	ldr	r3, [pc, #260]	@ (800170c <MX_GPIO_Init+0x120>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a40      	ldr	r2, [pc, #256]	@ (800170c <MX_GPIO_Init+0x120>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b3e      	ldr	r3, [pc, #248]	@ (800170c <MX_GPIO_Init+0x120>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	4b3a      	ldr	r3, [pc, #232]	@ (800170c <MX_GPIO_Init+0x120>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	4a39      	ldr	r2, [pc, #228]	@ (800170c <MX_GPIO_Init+0x120>)
 8001628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800162c:	6313      	str	r3, [r2, #48]	@ 0x30
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <MX_GPIO_Init+0x120>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	4b33      	ldr	r3, [pc, #204]	@ (800170c <MX_GPIO_Init+0x120>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a32      	ldr	r2, [pc, #200]	@ (800170c <MX_GPIO_Init+0x120>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_GPIO_Init+0x120>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	4b2c      	ldr	r3, [pc, #176]	@ (800170c <MX_GPIO_Init+0x120>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a2b      	ldr	r2, [pc, #172]	@ (800170c <MX_GPIO_Init+0x120>)
 8001660:	f043 0302 	orr.w	r3, r3, #2
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b29      	ldr	r3, [pc, #164]	@ (800170c <MX_GPIO_Init+0x120>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	2180      	movs	r1, #128	@ 0x80
 8001676:	4826      	ldr	r0, [pc, #152]	@ (8001710 <MX_GPIO_Init+0x124>)
 8001678:	f002 fa16 	bl	8003aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_Res_GPIO_Port, OLED_Res_Pin, GPIO_PIN_RESET);
 800167c:	2200      	movs	r2, #0
 800167e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001682:	4824      	ldr	r0, [pc, #144]	@ (8001714 <MX_GPIO_Init+0x128>)
 8001684:	f002 fa10 	bl	8003aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	2140      	movs	r1, #64	@ 0x40
 800168c:	4822      	ldr	r0, [pc, #136]	@ (8001718 <MX_GPIO_Init+0x12c>)
 800168e:	f002 fa0b 	bl	8003aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001698:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800169c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4819      	ldr	r0, [pc, #100]	@ (8001710 <MX_GPIO_Init+0x124>)
 80016aa:	f002 f879 	bl	80037a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	4812      	ldr	r0, [pc, #72]	@ (8001710 <MX_GPIO_Init+0x124>)
 80016c6:	f002 f86b 	bl	80037a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_Res_Pin */
  GPIO_InitStruct.Pin = OLED_Res_Pin;
 80016ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_Res_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	480c      	ldr	r0, [pc, #48]	@ (8001714 <MX_GPIO_Init+0x128>)
 80016e4:	f002 f85c 	bl	80037a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 80016e8:	2340      	movs	r3, #64	@ 0x40
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4806      	ldr	r0, [pc, #24]	@ (8001718 <MX_GPIO_Init+0x12c>)
 8001700:	f002 f84e 	bl	80037a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40023800 	.word	0x40023800
 8001710:	40020800 	.word	0x40020800
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <Error_Handler+0x8>

08001728 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	2140      	movs	r1, #64	@ 0x40
 8001730:	480b      	ldr	r0, [pc, #44]	@ (8001760 <ssd1306_Reset+0x38>)
 8001732:	f002 f9b9 	bl	8003aa8 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800173c:	4809      	ldr	r0, [pc, #36]	@ (8001764 <ssd1306_Reset+0x3c>)
 800173e:	f002 f9b3 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001742:	200a      	movs	r0, #10
 8001744:	f000 fdca 	bl	80022dc <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800174e:	4805      	ldr	r0, [pc, #20]	@ (8001764 <ssd1306_Reset+0x3c>)
 8001750:	f002 f9aa 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001754:	200a      	movs	r0, #10
 8001756:	f000 fdc1 	bl	80022dc <HAL_Delay>
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40020400 	.word	0x40020400
 8001764:	40020000 	.word	0x40020000

08001768 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001772:	2200      	movs	r2, #0
 8001774:	2140      	movs	r1, #64	@ 0x40
 8001776:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <ssd1306_WriteCommand+0x40>)
 8001778:	f002 f996 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 800177c:	2200      	movs	r2, #0
 800177e:	2180      	movs	r1, #128	@ 0x80
 8001780:	480a      	ldr	r0, [pc, #40]	@ (80017ac <ssd1306_WriteCommand+0x44>)
 8001782:	f002 f991 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001786:	1df9      	adds	r1, r7, #7
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
 800178c:	2201      	movs	r2, #1
 800178e:	4808      	ldr	r0, [pc, #32]	@ (80017b0 <ssd1306_WriteCommand+0x48>)
 8001790:	f002 fec5 	bl	800451e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001794:	2201      	movs	r2, #1
 8001796:	2140      	movs	r1, #64	@ 0x40
 8001798:	4803      	ldr	r0, [pc, #12]	@ (80017a8 <ssd1306_WriteCommand+0x40>)
 800179a:	f002 f985 	bl	8003aa8 <HAL_GPIO_WritePin>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40020400 	.word	0x40020400
 80017ac:	40020800 	.word	0x40020800
 80017b0:	20000380 	.word	0x20000380

080017b4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80017be:	2200      	movs	r2, #0
 80017c0:	2140      	movs	r1, #64	@ 0x40
 80017c2:	480c      	ldr	r0, [pc, #48]	@ (80017f4 <ssd1306_WriteData+0x40>)
 80017c4:	f002 f970 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80017c8:	2201      	movs	r2, #1
 80017ca:	2180      	movs	r1, #128	@ 0x80
 80017cc:	480a      	ldr	r0, [pc, #40]	@ (80017f8 <ssd1306_WriteData+0x44>)
 80017ce:	f002 f96b 	bl	8003aa8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	4807      	ldr	r0, [pc, #28]	@ (80017fc <ssd1306_WriteData+0x48>)
 80017de:	f002 fe9e 	bl	800451e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80017e2:	2201      	movs	r2, #1
 80017e4:	2140      	movs	r1, #64	@ 0x40
 80017e6:	4803      	ldr	r0, [pc, #12]	@ (80017f4 <ssd1306_WriteData+0x40>)
 80017e8:	f002 f95e 	bl	8003aa8 <HAL_GPIO_WritePin>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40020400 	.word	0x40020400
 80017f8:	40020800 	.word	0x40020800
 80017fc:	20000380 	.word	0x20000380

08001800 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001804:	f7ff ff90 	bl	8001728 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001808:	2064      	movs	r0, #100	@ 0x64
 800180a:	f000 fd67 	bl	80022dc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800180e:	2000      	movs	r0, #0
 8001810:	f000 f9d8 	bl	8001bc4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001814:	2020      	movs	r0, #32
 8001816:	f7ff ffa7 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800181a:	2000      	movs	r0, #0
 800181c:	f7ff ffa4 	bl	8001768 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001820:	20b0      	movs	r0, #176	@ 0xb0
 8001822:	f7ff ffa1 	bl	8001768 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001826:	20c8      	movs	r0, #200	@ 0xc8
 8001828:	f7ff ff9e 	bl	8001768 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff ff9b 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001832:	2010      	movs	r0, #16
 8001834:	f7ff ff98 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001838:	2040      	movs	r0, #64	@ 0x40
 800183a:	f7ff ff95 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800183e:	20ff      	movs	r0, #255	@ 0xff
 8001840:	f000 f9ac 	bl	8001b9c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001844:	20a1      	movs	r0, #161	@ 0xa1
 8001846:	f7ff ff8f 	bl	8001768 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800184a:	20a6      	movs	r0, #166	@ 0xa6
 800184c:	f7ff ff8c 	bl	8001768 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001850:	20a8      	movs	r0, #168	@ 0xa8
 8001852:	f7ff ff89 	bl	8001768 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001856:	203f      	movs	r0, #63	@ 0x3f
 8001858:	f7ff ff86 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800185c:	20a4      	movs	r0, #164	@ 0xa4
 800185e:	f7ff ff83 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001862:	20d3      	movs	r0, #211	@ 0xd3
 8001864:	f7ff ff80 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff ff7d 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800186e:	20d5      	movs	r0, #213	@ 0xd5
 8001870:	f7ff ff7a 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001874:	20f0      	movs	r0, #240	@ 0xf0
 8001876:	f7ff ff77 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800187a:	20d9      	movs	r0, #217	@ 0xd9
 800187c:	f7ff ff74 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001880:	2022      	movs	r0, #34	@ 0x22
 8001882:	f7ff ff71 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001886:	20da      	movs	r0, #218	@ 0xda
 8001888:	f7ff ff6e 	bl	8001768 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800188c:	2012      	movs	r0, #18
 800188e:	f7ff ff6b 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001892:	20db      	movs	r0, #219	@ 0xdb
 8001894:	f7ff ff68 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001898:	2020      	movs	r0, #32
 800189a:	f7ff ff65 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800189e:	208d      	movs	r0, #141	@ 0x8d
 80018a0:	f7ff ff62 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80018a4:	2014      	movs	r0, #20
 80018a6:	f7ff ff5f 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80018aa:	2001      	movs	r0, #1
 80018ac:	f000 f98a 	bl	8001bc4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80018b0:	2000      	movs	r0, #0
 80018b2:	f000 f80f 	bl	80018d4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80018b6:	f000 f825 	bl	8001904 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018ba:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <ssd1306_Init+0xd0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <ssd1306_Init+0xd0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80018c6:	4b02      	ldr	r3, [pc, #8]	@ (80018d0 <ssd1306_Init+0xd0>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	711a      	strb	r2, [r3, #4]
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000868 	.word	0x20000868

080018d4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <ssd1306_Fill+0x14>
 80018e4:	2300      	movs	r3, #0
 80018e6:	e000      	b.n	80018ea <ssd1306_Fill+0x16>
 80018e8:	23ff      	movs	r3, #255	@ 0xff
 80018ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018ee:	4619      	mov	r1, r3
 80018f0:	4803      	ldr	r0, [pc, #12]	@ (8001900 <ssd1306_Fill+0x2c>)
 80018f2:	f005 fc92 	bl	800721a <memset>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000468 	.word	0x20000468

08001904 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800190a:	2300      	movs	r3, #0
 800190c:	71fb      	strb	r3, [r7, #7]
 800190e:	e016      	b.n	800193e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	3b50      	subs	r3, #80	@ 0x50
 8001914:	b2db      	uxtb	r3, r3
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff ff26 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800191c:	2000      	movs	r0, #0
 800191e:	f7ff ff23 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001922:	2010      	movs	r0, #16
 8001924:	f7ff ff20 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	01db      	lsls	r3, r3, #7
 800192c:	4a08      	ldr	r2, [pc, #32]	@ (8001950 <ssd1306_UpdateScreen+0x4c>)
 800192e:	4413      	add	r3, r2
 8001930:	2180      	movs	r1, #128	@ 0x80
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ff3e 	bl	80017b4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	3301      	adds	r3, #1
 800193c:	71fb      	strb	r3, [r7, #7]
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	2b07      	cmp	r3, #7
 8001942:	d9e5      	bls.n	8001910 <ssd1306_UpdateScreen+0xc>
    }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000468 	.word	0x20000468

08001954 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
 800195e:	460b      	mov	r3, r1
 8001960:	71bb      	strb	r3, [r7, #6]
 8001962:	4613      	mov	r3, r2
 8001964:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	2b00      	cmp	r3, #0
 800196c:	db3d      	blt.n	80019ea <ssd1306_DrawPixel+0x96>
 800196e:	79bb      	ldrb	r3, [r7, #6]
 8001970:	2b3f      	cmp	r3, #63	@ 0x3f
 8001972:	d83a      	bhi.n	80019ea <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001974:	797b      	ldrb	r3, [r7, #5]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d11a      	bne.n	80019b0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800197a:	79fa      	ldrb	r2, [r7, #7]
 800197c:	79bb      	ldrb	r3, [r7, #6]
 800197e:	08db      	lsrs	r3, r3, #3
 8001980:	b2d8      	uxtb	r0, r3
 8001982:	4603      	mov	r3, r0
 8001984:	01db      	lsls	r3, r3, #7
 8001986:	4413      	add	r3, r2
 8001988:	4a1b      	ldr	r2, [pc, #108]	@ (80019f8 <ssd1306_DrawPixel+0xa4>)
 800198a:	5cd3      	ldrb	r3, [r2, r3]
 800198c:	b25a      	sxtb	r2, r3
 800198e:	79bb      	ldrb	r3, [r7, #6]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	2101      	movs	r1, #1
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b259      	sxtb	r1, r3
 80019a0:	79fa      	ldrb	r2, [r7, #7]
 80019a2:	4603      	mov	r3, r0
 80019a4:	01db      	lsls	r3, r3, #7
 80019a6:	4413      	add	r3, r2
 80019a8:	b2c9      	uxtb	r1, r1
 80019aa:	4a13      	ldr	r2, [pc, #76]	@ (80019f8 <ssd1306_DrawPixel+0xa4>)
 80019ac:	54d1      	strb	r1, [r2, r3]
 80019ae:	e01d      	b.n	80019ec <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019b0:	79fa      	ldrb	r2, [r7, #7]
 80019b2:	79bb      	ldrb	r3, [r7, #6]
 80019b4:	08db      	lsrs	r3, r3, #3
 80019b6:	b2d8      	uxtb	r0, r3
 80019b8:	4603      	mov	r3, r0
 80019ba:	01db      	lsls	r3, r3, #7
 80019bc:	4413      	add	r3, r2
 80019be:	4a0e      	ldr	r2, [pc, #56]	@ (80019f8 <ssd1306_DrawPixel+0xa4>)
 80019c0:	5cd3      	ldrb	r3, [r2, r3]
 80019c2:	b25a      	sxtb	r2, r3
 80019c4:	79bb      	ldrb	r3, [r7, #6]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	2101      	movs	r1, #1
 80019cc:	fa01 f303 	lsl.w	r3, r1, r3
 80019d0:	b25b      	sxtb	r3, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	4013      	ands	r3, r2
 80019d8:	b259      	sxtb	r1, r3
 80019da:	79fa      	ldrb	r2, [r7, #7]
 80019dc:	4603      	mov	r3, r0
 80019de:	01db      	lsls	r3, r3, #7
 80019e0:	4413      	add	r3, r2
 80019e2:	b2c9      	uxtb	r1, r1
 80019e4:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <ssd1306_DrawPixel+0xa4>)
 80019e6:	54d1      	strb	r1, [r2, r3]
 80019e8:	e000      	b.n	80019ec <ssd1306_DrawPixel+0x98>
        return;
 80019ea:	bf00      	nop
    }
}
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000468 	.word	0x20000468

080019fc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b089      	sub	sp, #36	@ 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4604      	mov	r4, r0
 8001a04:	4638      	mov	r0, r7
 8001a06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	2b1f      	cmp	r3, #31
 8001a12:	d902      	bls.n	8001a1a <ssd1306_WriteChar+0x1e>
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a18:	d901      	bls.n	8001a1e <ssd1306_WriteChar+0x22>
        return 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e079      	b.n	8001b12 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <ssd1306_WriteChar+0x34>
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	3b20      	subs	r3, #32
 8001a2a:	4413      	add	r3, r2
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	e000      	b.n	8001a32 <ssd1306_WriteChar+0x36>
 8001a30:	783b      	ldrb	r3, [r7, #0]
 8001a32:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001a34:	4b39      	ldr	r3, [pc, #228]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	7dfb      	ldrb	r3, [r7, #23]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	2b80      	cmp	r3, #128	@ 0x80
 8001a40:	dc06      	bgt.n	8001a50 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a42:	4b36      	ldr	r3, [pc, #216]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001a44:	885b      	ldrh	r3, [r3, #2]
 8001a46:	461a      	mov	r2, r3
 8001a48:	787b      	ldrb	r3, [r7, #1]
 8001a4a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001a4c:	2b40      	cmp	r3, #64	@ 0x40
 8001a4e:	dd01      	ble.n	8001a54 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e05e      	b.n	8001b12 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
 8001a58:	e04d      	b.n	8001af6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	3b20      	subs	r3, #32
 8001a60:	7879      	ldrb	r1, [r7, #1]
 8001a62:	fb01 f303 	mul.w	r3, r1, r3
 8001a66:	4619      	mov	r1, r3
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	440b      	add	r3, r1
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4413      	add	r3, r2
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001a74:	2300      	movs	r3, #0
 8001a76:	61bb      	str	r3, [r7, #24]
 8001a78:	e036      	b.n	8001ae8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d013      	beq.n	8001ab2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a8a:	4b24      	ldr	r3, [pc, #144]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001a8c:	881b      	ldrh	r3, [r3, #0]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	4413      	add	r3, r2
 8001a96:	b2d8      	uxtb	r0, r3
 8001a98:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001a9a:	885b      	ldrh	r3, [r3, #2]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff ff52 	bl	8001954 <ssd1306_DrawPixel>
 8001ab0:	e017      	b.n	8001ae2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001ab4:	881b      	ldrh	r3, [r3, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	4413      	add	r3, r2
 8001abe:	b2d8      	uxtb	r0, r3
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001ac2:	885b      	ldrh	r3, [r3, #2]
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	4413      	add	r3, r2
 8001acc:	b2d9      	uxtb	r1, r3
 8001ace:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	bf0c      	ite	eq
 8001ad6:	2301      	moveq	r3, #1
 8001ad8:	2300      	movne	r3, #0
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	461a      	mov	r2, r3
 8001ade:	f7ff ff39 	bl	8001954 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	61bb      	str	r3, [r7, #24]
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3c4      	bcc.n	8001a7a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	3301      	adds	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
 8001af6:	787b      	ldrb	r3, [r7, #1]
 8001af8:	461a      	mov	r2, r3
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d3ac      	bcc.n	8001a5a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001b02:	881a      	ldrh	r2, [r3, #0]
 8001b04:	7dfb      	ldrb	r3, [r7, #23]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	4413      	add	r3, r2
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	4b03      	ldr	r3, [pc, #12]	@ (8001b1c <ssd1306_WriteChar+0x120>)
 8001b0e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3724      	adds	r7, #36	@ 0x24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000868 	.word	0x20000868

08001b20 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	4638      	mov	r0, r7
 8001b2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b2e:	e013      	b.n	8001b58 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	7818      	ldrb	r0, [r3, #0]
 8001b34:	7e3b      	ldrb	r3, [r7, #24]
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	463b      	mov	r3, r7
 8001b3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b3c:	f7ff ff5e 	bl	80019fc <ssd1306_WriteChar>
 8001b40:	4603      	mov	r3, r0
 8001b42:	461a      	mov	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d002      	beq.n	8001b52 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	e008      	b.n	8001b64 <ssd1306_WriteString+0x44>
        }
        str++;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	3301      	adds	r3, #1
 8001b56:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1e7      	bne.n	8001b30 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	781b      	ldrb	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	460a      	mov	r2, r1
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <ssd1306_SetCursor+0x2c>)
 8001b82:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <ssd1306_SetCursor+0x2c>)
 8001b8a:	805a      	strh	r2, [r3, #2]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	20000868 	.word	0x20000868

08001b9c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001ba6:	2381      	movs	r3, #129	@ 0x81
 8001ba8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fddb 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fdd7 	bl	8001768 <ssd1306_WriteCommand>
}
 8001bba:	bf00      	nop
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001bd4:	23af      	movs	r3, #175	@ 0xaf
 8001bd6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001bd8:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <ssd1306_SetDisplayOn+0x38>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	715a      	strb	r2, [r3, #5]
 8001bde:	e004      	b.n	8001bea <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001be0:	23ae      	movs	r3, #174	@ 0xae
 8001be2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <ssd1306_SetDisplayOn+0x38>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fdbb 	bl	8001768 <ssd1306_WriteCommand>
}
 8001bf2:	bf00      	nop
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000868 	.word	0x20000868

08001c00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4b10      	ldr	r3, [pc, #64]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b0d      	ldr	r3, [pc, #52]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	4a08      	ldr	r2, [pc, #32]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c32:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c3e:	2007      	movs	r0, #7
 8001c40:	f001 f96a 	bl	8002f18 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	@ 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a33      	ldr	r2, [pc, #204]	@ (8001d3c <HAL_ADC_MspInit+0xec>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d15f      	bne.n	8001d32 <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b32      	ldr	r3, [pc, #200]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7a:	4a31      	ldr	r2, [pc, #196]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c82:	4b2f      	ldr	r3, [pc, #188]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b2b      	ldr	r3, [pc, #172]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	4a2a      	ldr	r2, [pc, #168]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9e:	4b28      	ldr	r3, [pc, #160]	@ (8001d40 <HAL_ADC_MspInit+0xf0>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001caa:	2302      	movs	r3, #2
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4821      	ldr	r0, [pc, #132]	@ (8001d44 <HAL_ADC_MspInit+0xf4>)
 8001cbe:	f001 fd6f 	bl	80037a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cc2:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cc4:	4a21      	ldr	r2, [pc, #132]	@ (8001d4c <HAL_ADC_MspInit+0xfc>)
 8001cc6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cce:	4b1e      	ldr	r3, [pc, #120]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cda:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cdc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ce0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ce2:	4b19      	ldr	r3, [pc, #100]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001ce4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ce8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cea:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cf0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cf4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cf8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cfa:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d00:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d06:	4810      	ldr	r0, [pc, #64]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001d08:	f001 f948 	bl	8002f9c <HAL_DMA_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001d12:	f7ff fd03 	bl	800171c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001d1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <HAL_ADC_MspInit+0xf8>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2100      	movs	r1, #0
 8001d26:	2012      	movs	r0, #18
 8001d28:	f001 f901 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d2c:	2012      	movs	r0, #18
 8001d2e:	f001 f91a 	bl	8002f66 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d32:	bf00      	nop
 8001d34:	3728      	adds	r7, #40	@ 0x28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40012000 	.word	0x40012000
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40020000 	.word	0x40020000
 8001d48:	20000320 	.word	0x20000320
 8001d4c:	40026410 	.word	0x40026410

08001d50 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	@ 0x28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a19      	ldr	r2, [pc, #100]	@ (8001dd4 <HAL_SPI_MspInit+0x84>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d12b      	bne.n	8001dca <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7a:	4a17      	ldr	r2, [pc, #92]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001d7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	4a10      	ldr	r2, [pc, #64]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_SPI_MspInit+0x88>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001daa:	23a0      	movs	r3, #160	@ 0xa0
 8001dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dba:	2305      	movs	r3, #5
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	f107 0314 	add.w	r3, r7, #20
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4805      	ldr	r0, [pc, #20]	@ (8001ddc <HAL_SPI_MspInit+0x8c>)
 8001dc6:	f001 fceb 	bl	80037a0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001dca:	bf00      	nop
 8001dcc:	3728      	adds	r7, #40	@ 0x28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40013000 	.word	0x40013000
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020000 	.word	0x40020000

08001de0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0e      	ldr	r2, [pc, #56]	@ (8001e28 <HAL_TIM_Base_MspInit+0x48>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d115      	bne.n	8001e1e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e2c <HAL_TIM_Base_MspInit+0x4c>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8001e2c <HAL_TIM_Base_MspInit+0x4c>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e02:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <HAL_TIM_Base_MspInit+0x4c>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	201d      	movs	r0, #29
 8001e14:	f001 f88b 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e18:	201d      	movs	r0, #29
 8001e1a:	f001 f8a4 	bl	8002f66 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40000400 	.word	0x40000400
 8001e2c:	40023800 	.word	0x40023800

08001e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b088      	sub	sp, #32
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 030c 	add.w	r3, r7, #12
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <HAL_TIM_MspPostInit+0x68>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d11d      	bne.n	8001e8e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <HAL_TIM_MspPostInit+0x6c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a10      	ldr	r2, [pc, #64]	@ (8001e9c <HAL_TIM_MspPostInit+0x6c>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_TIM_MspPostInit+0x6c>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e6e:	2340      	movs	r3, #64	@ 0x40
 8001e70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 030c 	add.w	r3, r7, #12
 8001e86:	4619      	mov	r1, r3
 8001e88:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <HAL_TIM_MspPostInit+0x70>)
 8001e8a:	f001 fc89 	bl	80037a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e8e:	bf00      	nop
 8001e90:	3720      	adds	r7, #32
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40000400 	.word	0x40000400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000

08001ea4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08a      	sub	sp, #40	@ 0x28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f38 <HAL_UART_MspInit+0x94>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d133      	bne.n	8001f2e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	4b1c      	ldr	r3, [pc, #112]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed6:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	4a14      	ldr	r2, [pc, #80]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef2:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <HAL_UART_MspInit+0x98>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001efe:	230c      	movs	r3, #12
 8001f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0e:	2307      	movs	r3, #7
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f12:	f107 0314 	add.w	r3, r7, #20
 8001f16:	4619      	mov	r1, r3
 8001f18:	4809      	ldr	r0, [pc, #36]	@ (8001f40 <HAL_UART_MspInit+0x9c>)
 8001f1a:	f001 fc41 	bl	80037a0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	2026      	movs	r0, #38	@ 0x26
 8001f24:	f001 f803 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f28:	2026      	movs	r0, #38	@ 0x26
 8001f2a:	f001 f81c 	bl	8002f66 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f2e:	bf00      	nop
 8001f30:	3728      	adds	r7, #40	@ 0x28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40004400 	.word	0x40004400
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020000 	.word	0x40020000

08001f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <NMI_Handler+0x4>

08001f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <BusFault_Handler+0x4>

08001f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <UsageFault_Handler+0x4>

08001f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9a:	f000 f97f 	bl	800229c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <ADC_IRQHandler+0x10>)
 8001faa:	f000 f9fe 	bl	80023aa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200002d8 	.word	0x200002d8

08001fb8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fbc:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <TIM3_IRQHandler+0x10>)
 8001fbe:	f002 fe27 	bl	8004c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200003d8 	.word	0x200003d8

08001fcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fd0:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <USART2_IRQHandler+0x10>)
 8001fd2:	f003 fc93 	bl	80058fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000420 	.word	0x20000420

08001fe0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <DMA2_Stream0_IRQHandler+0x10>)
 8001fe6:	f001 f971 	bl	80032cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000320 	.word	0x20000320

08001ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return 1;
 8001ff8:	2301      	movs	r3, #1
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <_kill>:

int _kill(int pid, int sig)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200e:	f005 f957 	bl	80072c0 <__errno>
 8002012:	4603      	mov	r3, r0
 8002014:	2216      	movs	r2, #22
 8002016:	601a      	str	r2, [r3, #0]
  return -1;
 8002018:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_exit>:

void _exit (int status)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ffe7 	bl	8002004 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002036:	bf00      	nop
 8002038:	e7fd      	b.n	8002036 <_exit+0x12>

0800203a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b086      	sub	sp, #24
 800203e:	af00      	add	r7, sp, #0
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	e00a      	b.n	8002062 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800204c:	f3af 8000 	nop.w
 8002050:	4601      	mov	r1, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	60ba      	str	r2, [r7, #8]
 8002058:	b2ca      	uxtb	r2, r1
 800205a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3301      	adds	r3, #1
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	429a      	cmp	r2, r3
 8002068:	dbf0      	blt.n	800204c <_read+0x12>
  }

  return len;
 800206a:	687b      	ldr	r3, [r7, #4]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
 8002084:	e009      	b.n	800209a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	60ba      	str	r2, [r7, #8]
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	3301      	adds	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	429a      	cmp	r2, r3
 80020a0:	dbf1      	blt.n	8002086 <_write+0x12>
  }
  return len;
 80020a2:	687b      	ldr	r3, [r7, #4]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <_close>:

int _close(int file)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d4:	605a      	str	r2, [r3, #4]
  return 0;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <_isatty>:

int _isatty(int file)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b085      	sub	sp, #20
 80020fe:	af00      	add	r7, sp, #0
 8002100:	60f8      	str	r0, [r7, #12]
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800211c:	4a14      	ldr	r2, [pc, #80]	@ (8002170 <_sbrk+0x5c>)
 800211e:	4b15      	ldr	r3, [pc, #84]	@ (8002174 <_sbrk+0x60>)
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002128:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <_sbrk+0x64>)
 8002132:	4a12      	ldr	r2, [pc, #72]	@ (800217c <_sbrk+0x68>)
 8002134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <_sbrk+0x64>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4413      	add	r3, r2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	429a      	cmp	r2, r3
 8002142:	d207      	bcs.n	8002154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002144:	f005 f8bc 	bl	80072c0 <__errno>
 8002148:	4603      	mov	r3, r0
 800214a:	220c      	movs	r2, #12
 800214c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	e009      	b.n	8002168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002154:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <_sbrk+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <_sbrk+0x64>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4413      	add	r3, r2
 8002162:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <_sbrk+0x64>)
 8002164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002166:	68fb      	ldr	r3, [r7, #12]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20020000 	.word	0x20020000
 8002174:	00000400 	.word	0x00000400
 8002178:	20000870 	.word	0x20000870
 800217c:	200009c8 	.word	0x200009c8

08002180 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002184:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <SystemInit+0x20>)
 8002186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218a:	4a05      	ldr	r2, [pc, #20]	@ (80021a0 <SystemInit+0x20>)
 800218c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002190:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021a8:	f7ff ffea 	bl	8002180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021ac:	480c      	ldr	r0, [pc, #48]	@ (80021e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ae:	490d      	ldr	r1, [pc, #52]	@ (80021e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021b0:	4a0d      	ldr	r2, [pc, #52]	@ (80021e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021b4:	e002      	b.n	80021bc <LoopCopyDataInit>

080021b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ba:	3304      	adds	r3, #4

080021bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021c0:	d3f9      	bcc.n	80021b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021c2:	4a0a      	ldr	r2, [pc, #40]	@ (80021ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021c4:	4c0a      	ldr	r4, [pc, #40]	@ (80021f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c8:	e001      	b.n	80021ce <LoopFillZerobss>

080021ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021cc:	3204      	adds	r2, #4

080021ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021d0:	d3fb      	bcc.n	80021ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021d2:	f005 f87b 	bl	80072cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021d6:	f7ff f82f 	bl	8001238 <main>
  bx  lr    
 80021da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80021e8:	0800b85c 	.word	0x0800b85c
  ldr r2, =_sbss
 80021ec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021f0:	200009c4 	.word	0x200009c4

080021f4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021f4:	e7fe      	b.n	80021f4 <DMA1_Stream0_IRQHandler>
	...

080021f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <HAL_Init+0x40>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a0d      	ldr	r2, [pc, #52]	@ (8002238 <HAL_Init+0x40>)
 8002202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002206:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <HAL_Init+0x40>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <HAL_Init+0x40>)
 800220e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002212:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002214:	4b08      	ldr	r3, [pc, #32]	@ (8002238 <HAL_Init+0x40>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a07      	ldr	r2, [pc, #28]	@ (8002238 <HAL_Init+0x40>)
 800221a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002220:	2003      	movs	r0, #3
 8002222:	f000 fe79 	bl	8002f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002226:	2000      	movs	r0, #0
 8002228:	f000 f808 	bl	800223c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800222c:	f7ff fce8 	bl	8001c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40023c00 	.word	0x40023c00

0800223c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_InitTick+0x54>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <HAL_InitTick+0x58>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	4619      	mov	r1, r3
 800224e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002252:	fbb3 f3f1 	udiv	r3, r3, r1
 8002256:	fbb2 f3f3 	udiv	r3, r2, r3
 800225a:	4618      	mov	r0, r3
 800225c:	f000 fe91 	bl	8002f82 <HAL_SYSTICK_Config>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e00e      	b.n	8002288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2b0f      	cmp	r3, #15
 800226e:	d80a      	bhi.n	8002286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002270:	2200      	movs	r2, #0
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	f04f 30ff 	mov.w	r0, #4294967295
 8002278:	f000 fe59 	bl	8002f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800227c:	4a06      	ldr	r2, [pc, #24]	@ (8002298 <HAL_InitTick+0x5c>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
 8002284:	e000      	b.n	8002288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000000 	.word	0x20000000
 8002294:	20000008 	.word	0x20000008
 8002298:	20000004 	.word	0x20000004

0800229c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022a0:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <HAL_IncTick+0x20>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_IncTick+0x24>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4413      	add	r3, r2
 80022ac:	4a04      	ldr	r2, [pc, #16]	@ (80022c0 <HAL_IncTick+0x24>)
 80022ae:	6013      	str	r3, [r2, #0]
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	20000008 	.word	0x20000008
 80022c0:	20000874 	.word	0x20000874

080022c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return uwTick;
 80022c8:	4b03      	ldr	r3, [pc, #12]	@ (80022d8 <HAL_GetTick+0x14>)
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	20000874 	.word	0x20000874

080022dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e4:	f7ff ffee 	bl	80022c4 <HAL_GetTick>
 80022e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d005      	beq.n	8002302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002320 <HAL_Delay+0x44>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	461a      	mov	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4413      	add	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002302:	bf00      	nop
 8002304:	f7ff ffde 	bl	80022c4 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	429a      	cmp	r2, r3
 8002312:	d8f7      	bhi.n	8002304 <HAL_Delay+0x28>
  {
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000008 	.word	0x20000008

08002324 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e033      	b.n	80023a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	2b00      	cmp	r3, #0
 8002340:	d109      	bne.n	8002356 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff fc84 	bl	8001c50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	f003 0310 	and.w	r3, r3, #16
 800235e:	2b00      	cmp	r3, #0
 8002360:	d118      	bne.n	8002394 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800236a:	f023 0302 	bic.w	r3, r3, #2
 800236e:	f043 0202 	orr.w	r2, r3, #2
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 fb76 	bl	8002a68 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	f023 0303 	bic.w	r3, r3, #3
 800238a:	f043 0201 	orr.w	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	@ 0x40
 8002392:	e001      	b.n	8002398 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	2300      	movs	r3, #0
 80023b8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f003 0320 	and.w	r3, r3, #32
 80023d8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d049      	beq.n	8002474 <HAL_ADC_IRQHandler+0xca>
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d046      	beq.n	8002474 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d105      	bne.n	80023fe <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d12b      	bne.n	8002464 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002410:	2b00      	cmp	r3, #0
 8002412:	d127      	bne.n	8002464 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800241a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800242c:	2b00      	cmp	r3, #0
 800242e:	d119      	bne.n	8002464 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0220 	bic.w	r2, r2, #32
 800243e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d105      	bne.n	8002464 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	f043 0201 	orr.w	r2, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f9a5 	bl	80027b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f06f 0212 	mvn.w	r2, #18
 8002472:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f003 0304 	and.w	r3, r3, #4
 800247a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002482:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d057      	beq.n	800253a <HAL_ADC_IRQHandler+0x190>
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d054      	beq.n	800253a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002494:	f003 0310 	and.w	r3, r3, #16
 8002498:	2b00      	cmp	r3, #0
 800249a:	d105      	bne.n	80024a8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d139      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d006      	beq.n	80024d2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d12b      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d124      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d11d      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d119      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002504:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251a:	2b00      	cmp	r3, #0
 800251c:	d105      	bne.n	800252a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	f043 0201 	orr.w	r2, r3, #1
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 fc1a 	bl	8002d64 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f06f 020c 	mvn.w	r2, #12
 8002538:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002548:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d017      	beq.n	8002580 <HAL_ADC_IRQHandler+0x1d6>
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d014      	beq.n	8002580 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b01      	cmp	r3, #1
 8002562:	d10d      	bne.n	8002580 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 f933 	bl	80027dc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f06f 0201 	mvn.w	r2, #1
 800257e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 0320 	and.w	r3, r3, #32
 8002586:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800258e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d015      	beq.n	80025c2 <HAL_ADC_IRQHandler+0x218>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d012      	beq.n	80025c2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	f043 0202 	orr.w	r2, r3, #2
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0220 	mvn.w	r2, #32
 80025b0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f91c 	bl	80027f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0220 	mvn.w	r2, #32
 80025c0:	601a      	str	r2, [r3, #0]
  }
}
 80025c2:	bf00      	nop
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025dc:	2300      	movs	r3, #0
 80025de:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_Start_DMA+0x22>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e0d0      	b.n	8002790 <HAL_ADC_Start_DMA+0x1c4>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b01      	cmp	r3, #1
 8002602:	d018      	beq.n	8002636 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002614:	4b60      	ldr	r3, [pc, #384]	@ (8002798 <HAL_ADC_Start_DMA+0x1cc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a60      	ldr	r2, [pc, #384]	@ (800279c <HAL_ADC_Start_DMA+0x1d0>)
 800261a:	fba2 2303 	umull	r2, r3, r2, r3
 800261e:	0c9a      	lsrs	r2, r3, #18
 8002620:	4613      	mov	r3, r2
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4413      	add	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002628:	e002      	b.n	8002630 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	3b01      	subs	r3, #1
 800262e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f9      	bne.n	800262a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002644:	d107      	bne.n	8002656 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002654:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b01      	cmp	r3, #1
 8002662:	f040 8088 	bne.w	8002776 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800266e:	f023 0301 	bic.w	r3, r3, #1
 8002672:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002684:	2b00      	cmp	r3, #0
 8002686:	d007      	beq.n	8002698 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002690:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026a4:	d106      	bne.n	80026b4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026aa:	f023 0206 	bic.w	r2, r3, #6
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80026b2:	e002      	b.n	80026ba <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026c2:	4b37      	ldr	r3, [pc, #220]	@ (80027a0 <HAL_ADC_Start_DMA+0x1d4>)
 80026c4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ca:	4a36      	ldr	r2, [pc, #216]	@ (80027a4 <HAL_ADC_Start_DMA+0x1d8>)
 80026cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d2:	4a35      	ldr	r2, [pc, #212]	@ (80027a8 <HAL_ADC_Start_DMA+0x1dc>)
 80026d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026da:	4a34      	ldr	r2, [pc, #208]	@ (80027ac <HAL_ADC_Start_DMA+0x1e0>)
 80026dc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80026e6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80026f6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002706:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	334c      	adds	r3, #76	@ 0x4c
 8002712:	4619      	mov	r1, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f000 fcee 	bl	80030f8 <HAL_DMA_Start_IT>
 800271c:	4603      	mov	r3, r0
 800271e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 031f 	and.w	r3, r3, #31
 8002728:	2b00      	cmp	r3, #0
 800272a:	d10f      	bne.n	800274c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d129      	bne.n	800278e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002748:	609a      	str	r2, [r3, #8]
 800274a:	e020      	b.n	800278e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a17      	ldr	r2, [pc, #92]	@ (80027b0 <HAL_ADC_Start_DMA+0x1e4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d11b      	bne.n	800278e <HAL_ADC_Start_DMA+0x1c2>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d114      	bne.n	800278e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	e00b      	b.n	800278e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	f043 0210 	orr.w	r2, r3, #16
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002786:	f043 0201 	orr.w	r2, r3, #1
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800278e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3720      	adds	r7, #32
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000000 	.word	0x20000000
 800279c:	431bde83 	.word	0x431bde83
 80027a0:	40012300 	.word	0x40012300
 80027a4:	08002c61 	.word	0x08002c61
 80027a8:	08002d1b 	.word	0x08002d1b
 80027ac:	08002d37 	.word	0x08002d37
 80027b0:	40012000 	.word	0x40012000

080027b4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002818:	2b01      	cmp	r3, #1
 800281a:	d101      	bne.n	8002820 <HAL_ADC_ConfigChannel+0x1c>
 800281c:	2302      	movs	r3, #2
 800281e:	e113      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x244>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b09      	cmp	r3, #9
 800282e:	d925      	bls.n	800287c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68d9      	ldr	r1, [r3, #12]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	461a      	mov	r2, r3
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	3b1e      	subs	r3, #30
 8002846:	2207      	movs	r2, #7
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43da      	mvns	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	400a      	ands	r2, r1
 8002854:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68d9      	ldr	r1, [r3, #12]
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	b29b      	uxth	r3, r3
 8002866:	4618      	mov	r0, r3
 8002868:	4603      	mov	r3, r0
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4403      	add	r3, r0
 800286e:	3b1e      	subs	r3, #30
 8002870:	409a      	lsls	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	e022      	b.n	80028c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6919      	ldr	r1, [r3, #16]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	b29b      	uxth	r3, r3
 8002888:	461a      	mov	r2, r3
 800288a:	4613      	mov	r3, r2
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4413      	add	r3, r2
 8002890:	2207      	movs	r2, #7
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	43da      	mvns	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	400a      	ands	r2, r1
 800289e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6919      	ldr	r1, [r3, #16]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	4618      	mov	r0, r3
 80028b2:	4603      	mov	r3, r0
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4403      	add	r3, r0
 80028b8:	409a      	lsls	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b06      	cmp	r3, #6
 80028c8:	d824      	bhi.n	8002914 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	3b05      	subs	r3, #5
 80028dc:	221f      	movs	r2, #31
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43da      	mvns	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	400a      	ands	r2, r1
 80028ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	4618      	mov	r0, r3
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	3b05      	subs	r3, #5
 8002906:	fa00 f203 	lsl.w	r2, r0, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	635a      	str	r2, [r3, #52]	@ 0x34
 8002912:	e04c      	b.n	80029ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b0c      	cmp	r3, #12
 800291a:	d824      	bhi.n	8002966 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	3b23      	subs	r3, #35	@ 0x23
 800292e:	221f      	movs	r2, #31
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	43da      	mvns	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	400a      	ands	r2, r1
 800293c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	b29b      	uxth	r3, r3
 800294a:	4618      	mov	r0, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4413      	add	r3, r2
 8002956:	3b23      	subs	r3, #35	@ 0x23
 8002958:	fa00 f203 	lsl.w	r2, r0, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	631a      	str	r2, [r3, #48]	@ 0x30
 8002964:	e023      	b.n	80029ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	3b41      	subs	r3, #65	@ 0x41
 8002978:	221f      	movs	r2, #31
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43da      	mvns	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	400a      	ands	r2, r1
 8002986:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	b29b      	uxth	r3, r3
 8002994:	4618      	mov	r0, r3
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	3b41      	subs	r3, #65	@ 0x41
 80029a2:	fa00 f203 	lsl.w	r2, r0, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029ae:	4b29      	ldr	r3, [pc, #164]	@ (8002a54 <HAL_ADC_ConfigChannel+0x250>)
 80029b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a28      	ldr	r2, [pc, #160]	@ (8002a58 <HAL_ADC_ConfigChannel+0x254>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d10f      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1d8>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b12      	cmp	r3, #18
 80029c2:	d10b      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a58 <HAL_ADC_ConfigChannel+0x254>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d12b      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x23a>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <HAL_ADC_ConfigChannel+0x258>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d003      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x1f4>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2b11      	cmp	r3, #17
 80029f6:	d122      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a11      	ldr	r2, [pc, #68]	@ (8002a5c <HAL_ADC_ConfigChannel+0x258>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d111      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a1a:	4b11      	ldr	r3, [pc, #68]	@ (8002a60 <HAL_ADC_ConfigChannel+0x25c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a11      	ldr	r2, [pc, #68]	@ (8002a64 <HAL_ADC_ConfigChannel+0x260>)
 8002a20:	fba2 2303 	umull	r2, r3, r2, r3
 8002a24:	0c9a      	lsrs	r2, r3, #18
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a30:	e002      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f9      	bne.n	8002a32 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	40012300 	.word	0x40012300
 8002a58:	40012000 	.word	0x40012000
 8002a5c:	10000012 	.word	0x10000012
 8002a60:	20000000 	.word	0x20000000
 8002a64:	431bde83 	.word	0x431bde83

08002a68 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a70:	4b79      	ldr	r3, [pc, #484]	@ (8002c58 <ADC_Init+0x1f0>)
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6859      	ldr	r1, [r3, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	021a      	lsls	r2, r3, #8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002ac0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6859      	ldr	r1, [r3, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689a      	ldr	r2, [r3, #8]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ae2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6899      	ldr	r1, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afa:	4a58      	ldr	r2, [pc, #352]	@ (8002c5c <ADC_Init+0x1f4>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d022      	beq.n	8002b46 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6899      	ldr	r1, [r3, #8]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6899      	ldr	r1, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	e00f      	b.n	8002b66 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b64:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 0202 	bic.w	r2, r2, #2
 8002b74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6899      	ldr	r1, [r3, #8]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	7e1b      	ldrb	r3, [r3, #24]
 8002b80:	005a      	lsls	r2, r3, #1
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01b      	beq.n	8002bcc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ba2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002bb2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6859      	ldr	r1, [r3, #4]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	035a      	lsls	r2, r3, #13
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	605a      	str	r2, [r3, #4]
 8002bca:	e007      	b.n	8002bdc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bda:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	051a      	lsls	r2, r3, #20
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6899      	ldr	r1, [r3, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c1e:	025a      	lsls	r2, r3, #9
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6899      	ldr	r1, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	029a      	lsls	r2, r3, #10
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	609a      	str	r2, [r3, #8]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	40012300 	.word	0x40012300
 8002c5c:	0f000001 	.word	0x0f000001

08002c60 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c6c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d13c      	bne.n	8002cf4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d12b      	bne.n	8002cec <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d127      	bne.n	8002cec <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d006      	beq.n	8002cb8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d119      	bne.n	8002cec <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0220 	bic.w	r2, r2, #32
 8002cc6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d105      	bne.n	8002cec <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce4:	f043 0201 	orr.w	r2, r3, #1
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7ff fd61 	bl	80027b4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cf2:	e00e      	b.n	8002d12 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf8:	f003 0310 	and.w	r3, r3, #16
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f7ff fd75 	bl	80027f0 <HAL_ADC_ErrorCallback>
}
 8002d06:	e004      	b.n	8002d12 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d26:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f7ff fd4d 	bl	80027c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b084      	sub	sp, #16
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d42:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2240      	movs	r2, #64	@ 0x40
 8002d48:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	f043 0204 	orr.w	r2, r3, #4
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f7ff fd4a 	bl	80027f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d88:	4b0c      	ldr	r3, [pc, #48]	@ (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d94:	4013      	ands	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002daa:	4a04      	ldr	r2, [pc, #16]	@ (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	60d3      	str	r3, [r2, #12]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	e000ed00 	.word	0xe000ed00

08002dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc4:	4b04      	ldr	r3, [pc, #16]	@ (8002dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	0a1b      	lsrs	r3, r3, #8
 8002dca:	f003 0307 	and.w	r3, r3, #7
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	db0b      	blt.n	8002e06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	f003 021f 	and.w	r2, r3, #31
 8002df4:	4907      	ldr	r1, [pc, #28]	@ (8002e14 <__NVIC_EnableIRQ+0x38>)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000e100 	.word	0xe000e100

08002e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	db0a      	blt.n	8002e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	490c      	ldr	r1, [pc, #48]	@ (8002e64 <__NVIC_SetPriority+0x4c>)
 8002e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e36:	0112      	lsls	r2, r2, #4
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e40:	e00a      	b.n	8002e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	4908      	ldr	r1, [pc, #32]	@ (8002e68 <__NVIC_SetPriority+0x50>)
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	3b04      	subs	r3, #4
 8002e50:	0112      	lsls	r2, r2, #4
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	440b      	add	r3, r1
 8002e56:	761a      	strb	r2, [r3, #24]
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	e000e100 	.word	0xe000e100
 8002e68:	e000ed00 	.word	0xe000ed00

08002e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b089      	sub	sp, #36	@ 0x24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f1c3 0307 	rsb	r3, r3, #7
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	bf28      	it	cs
 8002e8a:	2304      	movcs	r3, #4
 8002e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	3304      	adds	r3, #4
 8002e92:	2b06      	cmp	r3, #6
 8002e94:	d902      	bls.n	8002e9c <NVIC_EncodePriority+0x30>
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	3b03      	subs	r3, #3
 8002e9a:	e000      	b.n	8002e9e <NVIC_EncodePriority+0x32>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43da      	mvns	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	401a      	ands	r2, r3
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebe:	43d9      	mvns	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec4:	4313      	orrs	r3, r2
         );
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3724      	adds	r7, #36	@ 0x24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
	...

08002ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ee4:	d301      	bcc.n	8002eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e00f      	b.n	8002f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eea:	4a0a      	ldr	r2, [pc, #40]	@ (8002f14 <SysTick_Config+0x40>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef2:	210f      	movs	r1, #15
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	f7ff ff8e 	bl	8002e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002efc:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <SysTick_Config+0x40>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f02:	4b04      	ldr	r3, [pc, #16]	@ (8002f14 <SysTick_Config+0x40>)
 8002f04:	2207      	movs	r2, #7
 8002f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	e000e010 	.word	0xe000e010

08002f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff ff29 	bl	8002d78 <__NVIC_SetPriorityGrouping>
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b086      	sub	sp, #24
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	4603      	mov	r3, r0
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f40:	f7ff ff3e 	bl	8002dc0 <__NVIC_GetPriorityGrouping>
 8002f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	68b9      	ldr	r1, [r7, #8]
 8002f4a:	6978      	ldr	r0, [r7, #20]
 8002f4c:	f7ff ff8e 	bl	8002e6c <NVIC_EncodePriority>
 8002f50:	4602      	mov	r2, r0
 8002f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f56:	4611      	mov	r1, r2
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff5d 	bl	8002e18 <__NVIC_SetPriority>
}
 8002f5e:	bf00      	nop
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b082      	sub	sp, #8
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff ff31 	bl	8002ddc <__NVIC_EnableIRQ>
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff ffa2 	bl	8002ed4 <SysTick_Config>
 8002f90:	4603      	mov	r3, r0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fa8:	f7ff f98c 	bl	80022c4 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e099      	b.n	80030ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0201 	bic.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fd8:	e00f      	b.n	8002ffa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fda:	f7ff f973 	bl	80022c4 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b05      	cmp	r3, #5
 8002fe6:	d908      	bls.n	8002ffa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2220      	movs	r2, #32
 8002fec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e078      	b.n	80030ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1e8      	bne.n	8002fda <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	4b38      	ldr	r3, [pc, #224]	@ (80030f4 <HAL_DMA_Init+0x158>)
 8003014:	4013      	ands	r3, r2
 8003016:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003026:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003032:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800303e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	4313      	orrs	r3, r2
 800304a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003050:	2b04      	cmp	r3, #4
 8003052:	d107      	bne.n	8003064 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	4313      	orrs	r3, r2
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	4313      	orrs	r3, r2
 8003062:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	f023 0307 	bic.w	r3, r3, #7
 800307a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	4313      	orrs	r3, r2
 8003084:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308a:	2b04      	cmp	r3, #4
 800308c:	d117      	bne.n	80030be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	4313      	orrs	r3, r2
 8003096:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00e      	beq.n	80030be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 fb01 	bl	80036a8 <DMA_CheckFifoParam>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d008      	beq.n	80030be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2240      	movs	r2, #64	@ 0x40
 80030b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030ba:	2301      	movs	r3, #1
 80030bc:	e016      	b.n	80030ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fab8 	bl	800363c <DMA_CalcBaseAndBitshift>
 80030cc:	4603      	mov	r3, r0
 80030ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d4:	223f      	movs	r2, #63	@ 0x3f
 80030d6:	409a      	lsls	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	f010803f 	.word	0xf010803f

080030f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <HAL_DMA_Start_IT+0x26>
 800311a:	2302      	movs	r3, #2
 800311c:	e040      	b.n	80031a0 <HAL_DMA_Start_IT+0xa8>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b01      	cmp	r3, #1
 8003130:	d12f      	bne.n	8003192 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2202      	movs	r2, #2
 8003136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	68b9      	ldr	r1, [r7, #8]
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fa4a 	bl	80035e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003150:	223f      	movs	r2, #63	@ 0x3f
 8003152:	409a      	lsls	r2, r3
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0216 	orr.w	r2, r2, #22
 8003166:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0208 	orr.w	r2, r2, #8
 800317e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0201 	orr.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	e005      	b.n	800319e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800319a:	2302      	movs	r3, #2
 800319c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800319e:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031b6:	f7ff f885 	bl	80022c4 <HAL_GetTick>
 80031ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d008      	beq.n	80031da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2280      	movs	r2, #128	@ 0x80
 80031cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e052      	b.n	8003280 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0216 	bic.w	r2, r2, #22
 80031e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d103      	bne.n	800320a <HAL_DMA_Abort+0x62>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0208 	bic.w	r2, r2, #8
 8003218:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800322a:	e013      	b.n	8003254 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800322c:	f7ff f84a 	bl	80022c4 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b05      	cmp	r3, #5
 8003238:	d90c      	bls.n	8003254 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2220      	movs	r2, #32
 800323e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2203      	movs	r2, #3
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e015      	b.n	8003280 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1e4      	bne.n	800322c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003266:	223f      	movs	r2, #63	@ 0x3f
 8003268:	409a      	lsls	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d004      	beq.n	80032a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2280      	movs	r2, #128	@ 0x80
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00c      	b.n	80032c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2205      	movs	r2, #5
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0201 	bic.w	r2, r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003514 <HAL_DMA_IRQHandler+0x248>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003518 <HAL_DMA_IRQHandler+0x24c>)
 80032de:	fba2 2303 	umull	r2, r3, r2, r3
 80032e2:	0a9b      	lsrs	r3, r3, #10
 80032e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f6:	2208      	movs	r2, #8
 80032f8:	409a      	lsls	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01a      	beq.n	8003338 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0204 	bic.w	r2, r2, #4
 800331e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003324:	2208      	movs	r2, #8
 8003326:	409a      	lsls	r2, r3
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003330:	f043 0201 	orr.w	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	2201      	movs	r2, #1
 800333e:	409a      	lsls	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d012      	beq.n	800336e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335a:	2201      	movs	r2, #1
 800335c:	409a      	lsls	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003366:	f043 0202 	orr.w	r2, r3, #2
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003372:	2204      	movs	r2, #4
 8003374:	409a      	lsls	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d012      	beq.n	80033a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00b      	beq.n	80033a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003390:	2204      	movs	r2, #4
 8003392:	409a      	lsls	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800339c:	f043 0204 	orr.w	r2, r3, #4
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a8:	2210      	movs	r2, #16
 80033aa:	409a      	lsls	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d043      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0308 	and.w	r3, r3, #8
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d03c      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	2210      	movs	r2, #16
 80033c8:	409a      	lsls	r2, r3
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d018      	beq.n	800340e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d108      	bne.n	80033fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d024      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	4798      	blx	r3
 80033fa:	e01f      	b.n	800343c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01b      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4798      	blx	r3
 800340c:	e016      	b.n	800343c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d107      	bne.n	800342c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0208 	bic.w	r2, r2, #8
 800342a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003440:	2220      	movs	r2, #32
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 808f 	beq.w	800356c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8087 	beq.w	800356c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003462:	2220      	movs	r2, #32
 8003464:	409a      	lsls	r2, r3
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b05      	cmp	r3, #5
 8003474:	d136      	bne.n	80034e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0216 	bic.w	r2, r2, #22
 8003484:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695a      	ldr	r2, [r3, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003494:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349a:	2b00      	cmp	r3, #0
 800349c:	d103      	bne.n	80034a6 <HAL_DMA_IRQHandler+0x1da>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d007      	beq.n	80034b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0208 	bic.w	r2, r2, #8
 80034b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ba:	223f      	movs	r2, #63	@ 0x3f
 80034bc:	409a      	lsls	r2, r3
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d07e      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
        }
        return;
 80034e2:	e079      	b.n	80035d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01d      	beq.n	800352e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10d      	bne.n	800351c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003504:	2b00      	cmp	r3, #0
 8003506:	d031      	beq.n	800356c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
 8003510:	e02c      	b.n	800356c <HAL_DMA_IRQHandler+0x2a0>
 8003512:	bf00      	nop
 8003514:	20000000 	.word	0x20000000
 8003518:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003520:	2b00      	cmp	r3, #0
 8003522:	d023      	beq.n	800356c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
 800352c:	e01e      	b.n	800356c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10f      	bne.n	800355c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0210 	bic.w	r2, r2, #16
 800354a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003570:	2b00      	cmp	r3, #0
 8003572:	d032      	beq.n	80035da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d022      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2205      	movs	r2, #5
 8003584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	3301      	adds	r3, #1
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d307      	bcc.n	80035b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f2      	bne.n	8003598 <HAL_DMA_IRQHandler+0x2cc>
 80035b2:	e000      	b.n	80035b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80035b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	4798      	blx	r3
 80035d6:	e000      	b.n	80035da <HAL_DMA_IRQHandler+0x30e>
        return;
 80035d8:	bf00      	nop
    }
  }
}
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	2b40      	cmp	r3, #64	@ 0x40
 800360c:	d108      	bne.n	8003620 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800361e:	e007      	b.n	8003630 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	60da      	str	r2, [r3, #12]
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	3b10      	subs	r3, #16
 800364c:	4a14      	ldr	r2, [pc, #80]	@ (80036a0 <DMA_CalcBaseAndBitshift+0x64>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	091b      	lsrs	r3, r3, #4
 8003654:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003656:	4a13      	ldr	r2, [pc, #76]	@ (80036a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b03      	cmp	r3, #3
 8003668:	d909      	bls.n	800367e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	1d1a      	adds	r2, r3, #4
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	659a      	str	r2, [r3, #88]	@ 0x58
 800367c:	e007      	b.n	800368e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003686:	f023 0303 	bic.w	r3, r3, #3
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	aaaaaaab 	.word	0xaaaaaaab
 80036a4:	0800b4d0 	.word	0x0800b4d0

080036a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d11f      	bne.n	8003702 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d856      	bhi.n	8003776 <DMA_CheckFifoParam+0xce>
 80036c8:	a201      	add	r2, pc, #4	@ (adr r2, 80036d0 <DMA_CheckFifoParam+0x28>)
 80036ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ce:	bf00      	nop
 80036d0:	080036e1 	.word	0x080036e1
 80036d4:	080036f3 	.word	0x080036f3
 80036d8:	080036e1 	.word	0x080036e1
 80036dc:	08003777 	.word	0x08003777
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d046      	beq.n	800377a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036f0:	e043      	b.n	800377a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036fa:	d140      	bne.n	800377e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003700:	e03d      	b.n	800377e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800370a:	d121      	bne.n	8003750 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	2b03      	cmp	r3, #3
 8003710:	d837      	bhi.n	8003782 <DMA_CheckFifoParam+0xda>
 8003712:	a201      	add	r2, pc, #4	@ (adr r2, 8003718 <DMA_CheckFifoParam+0x70>)
 8003714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003718:	08003729 	.word	0x08003729
 800371c:	0800372f 	.word	0x0800372f
 8003720:	08003729 	.word	0x08003729
 8003724:	08003741 	.word	0x08003741
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      break;
 800372c:	e030      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d025      	beq.n	8003786 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800373e:	e022      	b.n	8003786 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003744:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003748:	d11f      	bne.n	800378a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800374e:	e01c      	b.n	800378a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d903      	bls.n	800375e <DMA_CheckFifoParam+0xb6>
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b03      	cmp	r3, #3
 800375a:	d003      	beq.n	8003764 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800375c:	e018      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	73fb      	strb	r3, [r7, #15]
      break;
 8003762:	e015      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00e      	beq.n	800378e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
      break;
 8003774:	e00b      	b.n	800378e <DMA_CheckFifoParam+0xe6>
      break;
 8003776:	bf00      	nop
 8003778:	e00a      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;
 800377a:	bf00      	nop
 800377c:	e008      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;
 800377e:	bf00      	nop
 8003780:	e006      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;
 8003782:	bf00      	nop
 8003784:	e004      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;
 8003786:	bf00      	nop
 8003788:	e002      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;   
 800378a:	bf00      	nop
 800378c:	e000      	b.n	8003790 <DMA_CheckFifoParam+0xe8>
      break;
 800378e:	bf00      	nop
    }
  } 
  
  return status; 
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop

080037a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	@ 0x24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037b2:	2300      	movs	r3, #0
 80037b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037b6:	2300      	movs	r3, #0
 80037b8:	61fb      	str	r3, [r7, #28]
 80037ba:	e159      	b.n	8003a70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037bc:	2201      	movs	r2, #1
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	f040 8148 	bne.w	8003a6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d005      	beq.n	80037f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d130      	bne.n	8003854 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	2203      	movs	r2, #3
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43db      	mvns	r3, r3
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	4013      	ands	r3, r2
 8003808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	4313      	orrs	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003828:	2201      	movs	r2, #1
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	091b      	lsrs	r3, r3, #4
 800383e:	f003 0201 	and.w	r2, r3, #1
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	2b03      	cmp	r3, #3
 800385e:	d017      	beq.n	8003890 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	2203      	movs	r2, #3
 800386c:	fa02 f303 	lsl.w	r3, r2, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4013      	ands	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d123      	bne.n	80038e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	08da      	lsrs	r2, r3, #3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3208      	adds	r2, #8
 80038a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	220f      	movs	r2, #15
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	43db      	mvns	r3, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4013      	ands	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	08da      	lsrs	r2, r3, #3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3208      	adds	r2, #8
 80038de:	69b9      	ldr	r1, [r7, #24]
 80038e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	2203      	movs	r2, #3
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0203 	and.w	r2, r3, #3
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 80a2 	beq.w	8003a6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
 800392a:	4b57      	ldr	r3, [pc, #348]	@ (8003a88 <HAL_GPIO_Init+0x2e8>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	4a56      	ldr	r2, [pc, #344]	@ (8003a88 <HAL_GPIO_Init+0x2e8>)
 8003930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003934:	6453      	str	r3, [r2, #68]	@ 0x44
 8003936:	4b54      	ldr	r3, [pc, #336]	@ (8003a88 <HAL_GPIO_Init+0x2e8>)
 8003938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003942:	4a52      	ldr	r2, [pc, #328]	@ (8003a8c <HAL_GPIO_Init+0x2ec>)
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	089b      	lsrs	r3, r3, #2
 8003948:	3302      	adds	r3, #2
 800394a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800394e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	220f      	movs	r2, #15
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43db      	mvns	r3, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4013      	ands	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a49      	ldr	r2, [pc, #292]	@ (8003a90 <HAL_GPIO_Init+0x2f0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d019      	beq.n	80039a2 <HAL_GPIO_Init+0x202>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a48      	ldr	r2, [pc, #288]	@ (8003a94 <HAL_GPIO_Init+0x2f4>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d013      	beq.n	800399e <HAL_GPIO_Init+0x1fe>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a47      	ldr	r2, [pc, #284]	@ (8003a98 <HAL_GPIO_Init+0x2f8>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00d      	beq.n	800399a <HAL_GPIO_Init+0x1fa>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a46      	ldr	r2, [pc, #280]	@ (8003a9c <HAL_GPIO_Init+0x2fc>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d007      	beq.n	8003996 <HAL_GPIO_Init+0x1f6>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a45      	ldr	r2, [pc, #276]	@ (8003aa0 <HAL_GPIO_Init+0x300>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d101      	bne.n	8003992 <HAL_GPIO_Init+0x1f2>
 800398e:	2304      	movs	r3, #4
 8003990:	e008      	b.n	80039a4 <HAL_GPIO_Init+0x204>
 8003992:	2307      	movs	r3, #7
 8003994:	e006      	b.n	80039a4 <HAL_GPIO_Init+0x204>
 8003996:	2303      	movs	r3, #3
 8003998:	e004      	b.n	80039a4 <HAL_GPIO_Init+0x204>
 800399a:	2302      	movs	r3, #2
 800399c:	e002      	b.n	80039a4 <HAL_GPIO_Init+0x204>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <HAL_GPIO_Init+0x204>
 80039a2:	2300      	movs	r3, #0
 80039a4:	69fa      	ldr	r2, [r7, #28]
 80039a6:	f002 0203 	and.w	r2, r2, #3
 80039aa:	0092      	lsls	r2, r2, #2
 80039ac:	4093      	lsls	r3, r2
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039b4:	4935      	ldr	r1, [pc, #212]	@ (8003a8c <HAL_GPIO_Init+0x2ec>)
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	089b      	lsrs	r3, r3, #2
 80039ba:	3302      	adds	r3, #2
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039c2:	4b38      	ldr	r3, [pc, #224]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4013      	ands	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039e6:	4a2f      	ldr	r2, [pc, #188]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039ec:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a10:	4a24      	ldr	r2, [pc, #144]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a16:	4b23      	ldr	r3, [pc, #140]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a40:	4b18      	ldr	r3, [pc, #96]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a64:	4a0f      	ldr	r2, [pc, #60]	@ (8003aa4 <HAL_GPIO_Init+0x304>)
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	2b0f      	cmp	r3, #15
 8003a74:	f67f aea2 	bls.w	80037bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a78:	bf00      	nop
 8003a7a:	bf00      	nop
 8003a7c:	3724      	adds	r7, #36	@ 0x24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40013800 	.word	0x40013800
 8003a90:	40020000 	.word	0x40020000
 8003a94:	40020400 	.word	0x40020400
 8003a98:	40020800 	.word	0x40020800
 8003a9c:	40020c00 	.word	0x40020c00
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40013c00 	.word	0x40013c00

08003aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	807b      	strh	r3, [r7, #2]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ab8:	787b      	ldrb	r3, [r7, #1]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003abe:	887a      	ldrh	r2, [r7, #2]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ac4:	e003      	b.n	8003ace <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ac6:	887b      	ldrh	r3, [r7, #2]
 8003ac8:	041a      	lsls	r2, r3, #16
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	619a      	str	r2, [r3, #24]
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e267      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d075      	beq.n	8003be6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003afa:	4b88      	ldr	r3, [pc, #544]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 030c 	and.w	r3, r3, #12
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d00c      	beq.n	8003b20 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b06:	4b85      	ldr	r3, [pc, #532]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b0e:	2b08      	cmp	r3, #8
 8003b10:	d112      	bne.n	8003b38 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b12:	4b82      	ldr	r3, [pc, #520]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b1e:	d10b      	bne.n	8003b38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b20:	4b7e      	ldr	r3, [pc, #504]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d05b      	beq.n	8003be4 <HAL_RCC_OscConfig+0x108>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d157      	bne.n	8003be4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e242      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b40:	d106      	bne.n	8003b50 <HAL_RCC_OscConfig+0x74>
 8003b42:	4b76      	ldr	r3, [pc, #472]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a75      	ldr	r2, [pc, #468]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	e01d      	b.n	8003b8c <HAL_RCC_OscConfig+0xb0>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b58:	d10c      	bne.n	8003b74 <HAL_RCC_OscConfig+0x98>
 8003b5a:	4b70      	ldr	r3, [pc, #448]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a6f      	ldr	r2, [pc, #444]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	4b6d      	ldr	r3, [pc, #436]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a6c      	ldr	r2, [pc, #432]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	e00b      	b.n	8003b8c <HAL_RCC_OscConfig+0xb0>
 8003b74:	4b69      	ldr	r3, [pc, #420]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a68      	ldr	r2, [pc, #416]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b7e:	6013      	str	r3, [r2, #0]
 8003b80:	4b66      	ldr	r3, [pc, #408]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a65      	ldr	r2, [pc, #404]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003b86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d013      	beq.n	8003bbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fe fb96 	bl	80022c4 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b9c:	f7fe fb92 	bl	80022c4 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	@ 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e207      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bae:	4b5b      	ldr	r3, [pc, #364]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0xc0>
 8003bba:	e014      	b.n	8003be6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fe fb82 	bl	80022c4 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc4:	f7fe fb7e 	bl	80022c4 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	@ 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e1f3      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bd6:	4b51      	ldr	r3, [pc, #324]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1f0      	bne.n	8003bc4 <HAL_RCC_OscConfig+0xe8>
 8003be2:	e000      	b.n	8003be6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d063      	beq.n	8003cba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00b      	beq.n	8003c16 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bfe:	4b47      	ldr	r3, [pc, #284]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d11c      	bne.n	8003c44 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c0a:	4b44      	ldr	r3, [pc, #272]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d116      	bne.n	8003c44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c16:	4b41      	ldr	r3, [pc, #260]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <HAL_RCC_OscConfig+0x152>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d001      	beq.n	8003c2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e1c7      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	4937      	ldr	r1, [pc, #220]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c42:	e03a      	b.n	8003cba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c4c:	4b34      	ldr	r3, [pc, #208]	@ (8003d20 <HAL_RCC_OscConfig+0x244>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c52:	f7fe fb37 	bl	80022c4 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c5a:	f7fe fb33 	bl	80022c4 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e1a8      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c78:	4b28      	ldr	r3, [pc, #160]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4925      	ldr	r1, [pc, #148]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	600b      	str	r3, [r1, #0]
 8003c8c:	e015      	b.n	8003cba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c8e:	4b24      	ldr	r3, [pc, #144]	@ (8003d20 <HAL_RCC_OscConfig+0x244>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7fe fb16 	bl	80022c4 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c9c:	f7fe fb12 	bl	80022c4 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e187      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cae:	4b1b      	ldr	r3, [pc, #108]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0308 	and.w	r3, r3, #8
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d036      	beq.n	8003d34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d016      	beq.n	8003cfc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cce:	4b15      	ldr	r3, [pc, #84]	@ (8003d24 <HAL_RCC_OscConfig+0x248>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd4:	f7fe faf6 	bl	80022c4 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cdc:	f7fe faf2 	bl	80022c4 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e167      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cee:	4b0b      	ldr	r3, [pc, #44]	@ (8003d1c <HAL_RCC_OscConfig+0x240>)
 8003cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d0f0      	beq.n	8003cdc <HAL_RCC_OscConfig+0x200>
 8003cfa:	e01b      	b.n	8003d34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cfc:	4b09      	ldr	r3, [pc, #36]	@ (8003d24 <HAL_RCC_OscConfig+0x248>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d02:	f7fe fadf 	bl	80022c4 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d08:	e00e      	b.n	8003d28 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d0a:	f7fe fadb 	bl	80022c4 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d907      	bls.n	8003d28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e150      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	42470000 	.word	0x42470000
 8003d24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d28:	4b88      	ldr	r3, [pc, #544]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003d2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ea      	bne.n	8003d0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 8097 	beq.w	8003e70 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d42:	2300      	movs	r3, #0
 8003d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d46:	4b81      	ldr	r3, [pc, #516]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10f      	bne.n	8003d72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	4b7d      	ldr	r3, [pc, #500]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	4a7c      	ldr	r2, [pc, #496]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d62:	4b7a      	ldr	r3, [pc, #488]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d72:	4b77      	ldr	r3, [pc, #476]	@ (8003f50 <HAL_RCC_OscConfig+0x474>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d118      	bne.n	8003db0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d7e:	4b74      	ldr	r3, [pc, #464]	@ (8003f50 <HAL_RCC_OscConfig+0x474>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a73      	ldr	r2, [pc, #460]	@ (8003f50 <HAL_RCC_OscConfig+0x474>)
 8003d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d8a:	f7fe fa9b 	bl	80022c4 <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d92:	f7fe fa97 	bl	80022c4 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e10c      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da4:	4b6a      	ldr	r3, [pc, #424]	@ (8003f50 <HAL_RCC_OscConfig+0x474>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0f0      	beq.n	8003d92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d106      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x2ea>
 8003db8:	4b64      	ldr	r3, [pc, #400]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dbc:	4a63      	ldr	r2, [pc, #396]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dc4:	e01c      	b.n	8003e00 <HAL_RCC_OscConfig+0x324>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b05      	cmp	r3, #5
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCC_OscConfig+0x30c>
 8003dce:	4b5f      	ldr	r3, [pc, #380]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd2:	4a5e      	ldr	r2, [pc, #376]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dd4:	f043 0304 	orr.w	r3, r3, #4
 8003dd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dda:	4b5c      	ldr	r3, [pc, #368]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dde:	4a5b      	ldr	r2, [pc, #364]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003de0:	f043 0301 	orr.w	r3, r3, #1
 8003de4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003de6:	e00b      	b.n	8003e00 <HAL_RCC_OscConfig+0x324>
 8003de8:	4b58      	ldr	r3, [pc, #352]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dec:	4a57      	ldr	r2, [pc, #348]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dee:	f023 0301 	bic.w	r3, r3, #1
 8003df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df4:	4b55      	ldr	r3, [pc, #340]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df8:	4a54      	ldr	r2, [pc, #336]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003dfa:	f023 0304 	bic.w	r3, r3, #4
 8003dfe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d015      	beq.n	8003e34 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e08:	f7fe fa5c 	bl	80022c4 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e10:	f7fe fa58 	bl	80022c4 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e0cb      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e26:	4b49      	ldr	r3, [pc, #292]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0ee      	beq.n	8003e10 <HAL_RCC_OscConfig+0x334>
 8003e32:	e014      	b.n	8003e5e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e34:	f7fe fa46 	bl	80022c4 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e3a:	e00a      	b.n	8003e52 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3c:	f7fe fa42 	bl	80022c4 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e0b5      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e52:	4b3e      	ldr	r3, [pc, #248]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1ee      	bne.n	8003e3c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e5e:	7dfb      	ldrb	r3, [r7, #23]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e64:	4b39      	ldr	r3, [pc, #228]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e68:	4a38      	ldr	r2, [pc, #224]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003e6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 80a1 	beq.w	8003fbc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e7a:	4b34      	ldr	r3, [pc, #208]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d05c      	beq.n	8003f40 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d141      	bne.n	8003f12 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e8e:	4b31      	ldr	r3, [pc, #196]	@ (8003f54 <HAL_RCC_OscConfig+0x478>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e94:	f7fe fa16 	bl	80022c4 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9c:	f7fe fa12 	bl	80022c4 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e087      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eae:	4b27      	ldr	r3, [pc, #156]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69da      	ldr	r2, [r3, #28]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	019b      	lsls	r3, r3, #6
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	085b      	lsrs	r3, r3, #1
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	041b      	lsls	r3, r3, #16
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	491b      	ldr	r1, [pc, #108]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f54 <HAL_RCC_OscConfig+0x478>)
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eea:	f7fe f9eb 	bl	80022c4 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef0:	e008      	b.n	8003f04 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef2:	f7fe f9e7 	bl	80022c4 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e05c      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f04:	4b11      	ldr	r3, [pc, #68]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x416>
 8003f10:	e054      	b.n	8003fbc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f12:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <HAL_RCC_OscConfig+0x478>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f18:	f7fe f9d4 	bl	80022c4 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f20:	f7fe f9d0 	bl	80022c4 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e045      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f32:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_RCC_OscConfig+0x470>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x444>
 8003f3e:	e03d      	b.n	8003fbc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d107      	bne.n	8003f58 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e038      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	40007000 	.word	0x40007000
 8003f54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f58:	4b1b      	ldr	r3, [pc, #108]	@ (8003fc8 <HAL_RCC_OscConfig+0x4ec>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d028      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d121      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d11a      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f88:	4013      	ands	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d111      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9e:	085b      	lsrs	r3, r3, #1
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d107      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e000      	b.n	8003fbe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3718      	adds	r7, #24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40023800 	.word	0x40023800

08003fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e0cc      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe0:	4b68      	ldr	r3, [pc, #416]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d90c      	bls.n	8004008 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fee:	4b65      	ldr	r3, [pc, #404]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ff6:	4b63      	ldr	r3, [pc, #396]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	429a      	cmp	r2, r3
 8004002:	d001      	beq.n	8004008 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0b8      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d020      	beq.n	8004056 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d005      	beq.n	800402c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004020:	4b59      	ldr	r3, [pc, #356]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	4a58      	ldr	r2, [pc, #352]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004026:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800402a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004038:	4b53      	ldr	r3, [pc, #332]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	4a52      	ldr	r2, [pc, #328]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004042:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004044:	4b50      	ldr	r3, [pc, #320]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	494d      	ldr	r1, [pc, #308]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	4313      	orrs	r3, r2
 8004054:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d044      	beq.n	80040ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d107      	bne.n	800407a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406a:	4b47      	ldr	r3, [pc, #284]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d119      	bne.n	80040aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e07f      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b02      	cmp	r3, #2
 8004080:	d003      	beq.n	800408a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004086:	2b03      	cmp	r3, #3
 8004088:	d107      	bne.n	800409a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800408a:	4b3f      	ldr	r3, [pc, #252]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e06f      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800409a:	4b3b      	ldr	r3, [pc, #236]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e067      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040aa:	4b37      	ldr	r3, [pc, #220]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f023 0203 	bic.w	r2, r3, #3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	4934      	ldr	r1, [pc, #208]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040bc:	f7fe f902 	bl	80022c4 <HAL_GetTick>
 80040c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c2:	e00a      	b.n	80040da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040c4:	f7fe f8fe 	bl	80022c4 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e04f      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040da:	4b2b      	ldr	r3, [pc, #172]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 020c 	and.w	r2, r3, #12
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d1eb      	bne.n	80040c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040ec:	4b25      	ldr	r3, [pc, #148]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0307 	and.w	r3, r3, #7
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d20c      	bcs.n	8004114 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fa:	4b22      	ldr	r3, [pc, #136]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	b2d2      	uxtb	r2, r2
 8004100:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004102:	4b20      	ldr	r3, [pc, #128]	@ (8004184 <HAL_RCC_ClockConfig+0x1b8>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	429a      	cmp	r2, r3
 800410e:	d001      	beq.n	8004114 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e032      	b.n	800417a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0304 	and.w	r3, r3, #4
 800411c:	2b00      	cmp	r3, #0
 800411e:	d008      	beq.n	8004132 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004120:	4b19      	ldr	r3, [pc, #100]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	4916      	ldr	r1, [pc, #88]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800412e:	4313      	orrs	r3, r2
 8004130:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800413e:	4b12      	ldr	r3, [pc, #72]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	490e      	ldr	r1, [pc, #56]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	4313      	orrs	r3, r2
 8004150:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004152:	f000 f821 	bl	8004198 <HAL_RCC_GetSysClockFreq>
 8004156:	4602      	mov	r2, r0
 8004158:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	091b      	lsrs	r3, r3, #4
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	490a      	ldr	r1, [pc, #40]	@ (800418c <HAL_RCC_ClockConfig+0x1c0>)
 8004164:	5ccb      	ldrb	r3, [r1, r3]
 8004166:	fa22 f303 	lsr.w	r3, r2, r3
 800416a:	4a09      	ldr	r2, [pc, #36]	@ (8004190 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800416e:	4b09      	ldr	r3, [pc, #36]	@ (8004194 <HAL_RCC_ClockConfig+0x1c8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f7fe f862 	bl	800223c <HAL_InitTick>

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40023c00 	.word	0x40023c00
 8004188:	40023800 	.word	0x40023800
 800418c:	0800b4b8 	.word	0x0800b4b8
 8004190:	20000000 	.word	0x20000000
 8004194:	20000004 	.word	0x20000004

08004198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800419c:	b094      	sub	sp, #80	@ 0x50
 800419e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041b0:	4b79      	ldr	r3, [pc, #484]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 030c 	and.w	r3, r3, #12
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d00d      	beq.n	80041d8 <HAL_RCC_GetSysClockFreq+0x40>
 80041bc:	2b08      	cmp	r3, #8
 80041be:	f200 80e1 	bhi.w	8004384 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <HAL_RCC_GetSysClockFreq+0x34>
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d003      	beq.n	80041d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80041ca:	e0db      	b.n	8004384 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041cc:	4b73      	ldr	r3, [pc, #460]	@ (800439c <HAL_RCC_GetSysClockFreq+0x204>)
 80041ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041d0:	e0db      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041d2:	4b73      	ldr	r3, [pc, #460]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80041d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041d6:	e0d8      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041d8:	4b6f      	ldr	r3, [pc, #444]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041e2:	4b6d      	ldr	r3, [pc, #436]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d063      	beq.n	80042b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ee:	4b6a      	ldr	r3, [pc, #424]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	099b      	lsrs	r3, r3, #6
 80041f4:	2200      	movs	r2, #0
 80041f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80041fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004200:	633b      	str	r3, [r7, #48]	@ 0x30
 8004202:	2300      	movs	r3, #0
 8004204:	637b      	str	r3, [r7, #52]	@ 0x34
 8004206:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800420a:	4622      	mov	r2, r4
 800420c:	462b      	mov	r3, r5
 800420e:	f04f 0000 	mov.w	r0, #0
 8004212:	f04f 0100 	mov.w	r1, #0
 8004216:	0159      	lsls	r1, r3, #5
 8004218:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800421c:	0150      	lsls	r0, r2, #5
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4621      	mov	r1, r4
 8004224:	1a51      	subs	r1, r2, r1
 8004226:	6139      	str	r1, [r7, #16]
 8004228:	4629      	mov	r1, r5
 800422a:	eb63 0301 	sbc.w	r3, r3, r1
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	f04f 0300 	mov.w	r3, #0
 8004238:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800423c:	4659      	mov	r1, fp
 800423e:	018b      	lsls	r3, r1, #6
 8004240:	4651      	mov	r1, sl
 8004242:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004246:	4651      	mov	r1, sl
 8004248:	018a      	lsls	r2, r1, #6
 800424a:	4651      	mov	r1, sl
 800424c:	ebb2 0801 	subs.w	r8, r2, r1
 8004250:	4659      	mov	r1, fp
 8004252:	eb63 0901 	sbc.w	r9, r3, r1
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	f04f 0300 	mov.w	r3, #0
 800425e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800426a:	4690      	mov	r8, r2
 800426c:	4699      	mov	r9, r3
 800426e:	4623      	mov	r3, r4
 8004270:	eb18 0303 	adds.w	r3, r8, r3
 8004274:	60bb      	str	r3, [r7, #8]
 8004276:	462b      	mov	r3, r5
 8004278:	eb49 0303 	adc.w	r3, r9, r3
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800428a:	4629      	mov	r1, r5
 800428c:	024b      	lsls	r3, r1, #9
 800428e:	4621      	mov	r1, r4
 8004290:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004294:	4621      	mov	r1, r4
 8004296:	024a      	lsls	r2, r1, #9
 8004298:	4610      	mov	r0, r2
 800429a:	4619      	mov	r1, r3
 800429c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800429e:	2200      	movs	r2, #0
 80042a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042a8:	f7fc fc86 	bl	8000bb8 <__aeabi_uldivmod>
 80042ac:	4602      	mov	r2, r0
 80042ae:	460b      	mov	r3, r1
 80042b0:	4613      	mov	r3, r2
 80042b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042b4:	e058      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b6:	4b38      	ldr	r3, [pc, #224]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	099b      	lsrs	r3, r3, #6
 80042bc:	2200      	movs	r2, #0
 80042be:	4618      	mov	r0, r3
 80042c0:	4611      	mov	r1, r2
 80042c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042c6:	623b      	str	r3, [r7, #32]
 80042c8:	2300      	movs	r3, #0
 80042ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80042cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042d0:	4642      	mov	r2, r8
 80042d2:	464b      	mov	r3, r9
 80042d4:	f04f 0000 	mov.w	r0, #0
 80042d8:	f04f 0100 	mov.w	r1, #0
 80042dc:	0159      	lsls	r1, r3, #5
 80042de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042e2:	0150      	lsls	r0, r2, #5
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	4641      	mov	r1, r8
 80042ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80042ee:	4649      	mov	r1, r9
 80042f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	f04f 0300 	mov.w	r3, #0
 80042fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004300:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004304:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004308:	ebb2 040a 	subs.w	r4, r2, sl
 800430c:	eb63 050b 	sbc.w	r5, r3, fp
 8004310:	f04f 0200 	mov.w	r2, #0
 8004314:	f04f 0300 	mov.w	r3, #0
 8004318:	00eb      	lsls	r3, r5, #3
 800431a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800431e:	00e2      	lsls	r2, r4, #3
 8004320:	4614      	mov	r4, r2
 8004322:	461d      	mov	r5, r3
 8004324:	4643      	mov	r3, r8
 8004326:	18e3      	adds	r3, r4, r3
 8004328:	603b      	str	r3, [r7, #0]
 800432a:	464b      	mov	r3, r9
 800432c:	eb45 0303 	adc.w	r3, r5, r3
 8004330:	607b      	str	r3, [r7, #4]
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800433e:	4629      	mov	r1, r5
 8004340:	028b      	lsls	r3, r1, #10
 8004342:	4621      	mov	r1, r4
 8004344:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004348:	4621      	mov	r1, r4
 800434a:	028a      	lsls	r2, r1, #10
 800434c:	4610      	mov	r0, r2
 800434e:	4619      	mov	r1, r3
 8004350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004352:	2200      	movs	r2, #0
 8004354:	61bb      	str	r3, [r7, #24]
 8004356:	61fa      	str	r2, [r7, #28]
 8004358:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800435c:	f7fc fc2c 	bl	8000bb8 <__aeabi_uldivmod>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4613      	mov	r3, r2
 8004366:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004368:	4b0b      	ldr	r3, [pc, #44]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x200>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	3301      	adds	r3, #1
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004378:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800437a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800437c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004380:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004382:	e002      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004384:	4b05      	ldr	r3, [pc, #20]	@ (800439c <HAL_RCC_GetSysClockFreq+0x204>)
 8004386:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800438a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800438c:	4618      	mov	r0, r3
 800438e:	3750      	adds	r7, #80	@ 0x50
 8004390:	46bd      	mov	sp, r7
 8004392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004396:	bf00      	nop
 8004398:	40023800 	.word	0x40023800
 800439c:	00f42400 	.word	0x00f42400
 80043a0:	007a1200 	.word	0x007a1200

080043a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043a8:	4b03      	ldr	r3, [pc, #12]	@ (80043b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80043aa:	681b      	ldr	r3, [r3, #0]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	20000000 	.word	0x20000000

080043bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043c0:	f7ff fff0 	bl	80043a4 <HAL_RCC_GetHCLKFreq>
 80043c4:	4602      	mov	r2, r0
 80043c6:	4b05      	ldr	r3, [pc, #20]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	0a9b      	lsrs	r3, r3, #10
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	4903      	ldr	r1, [pc, #12]	@ (80043e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043d2:	5ccb      	ldrb	r3, [r1, r3]
 80043d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043d8:	4618      	mov	r0, r3
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	40023800 	.word	0x40023800
 80043e0:	0800b4c8 	.word	0x0800b4c8

080043e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043e8:	f7ff ffdc 	bl	80043a4 <HAL_RCC_GetHCLKFreq>
 80043ec:	4602      	mov	r2, r0
 80043ee:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	0b5b      	lsrs	r3, r3, #13
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	4903      	ldr	r1, [pc, #12]	@ (8004408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043fa:	5ccb      	ldrb	r3, [r1, r3]
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40023800 	.word	0x40023800
 8004408:	0800b4c8 	.word	0x0800b4c8

0800440c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e07b      	b.n	8004516 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	2b00      	cmp	r3, #0
 8004424:	d108      	bne.n	8004438 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800442e:	d009      	beq.n	8004444 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	61da      	str	r2, [r3, #28]
 8004436:	e005      	b.n	8004444 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fd fc76 	bl	8001d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800448c:	431a      	orrs	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	431a      	orrs	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c8:	ea42 0103 	orr.w	r1, r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	0c1b      	lsrs	r3, r3, #16
 80044e2:	f003 0104 	and.w	r1, r3, #4
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	f003 0210 	and.w	r2, r3, #16
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004504:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b088      	sub	sp, #32
 8004522:	af00      	add	r7, sp, #0
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	603b      	str	r3, [r7, #0]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800452e:	f7fd fec9 	bl	80022c4 <HAL_GetTick>
 8004532:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d001      	beq.n	8004548 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004544:	2302      	movs	r3, #2
 8004546:	e12a      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <HAL_SPI_Transmit+0x36>
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e122      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_SPI_Transmit+0x48>
 8004562:	2302      	movs	r3, #2
 8004564:	e11b      	b.n	800479e <HAL_SPI_Transmit+0x280>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2203      	movs	r2, #3
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	88fa      	ldrh	r2, [r7, #6]
 8004586:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	88fa      	ldrh	r2, [r7, #6]
 800458c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b4:	d10f      	bne.n	80045d6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b40      	cmp	r3, #64	@ 0x40
 80045e2:	d007      	beq.n	80045f4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045fc:	d152      	bne.n	80046a4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_SPI_Transmit+0xee>
 8004606:	8b7b      	ldrh	r3, [r7, #26]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d145      	bne.n	8004698 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004610:	881a      	ldrh	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	1c9a      	adds	r2, r3, #2
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004630:	e032      	b.n	8004698 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b02      	cmp	r3, #2
 800463e:	d112      	bne.n	8004666 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004644:	881a      	ldrh	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004650:	1c9a      	adds	r2, r3, #2
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004664:	e018      	b.n	8004698 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004666:	f7fd fe2d 	bl	80022c4 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d803      	bhi.n	800467e <HAL_SPI_Transmit+0x160>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d102      	bne.n	8004684 <HAL_SPI_Transmit+0x166>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e082      	b.n	800479e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800469c:	b29b      	uxth	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1c7      	bne.n	8004632 <HAL_SPI_Transmit+0x114>
 80046a2:	e053      	b.n	800474c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_SPI_Transmit+0x194>
 80046ac:	8b7b      	ldrh	r3, [r7, #26]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d147      	bne.n	8004742 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	330c      	adds	r3, #12
 80046bc:	7812      	ldrb	r2, [r2, #0]
 80046be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046d8:	e033      	b.n	8004742 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d113      	bne.n	8004710 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	7812      	ldrb	r2, [r2, #0]
 80046f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800470e:	e018      	b.n	8004742 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004710:	f7fd fdd8 	bl	80022c4 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d803      	bhi.n	8004728 <HAL_SPI_Transmit+0x20a>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d102      	bne.n	800472e <HAL_SPI_Transmit+0x210>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e02d      	b.n	800479e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1c6      	bne.n	80046da <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	6839      	ldr	r1, [r7, #0]
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 f8b1 	bl	80048b8 <SPI_EndRxTxTransaction>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d002      	beq.n	8004762 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10a      	bne.n	8004780 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	617b      	str	r3, [r7, #20]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e000      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800479c:	2300      	movs	r3, #0
  }
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3720      	adds	r7, #32
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
	...

080047a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b088      	sub	sp, #32
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	4613      	mov	r3, r2
 80047b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047b8:	f7fd fd84 	bl	80022c4 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	4413      	add	r3, r2
 80047c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047c8:	f7fd fd7c 	bl	80022c4 <HAL_GetTick>
 80047cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047ce:	4b39      	ldr	r3, [pc, #228]	@ (80048b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	015b      	lsls	r3, r3, #5
 80047d4:	0d1b      	lsrs	r3, r3, #20
 80047d6:	69fa      	ldr	r2, [r7, #28]
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047de:	e055      	b.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d051      	beq.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047e8:	f7fd fd6c 	bl	80022c4 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d902      	bls.n	80047fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d13d      	bne.n	800487a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800480c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004816:	d111      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004820:	d004      	beq.n	800482c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482a:	d107      	bne.n	800483c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004844:	d10f      	bne.n	8004866 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004864:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e018      	b.n	80048ac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	61fb      	str	r3, [r7, #28]
 8004884:	e002      	b.n	800488c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	3b01      	subs	r3, #1
 800488a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	4013      	ands	r3, r2
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	429a      	cmp	r2, r3
 800489a:	bf0c      	ite	eq
 800489c:	2301      	moveq	r3, #1
 800489e:	2300      	movne	r3, #0
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	461a      	mov	r2, r3
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d19a      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3720      	adds	r7, #32
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20000000 	.word	0x20000000

080048b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b088      	sub	sp, #32
 80048bc:	af02      	add	r7, sp, #8
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2201      	movs	r2, #1
 80048cc:	2102      	movs	r1, #2
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f7ff ff6a 	bl	80047a8 <SPI_WaitFlagStateUntilTimeout>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d007      	beq.n	80048ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048de:	f043 0220 	orr.w	r2, r3, #32
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e032      	b.n	8004950 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80048ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004958 <SPI_EndRxTxTransaction+0xa0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a1b      	ldr	r2, [pc, #108]	@ (800495c <SPI_EndRxTxTransaction+0xa4>)
 80048f0:	fba2 2303 	umull	r2, r3, r2, r3
 80048f4:	0d5b      	lsrs	r3, r3, #21
 80048f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048fa:	fb02 f303 	mul.w	r3, r2, r3
 80048fe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004908:	d112      	bne.n	8004930 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2200      	movs	r2, #0
 8004912:	2180      	movs	r1, #128	@ 0x80
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f7ff ff47 	bl	80047a8 <SPI_WaitFlagStateUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d016      	beq.n	800494e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004924:	f043 0220 	orr.w	r2, r3, #32
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e00f      	b.n	8004950 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	3b01      	subs	r3, #1
 800493a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004946:	2b80      	cmp	r3, #128	@ 0x80
 8004948:	d0f2      	beq.n	8004930 <SPI_EndRxTxTransaction+0x78>
 800494a:	e000      	b.n	800494e <SPI_EndRxTxTransaction+0x96>
        break;
 800494c:	bf00      	nop
  }

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	20000000 	.word	0x20000000
 800495c:	165e9f81 	.word	0x165e9f81

08004960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e041      	b.n	80049f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d106      	bne.n	800498c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f7fd fa2a 	bl	8001de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3304      	adds	r3, #4
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f000 fbe2 	bl	8005168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b082      	sub	sp, #8
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e041      	b.n	8004a94 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d106      	bne.n	8004a2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f839 	bl	8004a9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	4610      	mov	r0, r2
 8004a3e:	f000 fb93 	bl	8005168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d109      	bne.n	8004ad4 <HAL_TIM_PWM_Start+0x24>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	bf14      	ite	ne
 8004acc:	2301      	movne	r3, #1
 8004ace:	2300      	moveq	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	e022      	b.n	8004b1a <HAL_TIM_PWM_Start+0x6a>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d109      	bne.n	8004aee <HAL_TIM_PWM_Start+0x3e>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	bf14      	ite	ne
 8004ae6:	2301      	movne	r3, #1
 8004ae8:	2300      	moveq	r3, #0
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	e015      	b.n	8004b1a <HAL_TIM_PWM_Start+0x6a>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d109      	bne.n	8004b08 <HAL_TIM_PWM_Start+0x58>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	bf14      	ite	ne
 8004b00:	2301      	movne	r3, #1
 8004b02:	2300      	moveq	r3, #0
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	e008      	b.n	8004b1a <HAL_TIM_PWM_Start+0x6a>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	bf14      	ite	ne
 8004b14:	2301      	movne	r3, #1
 8004b16:	2300      	moveq	r3, #0
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e068      	b.n	8004bf4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d104      	bne.n	8004b32 <HAL_TIM_PWM_Start+0x82>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b30:	e013      	b.n	8004b5a <HAL_TIM_PWM_Start+0xaa>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b04      	cmp	r3, #4
 8004b36:	d104      	bne.n	8004b42 <HAL_TIM_PWM_Start+0x92>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b40:	e00b      	b.n	8004b5a <HAL_TIM_PWM_Start+0xaa>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d104      	bne.n	8004b52 <HAL_TIM_PWM_Start+0xa2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b50:	e003      	b.n	8004b5a <HAL_TIM_PWM_Start+0xaa>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2202      	movs	r2, #2
 8004b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	6839      	ldr	r1, [r7, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 fdac 	bl	80056c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a23      	ldr	r2, [pc, #140]	@ (8004bfc <HAL_TIM_PWM_Start+0x14c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d107      	bne.n	8004b82 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a1d      	ldr	r2, [pc, #116]	@ (8004bfc <HAL_TIM_PWM_Start+0x14c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d018      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x10e>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b94:	d013      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x10e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a19      	ldr	r2, [pc, #100]	@ (8004c00 <HAL_TIM_PWM_Start+0x150>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d00e      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x10e>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a17      	ldr	r2, [pc, #92]	@ (8004c04 <HAL_TIM_PWM_Start+0x154>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d009      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x10e>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a16      	ldr	r2, [pc, #88]	@ (8004c08 <HAL_TIM_PWM_Start+0x158>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d004      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x10e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a14      	ldr	r2, [pc, #80]	@ (8004c0c <HAL_TIM_PWM_Start+0x15c>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d111      	bne.n	8004be2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2b06      	cmp	r3, #6
 8004bce:	d010      	beq.n	8004bf2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be0:	e007      	b.n	8004bf2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0201 	orr.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40010000 	.word	0x40010000
 8004c00:	40000400 	.word	0x40000400
 8004c04:	40000800 	.word	0x40000800
 8004c08:	40000c00 	.word	0x40000c00
 8004c0c:	40014000 	.word	0x40014000

08004c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d020      	beq.n	8004c74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d01b      	beq.n	8004c74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0202 	mvn.w	r2, #2
 8004c44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	f003 0303 	and.w	r3, r3, #3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 fa65 	bl	800512a <HAL_TIM_IC_CaptureCallback>
 8004c60:	e005      	b.n	8004c6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa57 	bl	8005116 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 fa68 	bl	800513e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d020      	beq.n	8004cc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01b      	beq.n	8004cc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f06f 0204 	mvn.w	r2, #4
 8004c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2202      	movs	r2, #2
 8004c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fa3f 	bl	800512a <HAL_TIM_IC_CaptureCallback>
 8004cac:	e005      	b.n	8004cba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fa31 	bl	8005116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 fa42 	bl	800513e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f003 0308 	and.w	r3, r3, #8
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d020      	beq.n	8004d0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d01b      	beq.n	8004d0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f06f 0208 	mvn.w	r2, #8
 8004cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2204      	movs	r2, #4
 8004ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d003      	beq.n	8004cfa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fa19 	bl	800512a <HAL_TIM_IC_CaptureCallback>
 8004cf8:	e005      	b.n	8004d06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fa0b 	bl	8005116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fa1c 	bl	800513e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f003 0310 	and.w	r3, r3, #16
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d020      	beq.n	8004d58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d01b      	beq.n	8004d58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f06f 0210 	mvn.w	r2, #16
 8004d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2208      	movs	r2, #8
 8004d2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f9f3 	bl	800512a <HAL_TIM_IC_CaptureCallback>
 8004d44:	e005      	b.n	8004d52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f9e5 	bl	8005116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f9f6 	bl	800513e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00c      	beq.n	8004d7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d007      	beq.n	8004d7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f06f 0201 	mvn.w	r2, #1
 8004d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f9c3 	bl	8005102 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00c      	beq.n	8004da0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d007      	beq.n	8004da0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fd2e 	bl	80057fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00c      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d007      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f9c7 	bl	8005152 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 0320 	and.w	r3, r3, #32
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00c      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f003 0320 	and.w	r3, r3, #32
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d007      	beq.n	8004de8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f06f 0220 	mvn.w	r2, #32
 8004de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fd00 	bl	80057e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004de8:	bf00      	nop
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e0ae      	b.n	8004f6c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b0c      	cmp	r3, #12
 8004e1a:	f200 809f 	bhi.w	8004f5c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e24:	08004e59 	.word	0x08004e59
 8004e28:	08004f5d 	.word	0x08004f5d
 8004e2c:	08004f5d 	.word	0x08004f5d
 8004e30:	08004f5d 	.word	0x08004f5d
 8004e34:	08004e99 	.word	0x08004e99
 8004e38:	08004f5d 	.word	0x08004f5d
 8004e3c:	08004f5d 	.word	0x08004f5d
 8004e40:	08004f5d 	.word	0x08004f5d
 8004e44:	08004edb 	.word	0x08004edb
 8004e48:	08004f5d 	.word	0x08004f5d
 8004e4c:	08004f5d 	.word	0x08004f5d
 8004e50:	08004f5d 	.word	0x08004f5d
 8004e54:	08004f1b 	.word	0x08004f1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68b9      	ldr	r1, [r7, #8]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fa08 	bl	8005274 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0208 	orr.w	r2, r2, #8
 8004e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0204 	bic.w	r2, r2, #4
 8004e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6999      	ldr	r1, [r3, #24]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	619a      	str	r2, [r3, #24]
      break;
 8004e96:	e064      	b.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68b9      	ldr	r1, [r7, #8]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fa4e 	bl	8005340 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699a      	ldr	r2, [r3, #24]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004eb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699a      	ldr	r2, [r3, #24]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6999      	ldr	r1, [r3, #24]
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	021a      	lsls	r2, r3, #8
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	619a      	str	r2, [r3, #24]
      break;
 8004ed8:	e043      	b.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fa99 	bl	8005418 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69da      	ldr	r2, [r3, #28]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f042 0208 	orr.w	r2, r2, #8
 8004ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 0204 	bic.w	r2, r2, #4
 8004f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69d9      	ldr	r1, [r3, #28]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	61da      	str	r2, [r3, #28]
      break;
 8004f18:	e023      	b.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68b9      	ldr	r1, [r7, #8]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fae3 	bl	80054ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69da      	ldr	r2, [r3, #28]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	69da      	ldr	r2, [r3, #28]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	69d9      	ldr	r1, [r3, #28]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	021a      	lsls	r2, r3, #8
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	61da      	str	r2, [r3, #28]
      break;
 8004f5a:	e002      	b.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3718      	adds	r7, #24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_TIM_ConfigClockSource+0x1c>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e0b4      	b.n	80050fa <HAL_TIM_ConfigClockSource+0x186>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fc8:	d03e      	beq.n	8005048 <HAL_TIM_ConfigClockSource+0xd4>
 8004fca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fce:	f200 8087 	bhi.w	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fd6:	f000 8086 	beq.w	80050e6 <HAL_TIM_ConfigClockSource+0x172>
 8004fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fde:	d87f      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe0:	2b70      	cmp	r3, #112	@ 0x70
 8004fe2:	d01a      	beq.n	800501a <HAL_TIM_ConfigClockSource+0xa6>
 8004fe4:	2b70      	cmp	r3, #112	@ 0x70
 8004fe6:	d87b      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe8:	2b60      	cmp	r3, #96	@ 0x60
 8004fea:	d050      	beq.n	800508e <HAL_TIM_ConfigClockSource+0x11a>
 8004fec:	2b60      	cmp	r3, #96	@ 0x60
 8004fee:	d877      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff0:	2b50      	cmp	r3, #80	@ 0x50
 8004ff2:	d03c      	beq.n	800506e <HAL_TIM_ConfigClockSource+0xfa>
 8004ff4:	2b50      	cmp	r3, #80	@ 0x50
 8004ff6:	d873      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff8:	2b40      	cmp	r3, #64	@ 0x40
 8004ffa:	d058      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x13a>
 8004ffc:	2b40      	cmp	r3, #64	@ 0x40
 8004ffe:	d86f      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005000:	2b30      	cmp	r3, #48	@ 0x30
 8005002:	d064      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x15a>
 8005004:	2b30      	cmp	r3, #48	@ 0x30
 8005006:	d86b      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005008:	2b20      	cmp	r3, #32
 800500a:	d060      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x15a>
 800500c:	2b20      	cmp	r3, #32
 800500e:	d867      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005010:	2b00      	cmp	r3, #0
 8005012:	d05c      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x15a>
 8005014:	2b10      	cmp	r3, #16
 8005016:	d05a      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x15a>
 8005018:	e062      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800502a:	f000 fb29 	bl	8005680 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800503c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	609a      	str	r2, [r3, #8]
      break;
 8005046:	e04f      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005058:	f000 fb12 	bl	8005680 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800506a:	609a      	str	r2, [r3, #8]
      break;
 800506c:	e03c      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800507a:	461a      	mov	r2, r3
 800507c:	f000 fa86 	bl	800558c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2150      	movs	r1, #80	@ 0x50
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fadf 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 800508c:	e02c      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800509a:	461a      	mov	r2, r3
 800509c:	f000 faa5 	bl	80055ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2160      	movs	r1, #96	@ 0x60
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 facf 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 80050ac:	e01c      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ba:	461a      	mov	r2, r3
 80050bc:	f000 fa66 	bl	800558c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2140      	movs	r1, #64	@ 0x40
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 fabf 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 80050cc:	e00c      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4619      	mov	r1, r3
 80050d8:	4610      	mov	r0, r2
 80050da:	f000 fab6 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 80050de:	e003      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	73fb      	strb	r3, [r7, #15]
      break;
 80050e4:	e000      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005102:	b480      	push	{r7}
 8005104:	b083      	sub	sp, #12
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr

08005116 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005116:	b480      	push	{r7}
 8005118:	b083      	sub	sp, #12
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
	...

08005168 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a37      	ldr	r2, [pc, #220]	@ (8005258 <TIM_Base_SetConfig+0xf0>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d00f      	beq.n	80051a0 <TIM_Base_SetConfig+0x38>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005186:	d00b      	beq.n	80051a0 <TIM_Base_SetConfig+0x38>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a34      	ldr	r2, [pc, #208]	@ (800525c <TIM_Base_SetConfig+0xf4>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d007      	beq.n	80051a0 <TIM_Base_SetConfig+0x38>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a33      	ldr	r2, [pc, #204]	@ (8005260 <TIM_Base_SetConfig+0xf8>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d003      	beq.n	80051a0 <TIM_Base_SetConfig+0x38>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a32      	ldr	r2, [pc, #200]	@ (8005264 <TIM_Base_SetConfig+0xfc>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d108      	bne.n	80051b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a28      	ldr	r2, [pc, #160]	@ (8005258 <TIM_Base_SetConfig+0xf0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d01b      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051c0:	d017      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a25      	ldr	r2, [pc, #148]	@ (800525c <TIM_Base_SetConfig+0xf4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d013      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a24      	ldr	r2, [pc, #144]	@ (8005260 <TIM_Base_SetConfig+0xf8>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00f      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a23      	ldr	r2, [pc, #140]	@ (8005264 <TIM_Base_SetConfig+0xfc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d00b      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a22      	ldr	r2, [pc, #136]	@ (8005268 <TIM_Base_SetConfig+0x100>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d007      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a21      	ldr	r2, [pc, #132]	@ (800526c <TIM_Base_SetConfig+0x104>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d003      	beq.n	80051f2 <TIM_Base_SetConfig+0x8a>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a20      	ldr	r2, [pc, #128]	@ (8005270 <TIM_Base_SetConfig+0x108>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d108      	bne.n	8005204 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	4313      	orrs	r3, r2
 8005202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	689a      	ldr	r2, [r3, #8]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a0c      	ldr	r2, [pc, #48]	@ (8005258 <TIM_Base_SetConfig+0xf0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d103      	bne.n	8005232 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40010000 	.word	0x40010000
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800
 8005264:	40000c00 	.word	0x40000c00
 8005268:	40014000 	.word	0x40014000
 800526c:	40014400 	.word	0x40014400
 8005270:	40014800 	.word	0x40014800

08005274 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005274:	b480      	push	{r7}
 8005276:	b087      	sub	sp, #28
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	f023 0201 	bic.w	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f023 0303 	bic.w	r3, r3, #3
 80052aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f023 0302 	bic.w	r3, r3, #2
 80052bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a1c      	ldr	r2, [pc, #112]	@ (800533c <TIM_OC1_SetConfig+0xc8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d10c      	bne.n	80052ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f023 0308 	bic.w	r3, r3, #8
 80052d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f023 0304 	bic.w	r3, r3, #4
 80052e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a13      	ldr	r2, [pc, #76]	@ (800533c <TIM_OC1_SetConfig+0xc8>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d111      	bne.n	8005316 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	4313      	orrs	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	621a      	str	r2, [r3, #32]
}
 8005330:	bf00      	nop
 8005332:	371c      	adds	r7, #28
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	40010000 	.word	0x40010000

08005340 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005340:	b480      	push	{r7}
 8005342:	b087      	sub	sp, #28
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	f023 0210 	bic.w	r2, r3, #16
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800536e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	021b      	lsls	r3, r3, #8
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f023 0320 	bic.w	r3, r3, #32
 800538a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	011b      	lsls	r3, r3, #4
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a1e      	ldr	r2, [pc, #120]	@ (8005414 <TIM_OC2_SetConfig+0xd4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d10d      	bne.n	80053bc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	011b      	lsls	r3, r3, #4
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a15      	ldr	r2, [pc, #84]	@ (8005414 <TIM_OC2_SetConfig+0xd4>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d113      	bne.n	80053ec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	693a      	ldr	r2, [r7, #16]
 80053dc:	4313      	orrs	r3, r2
 80053de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40010000 	.word	0x40010000

08005418 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005418:	b480      	push	{r7}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f023 0303 	bic.w	r3, r3, #3
 800544e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	4313      	orrs	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	021b      	lsls	r3, r3, #8
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	4313      	orrs	r3, r2
 800546c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <TIM_OC3_SetConfig+0xd0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d10d      	bne.n	8005492 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800547c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	021b      	lsls	r3, r3, #8
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	4313      	orrs	r3, r2
 8005488:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005490:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a14      	ldr	r2, [pc, #80]	@ (80054e8 <TIM_OC3_SetConfig+0xd0>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d113      	bne.n	80054c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	011b      	lsls	r3, r3, #4
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	4313      	orrs	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	621a      	str	r2, [r3, #32]
}
 80054dc:	bf00      	nop
 80054de:	371c      	adds	r7, #28
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	40010000 	.word	0x40010000

080054ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800551a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005522:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	021b      	lsls	r3, r3, #8
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4313      	orrs	r3, r2
 800552e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005536:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	031b      	lsls	r3, r3, #12
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	4313      	orrs	r3, r2
 8005542:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a10      	ldr	r2, [pc, #64]	@ (8005588 <TIM_OC4_SetConfig+0x9c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d109      	bne.n	8005560 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005552:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	019b      	lsls	r3, r3, #6
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	40010000 	.word	0x40010000

0800558c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	f023 0201 	bic.w	r2, r3, #1
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 030a 	bic.w	r3, r3, #10
 80055c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	621a      	str	r2, [r3, #32]
}
 80055de:	bf00      	nop
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b087      	sub	sp, #28
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f023 0210 	bic.w	r2, r3, #16
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005614:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	031b      	lsls	r3, r3, #12
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005626:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	621a      	str	r2, [r3, #32]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800564a:	b480      	push	{r7}
 800564c:	b085      	sub	sp, #20
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	f043 0307 	orr.w	r3, r3, #7
 800566c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	609a      	str	r2, [r3, #8]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005680:	b480      	push	{r7}
 8005682:	b087      	sub	sp, #28
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800569a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	021a      	lsls	r2, r3, #8
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	431a      	orrs	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	609a      	str	r2, [r3, #8]
}
 80056b4:	bf00      	nop
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	f003 031f 	and.w	r3, r3, #31
 80056d2:	2201      	movs	r2, #1
 80056d4:	fa02 f303 	lsl.w	r3, r2, r3
 80056d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6a1a      	ldr	r2, [r3, #32]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	43db      	mvns	r3, r3
 80056e2:	401a      	ands	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a1a      	ldr	r2, [r3, #32]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f003 031f 	and.w	r3, r3, #31
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	fa01 f303 	lsl.w	r3, r1, r3
 80056f8:	431a      	orrs	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	621a      	str	r2, [r3, #32]
}
 80056fe:	bf00      	nop
 8005700:	371c      	adds	r7, #28
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
	...

0800570c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800571c:	2b01      	cmp	r3, #1
 800571e:	d101      	bne.n	8005724 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005720:	2302      	movs	r3, #2
 8005722:	e050      	b.n	80057c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800574a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a1c      	ldr	r2, [pc, #112]	@ (80057d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d018      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005770:	d013      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a18      	ldr	r2, [pc, #96]	@ (80057d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d00e      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a16      	ldr	r2, [pc, #88]	@ (80057dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d009      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a15      	ldr	r2, [pc, #84]	@ (80057e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d004      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a13      	ldr	r2, [pc, #76]	@ (80057e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d10c      	bne.n	80057b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40010000 	.word	0x40010000
 80057d8:	40000400 	.word	0x40000400
 80057dc:	40000800 	.word	0x40000800
 80057e0:	40000c00 	.word	0x40000c00
 80057e4:	40014000 	.word	0x40014000

080057e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e042      	b.n	80058a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fc fb34 	bl	8001ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2224      	movs	r2, #36	@ 0x24
 8005840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68da      	ldr	r2, [r3, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005852:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 fcef 	bl	8006238 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	691a      	ldr	r2, [r3, #16]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005868:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695a      	ldr	r2, [r3, #20]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005878:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005888:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2220      	movs	r2, #32
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3708      	adds	r7, #8
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	4613      	mov	r3, r2
 80058bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d112      	bne.n	80058f0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d002      	beq.n	80058d6 <HAL_UART_Receive_IT+0x26>
 80058d0:	88fb      	ldrh	r3, [r7, #6]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e00b      	b.n	80058f2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80058e0:	88fb      	ldrh	r3, [r7, #6]
 80058e2:	461a      	mov	r2, r3
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fad2 	bl	8005e90 <UART_Start_Receive_IT>
 80058ec:	4603      	mov	r3, r0
 80058ee:	e000      	b.n	80058f2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80058f0:	2302      	movs	r3, #2
  }
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b0ba      	sub	sp, #232	@ 0xe8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005922:	2300      	movs	r3, #0
 8005924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005928:	2300      	movs	r3, #0
 800592a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800592e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005932:	f003 030f 	and.w	r3, r3, #15
 8005936:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800593a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10f      	bne.n	8005962 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d009      	beq.n	8005962 <HAL_UART_IRQHandler+0x66>
 800594e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005952:	f003 0320 	and.w	r3, r3, #32
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fbae 	bl	80060bc <UART_Receive_IT>
      return;
 8005960:	e273      	b.n	8005e4a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 80de 	beq.w	8005b28 <HAL_UART_IRQHandler+0x22c>
 800596c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d106      	bne.n	8005986 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800597c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 80d1 	beq.w	8005b28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00b      	beq.n	80059aa <HAL_UART_IRQHandler+0xae>
 8005992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d005      	beq.n	80059aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a2:	f043 0201 	orr.w	r2, r3, #1
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ae:	f003 0304 	and.w	r3, r3, #4
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00b      	beq.n	80059ce <HAL_UART_IRQHandler+0xd2>
 80059b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c6:	f043 0202 	orr.w	r2, r3, #2
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00b      	beq.n	80059f2 <HAL_UART_IRQHandler+0xf6>
 80059da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ea:	f043 0204 	orr.w	r2, r3, #4
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80059f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d011      	beq.n	8005a22 <HAL_UART_IRQHandler+0x126>
 80059fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a02:	f003 0320 	and.w	r3, r3, #32
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d105      	bne.n	8005a16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	f043 0208 	orr.w	r2, r3, #8
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f000 820a 	beq.w	8005e40 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d008      	beq.n	8005a4a <HAL_UART_IRQHandler+0x14e>
 8005a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a3c:	f003 0320 	and.w	r3, r3, #32
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 fb39 	bl	80060bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a54:	2b40      	cmp	r3, #64	@ 0x40
 8005a56:	bf0c      	ite	eq
 8005a58:	2301      	moveq	r3, #1
 8005a5a:	2300      	movne	r3, #0
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a66:	f003 0308 	and.w	r3, r3, #8
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d103      	bne.n	8005a76 <HAL_UART_IRQHandler+0x17a>
 8005a6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d04f      	beq.n	8005b16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 fa44 	bl	8005f04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a86:	2b40      	cmp	r3, #64	@ 0x40
 8005a88:	d141      	bne.n	8005b0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3314      	adds	r3, #20
 8005a90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a98:	e853 3f00 	ldrex	r3, [r3]
 8005a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3314      	adds	r3, #20
 8005ab2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ab6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005ac2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005ac6:	e841 2300 	strex	r3, r2, [r1]
 8005aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1d9      	bne.n	8005a8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d013      	beq.n	8005b06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	4a8a      	ldr	r2, [pc, #552]	@ (8005d0c <HAL_UART_IRQHandler+0x410>)
 8005ae4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fd fbcc 	bl	8003288 <HAL_DMA_Abort_IT>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d016      	beq.n	8005b24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b00:	4610      	mov	r0, r2
 8005b02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b04:	e00e      	b.n	8005b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 f9ac 	bl	8005e64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b0c:	e00a      	b.n	8005b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f9a8 	bl	8005e64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b14:	e006      	b.n	8005b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f9a4 	bl	8005e64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b22:	e18d      	b.n	8005e40 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b24:	bf00      	nop
    return;
 8005b26:	e18b      	b.n	8005e40 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	f040 8167 	bne.w	8005e00 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b36:	f003 0310 	and.w	r3, r3, #16
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8160 	beq.w	8005e00 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b44:	f003 0310 	and.w	r3, r3, #16
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f000 8159 	beq.w	8005e00 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b4e:	2300      	movs	r3, #0
 8005b50:	60bb      	str	r3, [r7, #8]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	60bb      	str	r3, [r7, #8]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	60bb      	str	r3, [r7, #8]
 8005b62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b6e:	2b40      	cmp	r3, #64	@ 0x40
 8005b70:	f040 80ce 	bne.w	8005d10 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005b80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 80a9 	beq.w	8005cdc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b92:	429a      	cmp	r2, r3
 8005b94:	f080 80a2 	bcs.w	8005cdc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005baa:	f000 8088 	beq.w	8005cbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005bbc:	e853 3f00 	ldrex	r3, [r3]
 8005bc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005bc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005bc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005bda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005be6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005bea:	e841 2300 	strex	r3, r2, [r1]
 8005bee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1d9      	bne.n	8005bae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	3314      	adds	r3, #20
 8005c00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c04:	e853 3f00 	ldrex	r3, [r3]
 8005c08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c0c:	f023 0301 	bic.w	r3, r3, #1
 8005c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3314      	adds	r3, #20
 8005c1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c2a:	e841 2300 	strex	r3, r2, [r1]
 8005c2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1e1      	bne.n	8005bfa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3314      	adds	r3, #20
 8005c3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c40:	e853 3f00 	ldrex	r3, [r3]
 8005c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3314      	adds	r3, #20
 8005c56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c62:	e841 2300 	strex	r3, r2, [r1]
 8005c66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1e3      	bne.n	8005c36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	330c      	adds	r3, #12
 8005c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c86:	e853 3f00 	ldrex	r3, [r3]
 8005c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c8e:	f023 0310 	bic.w	r3, r3, #16
 8005c92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	330c      	adds	r3, #12
 8005c9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ca0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ca2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ca6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ca8:	e841 2300 	strex	r3, r2, [r1]
 8005cac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e3      	bne.n	8005c7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7fd fa75 	bl	80031a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f8cf 	bl	8005e78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005cda:	e0b3      	b.n	8005e44 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ce0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	f040 80ad 	bne.w	8005e44 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf4:	f040 80a6 	bne.w	8005e44 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 f8b7 	bl	8005e78 <HAL_UARTEx_RxEventCallback>
      return;
 8005d0a:	e09b      	b.n	8005e44 <HAL_UART_IRQHandler+0x548>
 8005d0c:	08005fcb 	.word	0x08005fcb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 808e 	beq.w	8005e48 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005d2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 8089 	beq.w	8005e48 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	330c      	adds	r3, #12
 8005d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	330c      	adds	r3, #12
 8005d56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005d5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1e3      	bne.n	8005d36 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3314      	adds	r3, #20
 8005d74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	e853 3f00 	ldrex	r3, [r3]
 8005d7c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	f023 0301 	bic.w	r3, r3, #1
 8005d84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	3314      	adds	r3, #20
 8005d8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d92:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e3      	bne.n	8005d6e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2220      	movs	r2, #32
 8005daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	330c      	adds	r3, #12
 8005dba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	e853 3f00 	ldrex	r3, [r3]
 8005dc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0310 	bic.w	r3, r3, #16
 8005dca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	330c      	adds	r3, #12
 8005dd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005dd8:	61fa      	str	r2, [r7, #28]
 8005dda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	69b9      	ldr	r1, [r7, #24]
 8005dde:	69fa      	ldr	r2, [r7, #28]
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	617b      	str	r3, [r7, #20]
   return(result);
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e3      	bne.n	8005db4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005df2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005df6:	4619      	mov	r1, r3
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f83d 	bl	8005e78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005dfe:	e023      	b.n	8005e48 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d009      	beq.n	8005e20 <HAL_UART_IRQHandler+0x524>
 8005e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f8e7 	bl	8005fec <UART_Transmit_IT>
    return;
 8005e1e:	e014      	b.n	8005e4a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00e      	beq.n	8005e4a <HAL_UART_IRQHandler+0x54e>
 8005e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d008      	beq.n	8005e4a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f927 	bl	800608c <UART_EndTransmit_IT>
    return;
 8005e3e:	e004      	b.n	8005e4a <HAL_UART_IRQHandler+0x54e>
    return;
 8005e40:	bf00      	nop
 8005e42:	e002      	b.n	8005e4a <HAL_UART_IRQHandler+0x54e>
      return;
 8005e44:	bf00      	nop
 8005e46:	e000      	b.n	8005e4a <HAL_UART_IRQHandler+0x54e>
      return;
 8005e48:	bf00      	nop
  }
}
 8005e4a:	37e8      	adds	r7, #232	@ 0xe8
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	88fa      	ldrh	r2, [r7, #6]
 8005ea8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	88fa      	ldrh	r2, [r7, #6]
 8005eae:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2222      	movs	r2, #34	@ 0x22
 8005eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d007      	beq.n	8005ed6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ed4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	695a      	ldr	r2, [r3, #20]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68da      	ldr	r2, [r3, #12]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f042 0220 	orr.w	r2, r2, #32
 8005ef4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3714      	adds	r7, #20
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b095      	sub	sp, #84	@ 0x54
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	330c      	adds	r3, #12
 8005f12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	330c      	adds	r3, #12
 8005f2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f2c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e5      	bne.n	8005f0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3314      	adds	r3, #20
 8005f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f023 0301 	bic.w	r3, r3, #1
 8005f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3314      	adds	r3, #20
 8005f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e5      	bne.n	8005f40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d119      	bne.n	8005fb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	330c      	adds	r3, #12
 8005f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	e853 3f00 	ldrex	r3, [r3]
 8005f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	f023 0310 	bic.w	r3, r3, #16
 8005f92:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	330c      	adds	r3, #12
 8005f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f9c:	61ba      	str	r2, [r7, #24]
 8005f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa0:	6979      	ldr	r1, [r7, #20]
 8005fa2:	69ba      	ldr	r2, [r7, #24]
 8005fa4:	e841 2300 	strex	r3, r2, [r1]
 8005fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1e5      	bne.n	8005f7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005fbe:	bf00      	nop
 8005fc0:	3754      	adds	r7, #84	@ 0x54
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f7ff ff40 	bl	8005e64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fe4:	bf00      	nop
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b21      	cmp	r3, #33	@ 0x21
 8005ffe:	d13e      	bne.n	800607e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006008:	d114      	bne.n	8006034 <UART_Transmit_IT+0x48>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d110      	bne.n	8006034 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006026:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	1c9a      	adds	r2, r3, #2
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	621a      	str	r2, [r3, #32]
 8006032:	e008      	b.n	8006046 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	1c59      	adds	r1, r3, #1
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	6211      	str	r1, [r2, #32]
 800603e:	781a      	ldrb	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800604a:	b29b      	uxth	r3, r3
 800604c:	3b01      	subs	r3, #1
 800604e:	b29b      	uxth	r3, r3
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	4619      	mov	r1, r3
 8006054:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10f      	bne.n	800607a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68da      	ldr	r2, [r3, #12]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006068:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006078:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800607a:	2300      	movs	r3, #0
 800607c:	e000      	b.n	8006080 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800607e:	2302      	movs	r3, #2
  }
}
 8006080:	4618      	mov	r0, r3
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68da      	ldr	r2, [r3, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2220      	movs	r2, #32
 80060a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f7ff fecf 	bl	8005e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3708      	adds	r7, #8
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08c      	sub	sp, #48	@ 0x30
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80060c4:	2300      	movs	r3, #0
 80060c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80060c8:	2300      	movs	r3, #0
 80060ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b22      	cmp	r3, #34	@ 0x22
 80060d6:	f040 80aa 	bne.w	800622e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060e2:	d115      	bne.n	8006110 <UART_Receive_IT+0x54>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d111      	bne.n	8006110 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fe:	b29a      	uxth	r2, r3
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	1c9a      	adds	r2, r3, #2
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	629a      	str	r2, [r3, #40]	@ 0x28
 800610e:	e024      	b.n	800615a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006114:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800611e:	d007      	beq.n	8006130 <UART_Receive_IT+0x74>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10a      	bne.n	800613e <UART_Receive_IT+0x82>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d106      	bne.n	800613e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	b2da      	uxtb	r2, r3
 8006138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	e008      	b.n	8006150 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	b2db      	uxtb	r3, r3
 8006146:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800614a:	b2da      	uxtb	r2, r3
 800614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29b      	uxth	r3, r3
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	4619      	mov	r1, r3
 8006168:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800616a:	2b00      	cmp	r3, #0
 800616c:	d15d      	bne.n	800622a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68da      	ldr	r2, [r3, #12]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0220 	bic.w	r2, r2, #32
 800617c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68da      	ldr	r2, [r3, #12]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800618c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	695a      	ldr	r2, [r3, #20]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0201 	bic.w	r2, r2, #1
 800619c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d135      	bne.n	8006220 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	330c      	adds	r3, #12
 80061c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	613b      	str	r3, [r7, #16]
   return(result);
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f023 0310 	bic.w	r3, r3, #16
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	330c      	adds	r3, #12
 80061d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061da:	623a      	str	r2, [r7, #32]
 80061dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	69f9      	ldr	r1, [r7, #28]
 80061e0:	6a3a      	ldr	r2, [r7, #32]
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e5      	bne.n	80061ba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0310 	and.w	r3, r3, #16
 80061f8:	2b10      	cmp	r3, #16
 80061fa:	d10a      	bne.n	8006212 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061fc:	2300      	movs	r3, #0
 80061fe:	60fb      	str	r3, [r7, #12]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	60fb      	str	r3, [r7, #12]
 8006210:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006216:	4619      	mov	r1, r3
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f7ff fe2d 	bl	8005e78 <HAL_UARTEx_RxEventCallback>
 800621e:	e002      	b.n	8006226 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7fa ff35 	bl	8001090 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	e002      	b.n	8006230 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800622a:	2300      	movs	r3, #0
 800622c:	e000      	b.n	8006230 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800622e:	2302      	movs	r3, #2
  }
}
 8006230:	4618      	mov	r0, r3
 8006232:	3730      	adds	r7, #48	@ 0x30
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800623c:	b0c0      	sub	sp, #256	@ 0x100
 800623e:	af00      	add	r7, sp, #0
 8006240:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006254:	68d9      	ldr	r1, [r3, #12]
 8006256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	ea40 0301 	orr.w	r3, r0, r1
 8006260:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	431a      	orrs	r2, r3
 8006270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	431a      	orrs	r2, r3
 8006278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	4313      	orrs	r3, r2
 8006280:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006290:	f021 010c 	bic.w	r1, r1, #12
 8006294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800629e:	430b      	orrs	r3, r1
 80062a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80062ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b2:	6999      	ldr	r1, [r3, #24]
 80062b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	ea40 0301 	orr.w	r3, r0, r1
 80062be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4b8f      	ldr	r3, [pc, #572]	@ (8006504 <UART_SetConfig+0x2cc>)
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d005      	beq.n	80062d8 <UART_SetConfig+0xa0>
 80062cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	4b8d      	ldr	r3, [pc, #564]	@ (8006508 <UART_SetConfig+0x2d0>)
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d104      	bne.n	80062e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062d8:	f7fe f884 	bl	80043e4 <HAL_RCC_GetPCLK2Freq>
 80062dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80062e0:	e003      	b.n	80062ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062e2:	f7fe f86b 	bl	80043bc <HAL_RCC_GetPCLK1Freq>
 80062e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062f4:	f040 810c 	bne.w	8006510 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062fc:	2200      	movs	r2, #0
 80062fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006302:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006306:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800630a:	4622      	mov	r2, r4
 800630c:	462b      	mov	r3, r5
 800630e:	1891      	adds	r1, r2, r2
 8006310:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006312:	415b      	adcs	r3, r3
 8006314:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006316:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800631a:	4621      	mov	r1, r4
 800631c:	eb12 0801 	adds.w	r8, r2, r1
 8006320:	4629      	mov	r1, r5
 8006322:	eb43 0901 	adc.w	r9, r3, r1
 8006326:	f04f 0200 	mov.w	r2, #0
 800632a:	f04f 0300 	mov.w	r3, #0
 800632e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800633a:	4690      	mov	r8, r2
 800633c:	4699      	mov	r9, r3
 800633e:	4623      	mov	r3, r4
 8006340:	eb18 0303 	adds.w	r3, r8, r3
 8006344:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006348:	462b      	mov	r3, r5
 800634a:	eb49 0303 	adc.w	r3, r9, r3
 800634e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800635e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006362:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006366:	460b      	mov	r3, r1
 8006368:	18db      	adds	r3, r3, r3
 800636a:	653b      	str	r3, [r7, #80]	@ 0x50
 800636c:	4613      	mov	r3, r2
 800636e:	eb42 0303 	adc.w	r3, r2, r3
 8006372:	657b      	str	r3, [r7, #84]	@ 0x54
 8006374:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006378:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800637c:	f7fa fc1c 	bl	8000bb8 <__aeabi_uldivmod>
 8006380:	4602      	mov	r2, r0
 8006382:	460b      	mov	r3, r1
 8006384:	4b61      	ldr	r3, [pc, #388]	@ (800650c <UART_SetConfig+0x2d4>)
 8006386:	fba3 2302 	umull	r2, r3, r3, r2
 800638a:	095b      	lsrs	r3, r3, #5
 800638c:	011c      	lsls	r4, r3, #4
 800638e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006392:	2200      	movs	r2, #0
 8006394:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006398:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800639c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	1891      	adds	r1, r2, r2
 80063a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80063a8:	415b      	adcs	r3, r3
 80063aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80063b0:	4641      	mov	r1, r8
 80063b2:	eb12 0a01 	adds.w	sl, r2, r1
 80063b6:	4649      	mov	r1, r9
 80063b8:	eb43 0b01 	adc.w	fp, r3, r1
 80063bc:	f04f 0200 	mov.w	r2, #0
 80063c0:	f04f 0300 	mov.w	r3, #0
 80063c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063d0:	4692      	mov	sl, r2
 80063d2:	469b      	mov	fp, r3
 80063d4:	4643      	mov	r3, r8
 80063d6:	eb1a 0303 	adds.w	r3, sl, r3
 80063da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063de:	464b      	mov	r3, r9
 80063e0:	eb4b 0303 	adc.w	r3, fp, r3
 80063e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063fc:	460b      	mov	r3, r1
 80063fe:	18db      	adds	r3, r3, r3
 8006400:	643b      	str	r3, [r7, #64]	@ 0x40
 8006402:	4613      	mov	r3, r2
 8006404:	eb42 0303 	adc.w	r3, r2, r3
 8006408:	647b      	str	r3, [r7, #68]	@ 0x44
 800640a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800640e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006412:	f7fa fbd1 	bl	8000bb8 <__aeabi_uldivmod>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	4611      	mov	r1, r2
 800641c:	4b3b      	ldr	r3, [pc, #236]	@ (800650c <UART_SetConfig+0x2d4>)
 800641e:	fba3 2301 	umull	r2, r3, r3, r1
 8006422:	095b      	lsrs	r3, r3, #5
 8006424:	2264      	movs	r2, #100	@ 0x64
 8006426:	fb02 f303 	mul.w	r3, r2, r3
 800642a:	1acb      	subs	r3, r1, r3
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006432:	4b36      	ldr	r3, [pc, #216]	@ (800650c <UART_SetConfig+0x2d4>)
 8006434:	fba3 2302 	umull	r2, r3, r3, r2
 8006438:	095b      	lsrs	r3, r3, #5
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006440:	441c      	add	r4, r3
 8006442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006446:	2200      	movs	r2, #0
 8006448:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800644c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006450:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006454:	4642      	mov	r2, r8
 8006456:	464b      	mov	r3, r9
 8006458:	1891      	adds	r1, r2, r2
 800645a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800645c:	415b      	adcs	r3, r3
 800645e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006460:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006464:	4641      	mov	r1, r8
 8006466:	1851      	adds	r1, r2, r1
 8006468:	6339      	str	r1, [r7, #48]	@ 0x30
 800646a:	4649      	mov	r1, r9
 800646c:	414b      	adcs	r3, r1
 800646e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006470:	f04f 0200 	mov.w	r2, #0
 8006474:	f04f 0300 	mov.w	r3, #0
 8006478:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800647c:	4659      	mov	r1, fp
 800647e:	00cb      	lsls	r3, r1, #3
 8006480:	4651      	mov	r1, sl
 8006482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006486:	4651      	mov	r1, sl
 8006488:	00ca      	lsls	r2, r1, #3
 800648a:	4610      	mov	r0, r2
 800648c:	4619      	mov	r1, r3
 800648e:	4603      	mov	r3, r0
 8006490:	4642      	mov	r2, r8
 8006492:	189b      	adds	r3, r3, r2
 8006494:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006498:	464b      	mov	r3, r9
 800649a:	460a      	mov	r2, r1
 800649c:	eb42 0303 	adc.w	r3, r2, r3
 80064a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80064b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064b8:	460b      	mov	r3, r1
 80064ba:	18db      	adds	r3, r3, r3
 80064bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064be:	4613      	mov	r3, r2
 80064c0:	eb42 0303 	adc.w	r3, r2, r3
 80064c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80064ce:	f7fa fb73 	bl	8000bb8 <__aeabi_uldivmod>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4b0d      	ldr	r3, [pc, #52]	@ (800650c <UART_SetConfig+0x2d4>)
 80064d8:	fba3 1302 	umull	r1, r3, r3, r2
 80064dc:	095b      	lsrs	r3, r3, #5
 80064de:	2164      	movs	r1, #100	@ 0x64
 80064e0:	fb01 f303 	mul.w	r3, r1, r3
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	3332      	adds	r3, #50	@ 0x32
 80064ea:	4a08      	ldr	r2, [pc, #32]	@ (800650c <UART_SetConfig+0x2d4>)
 80064ec:	fba2 2303 	umull	r2, r3, r2, r3
 80064f0:	095b      	lsrs	r3, r3, #5
 80064f2:	f003 0207 	and.w	r2, r3, #7
 80064f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4422      	add	r2, r4
 80064fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006500:	e106      	b.n	8006710 <UART_SetConfig+0x4d8>
 8006502:	bf00      	nop
 8006504:	40011000 	.word	0x40011000
 8006508:	40011400 	.word	0x40011400
 800650c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006514:	2200      	movs	r2, #0
 8006516:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800651a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800651e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006522:	4642      	mov	r2, r8
 8006524:	464b      	mov	r3, r9
 8006526:	1891      	adds	r1, r2, r2
 8006528:	6239      	str	r1, [r7, #32]
 800652a:	415b      	adcs	r3, r3
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
 800652e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006532:	4641      	mov	r1, r8
 8006534:	1854      	adds	r4, r2, r1
 8006536:	4649      	mov	r1, r9
 8006538:	eb43 0501 	adc.w	r5, r3, r1
 800653c:	f04f 0200 	mov.w	r2, #0
 8006540:	f04f 0300 	mov.w	r3, #0
 8006544:	00eb      	lsls	r3, r5, #3
 8006546:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800654a:	00e2      	lsls	r2, r4, #3
 800654c:	4614      	mov	r4, r2
 800654e:	461d      	mov	r5, r3
 8006550:	4643      	mov	r3, r8
 8006552:	18e3      	adds	r3, r4, r3
 8006554:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006558:	464b      	mov	r3, r9
 800655a:	eb45 0303 	adc.w	r3, r5, r3
 800655e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800656e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	f04f 0300 	mov.w	r3, #0
 800657a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800657e:	4629      	mov	r1, r5
 8006580:	008b      	lsls	r3, r1, #2
 8006582:	4621      	mov	r1, r4
 8006584:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006588:	4621      	mov	r1, r4
 800658a:	008a      	lsls	r2, r1, #2
 800658c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006590:	f7fa fb12 	bl	8000bb8 <__aeabi_uldivmod>
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	4b60      	ldr	r3, [pc, #384]	@ (800671c <UART_SetConfig+0x4e4>)
 800659a:	fba3 2302 	umull	r2, r3, r3, r2
 800659e:	095b      	lsrs	r3, r3, #5
 80065a0:	011c      	lsls	r4, r3, #4
 80065a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065a6:	2200      	movs	r2, #0
 80065a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80065ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80065b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80065b4:	4642      	mov	r2, r8
 80065b6:	464b      	mov	r3, r9
 80065b8:	1891      	adds	r1, r2, r2
 80065ba:	61b9      	str	r1, [r7, #24]
 80065bc:	415b      	adcs	r3, r3
 80065be:	61fb      	str	r3, [r7, #28]
 80065c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065c4:	4641      	mov	r1, r8
 80065c6:	1851      	adds	r1, r2, r1
 80065c8:	6139      	str	r1, [r7, #16]
 80065ca:	4649      	mov	r1, r9
 80065cc:	414b      	adcs	r3, r1
 80065ce:	617b      	str	r3, [r7, #20]
 80065d0:	f04f 0200 	mov.w	r2, #0
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065dc:	4659      	mov	r1, fp
 80065de:	00cb      	lsls	r3, r1, #3
 80065e0:	4651      	mov	r1, sl
 80065e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065e6:	4651      	mov	r1, sl
 80065e8:	00ca      	lsls	r2, r1, #3
 80065ea:	4610      	mov	r0, r2
 80065ec:	4619      	mov	r1, r3
 80065ee:	4603      	mov	r3, r0
 80065f0:	4642      	mov	r2, r8
 80065f2:	189b      	adds	r3, r3, r2
 80065f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065f8:	464b      	mov	r3, r9
 80065fa:	460a      	mov	r2, r1
 80065fc:	eb42 0303 	adc.w	r3, r2, r3
 8006600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800660e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006610:	f04f 0200 	mov.w	r2, #0
 8006614:	f04f 0300 	mov.w	r3, #0
 8006618:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800661c:	4649      	mov	r1, r9
 800661e:	008b      	lsls	r3, r1, #2
 8006620:	4641      	mov	r1, r8
 8006622:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006626:	4641      	mov	r1, r8
 8006628:	008a      	lsls	r2, r1, #2
 800662a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800662e:	f7fa fac3 	bl	8000bb8 <__aeabi_uldivmod>
 8006632:	4602      	mov	r2, r0
 8006634:	460b      	mov	r3, r1
 8006636:	4611      	mov	r1, r2
 8006638:	4b38      	ldr	r3, [pc, #224]	@ (800671c <UART_SetConfig+0x4e4>)
 800663a:	fba3 2301 	umull	r2, r3, r3, r1
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	2264      	movs	r2, #100	@ 0x64
 8006642:	fb02 f303 	mul.w	r3, r2, r3
 8006646:	1acb      	subs	r3, r1, r3
 8006648:	011b      	lsls	r3, r3, #4
 800664a:	3332      	adds	r3, #50	@ 0x32
 800664c:	4a33      	ldr	r2, [pc, #204]	@ (800671c <UART_SetConfig+0x4e4>)
 800664e:	fba2 2303 	umull	r2, r3, r2, r3
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006658:	441c      	add	r4, r3
 800665a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800665e:	2200      	movs	r2, #0
 8006660:	673b      	str	r3, [r7, #112]	@ 0x70
 8006662:	677a      	str	r2, [r7, #116]	@ 0x74
 8006664:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006668:	4642      	mov	r2, r8
 800666a:	464b      	mov	r3, r9
 800666c:	1891      	adds	r1, r2, r2
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	415b      	adcs	r3, r3
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006678:	4641      	mov	r1, r8
 800667a:	1851      	adds	r1, r2, r1
 800667c:	6039      	str	r1, [r7, #0]
 800667e:	4649      	mov	r1, r9
 8006680:	414b      	adcs	r3, r1
 8006682:	607b      	str	r3, [r7, #4]
 8006684:	f04f 0200 	mov.w	r2, #0
 8006688:	f04f 0300 	mov.w	r3, #0
 800668c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006690:	4659      	mov	r1, fp
 8006692:	00cb      	lsls	r3, r1, #3
 8006694:	4651      	mov	r1, sl
 8006696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800669a:	4651      	mov	r1, sl
 800669c:	00ca      	lsls	r2, r1, #3
 800669e:	4610      	mov	r0, r2
 80066a0:	4619      	mov	r1, r3
 80066a2:	4603      	mov	r3, r0
 80066a4:	4642      	mov	r2, r8
 80066a6:	189b      	adds	r3, r3, r2
 80066a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066aa:	464b      	mov	r3, r9
 80066ac:	460a      	mov	r2, r1
 80066ae:	eb42 0303 	adc.w	r3, r2, r3
 80066b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80066be:	667a      	str	r2, [r7, #100]	@ 0x64
 80066c0:	f04f 0200 	mov.w	r2, #0
 80066c4:	f04f 0300 	mov.w	r3, #0
 80066c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80066cc:	4649      	mov	r1, r9
 80066ce:	008b      	lsls	r3, r1, #2
 80066d0:	4641      	mov	r1, r8
 80066d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066d6:	4641      	mov	r1, r8
 80066d8:	008a      	lsls	r2, r1, #2
 80066da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80066de:	f7fa fa6b 	bl	8000bb8 <__aeabi_uldivmod>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	4b0d      	ldr	r3, [pc, #52]	@ (800671c <UART_SetConfig+0x4e4>)
 80066e8:	fba3 1302 	umull	r1, r3, r3, r2
 80066ec:	095b      	lsrs	r3, r3, #5
 80066ee:	2164      	movs	r1, #100	@ 0x64
 80066f0:	fb01 f303 	mul.w	r3, r1, r3
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	011b      	lsls	r3, r3, #4
 80066f8:	3332      	adds	r3, #50	@ 0x32
 80066fa:	4a08      	ldr	r2, [pc, #32]	@ (800671c <UART_SetConfig+0x4e4>)
 80066fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006700:	095b      	lsrs	r3, r3, #5
 8006702:	f003 020f 	and.w	r2, r3, #15
 8006706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4422      	add	r2, r4
 800670e:	609a      	str	r2, [r3, #8]
}
 8006710:	bf00      	nop
 8006712:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006716:	46bd      	mov	sp, r7
 8006718:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800671c:	51eb851f 	.word	0x51eb851f

08006720 <__cvt>:
 8006720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006724:	ec57 6b10 	vmov	r6, r7, d0
 8006728:	2f00      	cmp	r7, #0
 800672a:	460c      	mov	r4, r1
 800672c:	4619      	mov	r1, r3
 800672e:	463b      	mov	r3, r7
 8006730:	bfbb      	ittet	lt
 8006732:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006736:	461f      	movlt	r7, r3
 8006738:	2300      	movge	r3, #0
 800673a:	232d      	movlt	r3, #45	@ 0x2d
 800673c:	700b      	strb	r3, [r1, #0]
 800673e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006740:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006744:	4691      	mov	r9, r2
 8006746:	f023 0820 	bic.w	r8, r3, #32
 800674a:	bfbc      	itt	lt
 800674c:	4632      	movlt	r2, r6
 800674e:	4616      	movlt	r6, r2
 8006750:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006754:	d005      	beq.n	8006762 <__cvt+0x42>
 8006756:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800675a:	d100      	bne.n	800675e <__cvt+0x3e>
 800675c:	3401      	adds	r4, #1
 800675e:	2102      	movs	r1, #2
 8006760:	e000      	b.n	8006764 <__cvt+0x44>
 8006762:	2103      	movs	r1, #3
 8006764:	ab03      	add	r3, sp, #12
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	ab02      	add	r3, sp, #8
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	ec47 6b10 	vmov	d0, r6, r7
 8006770:	4653      	mov	r3, sl
 8006772:	4622      	mov	r2, r4
 8006774:	f000 fe68 	bl	8007448 <_dtoa_r>
 8006778:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800677c:	4605      	mov	r5, r0
 800677e:	d119      	bne.n	80067b4 <__cvt+0x94>
 8006780:	f019 0f01 	tst.w	r9, #1
 8006784:	d00e      	beq.n	80067a4 <__cvt+0x84>
 8006786:	eb00 0904 	add.w	r9, r0, r4
 800678a:	2200      	movs	r2, #0
 800678c:	2300      	movs	r3, #0
 800678e:	4630      	mov	r0, r6
 8006790:	4639      	mov	r1, r7
 8006792:	f7fa f9a1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006796:	b108      	cbz	r0, 800679c <__cvt+0x7c>
 8006798:	f8cd 900c 	str.w	r9, [sp, #12]
 800679c:	2230      	movs	r2, #48	@ 0x30
 800679e:	9b03      	ldr	r3, [sp, #12]
 80067a0:	454b      	cmp	r3, r9
 80067a2:	d31e      	bcc.n	80067e2 <__cvt+0xc2>
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067a8:	1b5b      	subs	r3, r3, r5
 80067aa:	4628      	mov	r0, r5
 80067ac:	6013      	str	r3, [r2, #0]
 80067ae:	b004      	add	sp, #16
 80067b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067b8:	eb00 0904 	add.w	r9, r0, r4
 80067bc:	d1e5      	bne.n	800678a <__cvt+0x6a>
 80067be:	7803      	ldrb	r3, [r0, #0]
 80067c0:	2b30      	cmp	r3, #48	@ 0x30
 80067c2:	d10a      	bne.n	80067da <__cvt+0xba>
 80067c4:	2200      	movs	r2, #0
 80067c6:	2300      	movs	r3, #0
 80067c8:	4630      	mov	r0, r6
 80067ca:	4639      	mov	r1, r7
 80067cc:	f7fa f984 	bl	8000ad8 <__aeabi_dcmpeq>
 80067d0:	b918      	cbnz	r0, 80067da <__cvt+0xba>
 80067d2:	f1c4 0401 	rsb	r4, r4, #1
 80067d6:	f8ca 4000 	str.w	r4, [sl]
 80067da:	f8da 3000 	ldr.w	r3, [sl]
 80067de:	4499      	add	r9, r3
 80067e0:	e7d3      	b.n	800678a <__cvt+0x6a>
 80067e2:	1c59      	adds	r1, r3, #1
 80067e4:	9103      	str	r1, [sp, #12]
 80067e6:	701a      	strb	r2, [r3, #0]
 80067e8:	e7d9      	b.n	800679e <__cvt+0x7e>

080067ea <__exponent>:
 80067ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067ec:	2900      	cmp	r1, #0
 80067ee:	bfba      	itte	lt
 80067f0:	4249      	neglt	r1, r1
 80067f2:	232d      	movlt	r3, #45	@ 0x2d
 80067f4:	232b      	movge	r3, #43	@ 0x2b
 80067f6:	2909      	cmp	r1, #9
 80067f8:	7002      	strb	r2, [r0, #0]
 80067fa:	7043      	strb	r3, [r0, #1]
 80067fc:	dd29      	ble.n	8006852 <__exponent+0x68>
 80067fe:	f10d 0307 	add.w	r3, sp, #7
 8006802:	461d      	mov	r5, r3
 8006804:	270a      	movs	r7, #10
 8006806:	461a      	mov	r2, r3
 8006808:	fbb1 f6f7 	udiv	r6, r1, r7
 800680c:	fb07 1416 	mls	r4, r7, r6, r1
 8006810:	3430      	adds	r4, #48	@ 0x30
 8006812:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006816:	460c      	mov	r4, r1
 8006818:	2c63      	cmp	r4, #99	@ 0x63
 800681a:	f103 33ff 	add.w	r3, r3, #4294967295
 800681e:	4631      	mov	r1, r6
 8006820:	dcf1      	bgt.n	8006806 <__exponent+0x1c>
 8006822:	3130      	adds	r1, #48	@ 0x30
 8006824:	1e94      	subs	r4, r2, #2
 8006826:	f803 1c01 	strb.w	r1, [r3, #-1]
 800682a:	1c41      	adds	r1, r0, #1
 800682c:	4623      	mov	r3, r4
 800682e:	42ab      	cmp	r3, r5
 8006830:	d30a      	bcc.n	8006848 <__exponent+0x5e>
 8006832:	f10d 0309 	add.w	r3, sp, #9
 8006836:	1a9b      	subs	r3, r3, r2
 8006838:	42ac      	cmp	r4, r5
 800683a:	bf88      	it	hi
 800683c:	2300      	movhi	r3, #0
 800683e:	3302      	adds	r3, #2
 8006840:	4403      	add	r3, r0
 8006842:	1a18      	subs	r0, r3, r0
 8006844:	b003      	add	sp, #12
 8006846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006848:	f813 6b01 	ldrb.w	r6, [r3], #1
 800684c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006850:	e7ed      	b.n	800682e <__exponent+0x44>
 8006852:	2330      	movs	r3, #48	@ 0x30
 8006854:	3130      	adds	r1, #48	@ 0x30
 8006856:	7083      	strb	r3, [r0, #2]
 8006858:	70c1      	strb	r1, [r0, #3]
 800685a:	1d03      	adds	r3, r0, #4
 800685c:	e7f1      	b.n	8006842 <__exponent+0x58>
	...

08006860 <_printf_float>:
 8006860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006864:	b08d      	sub	sp, #52	@ 0x34
 8006866:	460c      	mov	r4, r1
 8006868:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800686c:	4616      	mov	r6, r2
 800686e:	461f      	mov	r7, r3
 8006870:	4605      	mov	r5, r0
 8006872:	f000 fcdb 	bl	800722c <_localeconv_r>
 8006876:	6803      	ldr	r3, [r0, #0]
 8006878:	9304      	str	r3, [sp, #16]
 800687a:	4618      	mov	r0, r3
 800687c:	f7f9 fd00 	bl	8000280 <strlen>
 8006880:	2300      	movs	r3, #0
 8006882:	930a      	str	r3, [sp, #40]	@ 0x28
 8006884:	f8d8 3000 	ldr.w	r3, [r8]
 8006888:	9005      	str	r0, [sp, #20]
 800688a:	3307      	adds	r3, #7
 800688c:	f023 0307 	bic.w	r3, r3, #7
 8006890:	f103 0208 	add.w	r2, r3, #8
 8006894:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006898:	f8d4 b000 	ldr.w	fp, [r4]
 800689c:	f8c8 2000 	str.w	r2, [r8]
 80068a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80068a8:	9307      	str	r3, [sp, #28]
 80068aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80068ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80068b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068b6:	4b9c      	ldr	r3, [pc, #624]	@ (8006b28 <_printf_float+0x2c8>)
 80068b8:	f04f 32ff 	mov.w	r2, #4294967295
 80068bc:	f7fa f93e 	bl	8000b3c <__aeabi_dcmpun>
 80068c0:	bb70      	cbnz	r0, 8006920 <_printf_float+0xc0>
 80068c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068c6:	4b98      	ldr	r3, [pc, #608]	@ (8006b28 <_printf_float+0x2c8>)
 80068c8:	f04f 32ff 	mov.w	r2, #4294967295
 80068cc:	f7fa f918 	bl	8000b00 <__aeabi_dcmple>
 80068d0:	bb30      	cbnz	r0, 8006920 <_printf_float+0xc0>
 80068d2:	2200      	movs	r2, #0
 80068d4:	2300      	movs	r3, #0
 80068d6:	4640      	mov	r0, r8
 80068d8:	4649      	mov	r1, r9
 80068da:	f7fa f907 	bl	8000aec <__aeabi_dcmplt>
 80068de:	b110      	cbz	r0, 80068e6 <_printf_float+0x86>
 80068e0:	232d      	movs	r3, #45	@ 0x2d
 80068e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068e6:	4a91      	ldr	r2, [pc, #580]	@ (8006b2c <_printf_float+0x2cc>)
 80068e8:	4b91      	ldr	r3, [pc, #580]	@ (8006b30 <_printf_float+0x2d0>)
 80068ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068ee:	bf8c      	ite	hi
 80068f0:	4690      	movhi	r8, r2
 80068f2:	4698      	movls	r8, r3
 80068f4:	2303      	movs	r3, #3
 80068f6:	6123      	str	r3, [r4, #16]
 80068f8:	f02b 0304 	bic.w	r3, fp, #4
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	f04f 0900 	mov.w	r9, #0
 8006902:	9700      	str	r7, [sp, #0]
 8006904:	4633      	mov	r3, r6
 8006906:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006908:	4621      	mov	r1, r4
 800690a:	4628      	mov	r0, r5
 800690c:	f000 f9d2 	bl	8006cb4 <_printf_common>
 8006910:	3001      	adds	r0, #1
 8006912:	f040 808d 	bne.w	8006a30 <_printf_float+0x1d0>
 8006916:	f04f 30ff 	mov.w	r0, #4294967295
 800691a:	b00d      	add	sp, #52	@ 0x34
 800691c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006920:	4642      	mov	r2, r8
 8006922:	464b      	mov	r3, r9
 8006924:	4640      	mov	r0, r8
 8006926:	4649      	mov	r1, r9
 8006928:	f7fa f908 	bl	8000b3c <__aeabi_dcmpun>
 800692c:	b140      	cbz	r0, 8006940 <_printf_float+0xe0>
 800692e:	464b      	mov	r3, r9
 8006930:	2b00      	cmp	r3, #0
 8006932:	bfbc      	itt	lt
 8006934:	232d      	movlt	r3, #45	@ 0x2d
 8006936:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800693a:	4a7e      	ldr	r2, [pc, #504]	@ (8006b34 <_printf_float+0x2d4>)
 800693c:	4b7e      	ldr	r3, [pc, #504]	@ (8006b38 <_printf_float+0x2d8>)
 800693e:	e7d4      	b.n	80068ea <_printf_float+0x8a>
 8006940:	6863      	ldr	r3, [r4, #4]
 8006942:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006946:	9206      	str	r2, [sp, #24]
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	d13b      	bne.n	80069c4 <_printf_float+0x164>
 800694c:	2306      	movs	r3, #6
 800694e:	6063      	str	r3, [r4, #4]
 8006950:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006954:	2300      	movs	r3, #0
 8006956:	6022      	str	r2, [r4, #0]
 8006958:	9303      	str	r3, [sp, #12]
 800695a:	ab0a      	add	r3, sp, #40	@ 0x28
 800695c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006960:	ab09      	add	r3, sp, #36	@ 0x24
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	6861      	ldr	r1, [r4, #4]
 8006966:	ec49 8b10 	vmov	d0, r8, r9
 800696a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800696e:	4628      	mov	r0, r5
 8006970:	f7ff fed6 	bl	8006720 <__cvt>
 8006974:	9b06      	ldr	r3, [sp, #24]
 8006976:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006978:	2b47      	cmp	r3, #71	@ 0x47
 800697a:	4680      	mov	r8, r0
 800697c:	d129      	bne.n	80069d2 <_printf_float+0x172>
 800697e:	1cc8      	adds	r0, r1, #3
 8006980:	db02      	blt.n	8006988 <_printf_float+0x128>
 8006982:	6863      	ldr	r3, [r4, #4]
 8006984:	4299      	cmp	r1, r3
 8006986:	dd41      	ble.n	8006a0c <_printf_float+0x1ac>
 8006988:	f1aa 0a02 	sub.w	sl, sl, #2
 800698c:	fa5f fa8a 	uxtb.w	sl, sl
 8006990:	3901      	subs	r1, #1
 8006992:	4652      	mov	r2, sl
 8006994:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006998:	9109      	str	r1, [sp, #36]	@ 0x24
 800699a:	f7ff ff26 	bl	80067ea <__exponent>
 800699e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069a0:	1813      	adds	r3, r2, r0
 80069a2:	2a01      	cmp	r2, #1
 80069a4:	4681      	mov	r9, r0
 80069a6:	6123      	str	r3, [r4, #16]
 80069a8:	dc02      	bgt.n	80069b0 <_printf_float+0x150>
 80069aa:	6822      	ldr	r2, [r4, #0]
 80069ac:	07d2      	lsls	r2, r2, #31
 80069ae:	d501      	bpl.n	80069b4 <_printf_float+0x154>
 80069b0:	3301      	adds	r3, #1
 80069b2:	6123      	str	r3, [r4, #16]
 80069b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d0a2      	beq.n	8006902 <_printf_float+0xa2>
 80069bc:	232d      	movs	r3, #45	@ 0x2d
 80069be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069c2:	e79e      	b.n	8006902 <_printf_float+0xa2>
 80069c4:	9a06      	ldr	r2, [sp, #24]
 80069c6:	2a47      	cmp	r2, #71	@ 0x47
 80069c8:	d1c2      	bne.n	8006950 <_printf_float+0xf0>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1c0      	bne.n	8006950 <_printf_float+0xf0>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e7bd      	b.n	800694e <_printf_float+0xee>
 80069d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069d6:	d9db      	bls.n	8006990 <_printf_float+0x130>
 80069d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069dc:	d118      	bne.n	8006a10 <_printf_float+0x1b0>
 80069de:	2900      	cmp	r1, #0
 80069e0:	6863      	ldr	r3, [r4, #4]
 80069e2:	dd0b      	ble.n	80069fc <_printf_float+0x19c>
 80069e4:	6121      	str	r1, [r4, #16]
 80069e6:	b913      	cbnz	r3, 80069ee <_printf_float+0x18e>
 80069e8:	6822      	ldr	r2, [r4, #0]
 80069ea:	07d0      	lsls	r0, r2, #31
 80069ec:	d502      	bpl.n	80069f4 <_printf_float+0x194>
 80069ee:	3301      	adds	r3, #1
 80069f0:	440b      	add	r3, r1
 80069f2:	6123      	str	r3, [r4, #16]
 80069f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069f6:	f04f 0900 	mov.w	r9, #0
 80069fa:	e7db      	b.n	80069b4 <_printf_float+0x154>
 80069fc:	b913      	cbnz	r3, 8006a04 <_printf_float+0x1a4>
 80069fe:	6822      	ldr	r2, [r4, #0]
 8006a00:	07d2      	lsls	r2, r2, #31
 8006a02:	d501      	bpl.n	8006a08 <_printf_float+0x1a8>
 8006a04:	3302      	adds	r3, #2
 8006a06:	e7f4      	b.n	80069f2 <_printf_float+0x192>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e7f2      	b.n	80069f2 <_printf_float+0x192>
 8006a0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a12:	4299      	cmp	r1, r3
 8006a14:	db05      	blt.n	8006a22 <_printf_float+0x1c2>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	6121      	str	r1, [r4, #16]
 8006a1a:	07d8      	lsls	r0, r3, #31
 8006a1c:	d5ea      	bpl.n	80069f4 <_printf_float+0x194>
 8006a1e:	1c4b      	adds	r3, r1, #1
 8006a20:	e7e7      	b.n	80069f2 <_printf_float+0x192>
 8006a22:	2900      	cmp	r1, #0
 8006a24:	bfd4      	ite	le
 8006a26:	f1c1 0202 	rsble	r2, r1, #2
 8006a2a:	2201      	movgt	r2, #1
 8006a2c:	4413      	add	r3, r2
 8006a2e:	e7e0      	b.n	80069f2 <_printf_float+0x192>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	055a      	lsls	r2, r3, #21
 8006a34:	d407      	bmi.n	8006a46 <_printf_float+0x1e6>
 8006a36:	6923      	ldr	r3, [r4, #16]
 8006a38:	4642      	mov	r2, r8
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	47b8      	blx	r7
 8006a40:	3001      	adds	r0, #1
 8006a42:	d12b      	bne.n	8006a9c <_printf_float+0x23c>
 8006a44:	e767      	b.n	8006916 <_printf_float+0xb6>
 8006a46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a4a:	f240 80dd 	bls.w	8006c08 <_printf_float+0x3a8>
 8006a4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a52:	2200      	movs	r2, #0
 8006a54:	2300      	movs	r3, #0
 8006a56:	f7fa f83f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d033      	beq.n	8006ac6 <_printf_float+0x266>
 8006a5e:	4a37      	ldr	r2, [pc, #220]	@ (8006b3c <_printf_float+0x2dc>)
 8006a60:	2301      	movs	r3, #1
 8006a62:	4631      	mov	r1, r6
 8006a64:	4628      	mov	r0, r5
 8006a66:	47b8      	blx	r7
 8006a68:	3001      	adds	r0, #1
 8006a6a:	f43f af54 	beq.w	8006916 <_printf_float+0xb6>
 8006a6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a72:	4543      	cmp	r3, r8
 8006a74:	db02      	blt.n	8006a7c <_printf_float+0x21c>
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	07d8      	lsls	r0, r3, #31
 8006a7a:	d50f      	bpl.n	8006a9c <_printf_float+0x23c>
 8006a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a80:	4631      	mov	r1, r6
 8006a82:	4628      	mov	r0, r5
 8006a84:	47b8      	blx	r7
 8006a86:	3001      	adds	r0, #1
 8006a88:	f43f af45 	beq.w	8006916 <_printf_float+0xb6>
 8006a8c:	f04f 0900 	mov.w	r9, #0
 8006a90:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a94:	f104 0a1a 	add.w	sl, r4, #26
 8006a98:	45c8      	cmp	r8, r9
 8006a9a:	dc09      	bgt.n	8006ab0 <_printf_float+0x250>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	079b      	lsls	r3, r3, #30
 8006aa0:	f100 8103 	bmi.w	8006caa <_printf_float+0x44a>
 8006aa4:	68e0      	ldr	r0, [r4, #12]
 8006aa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aa8:	4298      	cmp	r0, r3
 8006aaa:	bfb8      	it	lt
 8006aac:	4618      	movlt	r0, r3
 8006aae:	e734      	b.n	800691a <_printf_float+0xba>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	4652      	mov	r2, sl
 8006ab4:	4631      	mov	r1, r6
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	47b8      	blx	r7
 8006aba:	3001      	adds	r0, #1
 8006abc:	f43f af2b 	beq.w	8006916 <_printf_float+0xb6>
 8006ac0:	f109 0901 	add.w	r9, r9, #1
 8006ac4:	e7e8      	b.n	8006a98 <_printf_float+0x238>
 8006ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	dc39      	bgt.n	8006b40 <_printf_float+0x2e0>
 8006acc:	4a1b      	ldr	r2, [pc, #108]	@ (8006b3c <_printf_float+0x2dc>)
 8006ace:	2301      	movs	r3, #1
 8006ad0:	4631      	mov	r1, r6
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	47b8      	blx	r7
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	f43f af1d 	beq.w	8006916 <_printf_float+0xb6>
 8006adc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ae0:	ea59 0303 	orrs.w	r3, r9, r3
 8006ae4:	d102      	bne.n	8006aec <_printf_float+0x28c>
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	07d9      	lsls	r1, r3, #31
 8006aea:	d5d7      	bpl.n	8006a9c <_printf_float+0x23c>
 8006aec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006af0:	4631      	mov	r1, r6
 8006af2:	4628      	mov	r0, r5
 8006af4:	47b8      	blx	r7
 8006af6:	3001      	adds	r0, #1
 8006af8:	f43f af0d 	beq.w	8006916 <_printf_float+0xb6>
 8006afc:	f04f 0a00 	mov.w	sl, #0
 8006b00:	f104 0b1a 	add.w	fp, r4, #26
 8006b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b06:	425b      	negs	r3, r3
 8006b08:	4553      	cmp	r3, sl
 8006b0a:	dc01      	bgt.n	8006b10 <_printf_float+0x2b0>
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	e793      	b.n	8006a38 <_printf_float+0x1d8>
 8006b10:	2301      	movs	r3, #1
 8006b12:	465a      	mov	r2, fp
 8006b14:	4631      	mov	r1, r6
 8006b16:	4628      	mov	r0, r5
 8006b18:	47b8      	blx	r7
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	f43f aefb 	beq.w	8006916 <_printf_float+0xb6>
 8006b20:	f10a 0a01 	add.w	sl, sl, #1
 8006b24:	e7ee      	b.n	8006b04 <_printf_float+0x2a4>
 8006b26:	bf00      	nop
 8006b28:	7fefffff 	.word	0x7fefffff
 8006b2c:	0800b4dc 	.word	0x0800b4dc
 8006b30:	0800b4d8 	.word	0x0800b4d8
 8006b34:	0800b4e4 	.word	0x0800b4e4
 8006b38:	0800b4e0 	.word	0x0800b4e0
 8006b3c:	0800b4e8 	.word	0x0800b4e8
 8006b40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b46:	4553      	cmp	r3, sl
 8006b48:	bfa8      	it	ge
 8006b4a:	4653      	movge	r3, sl
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	4699      	mov	r9, r3
 8006b50:	dc36      	bgt.n	8006bc0 <_printf_float+0x360>
 8006b52:	f04f 0b00 	mov.w	fp, #0
 8006b56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b5a:	f104 021a 	add.w	r2, r4, #26
 8006b5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b60:	9306      	str	r3, [sp, #24]
 8006b62:	eba3 0309 	sub.w	r3, r3, r9
 8006b66:	455b      	cmp	r3, fp
 8006b68:	dc31      	bgt.n	8006bce <_printf_float+0x36e>
 8006b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6c:	459a      	cmp	sl, r3
 8006b6e:	dc3a      	bgt.n	8006be6 <_printf_float+0x386>
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	07da      	lsls	r2, r3, #31
 8006b74:	d437      	bmi.n	8006be6 <_printf_float+0x386>
 8006b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b78:	ebaa 0903 	sub.w	r9, sl, r3
 8006b7c:	9b06      	ldr	r3, [sp, #24]
 8006b7e:	ebaa 0303 	sub.w	r3, sl, r3
 8006b82:	4599      	cmp	r9, r3
 8006b84:	bfa8      	it	ge
 8006b86:	4699      	movge	r9, r3
 8006b88:	f1b9 0f00 	cmp.w	r9, #0
 8006b8c:	dc33      	bgt.n	8006bf6 <_printf_float+0x396>
 8006b8e:	f04f 0800 	mov.w	r8, #0
 8006b92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b96:	f104 0b1a 	add.w	fp, r4, #26
 8006b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b9c:	ebaa 0303 	sub.w	r3, sl, r3
 8006ba0:	eba3 0309 	sub.w	r3, r3, r9
 8006ba4:	4543      	cmp	r3, r8
 8006ba6:	f77f af79 	ble.w	8006a9c <_printf_float+0x23c>
 8006baa:	2301      	movs	r3, #1
 8006bac:	465a      	mov	r2, fp
 8006bae:	4631      	mov	r1, r6
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	47b8      	blx	r7
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	f43f aeae 	beq.w	8006916 <_printf_float+0xb6>
 8006bba:	f108 0801 	add.w	r8, r8, #1
 8006bbe:	e7ec      	b.n	8006b9a <_printf_float+0x33a>
 8006bc0:	4642      	mov	r2, r8
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	47b8      	blx	r7
 8006bc8:	3001      	adds	r0, #1
 8006bca:	d1c2      	bne.n	8006b52 <_printf_float+0x2f2>
 8006bcc:	e6a3      	b.n	8006916 <_printf_float+0xb6>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	4631      	mov	r1, r6
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	9206      	str	r2, [sp, #24]
 8006bd6:	47b8      	blx	r7
 8006bd8:	3001      	adds	r0, #1
 8006bda:	f43f ae9c 	beq.w	8006916 <_printf_float+0xb6>
 8006bde:	9a06      	ldr	r2, [sp, #24]
 8006be0:	f10b 0b01 	add.w	fp, fp, #1
 8006be4:	e7bb      	b.n	8006b5e <_printf_float+0x2fe>
 8006be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	d1c0      	bne.n	8006b76 <_printf_float+0x316>
 8006bf4:	e68f      	b.n	8006916 <_printf_float+0xb6>
 8006bf6:	9a06      	ldr	r2, [sp, #24]
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	4442      	add	r2, r8
 8006bfc:	4631      	mov	r1, r6
 8006bfe:	4628      	mov	r0, r5
 8006c00:	47b8      	blx	r7
 8006c02:	3001      	adds	r0, #1
 8006c04:	d1c3      	bne.n	8006b8e <_printf_float+0x32e>
 8006c06:	e686      	b.n	8006916 <_printf_float+0xb6>
 8006c08:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c0c:	f1ba 0f01 	cmp.w	sl, #1
 8006c10:	dc01      	bgt.n	8006c16 <_printf_float+0x3b6>
 8006c12:	07db      	lsls	r3, r3, #31
 8006c14:	d536      	bpl.n	8006c84 <_printf_float+0x424>
 8006c16:	2301      	movs	r3, #1
 8006c18:	4642      	mov	r2, r8
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	47b8      	blx	r7
 8006c20:	3001      	adds	r0, #1
 8006c22:	f43f ae78 	beq.w	8006916 <_printf_float+0xb6>
 8006c26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	47b8      	blx	r7
 8006c30:	3001      	adds	r0, #1
 8006c32:	f43f ae70 	beq.w	8006916 <_printf_float+0xb6>
 8006c36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c42:	f7f9 ff49 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c46:	b9c0      	cbnz	r0, 8006c7a <_printf_float+0x41a>
 8006c48:	4653      	mov	r3, sl
 8006c4a:	f108 0201 	add.w	r2, r8, #1
 8006c4e:	4631      	mov	r1, r6
 8006c50:	4628      	mov	r0, r5
 8006c52:	47b8      	blx	r7
 8006c54:	3001      	adds	r0, #1
 8006c56:	d10c      	bne.n	8006c72 <_printf_float+0x412>
 8006c58:	e65d      	b.n	8006916 <_printf_float+0xb6>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	465a      	mov	r2, fp
 8006c5e:	4631      	mov	r1, r6
 8006c60:	4628      	mov	r0, r5
 8006c62:	47b8      	blx	r7
 8006c64:	3001      	adds	r0, #1
 8006c66:	f43f ae56 	beq.w	8006916 <_printf_float+0xb6>
 8006c6a:	f108 0801 	add.w	r8, r8, #1
 8006c6e:	45d0      	cmp	r8, sl
 8006c70:	dbf3      	blt.n	8006c5a <_printf_float+0x3fa>
 8006c72:	464b      	mov	r3, r9
 8006c74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c78:	e6df      	b.n	8006a3a <_printf_float+0x1da>
 8006c7a:	f04f 0800 	mov.w	r8, #0
 8006c7e:	f104 0b1a 	add.w	fp, r4, #26
 8006c82:	e7f4      	b.n	8006c6e <_printf_float+0x40e>
 8006c84:	2301      	movs	r3, #1
 8006c86:	4642      	mov	r2, r8
 8006c88:	e7e1      	b.n	8006c4e <_printf_float+0x3ee>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	464a      	mov	r2, r9
 8006c8e:	4631      	mov	r1, r6
 8006c90:	4628      	mov	r0, r5
 8006c92:	47b8      	blx	r7
 8006c94:	3001      	adds	r0, #1
 8006c96:	f43f ae3e 	beq.w	8006916 <_printf_float+0xb6>
 8006c9a:	f108 0801 	add.w	r8, r8, #1
 8006c9e:	68e3      	ldr	r3, [r4, #12]
 8006ca0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ca2:	1a5b      	subs	r3, r3, r1
 8006ca4:	4543      	cmp	r3, r8
 8006ca6:	dcf0      	bgt.n	8006c8a <_printf_float+0x42a>
 8006ca8:	e6fc      	b.n	8006aa4 <_printf_float+0x244>
 8006caa:	f04f 0800 	mov.w	r8, #0
 8006cae:	f104 0919 	add.w	r9, r4, #25
 8006cb2:	e7f4      	b.n	8006c9e <_printf_float+0x43e>

08006cb4 <_printf_common>:
 8006cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb8:	4616      	mov	r6, r2
 8006cba:	4698      	mov	r8, r3
 8006cbc:	688a      	ldr	r2, [r1, #8]
 8006cbe:	690b      	ldr	r3, [r1, #16]
 8006cc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	bfb8      	it	lt
 8006cc8:	4613      	movlt	r3, r2
 8006cca:	6033      	str	r3, [r6, #0]
 8006ccc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cd0:	4607      	mov	r7, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	b10a      	cbz	r2, 8006cda <_printf_common+0x26>
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	6033      	str	r3, [r6, #0]
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	0699      	lsls	r1, r3, #26
 8006cde:	bf42      	ittt	mi
 8006ce0:	6833      	ldrmi	r3, [r6, #0]
 8006ce2:	3302      	addmi	r3, #2
 8006ce4:	6033      	strmi	r3, [r6, #0]
 8006ce6:	6825      	ldr	r5, [r4, #0]
 8006ce8:	f015 0506 	ands.w	r5, r5, #6
 8006cec:	d106      	bne.n	8006cfc <_printf_common+0x48>
 8006cee:	f104 0a19 	add.w	sl, r4, #25
 8006cf2:	68e3      	ldr	r3, [r4, #12]
 8006cf4:	6832      	ldr	r2, [r6, #0]
 8006cf6:	1a9b      	subs	r3, r3, r2
 8006cf8:	42ab      	cmp	r3, r5
 8006cfa:	dc26      	bgt.n	8006d4a <_printf_common+0x96>
 8006cfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d00:	6822      	ldr	r2, [r4, #0]
 8006d02:	3b00      	subs	r3, #0
 8006d04:	bf18      	it	ne
 8006d06:	2301      	movne	r3, #1
 8006d08:	0692      	lsls	r2, r2, #26
 8006d0a:	d42b      	bmi.n	8006d64 <_printf_common+0xb0>
 8006d0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d10:	4641      	mov	r1, r8
 8006d12:	4638      	mov	r0, r7
 8006d14:	47c8      	blx	r9
 8006d16:	3001      	adds	r0, #1
 8006d18:	d01e      	beq.n	8006d58 <_printf_common+0xa4>
 8006d1a:	6823      	ldr	r3, [r4, #0]
 8006d1c:	6922      	ldr	r2, [r4, #16]
 8006d1e:	f003 0306 	and.w	r3, r3, #6
 8006d22:	2b04      	cmp	r3, #4
 8006d24:	bf02      	ittt	eq
 8006d26:	68e5      	ldreq	r5, [r4, #12]
 8006d28:	6833      	ldreq	r3, [r6, #0]
 8006d2a:	1aed      	subeq	r5, r5, r3
 8006d2c:	68a3      	ldr	r3, [r4, #8]
 8006d2e:	bf0c      	ite	eq
 8006d30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d34:	2500      	movne	r5, #0
 8006d36:	4293      	cmp	r3, r2
 8006d38:	bfc4      	itt	gt
 8006d3a:	1a9b      	subgt	r3, r3, r2
 8006d3c:	18ed      	addgt	r5, r5, r3
 8006d3e:	2600      	movs	r6, #0
 8006d40:	341a      	adds	r4, #26
 8006d42:	42b5      	cmp	r5, r6
 8006d44:	d11a      	bne.n	8006d7c <_printf_common+0xc8>
 8006d46:	2000      	movs	r0, #0
 8006d48:	e008      	b.n	8006d5c <_printf_common+0xa8>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	4652      	mov	r2, sl
 8006d4e:	4641      	mov	r1, r8
 8006d50:	4638      	mov	r0, r7
 8006d52:	47c8      	blx	r9
 8006d54:	3001      	adds	r0, #1
 8006d56:	d103      	bne.n	8006d60 <_printf_common+0xac>
 8006d58:	f04f 30ff 	mov.w	r0, #4294967295
 8006d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d60:	3501      	adds	r5, #1
 8006d62:	e7c6      	b.n	8006cf2 <_printf_common+0x3e>
 8006d64:	18e1      	adds	r1, r4, r3
 8006d66:	1c5a      	adds	r2, r3, #1
 8006d68:	2030      	movs	r0, #48	@ 0x30
 8006d6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d6e:	4422      	add	r2, r4
 8006d70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d78:	3302      	adds	r3, #2
 8006d7a:	e7c7      	b.n	8006d0c <_printf_common+0x58>
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	4622      	mov	r2, r4
 8006d80:	4641      	mov	r1, r8
 8006d82:	4638      	mov	r0, r7
 8006d84:	47c8      	blx	r9
 8006d86:	3001      	adds	r0, #1
 8006d88:	d0e6      	beq.n	8006d58 <_printf_common+0xa4>
 8006d8a:	3601      	adds	r6, #1
 8006d8c:	e7d9      	b.n	8006d42 <_printf_common+0x8e>
	...

08006d90 <_printf_i>:
 8006d90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d94:	7e0f      	ldrb	r7, [r1, #24]
 8006d96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d98:	2f78      	cmp	r7, #120	@ 0x78
 8006d9a:	4691      	mov	r9, r2
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	460c      	mov	r4, r1
 8006da0:	469a      	mov	sl, r3
 8006da2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006da6:	d807      	bhi.n	8006db8 <_printf_i+0x28>
 8006da8:	2f62      	cmp	r7, #98	@ 0x62
 8006daa:	d80a      	bhi.n	8006dc2 <_printf_i+0x32>
 8006dac:	2f00      	cmp	r7, #0
 8006dae:	f000 80d1 	beq.w	8006f54 <_printf_i+0x1c4>
 8006db2:	2f58      	cmp	r7, #88	@ 0x58
 8006db4:	f000 80b8 	beq.w	8006f28 <_printf_i+0x198>
 8006db8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dc0:	e03a      	b.n	8006e38 <_printf_i+0xa8>
 8006dc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dc6:	2b15      	cmp	r3, #21
 8006dc8:	d8f6      	bhi.n	8006db8 <_printf_i+0x28>
 8006dca:	a101      	add	r1, pc, #4	@ (adr r1, 8006dd0 <_printf_i+0x40>)
 8006dcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dd0:	08006e29 	.word	0x08006e29
 8006dd4:	08006e3d 	.word	0x08006e3d
 8006dd8:	08006db9 	.word	0x08006db9
 8006ddc:	08006db9 	.word	0x08006db9
 8006de0:	08006db9 	.word	0x08006db9
 8006de4:	08006db9 	.word	0x08006db9
 8006de8:	08006e3d 	.word	0x08006e3d
 8006dec:	08006db9 	.word	0x08006db9
 8006df0:	08006db9 	.word	0x08006db9
 8006df4:	08006db9 	.word	0x08006db9
 8006df8:	08006db9 	.word	0x08006db9
 8006dfc:	08006f3b 	.word	0x08006f3b
 8006e00:	08006e67 	.word	0x08006e67
 8006e04:	08006ef5 	.word	0x08006ef5
 8006e08:	08006db9 	.word	0x08006db9
 8006e0c:	08006db9 	.word	0x08006db9
 8006e10:	08006f5d 	.word	0x08006f5d
 8006e14:	08006db9 	.word	0x08006db9
 8006e18:	08006e67 	.word	0x08006e67
 8006e1c:	08006db9 	.word	0x08006db9
 8006e20:	08006db9 	.word	0x08006db9
 8006e24:	08006efd 	.word	0x08006efd
 8006e28:	6833      	ldr	r3, [r6, #0]
 8006e2a:	1d1a      	adds	r2, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	6032      	str	r2, [r6, #0]
 8006e30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e09c      	b.n	8006f76 <_printf_i+0x1e6>
 8006e3c:	6833      	ldr	r3, [r6, #0]
 8006e3e:	6820      	ldr	r0, [r4, #0]
 8006e40:	1d19      	adds	r1, r3, #4
 8006e42:	6031      	str	r1, [r6, #0]
 8006e44:	0606      	lsls	r6, r0, #24
 8006e46:	d501      	bpl.n	8006e4c <_printf_i+0xbc>
 8006e48:	681d      	ldr	r5, [r3, #0]
 8006e4a:	e003      	b.n	8006e54 <_printf_i+0xc4>
 8006e4c:	0645      	lsls	r5, r0, #25
 8006e4e:	d5fb      	bpl.n	8006e48 <_printf_i+0xb8>
 8006e50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	da03      	bge.n	8006e60 <_printf_i+0xd0>
 8006e58:	232d      	movs	r3, #45	@ 0x2d
 8006e5a:	426d      	negs	r5, r5
 8006e5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e60:	4858      	ldr	r0, [pc, #352]	@ (8006fc4 <_printf_i+0x234>)
 8006e62:	230a      	movs	r3, #10
 8006e64:	e011      	b.n	8006e8a <_printf_i+0xfa>
 8006e66:	6821      	ldr	r1, [r4, #0]
 8006e68:	6833      	ldr	r3, [r6, #0]
 8006e6a:	0608      	lsls	r0, r1, #24
 8006e6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e70:	d402      	bmi.n	8006e78 <_printf_i+0xe8>
 8006e72:	0649      	lsls	r1, r1, #25
 8006e74:	bf48      	it	mi
 8006e76:	b2ad      	uxthmi	r5, r5
 8006e78:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e7a:	4852      	ldr	r0, [pc, #328]	@ (8006fc4 <_printf_i+0x234>)
 8006e7c:	6033      	str	r3, [r6, #0]
 8006e7e:	bf14      	ite	ne
 8006e80:	230a      	movne	r3, #10
 8006e82:	2308      	moveq	r3, #8
 8006e84:	2100      	movs	r1, #0
 8006e86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e8a:	6866      	ldr	r6, [r4, #4]
 8006e8c:	60a6      	str	r6, [r4, #8]
 8006e8e:	2e00      	cmp	r6, #0
 8006e90:	db05      	blt.n	8006e9e <_printf_i+0x10e>
 8006e92:	6821      	ldr	r1, [r4, #0]
 8006e94:	432e      	orrs	r6, r5
 8006e96:	f021 0104 	bic.w	r1, r1, #4
 8006e9a:	6021      	str	r1, [r4, #0]
 8006e9c:	d04b      	beq.n	8006f36 <_printf_i+0x1a6>
 8006e9e:	4616      	mov	r6, r2
 8006ea0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ea4:	fb03 5711 	mls	r7, r3, r1, r5
 8006ea8:	5dc7      	ldrb	r7, [r0, r7]
 8006eaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006eae:	462f      	mov	r7, r5
 8006eb0:	42bb      	cmp	r3, r7
 8006eb2:	460d      	mov	r5, r1
 8006eb4:	d9f4      	bls.n	8006ea0 <_printf_i+0x110>
 8006eb6:	2b08      	cmp	r3, #8
 8006eb8:	d10b      	bne.n	8006ed2 <_printf_i+0x142>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	07df      	lsls	r7, r3, #31
 8006ebe:	d508      	bpl.n	8006ed2 <_printf_i+0x142>
 8006ec0:	6923      	ldr	r3, [r4, #16]
 8006ec2:	6861      	ldr	r1, [r4, #4]
 8006ec4:	4299      	cmp	r1, r3
 8006ec6:	bfde      	ittt	le
 8006ec8:	2330      	movle	r3, #48	@ 0x30
 8006eca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ece:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ed2:	1b92      	subs	r2, r2, r6
 8006ed4:	6122      	str	r2, [r4, #16]
 8006ed6:	f8cd a000 	str.w	sl, [sp]
 8006eda:	464b      	mov	r3, r9
 8006edc:	aa03      	add	r2, sp, #12
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4640      	mov	r0, r8
 8006ee2:	f7ff fee7 	bl	8006cb4 <_printf_common>
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d14a      	bne.n	8006f80 <_printf_i+0x1f0>
 8006eea:	f04f 30ff 	mov.w	r0, #4294967295
 8006eee:	b004      	add	sp, #16
 8006ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef4:	6823      	ldr	r3, [r4, #0]
 8006ef6:	f043 0320 	orr.w	r3, r3, #32
 8006efa:	6023      	str	r3, [r4, #0]
 8006efc:	4832      	ldr	r0, [pc, #200]	@ (8006fc8 <_printf_i+0x238>)
 8006efe:	2778      	movs	r7, #120	@ 0x78
 8006f00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f04:	6823      	ldr	r3, [r4, #0]
 8006f06:	6831      	ldr	r1, [r6, #0]
 8006f08:	061f      	lsls	r7, r3, #24
 8006f0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f0e:	d402      	bmi.n	8006f16 <_printf_i+0x186>
 8006f10:	065f      	lsls	r7, r3, #25
 8006f12:	bf48      	it	mi
 8006f14:	b2ad      	uxthmi	r5, r5
 8006f16:	6031      	str	r1, [r6, #0]
 8006f18:	07d9      	lsls	r1, r3, #31
 8006f1a:	bf44      	itt	mi
 8006f1c:	f043 0320 	orrmi.w	r3, r3, #32
 8006f20:	6023      	strmi	r3, [r4, #0]
 8006f22:	b11d      	cbz	r5, 8006f2c <_printf_i+0x19c>
 8006f24:	2310      	movs	r3, #16
 8006f26:	e7ad      	b.n	8006e84 <_printf_i+0xf4>
 8006f28:	4826      	ldr	r0, [pc, #152]	@ (8006fc4 <_printf_i+0x234>)
 8006f2a:	e7e9      	b.n	8006f00 <_printf_i+0x170>
 8006f2c:	6823      	ldr	r3, [r4, #0]
 8006f2e:	f023 0320 	bic.w	r3, r3, #32
 8006f32:	6023      	str	r3, [r4, #0]
 8006f34:	e7f6      	b.n	8006f24 <_printf_i+0x194>
 8006f36:	4616      	mov	r6, r2
 8006f38:	e7bd      	b.n	8006eb6 <_printf_i+0x126>
 8006f3a:	6833      	ldr	r3, [r6, #0]
 8006f3c:	6825      	ldr	r5, [r4, #0]
 8006f3e:	6961      	ldr	r1, [r4, #20]
 8006f40:	1d18      	adds	r0, r3, #4
 8006f42:	6030      	str	r0, [r6, #0]
 8006f44:	062e      	lsls	r6, r5, #24
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	d501      	bpl.n	8006f4e <_printf_i+0x1be>
 8006f4a:	6019      	str	r1, [r3, #0]
 8006f4c:	e002      	b.n	8006f54 <_printf_i+0x1c4>
 8006f4e:	0668      	lsls	r0, r5, #25
 8006f50:	d5fb      	bpl.n	8006f4a <_printf_i+0x1ba>
 8006f52:	8019      	strh	r1, [r3, #0]
 8006f54:	2300      	movs	r3, #0
 8006f56:	6123      	str	r3, [r4, #16]
 8006f58:	4616      	mov	r6, r2
 8006f5a:	e7bc      	b.n	8006ed6 <_printf_i+0x146>
 8006f5c:	6833      	ldr	r3, [r6, #0]
 8006f5e:	1d1a      	adds	r2, r3, #4
 8006f60:	6032      	str	r2, [r6, #0]
 8006f62:	681e      	ldr	r6, [r3, #0]
 8006f64:	6862      	ldr	r2, [r4, #4]
 8006f66:	2100      	movs	r1, #0
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f7f9 f939 	bl	80001e0 <memchr>
 8006f6e:	b108      	cbz	r0, 8006f74 <_printf_i+0x1e4>
 8006f70:	1b80      	subs	r0, r0, r6
 8006f72:	6060      	str	r0, [r4, #4]
 8006f74:	6863      	ldr	r3, [r4, #4]
 8006f76:	6123      	str	r3, [r4, #16]
 8006f78:	2300      	movs	r3, #0
 8006f7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f7e:	e7aa      	b.n	8006ed6 <_printf_i+0x146>
 8006f80:	6923      	ldr	r3, [r4, #16]
 8006f82:	4632      	mov	r2, r6
 8006f84:	4649      	mov	r1, r9
 8006f86:	4640      	mov	r0, r8
 8006f88:	47d0      	blx	sl
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d0ad      	beq.n	8006eea <_printf_i+0x15a>
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	079b      	lsls	r3, r3, #30
 8006f92:	d413      	bmi.n	8006fbc <_printf_i+0x22c>
 8006f94:	68e0      	ldr	r0, [r4, #12]
 8006f96:	9b03      	ldr	r3, [sp, #12]
 8006f98:	4298      	cmp	r0, r3
 8006f9a:	bfb8      	it	lt
 8006f9c:	4618      	movlt	r0, r3
 8006f9e:	e7a6      	b.n	8006eee <_printf_i+0x15e>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4632      	mov	r2, r6
 8006fa4:	4649      	mov	r1, r9
 8006fa6:	4640      	mov	r0, r8
 8006fa8:	47d0      	blx	sl
 8006faa:	3001      	adds	r0, #1
 8006fac:	d09d      	beq.n	8006eea <_printf_i+0x15a>
 8006fae:	3501      	adds	r5, #1
 8006fb0:	68e3      	ldr	r3, [r4, #12]
 8006fb2:	9903      	ldr	r1, [sp, #12]
 8006fb4:	1a5b      	subs	r3, r3, r1
 8006fb6:	42ab      	cmp	r3, r5
 8006fb8:	dcf2      	bgt.n	8006fa0 <_printf_i+0x210>
 8006fba:	e7eb      	b.n	8006f94 <_printf_i+0x204>
 8006fbc:	2500      	movs	r5, #0
 8006fbe:	f104 0619 	add.w	r6, r4, #25
 8006fc2:	e7f5      	b.n	8006fb0 <_printf_i+0x220>
 8006fc4:	0800b4ea 	.word	0x0800b4ea
 8006fc8:	0800b4fb 	.word	0x0800b4fb

08006fcc <std>:
 8006fcc:	2300      	movs	r3, #0
 8006fce:	b510      	push	{r4, lr}
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	e9c0 3300 	strd	r3, r3, [r0]
 8006fd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fda:	6083      	str	r3, [r0, #8]
 8006fdc:	8181      	strh	r1, [r0, #12]
 8006fde:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fe0:	81c2      	strh	r2, [r0, #14]
 8006fe2:	6183      	str	r3, [r0, #24]
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	2208      	movs	r2, #8
 8006fe8:	305c      	adds	r0, #92	@ 0x5c
 8006fea:	f000 f916 	bl	800721a <memset>
 8006fee:	4b0d      	ldr	r3, [pc, #52]	@ (8007024 <std+0x58>)
 8006ff0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8007028 <std+0x5c>)
 8006ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800702c <std+0x60>)
 8006ff8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8007030 <std+0x64>)
 8006ffc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8007034 <std+0x68>)
 8007000:	6224      	str	r4, [r4, #32]
 8007002:	429c      	cmp	r4, r3
 8007004:	d006      	beq.n	8007014 <std+0x48>
 8007006:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800700a:	4294      	cmp	r4, r2
 800700c:	d002      	beq.n	8007014 <std+0x48>
 800700e:	33d0      	adds	r3, #208	@ 0xd0
 8007010:	429c      	cmp	r4, r3
 8007012:	d105      	bne.n	8007020 <std+0x54>
 8007014:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800701c:	f000 b97a 	b.w	8007314 <__retarget_lock_init_recursive>
 8007020:	bd10      	pop	{r4, pc}
 8007022:	bf00      	nop
 8007024:	08007195 	.word	0x08007195
 8007028:	080071b7 	.word	0x080071b7
 800702c:	080071ef 	.word	0x080071ef
 8007030:	08007213 	.word	0x08007213
 8007034:	20000878 	.word	0x20000878

08007038 <stdio_exit_handler>:
 8007038:	4a02      	ldr	r2, [pc, #8]	@ (8007044 <stdio_exit_handler+0xc>)
 800703a:	4903      	ldr	r1, [pc, #12]	@ (8007048 <stdio_exit_handler+0x10>)
 800703c:	4803      	ldr	r0, [pc, #12]	@ (800704c <stdio_exit_handler+0x14>)
 800703e:	f000 b869 	b.w	8007114 <_fwalk_sglue>
 8007042:	bf00      	nop
 8007044:	2000000c 	.word	0x2000000c
 8007048:	08008c95 	.word	0x08008c95
 800704c:	2000001c 	.word	0x2000001c

08007050 <cleanup_stdio>:
 8007050:	6841      	ldr	r1, [r0, #4]
 8007052:	4b0c      	ldr	r3, [pc, #48]	@ (8007084 <cleanup_stdio+0x34>)
 8007054:	4299      	cmp	r1, r3
 8007056:	b510      	push	{r4, lr}
 8007058:	4604      	mov	r4, r0
 800705a:	d001      	beq.n	8007060 <cleanup_stdio+0x10>
 800705c:	f001 fe1a 	bl	8008c94 <_fflush_r>
 8007060:	68a1      	ldr	r1, [r4, #8]
 8007062:	4b09      	ldr	r3, [pc, #36]	@ (8007088 <cleanup_stdio+0x38>)
 8007064:	4299      	cmp	r1, r3
 8007066:	d002      	beq.n	800706e <cleanup_stdio+0x1e>
 8007068:	4620      	mov	r0, r4
 800706a:	f001 fe13 	bl	8008c94 <_fflush_r>
 800706e:	68e1      	ldr	r1, [r4, #12]
 8007070:	4b06      	ldr	r3, [pc, #24]	@ (800708c <cleanup_stdio+0x3c>)
 8007072:	4299      	cmp	r1, r3
 8007074:	d004      	beq.n	8007080 <cleanup_stdio+0x30>
 8007076:	4620      	mov	r0, r4
 8007078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800707c:	f001 be0a 	b.w	8008c94 <_fflush_r>
 8007080:	bd10      	pop	{r4, pc}
 8007082:	bf00      	nop
 8007084:	20000878 	.word	0x20000878
 8007088:	200008e0 	.word	0x200008e0
 800708c:	20000948 	.word	0x20000948

08007090 <global_stdio_init.part.0>:
 8007090:	b510      	push	{r4, lr}
 8007092:	4b0b      	ldr	r3, [pc, #44]	@ (80070c0 <global_stdio_init.part.0+0x30>)
 8007094:	4c0b      	ldr	r4, [pc, #44]	@ (80070c4 <global_stdio_init.part.0+0x34>)
 8007096:	4a0c      	ldr	r2, [pc, #48]	@ (80070c8 <global_stdio_init.part.0+0x38>)
 8007098:	601a      	str	r2, [r3, #0]
 800709a:	4620      	mov	r0, r4
 800709c:	2200      	movs	r2, #0
 800709e:	2104      	movs	r1, #4
 80070a0:	f7ff ff94 	bl	8006fcc <std>
 80070a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80070a8:	2201      	movs	r2, #1
 80070aa:	2109      	movs	r1, #9
 80070ac:	f7ff ff8e 	bl	8006fcc <std>
 80070b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80070b4:	2202      	movs	r2, #2
 80070b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ba:	2112      	movs	r1, #18
 80070bc:	f7ff bf86 	b.w	8006fcc <std>
 80070c0:	200009b0 	.word	0x200009b0
 80070c4:	20000878 	.word	0x20000878
 80070c8:	08007039 	.word	0x08007039

080070cc <__sfp_lock_acquire>:
 80070cc:	4801      	ldr	r0, [pc, #4]	@ (80070d4 <__sfp_lock_acquire+0x8>)
 80070ce:	f000 b922 	b.w	8007316 <__retarget_lock_acquire_recursive>
 80070d2:	bf00      	nop
 80070d4:	200009b9 	.word	0x200009b9

080070d8 <__sfp_lock_release>:
 80070d8:	4801      	ldr	r0, [pc, #4]	@ (80070e0 <__sfp_lock_release+0x8>)
 80070da:	f000 b91d 	b.w	8007318 <__retarget_lock_release_recursive>
 80070de:	bf00      	nop
 80070e0:	200009b9 	.word	0x200009b9

080070e4 <__sinit>:
 80070e4:	b510      	push	{r4, lr}
 80070e6:	4604      	mov	r4, r0
 80070e8:	f7ff fff0 	bl	80070cc <__sfp_lock_acquire>
 80070ec:	6a23      	ldr	r3, [r4, #32]
 80070ee:	b11b      	cbz	r3, 80070f8 <__sinit+0x14>
 80070f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f4:	f7ff bff0 	b.w	80070d8 <__sfp_lock_release>
 80070f8:	4b04      	ldr	r3, [pc, #16]	@ (800710c <__sinit+0x28>)
 80070fa:	6223      	str	r3, [r4, #32]
 80070fc:	4b04      	ldr	r3, [pc, #16]	@ (8007110 <__sinit+0x2c>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1f5      	bne.n	80070f0 <__sinit+0xc>
 8007104:	f7ff ffc4 	bl	8007090 <global_stdio_init.part.0>
 8007108:	e7f2      	b.n	80070f0 <__sinit+0xc>
 800710a:	bf00      	nop
 800710c:	08007051 	.word	0x08007051
 8007110:	200009b0 	.word	0x200009b0

08007114 <_fwalk_sglue>:
 8007114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007118:	4607      	mov	r7, r0
 800711a:	4688      	mov	r8, r1
 800711c:	4614      	mov	r4, r2
 800711e:	2600      	movs	r6, #0
 8007120:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007124:	f1b9 0901 	subs.w	r9, r9, #1
 8007128:	d505      	bpl.n	8007136 <_fwalk_sglue+0x22>
 800712a:	6824      	ldr	r4, [r4, #0]
 800712c:	2c00      	cmp	r4, #0
 800712e:	d1f7      	bne.n	8007120 <_fwalk_sglue+0xc>
 8007130:	4630      	mov	r0, r6
 8007132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007136:	89ab      	ldrh	r3, [r5, #12]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d907      	bls.n	800714c <_fwalk_sglue+0x38>
 800713c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007140:	3301      	adds	r3, #1
 8007142:	d003      	beq.n	800714c <_fwalk_sglue+0x38>
 8007144:	4629      	mov	r1, r5
 8007146:	4638      	mov	r0, r7
 8007148:	47c0      	blx	r8
 800714a:	4306      	orrs	r6, r0
 800714c:	3568      	adds	r5, #104	@ 0x68
 800714e:	e7e9      	b.n	8007124 <_fwalk_sglue+0x10>

08007150 <siprintf>:
 8007150:	b40e      	push	{r1, r2, r3}
 8007152:	b510      	push	{r4, lr}
 8007154:	b09d      	sub	sp, #116	@ 0x74
 8007156:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007158:	9002      	str	r0, [sp, #8]
 800715a:	9006      	str	r0, [sp, #24]
 800715c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007160:	480a      	ldr	r0, [pc, #40]	@ (800718c <siprintf+0x3c>)
 8007162:	9107      	str	r1, [sp, #28]
 8007164:	9104      	str	r1, [sp, #16]
 8007166:	490a      	ldr	r1, [pc, #40]	@ (8007190 <siprintf+0x40>)
 8007168:	f853 2b04 	ldr.w	r2, [r3], #4
 800716c:	9105      	str	r1, [sp, #20]
 800716e:	2400      	movs	r4, #0
 8007170:	a902      	add	r1, sp, #8
 8007172:	6800      	ldr	r0, [r0, #0]
 8007174:	9301      	str	r3, [sp, #4]
 8007176:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007178:	f001 fc0c 	bl	8008994 <_svfiprintf_r>
 800717c:	9b02      	ldr	r3, [sp, #8]
 800717e:	701c      	strb	r4, [r3, #0]
 8007180:	b01d      	add	sp, #116	@ 0x74
 8007182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007186:	b003      	add	sp, #12
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	20000018 	.word	0x20000018
 8007190:	ffff0208 	.word	0xffff0208

08007194 <__sread>:
 8007194:	b510      	push	{r4, lr}
 8007196:	460c      	mov	r4, r1
 8007198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719c:	f000 f86c 	bl	8007278 <_read_r>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	bfab      	itete	ge
 80071a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80071a6:	89a3      	ldrhlt	r3, [r4, #12]
 80071a8:	181b      	addge	r3, r3, r0
 80071aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80071ae:	bfac      	ite	ge
 80071b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80071b2:	81a3      	strhlt	r3, [r4, #12]
 80071b4:	bd10      	pop	{r4, pc}

080071b6 <__swrite>:
 80071b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ba:	461f      	mov	r7, r3
 80071bc:	898b      	ldrh	r3, [r1, #12]
 80071be:	05db      	lsls	r3, r3, #23
 80071c0:	4605      	mov	r5, r0
 80071c2:	460c      	mov	r4, r1
 80071c4:	4616      	mov	r6, r2
 80071c6:	d505      	bpl.n	80071d4 <__swrite+0x1e>
 80071c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071cc:	2302      	movs	r3, #2
 80071ce:	2200      	movs	r2, #0
 80071d0:	f000 f840 	bl	8007254 <_lseek_r>
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071de:	81a3      	strh	r3, [r4, #12]
 80071e0:	4632      	mov	r2, r6
 80071e2:	463b      	mov	r3, r7
 80071e4:	4628      	mov	r0, r5
 80071e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ea:	f000 b857 	b.w	800729c <_write_r>

080071ee <__sseek>:
 80071ee:	b510      	push	{r4, lr}
 80071f0:	460c      	mov	r4, r1
 80071f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f6:	f000 f82d 	bl	8007254 <_lseek_r>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	bf15      	itete	ne
 8007200:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007202:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007206:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800720a:	81a3      	strheq	r3, [r4, #12]
 800720c:	bf18      	it	ne
 800720e:	81a3      	strhne	r3, [r4, #12]
 8007210:	bd10      	pop	{r4, pc}

08007212 <__sclose>:
 8007212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007216:	f000 b80d 	b.w	8007234 <_close_r>

0800721a <memset>:
 800721a:	4402      	add	r2, r0
 800721c:	4603      	mov	r3, r0
 800721e:	4293      	cmp	r3, r2
 8007220:	d100      	bne.n	8007224 <memset+0xa>
 8007222:	4770      	bx	lr
 8007224:	f803 1b01 	strb.w	r1, [r3], #1
 8007228:	e7f9      	b.n	800721e <memset+0x4>
	...

0800722c <_localeconv_r>:
 800722c:	4800      	ldr	r0, [pc, #0]	@ (8007230 <_localeconv_r+0x4>)
 800722e:	4770      	bx	lr
 8007230:	20000158 	.word	0x20000158

08007234 <_close_r>:
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	4d06      	ldr	r5, [pc, #24]	@ (8007250 <_close_r+0x1c>)
 8007238:	2300      	movs	r3, #0
 800723a:	4604      	mov	r4, r0
 800723c:	4608      	mov	r0, r1
 800723e:	602b      	str	r3, [r5, #0]
 8007240:	f7fa ff34 	bl	80020ac <_close>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d102      	bne.n	800724e <_close_r+0x1a>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	b103      	cbz	r3, 800724e <_close_r+0x1a>
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	bd38      	pop	{r3, r4, r5, pc}
 8007250:	200009b4 	.word	0x200009b4

08007254 <_lseek_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d07      	ldr	r5, [pc, #28]	@ (8007274 <_lseek_r+0x20>)
 8007258:	4604      	mov	r4, r0
 800725a:	4608      	mov	r0, r1
 800725c:	4611      	mov	r1, r2
 800725e:	2200      	movs	r2, #0
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	461a      	mov	r2, r3
 8007264:	f7fa ff49 	bl	80020fa <_lseek>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_lseek_r+0x1e>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_lseek_r+0x1e>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	200009b4 	.word	0x200009b4

08007278 <_read_r>:
 8007278:	b538      	push	{r3, r4, r5, lr}
 800727a:	4d07      	ldr	r5, [pc, #28]	@ (8007298 <_read_r+0x20>)
 800727c:	4604      	mov	r4, r0
 800727e:	4608      	mov	r0, r1
 8007280:	4611      	mov	r1, r2
 8007282:	2200      	movs	r2, #0
 8007284:	602a      	str	r2, [r5, #0]
 8007286:	461a      	mov	r2, r3
 8007288:	f7fa fed7 	bl	800203a <_read>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	d102      	bne.n	8007296 <_read_r+0x1e>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	b103      	cbz	r3, 8007296 <_read_r+0x1e>
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	bd38      	pop	{r3, r4, r5, pc}
 8007298:	200009b4 	.word	0x200009b4

0800729c <_write_r>:
 800729c:	b538      	push	{r3, r4, r5, lr}
 800729e:	4d07      	ldr	r5, [pc, #28]	@ (80072bc <_write_r+0x20>)
 80072a0:	4604      	mov	r4, r0
 80072a2:	4608      	mov	r0, r1
 80072a4:	4611      	mov	r1, r2
 80072a6:	2200      	movs	r2, #0
 80072a8:	602a      	str	r2, [r5, #0]
 80072aa:	461a      	mov	r2, r3
 80072ac:	f7fa fee2 	bl	8002074 <_write>
 80072b0:	1c43      	adds	r3, r0, #1
 80072b2:	d102      	bne.n	80072ba <_write_r+0x1e>
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	b103      	cbz	r3, 80072ba <_write_r+0x1e>
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	bd38      	pop	{r3, r4, r5, pc}
 80072bc:	200009b4 	.word	0x200009b4

080072c0 <__errno>:
 80072c0:	4b01      	ldr	r3, [pc, #4]	@ (80072c8 <__errno+0x8>)
 80072c2:	6818      	ldr	r0, [r3, #0]
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	20000018 	.word	0x20000018

080072cc <__libc_init_array>:
 80072cc:	b570      	push	{r4, r5, r6, lr}
 80072ce:	4d0d      	ldr	r5, [pc, #52]	@ (8007304 <__libc_init_array+0x38>)
 80072d0:	4c0d      	ldr	r4, [pc, #52]	@ (8007308 <__libc_init_array+0x3c>)
 80072d2:	1b64      	subs	r4, r4, r5
 80072d4:	10a4      	asrs	r4, r4, #2
 80072d6:	2600      	movs	r6, #0
 80072d8:	42a6      	cmp	r6, r4
 80072da:	d109      	bne.n	80072f0 <__libc_init_array+0x24>
 80072dc:	4d0b      	ldr	r5, [pc, #44]	@ (800730c <__libc_init_array+0x40>)
 80072de:	4c0c      	ldr	r4, [pc, #48]	@ (8007310 <__libc_init_array+0x44>)
 80072e0:	f002 f868 	bl	80093b4 <_init>
 80072e4:	1b64      	subs	r4, r4, r5
 80072e6:	10a4      	asrs	r4, r4, #2
 80072e8:	2600      	movs	r6, #0
 80072ea:	42a6      	cmp	r6, r4
 80072ec:	d105      	bne.n	80072fa <__libc_init_array+0x2e>
 80072ee:	bd70      	pop	{r4, r5, r6, pc}
 80072f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80072f4:	4798      	blx	r3
 80072f6:	3601      	adds	r6, #1
 80072f8:	e7ee      	b.n	80072d8 <__libc_init_array+0xc>
 80072fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80072fe:	4798      	blx	r3
 8007300:	3601      	adds	r6, #1
 8007302:	e7f2      	b.n	80072ea <__libc_init_array+0x1e>
 8007304:	0800b854 	.word	0x0800b854
 8007308:	0800b854 	.word	0x0800b854
 800730c:	0800b854 	.word	0x0800b854
 8007310:	0800b858 	.word	0x0800b858

08007314 <__retarget_lock_init_recursive>:
 8007314:	4770      	bx	lr

08007316 <__retarget_lock_acquire_recursive>:
 8007316:	4770      	bx	lr

08007318 <__retarget_lock_release_recursive>:
 8007318:	4770      	bx	lr

0800731a <memcpy>:
 800731a:	440a      	add	r2, r1
 800731c:	4291      	cmp	r1, r2
 800731e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007322:	d100      	bne.n	8007326 <memcpy+0xc>
 8007324:	4770      	bx	lr
 8007326:	b510      	push	{r4, lr}
 8007328:	f811 4b01 	ldrb.w	r4, [r1], #1
 800732c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007330:	4291      	cmp	r1, r2
 8007332:	d1f9      	bne.n	8007328 <memcpy+0xe>
 8007334:	bd10      	pop	{r4, pc}

08007336 <quorem>:
 8007336:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733a:	6903      	ldr	r3, [r0, #16]
 800733c:	690c      	ldr	r4, [r1, #16]
 800733e:	42a3      	cmp	r3, r4
 8007340:	4607      	mov	r7, r0
 8007342:	db7e      	blt.n	8007442 <quorem+0x10c>
 8007344:	3c01      	subs	r4, #1
 8007346:	f101 0814 	add.w	r8, r1, #20
 800734a:	00a3      	lsls	r3, r4, #2
 800734c:	f100 0514 	add.w	r5, r0, #20
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800735c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007360:	3301      	adds	r3, #1
 8007362:	429a      	cmp	r2, r3
 8007364:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007368:	fbb2 f6f3 	udiv	r6, r2, r3
 800736c:	d32e      	bcc.n	80073cc <quorem+0x96>
 800736e:	f04f 0a00 	mov.w	sl, #0
 8007372:	46c4      	mov	ip, r8
 8007374:	46ae      	mov	lr, r5
 8007376:	46d3      	mov	fp, sl
 8007378:	f85c 3b04 	ldr.w	r3, [ip], #4
 800737c:	b298      	uxth	r0, r3
 800737e:	fb06 a000 	mla	r0, r6, r0, sl
 8007382:	0c02      	lsrs	r2, r0, #16
 8007384:	0c1b      	lsrs	r3, r3, #16
 8007386:	fb06 2303 	mla	r3, r6, r3, r2
 800738a:	f8de 2000 	ldr.w	r2, [lr]
 800738e:	b280      	uxth	r0, r0
 8007390:	b292      	uxth	r2, r2
 8007392:	1a12      	subs	r2, r2, r0
 8007394:	445a      	add	r2, fp
 8007396:	f8de 0000 	ldr.w	r0, [lr]
 800739a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800739e:	b29b      	uxth	r3, r3
 80073a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80073a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80073a8:	b292      	uxth	r2, r2
 80073aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80073ae:	45e1      	cmp	r9, ip
 80073b0:	f84e 2b04 	str.w	r2, [lr], #4
 80073b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80073b8:	d2de      	bcs.n	8007378 <quorem+0x42>
 80073ba:	9b00      	ldr	r3, [sp, #0]
 80073bc:	58eb      	ldr	r3, [r5, r3]
 80073be:	b92b      	cbnz	r3, 80073cc <quorem+0x96>
 80073c0:	9b01      	ldr	r3, [sp, #4]
 80073c2:	3b04      	subs	r3, #4
 80073c4:	429d      	cmp	r5, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	d32f      	bcc.n	800742a <quorem+0xf4>
 80073ca:	613c      	str	r4, [r7, #16]
 80073cc:	4638      	mov	r0, r7
 80073ce:	f001 f97d 	bl	80086cc <__mcmp>
 80073d2:	2800      	cmp	r0, #0
 80073d4:	db25      	blt.n	8007422 <quorem+0xec>
 80073d6:	4629      	mov	r1, r5
 80073d8:	2000      	movs	r0, #0
 80073da:	f858 2b04 	ldr.w	r2, [r8], #4
 80073de:	f8d1 c000 	ldr.w	ip, [r1]
 80073e2:	fa1f fe82 	uxth.w	lr, r2
 80073e6:	fa1f f38c 	uxth.w	r3, ip
 80073ea:	eba3 030e 	sub.w	r3, r3, lr
 80073ee:	4403      	add	r3, r0
 80073f0:	0c12      	lsrs	r2, r2, #16
 80073f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007400:	45c1      	cmp	r9, r8
 8007402:	f841 3b04 	str.w	r3, [r1], #4
 8007406:	ea4f 4022 	mov.w	r0, r2, asr #16
 800740a:	d2e6      	bcs.n	80073da <quorem+0xa4>
 800740c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007410:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007414:	b922      	cbnz	r2, 8007420 <quorem+0xea>
 8007416:	3b04      	subs	r3, #4
 8007418:	429d      	cmp	r5, r3
 800741a:	461a      	mov	r2, r3
 800741c:	d30b      	bcc.n	8007436 <quorem+0x100>
 800741e:	613c      	str	r4, [r7, #16]
 8007420:	3601      	adds	r6, #1
 8007422:	4630      	mov	r0, r6
 8007424:	b003      	add	sp, #12
 8007426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800742a:	6812      	ldr	r2, [r2, #0]
 800742c:	3b04      	subs	r3, #4
 800742e:	2a00      	cmp	r2, #0
 8007430:	d1cb      	bne.n	80073ca <quorem+0x94>
 8007432:	3c01      	subs	r4, #1
 8007434:	e7c6      	b.n	80073c4 <quorem+0x8e>
 8007436:	6812      	ldr	r2, [r2, #0]
 8007438:	3b04      	subs	r3, #4
 800743a:	2a00      	cmp	r2, #0
 800743c:	d1ef      	bne.n	800741e <quorem+0xe8>
 800743e:	3c01      	subs	r4, #1
 8007440:	e7ea      	b.n	8007418 <quorem+0xe2>
 8007442:	2000      	movs	r0, #0
 8007444:	e7ee      	b.n	8007424 <quorem+0xee>
	...

08007448 <_dtoa_r>:
 8007448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744c:	69c7      	ldr	r7, [r0, #28]
 800744e:	b097      	sub	sp, #92	@ 0x5c
 8007450:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007454:	ec55 4b10 	vmov	r4, r5, d0
 8007458:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800745a:	9107      	str	r1, [sp, #28]
 800745c:	4681      	mov	r9, r0
 800745e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007460:	9311      	str	r3, [sp, #68]	@ 0x44
 8007462:	b97f      	cbnz	r7, 8007484 <_dtoa_r+0x3c>
 8007464:	2010      	movs	r0, #16
 8007466:	f000 fe09 	bl	800807c <malloc>
 800746a:	4602      	mov	r2, r0
 800746c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007470:	b920      	cbnz	r0, 800747c <_dtoa_r+0x34>
 8007472:	4ba9      	ldr	r3, [pc, #676]	@ (8007718 <_dtoa_r+0x2d0>)
 8007474:	21ef      	movs	r1, #239	@ 0xef
 8007476:	48a9      	ldr	r0, [pc, #676]	@ (800771c <_dtoa_r+0x2d4>)
 8007478:	f001 fc5e 	bl	8008d38 <__assert_func>
 800747c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007480:	6007      	str	r7, [r0, #0]
 8007482:	60c7      	str	r7, [r0, #12]
 8007484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007488:	6819      	ldr	r1, [r3, #0]
 800748a:	b159      	cbz	r1, 80074a4 <_dtoa_r+0x5c>
 800748c:	685a      	ldr	r2, [r3, #4]
 800748e:	604a      	str	r2, [r1, #4]
 8007490:	2301      	movs	r3, #1
 8007492:	4093      	lsls	r3, r2
 8007494:	608b      	str	r3, [r1, #8]
 8007496:	4648      	mov	r0, r9
 8007498:	f000 fee6 	bl	8008268 <_Bfree>
 800749c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	1e2b      	subs	r3, r5, #0
 80074a6:	bfb9      	ittee	lt
 80074a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80074ac:	9305      	strlt	r3, [sp, #20]
 80074ae:	2300      	movge	r3, #0
 80074b0:	6033      	strge	r3, [r6, #0]
 80074b2:	9f05      	ldr	r7, [sp, #20]
 80074b4:	4b9a      	ldr	r3, [pc, #616]	@ (8007720 <_dtoa_r+0x2d8>)
 80074b6:	bfbc      	itt	lt
 80074b8:	2201      	movlt	r2, #1
 80074ba:	6032      	strlt	r2, [r6, #0]
 80074bc:	43bb      	bics	r3, r7
 80074be:	d112      	bne.n	80074e6 <_dtoa_r+0x9e>
 80074c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80074c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80074c6:	6013      	str	r3, [r2, #0]
 80074c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074cc:	4323      	orrs	r3, r4
 80074ce:	f000 855a 	beq.w	8007f86 <_dtoa_r+0xb3e>
 80074d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007734 <_dtoa_r+0x2ec>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 855c 	beq.w	8007f96 <_dtoa_r+0xb4e>
 80074de:	f10a 0303 	add.w	r3, sl, #3
 80074e2:	f000 bd56 	b.w	8007f92 <_dtoa_r+0xb4a>
 80074e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80074ea:	2200      	movs	r2, #0
 80074ec:	ec51 0b17 	vmov	r0, r1, d7
 80074f0:	2300      	movs	r3, #0
 80074f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80074f6:	f7f9 faef 	bl	8000ad8 <__aeabi_dcmpeq>
 80074fa:	4680      	mov	r8, r0
 80074fc:	b158      	cbz	r0, 8007516 <_dtoa_r+0xce>
 80074fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007500:	2301      	movs	r3, #1
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007506:	b113      	cbz	r3, 800750e <_dtoa_r+0xc6>
 8007508:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800750a:	4b86      	ldr	r3, [pc, #536]	@ (8007724 <_dtoa_r+0x2dc>)
 800750c:	6013      	str	r3, [r2, #0]
 800750e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007738 <_dtoa_r+0x2f0>
 8007512:	f000 bd40 	b.w	8007f96 <_dtoa_r+0xb4e>
 8007516:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800751a:	aa14      	add	r2, sp, #80	@ 0x50
 800751c:	a915      	add	r1, sp, #84	@ 0x54
 800751e:	4648      	mov	r0, r9
 8007520:	f001 f984 	bl	800882c <__d2b>
 8007524:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007528:	9002      	str	r0, [sp, #8]
 800752a:	2e00      	cmp	r6, #0
 800752c:	d078      	beq.n	8007620 <_dtoa_r+0x1d8>
 800752e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007530:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007538:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800753c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007540:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007544:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007548:	4619      	mov	r1, r3
 800754a:	2200      	movs	r2, #0
 800754c:	4b76      	ldr	r3, [pc, #472]	@ (8007728 <_dtoa_r+0x2e0>)
 800754e:	f7f8 fea3 	bl	8000298 <__aeabi_dsub>
 8007552:	a36b      	add	r3, pc, #428	@ (adr r3, 8007700 <_dtoa_r+0x2b8>)
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	f7f9 f856 	bl	8000608 <__aeabi_dmul>
 800755c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007708 <_dtoa_r+0x2c0>)
 800755e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007562:	f7f8 fe9b 	bl	800029c <__adddf3>
 8007566:	4604      	mov	r4, r0
 8007568:	4630      	mov	r0, r6
 800756a:	460d      	mov	r5, r1
 800756c:	f7f8 ffe2 	bl	8000534 <__aeabi_i2d>
 8007570:	a367      	add	r3, pc, #412	@ (adr r3, 8007710 <_dtoa_r+0x2c8>)
 8007572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007576:	f7f9 f847 	bl	8000608 <__aeabi_dmul>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	4620      	mov	r0, r4
 8007580:	4629      	mov	r1, r5
 8007582:	f7f8 fe8b 	bl	800029c <__adddf3>
 8007586:	4604      	mov	r4, r0
 8007588:	460d      	mov	r5, r1
 800758a:	f7f9 faed 	bl	8000b68 <__aeabi_d2iz>
 800758e:	2200      	movs	r2, #0
 8007590:	4607      	mov	r7, r0
 8007592:	2300      	movs	r3, #0
 8007594:	4620      	mov	r0, r4
 8007596:	4629      	mov	r1, r5
 8007598:	f7f9 faa8 	bl	8000aec <__aeabi_dcmplt>
 800759c:	b140      	cbz	r0, 80075b0 <_dtoa_r+0x168>
 800759e:	4638      	mov	r0, r7
 80075a0:	f7f8 ffc8 	bl	8000534 <__aeabi_i2d>
 80075a4:	4622      	mov	r2, r4
 80075a6:	462b      	mov	r3, r5
 80075a8:	f7f9 fa96 	bl	8000ad8 <__aeabi_dcmpeq>
 80075ac:	b900      	cbnz	r0, 80075b0 <_dtoa_r+0x168>
 80075ae:	3f01      	subs	r7, #1
 80075b0:	2f16      	cmp	r7, #22
 80075b2:	d852      	bhi.n	800765a <_dtoa_r+0x212>
 80075b4:	4b5d      	ldr	r3, [pc, #372]	@ (800772c <_dtoa_r+0x2e4>)
 80075b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075c2:	f7f9 fa93 	bl	8000aec <__aeabi_dcmplt>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	d049      	beq.n	800765e <_dtoa_r+0x216>
 80075ca:	3f01      	subs	r7, #1
 80075cc:	2300      	movs	r3, #0
 80075ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80075d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075d2:	1b9b      	subs	r3, r3, r6
 80075d4:	1e5a      	subs	r2, r3, #1
 80075d6:	bf45      	ittet	mi
 80075d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80075dc:	9300      	strmi	r3, [sp, #0]
 80075de:	2300      	movpl	r3, #0
 80075e0:	2300      	movmi	r3, #0
 80075e2:	9206      	str	r2, [sp, #24]
 80075e4:	bf54      	ite	pl
 80075e6:	9300      	strpl	r3, [sp, #0]
 80075e8:	9306      	strmi	r3, [sp, #24]
 80075ea:	2f00      	cmp	r7, #0
 80075ec:	db39      	blt.n	8007662 <_dtoa_r+0x21a>
 80075ee:	9b06      	ldr	r3, [sp, #24]
 80075f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80075f2:	443b      	add	r3, r7
 80075f4:	9306      	str	r3, [sp, #24]
 80075f6:	2300      	movs	r3, #0
 80075f8:	9308      	str	r3, [sp, #32]
 80075fa:	9b07      	ldr	r3, [sp, #28]
 80075fc:	2b09      	cmp	r3, #9
 80075fe:	d863      	bhi.n	80076c8 <_dtoa_r+0x280>
 8007600:	2b05      	cmp	r3, #5
 8007602:	bfc4      	itt	gt
 8007604:	3b04      	subgt	r3, #4
 8007606:	9307      	strgt	r3, [sp, #28]
 8007608:	9b07      	ldr	r3, [sp, #28]
 800760a:	f1a3 0302 	sub.w	r3, r3, #2
 800760e:	bfcc      	ite	gt
 8007610:	2400      	movgt	r4, #0
 8007612:	2401      	movle	r4, #1
 8007614:	2b03      	cmp	r3, #3
 8007616:	d863      	bhi.n	80076e0 <_dtoa_r+0x298>
 8007618:	e8df f003 	tbb	[pc, r3]
 800761c:	2b375452 	.word	0x2b375452
 8007620:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007624:	441e      	add	r6, r3
 8007626:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800762a:	2b20      	cmp	r3, #32
 800762c:	bfc1      	itttt	gt
 800762e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007632:	409f      	lslgt	r7, r3
 8007634:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007638:	fa24 f303 	lsrgt.w	r3, r4, r3
 800763c:	bfd6      	itet	le
 800763e:	f1c3 0320 	rsble	r3, r3, #32
 8007642:	ea47 0003 	orrgt.w	r0, r7, r3
 8007646:	fa04 f003 	lslle.w	r0, r4, r3
 800764a:	f7f8 ff63 	bl	8000514 <__aeabi_ui2d>
 800764e:	2201      	movs	r2, #1
 8007650:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007654:	3e01      	subs	r6, #1
 8007656:	9212      	str	r2, [sp, #72]	@ 0x48
 8007658:	e776      	b.n	8007548 <_dtoa_r+0x100>
 800765a:	2301      	movs	r3, #1
 800765c:	e7b7      	b.n	80075ce <_dtoa_r+0x186>
 800765e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007660:	e7b6      	b.n	80075d0 <_dtoa_r+0x188>
 8007662:	9b00      	ldr	r3, [sp, #0]
 8007664:	1bdb      	subs	r3, r3, r7
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	427b      	negs	r3, r7
 800766a:	9308      	str	r3, [sp, #32]
 800766c:	2300      	movs	r3, #0
 800766e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007670:	e7c3      	b.n	80075fa <_dtoa_r+0x1b2>
 8007672:	2301      	movs	r3, #1
 8007674:	9309      	str	r3, [sp, #36]	@ 0x24
 8007676:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007678:	eb07 0b03 	add.w	fp, r7, r3
 800767c:	f10b 0301 	add.w	r3, fp, #1
 8007680:	2b01      	cmp	r3, #1
 8007682:	9303      	str	r3, [sp, #12]
 8007684:	bfb8      	it	lt
 8007686:	2301      	movlt	r3, #1
 8007688:	e006      	b.n	8007698 <_dtoa_r+0x250>
 800768a:	2301      	movs	r3, #1
 800768c:	9309      	str	r3, [sp, #36]	@ 0x24
 800768e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007690:	2b00      	cmp	r3, #0
 8007692:	dd28      	ble.n	80076e6 <_dtoa_r+0x29e>
 8007694:	469b      	mov	fp, r3
 8007696:	9303      	str	r3, [sp, #12]
 8007698:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800769c:	2100      	movs	r1, #0
 800769e:	2204      	movs	r2, #4
 80076a0:	f102 0514 	add.w	r5, r2, #20
 80076a4:	429d      	cmp	r5, r3
 80076a6:	d926      	bls.n	80076f6 <_dtoa_r+0x2ae>
 80076a8:	6041      	str	r1, [r0, #4]
 80076aa:	4648      	mov	r0, r9
 80076ac:	f000 fd9c 	bl	80081e8 <_Balloc>
 80076b0:	4682      	mov	sl, r0
 80076b2:	2800      	cmp	r0, #0
 80076b4:	d142      	bne.n	800773c <_dtoa_r+0x2f4>
 80076b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007730 <_dtoa_r+0x2e8>)
 80076b8:	4602      	mov	r2, r0
 80076ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80076be:	e6da      	b.n	8007476 <_dtoa_r+0x2e>
 80076c0:	2300      	movs	r3, #0
 80076c2:	e7e3      	b.n	800768c <_dtoa_r+0x244>
 80076c4:	2300      	movs	r3, #0
 80076c6:	e7d5      	b.n	8007674 <_dtoa_r+0x22c>
 80076c8:	2401      	movs	r4, #1
 80076ca:	2300      	movs	r3, #0
 80076cc:	9307      	str	r3, [sp, #28]
 80076ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80076d0:	f04f 3bff 	mov.w	fp, #4294967295
 80076d4:	2200      	movs	r2, #0
 80076d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80076da:	2312      	movs	r3, #18
 80076dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80076de:	e7db      	b.n	8007698 <_dtoa_r+0x250>
 80076e0:	2301      	movs	r3, #1
 80076e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e4:	e7f4      	b.n	80076d0 <_dtoa_r+0x288>
 80076e6:	f04f 0b01 	mov.w	fp, #1
 80076ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80076ee:	465b      	mov	r3, fp
 80076f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80076f4:	e7d0      	b.n	8007698 <_dtoa_r+0x250>
 80076f6:	3101      	adds	r1, #1
 80076f8:	0052      	lsls	r2, r2, #1
 80076fa:	e7d1      	b.n	80076a0 <_dtoa_r+0x258>
 80076fc:	f3af 8000 	nop.w
 8007700:	636f4361 	.word	0x636f4361
 8007704:	3fd287a7 	.word	0x3fd287a7
 8007708:	8b60c8b3 	.word	0x8b60c8b3
 800770c:	3fc68a28 	.word	0x3fc68a28
 8007710:	509f79fb 	.word	0x509f79fb
 8007714:	3fd34413 	.word	0x3fd34413
 8007718:	0800b519 	.word	0x0800b519
 800771c:	0800b530 	.word	0x0800b530
 8007720:	7ff00000 	.word	0x7ff00000
 8007724:	0800b4e9 	.word	0x0800b4e9
 8007728:	3ff80000 	.word	0x3ff80000
 800772c:	0800b680 	.word	0x0800b680
 8007730:	0800b588 	.word	0x0800b588
 8007734:	0800b515 	.word	0x0800b515
 8007738:	0800b4e8 	.word	0x0800b4e8
 800773c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007740:	6018      	str	r0, [r3, #0]
 8007742:	9b03      	ldr	r3, [sp, #12]
 8007744:	2b0e      	cmp	r3, #14
 8007746:	f200 80a1 	bhi.w	800788c <_dtoa_r+0x444>
 800774a:	2c00      	cmp	r4, #0
 800774c:	f000 809e 	beq.w	800788c <_dtoa_r+0x444>
 8007750:	2f00      	cmp	r7, #0
 8007752:	dd33      	ble.n	80077bc <_dtoa_r+0x374>
 8007754:	4b9c      	ldr	r3, [pc, #624]	@ (80079c8 <_dtoa_r+0x580>)
 8007756:	f007 020f 	and.w	r2, r7, #15
 800775a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800775e:	ed93 7b00 	vldr	d7, [r3]
 8007762:	05f8      	lsls	r0, r7, #23
 8007764:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007768:	ea4f 1427 	mov.w	r4, r7, asr #4
 800776c:	d516      	bpl.n	800779c <_dtoa_r+0x354>
 800776e:	4b97      	ldr	r3, [pc, #604]	@ (80079cc <_dtoa_r+0x584>)
 8007770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007774:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007778:	f7f9 f870 	bl	800085c <__aeabi_ddiv>
 800777c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007780:	f004 040f 	and.w	r4, r4, #15
 8007784:	2603      	movs	r6, #3
 8007786:	4d91      	ldr	r5, [pc, #580]	@ (80079cc <_dtoa_r+0x584>)
 8007788:	b954      	cbnz	r4, 80077a0 <_dtoa_r+0x358>
 800778a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800778e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007792:	f7f9 f863 	bl	800085c <__aeabi_ddiv>
 8007796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800779a:	e028      	b.n	80077ee <_dtoa_r+0x3a6>
 800779c:	2602      	movs	r6, #2
 800779e:	e7f2      	b.n	8007786 <_dtoa_r+0x33e>
 80077a0:	07e1      	lsls	r1, r4, #31
 80077a2:	d508      	bpl.n	80077b6 <_dtoa_r+0x36e>
 80077a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80077a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077ac:	f7f8 ff2c 	bl	8000608 <__aeabi_dmul>
 80077b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077b4:	3601      	adds	r6, #1
 80077b6:	1064      	asrs	r4, r4, #1
 80077b8:	3508      	adds	r5, #8
 80077ba:	e7e5      	b.n	8007788 <_dtoa_r+0x340>
 80077bc:	f000 80af 	beq.w	800791e <_dtoa_r+0x4d6>
 80077c0:	427c      	negs	r4, r7
 80077c2:	4b81      	ldr	r3, [pc, #516]	@ (80079c8 <_dtoa_r+0x580>)
 80077c4:	4d81      	ldr	r5, [pc, #516]	@ (80079cc <_dtoa_r+0x584>)
 80077c6:	f004 020f 	and.w	r2, r4, #15
 80077ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077d6:	f7f8 ff17 	bl	8000608 <__aeabi_dmul>
 80077da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077de:	1124      	asrs	r4, r4, #4
 80077e0:	2300      	movs	r3, #0
 80077e2:	2602      	movs	r6, #2
 80077e4:	2c00      	cmp	r4, #0
 80077e6:	f040 808f 	bne.w	8007908 <_dtoa_r+0x4c0>
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1d3      	bne.n	8007796 <_dtoa_r+0x34e>
 80077ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 8094 	beq.w	8007922 <_dtoa_r+0x4da>
 80077fa:	4b75      	ldr	r3, [pc, #468]	@ (80079d0 <_dtoa_r+0x588>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	4620      	mov	r0, r4
 8007800:	4629      	mov	r1, r5
 8007802:	f7f9 f973 	bl	8000aec <__aeabi_dcmplt>
 8007806:	2800      	cmp	r0, #0
 8007808:	f000 808b 	beq.w	8007922 <_dtoa_r+0x4da>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	f000 8087 	beq.w	8007922 <_dtoa_r+0x4da>
 8007814:	f1bb 0f00 	cmp.w	fp, #0
 8007818:	dd34      	ble.n	8007884 <_dtoa_r+0x43c>
 800781a:	4620      	mov	r0, r4
 800781c:	4b6d      	ldr	r3, [pc, #436]	@ (80079d4 <_dtoa_r+0x58c>)
 800781e:	2200      	movs	r2, #0
 8007820:	4629      	mov	r1, r5
 8007822:	f7f8 fef1 	bl	8000608 <__aeabi_dmul>
 8007826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800782a:	f107 38ff 	add.w	r8, r7, #4294967295
 800782e:	3601      	adds	r6, #1
 8007830:	465c      	mov	r4, fp
 8007832:	4630      	mov	r0, r6
 8007834:	f7f8 fe7e 	bl	8000534 <__aeabi_i2d>
 8007838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783c:	f7f8 fee4 	bl	8000608 <__aeabi_dmul>
 8007840:	4b65      	ldr	r3, [pc, #404]	@ (80079d8 <_dtoa_r+0x590>)
 8007842:	2200      	movs	r2, #0
 8007844:	f7f8 fd2a 	bl	800029c <__adddf3>
 8007848:	4605      	mov	r5, r0
 800784a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800784e:	2c00      	cmp	r4, #0
 8007850:	d16a      	bne.n	8007928 <_dtoa_r+0x4e0>
 8007852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007856:	4b61      	ldr	r3, [pc, #388]	@ (80079dc <_dtoa_r+0x594>)
 8007858:	2200      	movs	r2, #0
 800785a:	f7f8 fd1d 	bl	8000298 <__aeabi_dsub>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007866:	462a      	mov	r2, r5
 8007868:	4633      	mov	r3, r6
 800786a:	f7f9 f95d 	bl	8000b28 <__aeabi_dcmpgt>
 800786e:	2800      	cmp	r0, #0
 8007870:	f040 8298 	bne.w	8007da4 <_dtoa_r+0x95c>
 8007874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007878:	462a      	mov	r2, r5
 800787a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800787e:	f7f9 f935 	bl	8000aec <__aeabi_dcmplt>
 8007882:	bb38      	cbnz	r0, 80078d4 <_dtoa_r+0x48c>
 8007884:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007888:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800788c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800788e:	2b00      	cmp	r3, #0
 8007890:	f2c0 8157 	blt.w	8007b42 <_dtoa_r+0x6fa>
 8007894:	2f0e      	cmp	r7, #14
 8007896:	f300 8154 	bgt.w	8007b42 <_dtoa_r+0x6fa>
 800789a:	4b4b      	ldr	r3, [pc, #300]	@ (80079c8 <_dtoa_r+0x580>)
 800789c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078a0:	ed93 7b00 	vldr	d7, [r3]
 80078a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	ed8d 7b00 	vstr	d7, [sp]
 80078ac:	f280 80e5 	bge.w	8007a7a <_dtoa_r+0x632>
 80078b0:	9b03      	ldr	r3, [sp, #12]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f300 80e1 	bgt.w	8007a7a <_dtoa_r+0x632>
 80078b8:	d10c      	bne.n	80078d4 <_dtoa_r+0x48c>
 80078ba:	4b48      	ldr	r3, [pc, #288]	@ (80079dc <_dtoa_r+0x594>)
 80078bc:	2200      	movs	r2, #0
 80078be:	ec51 0b17 	vmov	r0, r1, d7
 80078c2:	f7f8 fea1 	bl	8000608 <__aeabi_dmul>
 80078c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ca:	f7f9 f923 	bl	8000b14 <__aeabi_dcmpge>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f000 8266 	beq.w	8007da0 <_dtoa_r+0x958>
 80078d4:	2400      	movs	r4, #0
 80078d6:	4625      	mov	r5, r4
 80078d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078da:	4656      	mov	r6, sl
 80078dc:	ea6f 0803 	mvn.w	r8, r3
 80078e0:	2700      	movs	r7, #0
 80078e2:	4621      	mov	r1, r4
 80078e4:	4648      	mov	r0, r9
 80078e6:	f000 fcbf 	bl	8008268 <_Bfree>
 80078ea:	2d00      	cmp	r5, #0
 80078ec:	f000 80bd 	beq.w	8007a6a <_dtoa_r+0x622>
 80078f0:	b12f      	cbz	r7, 80078fe <_dtoa_r+0x4b6>
 80078f2:	42af      	cmp	r7, r5
 80078f4:	d003      	beq.n	80078fe <_dtoa_r+0x4b6>
 80078f6:	4639      	mov	r1, r7
 80078f8:	4648      	mov	r0, r9
 80078fa:	f000 fcb5 	bl	8008268 <_Bfree>
 80078fe:	4629      	mov	r1, r5
 8007900:	4648      	mov	r0, r9
 8007902:	f000 fcb1 	bl	8008268 <_Bfree>
 8007906:	e0b0      	b.n	8007a6a <_dtoa_r+0x622>
 8007908:	07e2      	lsls	r2, r4, #31
 800790a:	d505      	bpl.n	8007918 <_dtoa_r+0x4d0>
 800790c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007910:	f7f8 fe7a 	bl	8000608 <__aeabi_dmul>
 8007914:	3601      	adds	r6, #1
 8007916:	2301      	movs	r3, #1
 8007918:	1064      	asrs	r4, r4, #1
 800791a:	3508      	adds	r5, #8
 800791c:	e762      	b.n	80077e4 <_dtoa_r+0x39c>
 800791e:	2602      	movs	r6, #2
 8007920:	e765      	b.n	80077ee <_dtoa_r+0x3a6>
 8007922:	9c03      	ldr	r4, [sp, #12]
 8007924:	46b8      	mov	r8, r7
 8007926:	e784      	b.n	8007832 <_dtoa_r+0x3ea>
 8007928:	4b27      	ldr	r3, [pc, #156]	@ (80079c8 <_dtoa_r+0x580>)
 800792a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800792c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007930:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007934:	4454      	add	r4, sl
 8007936:	2900      	cmp	r1, #0
 8007938:	d054      	beq.n	80079e4 <_dtoa_r+0x59c>
 800793a:	4929      	ldr	r1, [pc, #164]	@ (80079e0 <_dtoa_r+0x598>)
 800793c:	2000      	movs	r0, #0
 800793e:	f7f8 ff8d 	bl	800085c <__aeabi_ddiv>
 8007942:	4633      	mov	r3, r6
 8007944:	462a      	mov	r2, r5
 8007946:	f7f8 fca7 	bl	8000298 <__aeabi_dsub>
 800794a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800794e:	4656      	mov	r6, sl
 8007950:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007954:	f7f9 f908 	bl	8000b68 <__aeabi_d2iz>
 8007958:	4605      	mov	r5, r0
 800795a:	f7f8 fdeb 	bl	8000534 <__aeabi_i2d>
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007966:	f7f8 fc97 	bl	8000298 <__aeabi_dsub>
 800796a:	3530      	adds	r5, #48	@ 0x30
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007974:	f806 5b01 	strb.w	r5, [r6], #1
 8007978:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800797c:	f7f9 f8b6 	bl	8000aec <__aeabi_dcmplt>
 8007980:	2800      	cmp	r0, #0
 8007982:	d172      	bne.n	8007a6a <_dtoa_r+0x622>
 8007984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007988:	4911      	ldr	r1, [pc, #68]	@ (80079d0 <_dtoa_r+0x588>)
 800798a:	2000      	movs	r0, #0
 800798c:	f7f8 fc84 	bl	8000298 <__aeabi_dsub>
 8007990:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007994:	f7f9 f8aa 	bl	8000aec <__aeabi_dcmplt>
 8007998:	2800      	cmp	r0, #0
 800799a:	f040 80b4 	bne.w	8007b06 <_dtoa_r+0x6be>
 800799e:	42a6      	cmp	r6, r4
 80079a0:	f43f af70 	beq.w	8007884 <_dtoa_r+0x43c>
 80079a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079a8:	4b0a      	ldr	r3, [pc, #40]	@ (80079d4 <_dtoa_r+0x58c>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	f7f8 fe2c 	bl	8000608 <__aeabi_dmul>
 80079b0:	4b08      	ldr	r3, [pc, #32]	@ (80079d4 <_dtoa_r+0x58c>)
 80079b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079b6:	2200      	movs	r2, #0
 80079b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079bc:	f7f8 fe24 	bl	8000608 <__aeabi_dmul>
 80079c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c4:	e7c4      	b.n	8007950 <_dtoa_r+0x508>
 80079c6:	bf00      	nop
 80079c8:	0800b680 	.word	0x0800b680
 80079cc:	0800b658 	.word	0x0800b658
 80079d0:	3ff00000 	.word	0x3ff00000
 80079d4:	40240000 	.word	0x40240000
 80079d8:	401c0000 	.word	0x401c0000
 80079dc:	40140000 	.word	0x40140000
 80079e0:	3fe00000 	.word	0x3fe00000
 80079e4:	4631      	mov	r1, r6
 80079e6:	4628      	mov	r0, r5
 80079e8:	f7f8 fe0e 	bl	8000608 <__aeabi_dmul>
 80079ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80079f2:	4656      	mov	r6, sl
 80079f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f8:	f7f9 f8b6 	bl	8000b68 <__aeabi_d2iz>
 80079fc:	4605      	mov	r5, r0
 80079fe:	f7f8 fd99 	bl	8000534 <__aeabi_i2d>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a0a:	f7f8 fc45 	bl	8000298 <__aeabi_dsub>
 8007a0e:	3530      	adds	r5, #48	@ 0x30
 8007a10:	f806 5b01 	strb.w	r5, [r6], #1
 8007a14:	4602      	mov	r2, r0
 8007a16:	460b      	mov	r3, r1
 8007a18:	42a6      	cmp	r6, r4
 8007a1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a1e:	f04f 0200 	mov.w	r2, #0
 8007a22:	d124      	bne.n	8007a6e <_dtoa_r+0x626>
 8007a24:	4baf      	ldr	r3, [pc, #700]	@ (8007ce4 <_dtoa_r+0x89c>)
 8007a26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a2a:	f7f8 fc37 	bl	800029c <__adddf3>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a36:	f7f9 f877 	bl	8000b28 <__aeabi_dcmpgt>
 8007a3a:	2800      	cmp	r0, #0
 8007a3c:	d163      	bne.n	8007b06 <_dtoa_r+0x6be>
 8007a3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a42:	49a8      	ldr	r1, [pc, #672]	@ (8007ce4 <_dtoa_r+0x89c>)
 8007a44:	2000      	movs	r0, #0
 8007a46:	f7f8 fc27 	bl	8000298 <__aeabi_dsub>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a52:	f7f9 f84b 	bl	8000aec <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f43f af14 	beq.w	8007884 <_dtoa_r+0x43c>
 8007a5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a5e:	1e73      	subs	r3, r6, #1
 8007a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a66:	2b30      	cmp	r3, #48	@ 0x30
 8007a68:	d0f8      	beq.n	8007a5c <_dtoa_r+0x614>
 8007a6a:	4647      	mov	r7, r8
 8007a6c:	e03b      	b.n	8007ae6 <_dtoa_r+0x69e>
 8007a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8007ce8 <_dtoa_r+0x8a0>)
 8007a70:	f7f8 fdca 	bl	8000608 <__aeabi_dmul>
 8007a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a78:	e7bc      	b.n	80079f4 <_dtoa_r+0x5ac>
 8007a7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007a7e:	4656      	mov	r6, sl
 8007a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a84:	4620      	mov	r0, r4
 8007a86:	4629      	mov	r1, r5
 8007a88:	f7f8 fee8 	bl	800085c <__aeabi_ddiv>
 8007a8c:	f7f9 f86c 	bl	8000b68 <__aeabi_d2iz>
 8007a90:	4680      	mov	r8, r0
 8007a92:	f7f8 fd4f 	bl	8000534 <__aeabi_i2d>
 8007a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a9a:	f7f8 fdb5 	bl	8000608 <__aeabi_dmul>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	4629      	mov	r1, r5
 8007aa6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007aaa:	f7f8 fbf5 	bl	8000298 <__aeabi_dsub>
 8007aae:	f806 4b01 	strb.w	r4, [r6], #1
 8007ab2:	9d03      	ldr	r5, [sp, #12]
 8007ab4:	eba6 040a 	sub.w	r4, r6, sl
 8007ab8:	42a5      	cmp	r5, r4
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	d133      	bne.n	8007b28 <_dtoa_r+0x6e0>
 8007ac0:	f7f8 fbec 	bl	800029c <__adddf3>
 8007ac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ac8:	4604      	mov	r4, r0
 8007aca:	460d      	mov	r5, r1
 8007acc:	f7f9 f82c 	bl	8000b28 <__aeabi_dcmpgt>
 8007ad0:	b9c0      	cbnz	r0, 8007b04 <_dtoa_r+0x6bc>
 8007ad2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	4629      	mov	r1, r5
 8007ada:	f7f8 fffd 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ade:	b110      	cbz	r0, 8007ae6 <_dtoa_r+0x69e>
 8007ae0:	f018 0f01 	tst.w	r8, #1
 8007ae4:	d10e      	bne.n	8007b04 <_dtoa_r+0x6bc>
 8007ae6:	9902      	ldr	r1, [sp, #8]
 8007ae8:	4648      	mov	r0, r9
 8007aea:	f000 fbbd 	bl	8008268 <_Bfree>
 8007aee:	2300      	movs	r3, #0
 8007af0:	7033      	strb	r3, [r6, #0]
 8007af2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007af4:	3701      	adds	r7, #1
 8007af6:	601f      	str	r7, [r3, #0]
 8007af8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f000 824b 	beq.w	8007f96 <_dtoa_r+0xb4e>
 8007b00:	601e      	str	r6, [r3, #0]
 8007b02:	e248      	b.n	8007f96 <_dtoa_r+0xb4e>
 8007b04:	46b8      	mov	r8, r7
 8007b06:	4633      	mov	r3, r6
 8007b08:	461e      	mov	r6, r3
 8007b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b0e:	2a39      	cmp	r2, #57	@ 0x39
 8007b10:	d106      	bne.n	8007b20 <_dtoa_r+0x6d8>
 8007b12:	459a      	cmp	sl, r3
 8007b14:	d1f8      	bne.n	8007b08 <_dtoa_r+0x6c0>
 8007b16:	2230      	movs	r2, #48	@ 0x30
 8007b18:	f108 0801 	add.w	r8, r8, #1
 8007b1c:	f88a 2000 	strb.w	r2, [sl]
 8007b20:	781a      	ldrb	r2, [r3, #0]
 8007b22:	3201      	adds	r2, #1
 8007b24:	701a      	strb	r2, [r3, #0]
 8007b26:	e7a0      	b.n	8007a6a <_dtoa_r+0x622>
 8007b28:	4b6f      	ldr	r3, [pc, #444]	@ (8007ce8 <_dtoa_r+0x8a0>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f7f8 fd6c 	bl	8000608 <__aeabi_dmul>
 8007b30:	2200      	movs	r2, #0
 8007b32:	2300      	movs	r3, #0
 8007b34:	4604      	mov	r4, r0
 8007b36:	460d      	mov	r5, r1
 8007b38:	f7f8 ffce 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d09f      	beq.n	8007a80 <_dtoa_r+0x638>
 8007b40:	e7d1      	b.n	8007ae6 <_dtoa_r+0x69e>
 8007b42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	f000 80ea 	beq.w	8007d1e <_dtoa_r+0x8d6>
 8007b4a:	9a07      	ldr	r2, [sp, #28]
 8007b4c:	2a01      	cmp	r2, #1
 8007b4e:	f300 80cd 	bgt.w	8007cec <_dtoa_r+0x8a4>
 8007b52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b54:	2a00      	cmp	r2, #0
 8007b56:	f000 80c1 	beq.w	8007cdc <_dtoa_r+0x894>
 8007b5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b5e:	9c08      	ldr	r4, [sp, #32]
 8007b60:	9e00      	ldr	r6, [sp, #0]
 8007b62:	9a00      	ldr	r2, [sp, #0]
 8007b64:	441a      	add	r2, r3
 8007b66:	9200      	str	r2, [sp, #0]
 8007b68:	9a06      	ldr	r2, [sp, #24]
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	441a      	add	r2, r3
 8007b6e:	4648      	mov	r0, r9
 8007b70:	9206      	str	r2, [sp, #24]
 8007b72:	f000 fc2d 	bl	80083d0 <__i2b>
 8007b76:	4605      	mov	r5, r0
 8007b78:	b166      	cbz	r6, 8007b94 <_dtoa_r+0x74c>
 8007b7a:	9b06      	ldr	r3, [sp, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd09      	ble.n	8007b94 <_dtoa_r+0x74c>
 8007b80:	42b3      	cmp	r3, r6
 8007b82:	9a00      	ldr	r2, [sp, #0]
 8007b84:	bfa8      	it	ge
 8007b86:	4633      	movge	r3, r6
 8007b88:	1ad2      	subs	r2, r2, r3
 8007b8a:	9200      	str	r2, [sp, #0]
 8007b8c:	9a06      	ldr	r2, [sp, #24]
 8007b8e:	1af6      	subs	r6, r6, r3
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	9306      	str	r3, [sp, #24]
 8007b94:	9b08      	ldr	r3, [sp, #32]
 8007b96:	b30b      	cbz	r3, 8007bdc <_dtoa_r+0x794>
 8007b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 80c6 	beq.w	8007d2c <_dtoa_r+0x8e4>
 8007ba0:	2c00      	cmp	r4, #0
 8007ba2:	f000 80c0 	beq.w	8007d26 <_dtoa_r+0x8de>
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	4622      	mov	r2, r4
 8007baa:	4648      	mov	r0, r9
 8007bac:	f000 fcc8 	bl	8008540 <__pow5mult>
 8007bb0:	9a02      	ldr	r2, [sp, #8]
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	4648      	mov	r0, r9
 8007bb8:	f000 fc20 	bl	80083fc <__multiply>
 8007bbc:	9902      	ldr	r1, [sp, #8]
 8007bbe:	4680      	mov	r8, r0
 8007bc0:	4648      	mov	r0, r9
 8007bc2:	f000 fb51 	bl	8008268 <_Bfree>
 8007bc6:	9b08      	ldr	r3, [sp, #32]
 8007bc8:	1b1b      	subs	r3, r3, r4
 8007bca:	9308      	str	r3, [sp, #32]
 8007bcc:	f000 80b1 	beq.w	8007d32 <_dtoa_r+0x8ea>
 8007bd0:	9a08      	ldr	r2, [sp, #32]
 8007bd2:	4641      	mov	r1, r8
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	f000 fcb3 	bl	8008540 <__pow5mult>
 8007bda:	9002      	str	r0, [sp, #8]
 8007bdc:	2101      	movs	r1, #1
 8007bde:	4648      	mov	r0, r9
 8007be0:	f000 fbf6 	bl	80083d0 <__i2b>
 8007be4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007be6:	4604      	mov	r4, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 81d8 	beq.w	8007f9e <_dtoa_r+0xb56>
 8007bee:	461a      	mov	r2, r3
 8007bf0:	4601      	mov	r1, r0
 8007bf2:	4648      	mov	r0, r9
 8007bf4:	f000 fca4 	bl	8008540 <__pow5mult>
 8007bf8:	9b07      	ldr	r3, [sp, #28]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	f300 809f 	bgt.w	8007d40 <_dtoa_r+0x8f8>
 8007c02:	9b04      	ldr	r3, [sp, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f040 8097 	bne.w	8007d38 <_dtoa_r+0x8f0>
 8007c0a:	9b05      	ldr	r3, [sp, #20]
 8007c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f040 8093 	bne.w	8007d3c <_dtoa_r+0x8f4>
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c1c:	0d1b      	lsrs	r3, r3, #20
 8007c1e:	051b      	lsls	r3, r3, #20
 8007c20:	b133      	cbz	r3, 8007c30 <_dtoa_r+0x7e8>
 8007c22:	9b00      	ldr	r3, [sp, #0]
 8007c24:	3301      	adds	r3, #1
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	9b06      	ldr	r3, [sp, #24]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	9306      	str	r3, [sp, #24]
 8007c2e:	2301      	movs	r3, #1
 8007c30:	9308      	str	r3, [sp, #32]
 8007c32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 81b8 	beq.w	8007faa <_dtoa_r+0xb62>
 8007c3a:	6923      	ldr	r3, [r4, #16]
 8007c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c40:	6918      	ldr	r0, [r3, #16]
 8007c42:	f000 fb79 	bl	8008338 <__hi0bits>
 8007c46:	f1c0 0020 	rsb	r0, r0, #32
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	4418      	add	r0, r3
 8007c4e:	f010 001f 	ands.w	r0, r0, #31
 8007c52:	f000 8082 	beq.w	8007d5a <_dtoa_r+0x912>
 8007c56:	f1c0 0320 	rsb	r3, r0, #32
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	dd73      	ble.n	8007d46 <_dtoa_r+0x8fe>
 8007c5e:	9b00      	ldr	r3, [sp, #0]
 8007c60:	f1c0 001c 	rsb	r0, r0, #28
 8007c64:	4403      	add	r3, r0
 8007c66:	9300      	str	r3, [sp, #0]
 8007c68:	9b06      	ldr	r3, [sp, #24]
 8007c6a:	4403      	add	r3, r0
 8007c6c:	4406      	add	r6, r0
 8007c6e:	9306      	str	r3, [sp, #24]
 8007c70:	9b00      	ldr	r3, [sp, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dd05      	ble.n	8007c82 <_dtoa_r+0x83a>
 8007c76:	9902      	ldr	r1, [sp, #8]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	4648      	mov	r0, r9
 8007c7c:	f000 fcba 	bl	80085f4 <__lshift>
 8007c80:	9002      	str	r0, [sp, #8]
 8007c82:	9b06      	ldr	r3, [sp, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dd05      	ble.n	8007c94 <_dtoa_r+0x84c>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	4648      	mov	r0, r9
 8007c8e:	f000 fcb1 	bl	80085f4 <__lshift>
 8007c92:	4604      	mov	r4, r0
 8007c94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d061      	beq.n	8007d5e <_dtoa_r+0x916>
 8007c9a:	9802      	ldr	r0, [sp, #8]
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	f000 fd15 	bl	80086cc <__mcmp>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	da5b      	bge.n	8007d5e <_dtoa_r+0x916>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	9902      	ldr	r1, [sp, #8]
 8007caa:	220a      	movs	r2, #10
 8007cac:	4648      	mov	r0, r9
 8007cae:	f000 fafd 	bl	80082ac <__multadd>
 8007cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb4:	9002      	str	r0, [sp, #8]
 8007cb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 8177 	beq.w	8007fae <_dtoa_r+0xb66>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	220a      	movs	r2, #10
 8007cc6:	4648      	mov	r0, r9
 8007cc8:	f000 faf0 	bl	80082ac <__multadd>
 8007ccc:	f1bb 0f00 	cmp.w	fp, #0
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	dc6f      	bgt.n	8007db4 <_dtoa_r+0x96c>
 8007cd4:	9b07      	ldr	r3, [sp, #28]
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	dc49      	bgt.n	8007d6e <_dtoa_r+0x926>
 8007cda:	e06b      	b.n	8007db4 <_dtoa_r+0x96c>
 8007cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007ce2:	e73c      	b.n	8007b5e <_dtoa_r+0x716>
 8007ce4:	3fe00000 	.word	0x3fe00000
 8007ce8:	40240000 	.word	0x40240000
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	1e5c      	subs	r4, r3, #1
 8007cf0:	9b08      	ldr	r3, [sp, #32]
 8007cf2:	42a3      	cmp	r3, r4
 8007cf4:	db09      	blt.n	8007d0a <_dtoa_r+0x8c2>
 8007cf6:	1b1c      	subs	r4, r3, r4
 8007cf8:	9b03      	ldr	r3, [sp, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f6bf af30 	bge.w	8007b60 <_dtoa_r+0x718>
 8007d00:	9b00      	ldr	r3, [sp, #0]
 8007d02:	9a03      	ldr	r2, [sp, #12]
 8007d04:	1a9e      	subs	r6, r3, r2
 8007d06:	2300      	movs	r3, #0
 8007d08:	e72b      	b.n	8007b62 <_dtoa_r+0x71a>
 8007d0a:	9b08      	ldr	r3, [sp, #32]
 8007d0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d0e:	9408      	str	r4, [sp, #32]
 8007d10:	1ae3      	subs	r3, r4, r3
 8007d12:	441a      	add	r2, r3
 8007d14:	9e00      	ldr	r6, [sp, #0]
 8007d16:	9b03      	ldr	r3, [sp, #12]
 8007d18:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d1a:	2400      	movs	r4, #0
 8007d1c:	e721      	b.n	8007b62 <_dtoa_r+0x71a>
 8007d1e:	9c08      	ldr	r4, [sp, #32]
 8007d20:	9e00      	ldr	r6, [sp, #0]
 8007d22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d24:	e728      	b.n	8007b78 <_dtoa_r+0x730>
 8007d26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d2a:	e751      	b.n	8007bd0 <_dtoa_r+0x788>
 8007d2c:	9a08      	ldr	r2, [sp, #32]
 8007d2e:	9902      	ldr	r1, [sp, #8]
 8007d30:	e750      	b.n	8007bd4 <_dtoa_r+0x78c>
 8007d32:	f8cd 8008 	str.w	r8, [sp, #8]
 8007d36:	e751      	b.n	8007bdc <_dtoa_r+0x794>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	e779      	b.n	8007c30 <_dtoa_r+0x7e8>
 8007d3c:	9b04      	ldr	r3, [sp, #16]
 8007d3e:	e777      	b.n	8007c30 <_dtoa_r+0x7e8>
 8007d40:	2300      	movs	r3, #0
 8007d42:	9308      	str	r3, [sp, #32]
 8007d44:	e779      	b.n	8007c3a <_dtoa_r+0x7f2>
 8007d46:	d093      	beq.n	8007c70 <_dtoa_r+0x828>
 8007d48:	9a00      	ldr	r2, [sp, #0]
 8007d4a:	331c      	adds	r3, #28
 8007d4c:	441a      	add	r2, r3
 8007d4e:	9200      	str	r2, [sp, #0]
 8007d50:	9a06      	ldr	r2, [sp, #24]
 8007d52:	441a      	add	r2, r3
 8007d54:	441e      	add	r6, r3
 8007d56:	9206      	str	r2, [sp, #24]
 8007d58:	e78a      	b.n	8007c70 <_dtoa_r+0x828>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	e7f4      	b.n	8007d48 <_dtoa_r+0x900>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	46b8      	mov	r8, r7
 8007d64:	dc20      	bgt.n	8007da8 <_dtoa_r+0x960>
 8007d66:	469b      	mov	fp, r3
 8007d68:	9b07      	ldr	r3, [sp, #28]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	dd1e      	ble.n	8007dac <_dtoa_r+0x964>
 8007d6e:	f1bb 0f00 	cmp.w	fp, #0
 8007d72:	f47f adb1 	bne.w	80078d8 <_dtoa_r+0x490>
 8007d76:	4621      	mov	r1, r4
 8007d78:	465b      	mov	r3, fp
 8007d7a:	2205      	movs	r2, #5
 8007d7c:	4648      	mov	r0, r9
 8007d7e:	f000 fa95 	bl	80082ac <__multadd>
 8007d82:	4601      	mov	r1, r0
 8007d84:	4604      	mov	r4, r0
 8007d86:	9802      	ldr	r0, [sp, #8]
 8007d88:	f000 fca0 	bl	80086cc <__mcmp>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f77f ada3 	ble.w	80078d8 <_dtoa_r+0x490>
 8007d92:	4656      	mov	r6, sl
 8007d94:	2331      	movs	r3, #49	@ 0x31
 8007d96:	f806 3b01 	strb.w	r3, [r6], #1
 8007d9a:	f108 0801 	add.w	r8, r8, #1
 8007d9e:	e59f      	b.n	80078e0 <_dtoa_r+0x498>
 8007da0:	9c03      	ldr	r4, [sp, #12]
 8007da2:	46b8      	mov	r8, r7
 8007da4:	4625      	mov	r5, r4
 8007da6:	e7f4      	b.n	8007d92 <_dtoa_r+0x94a>
 8007da8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f000 8101 	beq.w	8007fb6 <_dtoa_r+0xb6e>
 8007db4:	2e00      	cmp	r6, #0
 8007db6:	dd05      	ble.n	8007dc4 <_dtoa_r+0x97c>
 8007db8:	4629      	mov	r1, r5
 8007dba:	4632      	mov	r2, r6
 8007dbc:	4648      	mov	r0, r9
 8007dbe:	f000 fc19 	bl	80085f4 <__lshift>
 8007dc2:	4605      	mov	r5, r0
 8007dc4:	9b08      	ldr	r3, [sp, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d05c      	beq.n	8007e84 <_dtoa_r+0xa3c>
 8007dca:	6869      	ldr	r1, [r5, #4]
 8007dcc:	4648      	mov	r0, r9
 8007dce:	f000 fa0b 	bl	80081e8 <_Balloc>
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	b928      	cbnz	r0, 8007de2 <_dtoa_r+0x99a>
 8007dd6:	4b82      	ldr	r3, [pc, #520]	@ (8007fe0 <_dtoa_r+0xb98>)
 8007dd8:	4602      	mov	r2, r0
 8007dda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007dde:	f7ff bb4a 	b.w	8007476 <_dtoa_r+0x2e>
 8007de2:	692a      	ldr	r2, [r5, #16]
 8007de4:	3202      	adds	r2, #2
 8007de6:	0092      	lsls	r2, r2, #2
 8007de8:	f105 010c 	add.w	r1, r5, #12
 8007dec:	300c      	adds	r0, #12
 8007dee:	f7ff fa94 	bl	800731a <memcpy>
 8007df2:	2201      	movs	r2, #1
 8007df4:	4631      	mov	r1, r6
 8007df6:	4648      	mov	r0, r9
 8007df8:	f000 fbfc 	bl	80085f4 <__lshift>
 8007dfc:	f10a 0301 	add.w	r3, sl, #1
 8007e00:	9300      	str	r3, [sp, #0]
 8007e02:	eb0a 030b 	add.w	r3, sl, fp
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	9b04      	ldr	r3, [sp, #16]
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	462f      	mov	r7, r5
 8007e10:	9306      	str	r3, [sp, #24]
 8007e12:	4605      	mov	r5, r0
 8007e14:	9b00      	ldr	r3, [sp, #0]
 8007e16:	9802      	ldr	r0, [sp, #8]
 8007e18:	4621      	mov	r1, r4
 8007e1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e1e:	f7ff fa8a 	bl	8007336 <quorem>
 8007e22:	4603      	mov	r3, r0
 8007e24:	3330      	adds	r3, #48	@ 0x30
 8007e26:	9003      	str	r0, [sp, #12]
 8007e28:	4639      	mov	r1, r7
 8007e2a:	9802      	ldr	r0, [sp, #8]
 8007e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e2e:	f000 fc4d 	bl	80086cc <__mcmp>
 8007e32:	462a      	mov	r2, r5
 8007e34:	9004      	str	r0, [sp, #16]
 8007e36:	4621      	mov	r1, r4
 8007e38:	4648      	mov	r0, r9
 8007e3a:	f000 fc63 	bl	8008704 <__mdiff>
 8007e3e:	68c2      	ldr	r2, [r0, #12]
 8007e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e42:	4606      	mov	r6, r0
 8007e44:	bb02      	cbnz	r2, 8007e88 <_dtoa_r+0xa40>
 8007e46:	4601      	mov	r1, r0
 8007e48:	9802      	ldr	r0, [sp, #8]
 8007e4a:	f000 fc3f 	bl	80086cc <__mcmp>
 8007e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e50:	4602      	mov	r2, r0
 8007e52:	4631      	mov	r1, r6
 8007e54:	4648      	mov	r0, r9
 8007e56:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e5a:	f000 fa05 	bl	8008268 <_Bfree>
 8007e5e:	9b07      	ldr	r3, [sp, #28]
 8007e60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e62:	9e00      	ldr	r6, [sp, #0]
 8007e64:	ea42 0103 	orr.w	r1, r2, r3
 8007e68:	9b06      	ldr	r3, [sp, #24]
 8007e6a:	4319      	orrs	r1, r3
 8007e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6e:	d10d      	bne.n	8007e8c <_dtoa_r+0xa44>
 8007e70:	2b39      	cmp	r3, #57	@ 0x39
 8007e72:	d027      	beq.n	8007ec4 <_dtoa_r+0xa7c>
 8007e74:	9a04      	ldr	r2, [sp, #16]
 8007e76:	2a00      	cmp	r2, #0
 8007e78:	dd01      	ble.n	8007e7e <_dtoa_r+0xa36>
 8007e7a:	9b03      	ldr	r3, [sp, #12]
 8007e7c:	3331      	adds	r3, #49	@ 0x31
 8007e7e:	f88b 3000 	strb.w	r3, [fp]
 8007e82:	e52e      	b.n	80078e2 <_dtoa_r+0x49a>
 8007e84:	4628      	mov	r0, r5
 8007e86:	e7b9      	b.n	8007dfc <_dtoa_r+0x9b4>
 8007e88:	2201      	movs	r2, #1
 8007e8a:	e7e2      	b.n	8007e52 <_dtoa_r+0xa0a>
 8007e8c:	9904      	ldr	r1, [sp, #16]
 8007e8e:	2900      	cmp	r1, #0
 8007e90:	db04      	blt.n	8007e9c <_dtoa_r+0xa54>
 8007e92:	9807      	ldr	r0, [sp, #28]
 8007e94:	4301      	orrs	r1, r0
 8007e96:	9806      	ldr	r0, [sp, #24]
 8007e98:	4301      	orrs	r1, r0
 8007e9a:	d120      	bne.n	8007ede <_dtoa_r+0xa96>
 8007e9c:	2a00      	cmp	r2, #0
 8007e9e:	ddee      	ble.n	8007e7e <_dtoa_r+0xa36>
 8007ea0:	9902      	ldr	r1, [sp, #8]
 8007ea2:	9300      	str	r3, [sp, #0]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	4648      	mov	r0, r9
 8007ea8:	f000 fba4 	bl	80085f4 <__lshift>
 8007eac:	4621      	mov	r1, r4
 8007eae:	9002      	str	r0, [sp, #8]
 8007eb0:	f000 fc0c 	bl	80086cc <__mcmp>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	9b00      	ldr	r3, [sp, #0]
 8007eb8:	dc02      	bgt.n	8007ec0 <_dtoa_r+0xa78>
 8007eba:	d1e0      	bne.n	8007e7e <_dtoa_r+0xa36>
 8007ebc:	07da      	lsls	r2, r3, #31
 8007ebe:	d5de      	bpl.n	8007e7e <_dtoa_r+0xa36>
 8007ec0:	2b39      	cmp	r3, #57	@ 0x39
 8007ec2:	d1da      	bne.n	8007e7a <_dtoa_r+0xa32>
 8007ec4:	2339      	movs	r3, #57	@ 0x39
 8007ec6:	f88b 3000 	strb.w	r3, [fp]
 8007eca:	4633      	mov	r3, r6
 8007ecc:	461e      	mov	r6, r3
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ed4:	2a39      	cmp	r2, #57	@ 0x39
 8007ed6:	d04e      	beq.n	8007f76 <_dtoa_r+0xb2e>
 8007ed8:	3201      	adds	r2, #1
 8007eda:	701a      	strb	r2, [r3, #0]
 8007edc:	e501      	b.n	80078e2 <_dtoa_r+0x49a>
 8007ede:	2a00      	cmp	r2, #0
 8007ee0:	dd03      	ble.n	8007eea <_dtoa_r+0xaa2>
 8007ee2:	2b39      	cmp	r3, #57	@ 0x39
 8007ee4:	d0ee      	beq.n	8007ec4 <_dtoa_r+0xa7c>
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	e7c9      	b.n	8007e7e <_dtoa_r+0xa36>
 8007eea:	9a00      	ldr	r2, [sp, #0]
 8007eec:	9908      	ldr	r1, [sp, #32]
 8007eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ef2:	428a      	cmp	r2, r1
 8007ef4:	d028      	beq.n	8007f48 <_dtoa_r+0xb00>
 8007ef6:	9902      	ldr	r1, [sp, #8]
 8007ef8:	2300      	movs	r3, #0
 8007efa:	220a      	movs	r2, #10
 8007efc:	4648      	mov	r0, r9
 8007efe:	f000 f9d5 	bl	80082ac <__multadd>
 8007f02:	42af      	cmp	r7, r5
 8007f04:	9002      	str	r0, [sp, #8]
 8007f06:	f04f 0300 	mov.w	r3, #0
 8007f0a:	f04f 020a 	mov.w	r2, #10
 8007f0e:	4639      	mov	r1, r7
 8007f10:	4648      	mov	r0, r9
 8007f12:	d107      	bne.n	8007f24 <_dtoa_r+0xadc>
 8007f14:	f000 f9ca 	bl	80082ac <__multadd>
 8007f18:	4607      	mov	r7, r0
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	9b00      	ldr	r3, [sp, #0]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	e777      	b.n	8007e14 <_dtoa_r+0x9cc>
 8007f24:	f000 f9c2 	bl	80082ac <__multadd>
 8007f28:	4629      	mov	r1, r5
 8007f2a:	4607      	mov	r7, r0
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	220a      	movs	r2, #10
 8007f30:	4648      	mov	r0, r9
 8007f32:	f000 f9bb 	bl	80082ac <__multadd>
 8007f36:	4605      	mov	r5, r0
 8007f38:	e7f0      	b.n	8007f1c <_dtoa_r+0xad4>
 8007f3a:	f1bb 0f00 	cmp.w	fp, #0
 8007f3e:	bfcc      	ite	gt
 8007f40:	465e      	movgt	r6, fp
 8007f42:	2601      	movle	r6, #1
 8007f44:	4456      	add	r6, sl
 8007f46:	2700      	movs	r7, #0
 8007f48:	9902      	ldr	r1, [sp, #8]
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	4648      	mov	r0, r9
 8007f50:	f000 fb50 	bl	80085f4 <__lshift>
 8007f54:	4621      	mov	r1, r4
 8007f56:	9002      	str	r0, [sp, #8]
 8007f58:	f000 fbb8 	bl	80086cc <__mcmp>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	dcb4      	bgt.n	8007eca <_dtoa_r+0xa82>
 8007f60:	d102      	bne.n	8007f68 <_dtoa_r+0xb20>
 8007f62:	9b00      	ldr	r3, [sp, #0]
 8007f64:	07db      	lsls	r3, r3, #31
 8007f66:	d4b0      	bmi.n	8007eca <_dtoa_r+0xa82>
 8007f68:	4633      	mov	r3, r6
 8007f6a:	461e      	mov	r6, r3
 8007f6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f70:	2a30      	cmp	r2, #48	@ 0x30
 8007f72:	d0fa      	beq.n	8007f6a <_dtoa_r+0xb22>
 8007f74:	e4b5      	b.n	80078e2 <_dtoa_r+0x49a>
 8007f76:	459a      	cmp	sl, r3
 8007f78:	d1a8      	bne.n	8007ecc <_dtoa_r+0xa84>
 8007f7a:	2331      	movs	r3, #49	@ 0x31
 8007f7c:	f108 0801 	add.w	r8, r8, #1
 8007f80:	f88a 3000 	strb.w	r3, [sl]
 8007f84:	e4ad      	b.n	80078e2 <_dtoa_r+0x49a>
 8007f86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007fe4 <_dtoa_r+0xb9c>
 8007f8c:	b11b      	cbz	r3, 8007f96 <_dtoa_r+0xb4e>
 8007f8e:	f10a 0308 	add.w	r3, sl, #8
 8007f92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	4650      	mov	r0, sl
 8007f98:	b017      	add	sp, #92	@ 0x5c
 8007f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9e:	9b07      	ldr	r3, [sp, #28]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	f77f ae2e 	ble.w	8007c02 <_dtoa_r+0x7ba>
 8007fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fa8:	9308      	str	r3, [sp, #32]
 8007faa:	2001      	movs	r0, #1
 8007fac:	e64d      	b.n	8007c4a <_dtoa_r+0x802>
 8007fae:	f1bb 0f00 	cmp.w	fp, #0
 8007fb2:	f77f aed9 	ble.w	8007d68 <_dtoa_r+0x920>
 8007fb6:	4656      	mov	r6, sl
 8007fb8:	9802      	ldr	r0, [sp, #8]
 8007fba:	4621      	mov	r1, r4
 8007fbc:	f7ff f9bb 	bl	8007336 <quorem>
 8007fc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8007fc8:	eba6 020a 	sub.w	r2, r6, sl
 8007fcc:	4593      	cmp	fp, r2
 8007fce:	ddb4      	ble.n	8007f3a <_dtoa_r+0xaf2>
 8007fd0:	9902      	ldr	r1, [sp, #8]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	220a      	movs	r2, #10
 8007fd6:	4648      	mov	r0, r9
 8007fd8:	f000 f968 	bl	80082ac <__multadd>
 8007fdc:	9002      	str	r0, [sp, #8]
 8007fde:	e7eb      	b.n	8007fb8 <_dtoa_r+0xb70>
 8007fe0:	0800b588 	.word	0x0800b588
 8007fe4:	0800b50c 	.word	0x0800b50c

08007fe8 <_free_r>:
 8007fe8:	b538      	push	{r3, r4, r5, lr}
 8007fea:	4605      	mov	r5, r0
 8007fec:	2900      	cmp	r1, #0
 8007fee:	d041      	beq.n	8008074 <_free_r+0x8c>
 8007ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ff4:	1f0c      	subs	r4, r1, #4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	bfb8      	it	lt
 8007ffa:	18e4      	addlt	r4, r4, r3
 8007ffc:	f000 f8e8 	bl	80081d0 <__malloc_lock>
 8008000:	4a1d      	ldr	r2, [pc, #116]	@ (8008078 <_free_r+0x90>)
 8008002:	6813      	ldr	r3, [r2, #0]
 8008004:	b933      	cbnz	r3, 8008014 <_free_r+0x2c>
 8008006:	6063      	str	r3, [r4, #4]
 8008008:	6014      	str	r4, [r2, #0]
 800800a:	4628      	mov	r0, r5
 800800c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008010:	f000 b8e4 	b.w	80081dc <__malloc_unlock>
 8008014:	42a3      	cmp	r3, r4
 8008016:	d908      	bls.n	800802a <_free_r+0x42>
 8008018:	6820      	ldr	r0, [r4, #0]
 800801a:	1821      	adds	r1, r4, r0
 800801c:	428b      	cmp	r3, r1
 800801e:	bf01      	itttt	eq
 8008020:	6819      	ldreq	r1, [r3, #0]
 8008022:	685b      	ldreq	r3, [r3, #4]
 8008024:	1809      	addeq	r1, r1, r0
 8008026:	6021      	streq	r1, [r4, #0]
 8008028:	e7ed      	b.n	8008006 <_free_r+0x1e>
 800802a:	461a      	mov	r2, r3
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	b10b      	cbz	r3, 8008034 <_free_r+0x4c>
 8008030:	42a3      	cmp	r3, r4
 8008032:	d9fa      	bls.n	800802a <_free_r+0x42>
 8008034:	6811      	ldr	r1, [r2, #0]
 8008036:	1850      	adds	r0, r2, r1
 8008038:	42a0      	cmp	r0, r4
 800803a:	d10b      	bne.n	8008054 <_free_r+0x6c>
 800803c:	6820      	ldr	r0, [r4, #0]
 800803e:	4401      	add	r1, r0
 8008040:	1850      	adds	r0, r2, r1
 8008042:	4283      	cmp	r3, r0
 8008044:	6011      	str	r1, [r2, #0]
 8008046:	d1e0      	bne.n	800800a <_free_r+0x22>
 8008048:	6818      	ldr	r0, [r3, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	6053      	str	r3, [r2, #4]
 800804e:	4408      	add	r0, r1
 8008050:	6010      	str	r0, [r2, #0]
 8008052:	e7da      	b.n	800800a <_free_r+0x22>
 8008054:	d902      	bls.n	800805c <_free_r+0x74>
 8008056:	230c      	movs	r3, #12
 8008058:	602b      	str	r3, [r5, #0]
 800805a:	e7d6      	b.n	800800a <_free_r+0x22>
 800805c:	6820      	ldr	r0, [r4, #0]
 800805e:	1821      	adds	r1, r4, r0
 8008060:	428b      	cmp	r3, r1
 8008062:	bf04      	itt	eq
 8008064:	6819      	ldreq	r1, [r3, #0]
 8008066:	685b      	ldreq	r3, [r3, #4]
 8008068:	6063      	str	r3, [r4, #4]
 800806a:	bf04      	itt	eq
 800806c:	1809      	addeq	r1, r1, r0
 800806e:	6021      	streq	r1, [r4, #0]
 8008070:	6054      	str	r4, [r2, #4]
 8008072:	e7ca      	b.n	800800a <_free_r+0x22>
 8008074:	bd38      	pop	{r3, r4, r5, pc}
 8008076:	bf00      	nop
 8008078:	200009c0 	.word	0x200009c0

0800807c <malloc>:
 800807c:	4b02      	ldr	r3, [pc, #8]	@ (8008088 <malloc+0xc>)
 800807e:	4601      	mov	r1, r0
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	f000 b825 	b.w	80080d0 <_malloc_r>
 8008086:	bf00      	nop
 8008088:	20000018 	.word	0x20000018

0800808c <sbrk_aligned>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	4e0f      	ldr	r6, [pc, #60]	@ (80080cc <sbrk_aligned+0x40>)
 8008090:	460c      	mov	r4, r1
 8008092:	6831      	ldr	r1, [r6, #0]
 8008094:	4605      	mov	r5, r0
 8008096:	b911      	cbnz	r1, 800809e <sbrk_aligned+0x12>
 8008098:	f000 fe3e 	bl	8008d18 <_sbrk_r>
 800809c:	6030      	str	r0, [r6, #0]
 800809e:	4621      	mov	r1, r4
 80080a0:	4628      	mov	r0, r5
 80080a2:	f000 fe39 	bl	8008d18 <_sbrk_r>
 80080a6:	1c43      	adds	r3, r0, #1
 80080a8:	d103      	bne.n	80080b2 <sbrk_aligned+0x26>
 80080aa:	f04f 34ff 	mov.w	r4, #4294967295
 80080ae:	4620      	mov	r0, r4
 80080b0:	bd70      	pop	{r4, r5, r6, pc}
 80080b2:	1cc4      	adds	r4, r0, #3
 80080b4:	f024 0403 	bic.w	r4, r4, #3
 80080b8:	42a0      	cmp	r0, r4
 80080ba:	d0f8      	beq.n	80080ae <sbrk_aligned+0x22>
 80080bc:	1a21      	subs	r1, r4, r0
 80080be:	4628      	mov	r0, r5
 80080c0:	f000 fe2a 	bl	8008d18 <_sbrk_r>
 80080c4:	3001      	adds	r0, #1
 80080c6:	d1f2      	bne.n	80080ae <sbrk_aligned+0x22>
 80080c8:	e7ef      	b.n	80080aa <sbrk_aligned+0x1e>
 80080ca:	bf00      	nop
 80080cc:	200009bc 	.word	0x200009bc

080080d0 <_malloc_r>:
 80080d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d4:	1ccd      	adds	r5, r1, #3
 80080d6:	f025 0503 	bic.w	r5, r5, #3
 80080da:	3508      	adds	r5, #8
 80080dc:	2d0c      	cmp	r5, #12
 80080de:	bf38      	it	cc
 80080e0:	250c      	movcc	r5, #12
 80080e2:	2d00      	cmp	r5, #0
 80080e4:	4606      	mov	r6, r0
 80080e6:	db01      	blt.n	80080ec <_malloc_r+0x1c>
 80080e8:	42a9      	cmp	r1, r5
 80080ea:	d904      	bls.n	80080f6 <_malloc_r+0x26>
 80080ec:	230c      	movs	r3, #12
 80080ee:	6033      	str	r3, [r6, #0]
 80080f0:	2000      	movs	r0, #0
 80080f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081cc <_malloc_r+0xfc>
 80080fa:	f000 f869 	bl	80081d0 <__malloc_lock>
 80080fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008102:	461c      	mov	r4, r3
 8008104:	bb44      	cbnz	r4, 8008158 <_malloc_r+0x88>
 8008106:	4629      	mov	r1, r5
 8008108:	4630      	mov	r0, r6
 800810a:	f7ff ffbf 	bl	800808c <sbrk_aligned>
 800810e:	1c43      	adds	r3, r0, #1
 8008110:	4604      	mov	r4, r0
 8008112:	d158      	bne.n	80081c6 <_malloc_r+0xf6>
 8008114:	f8d8 4000 	ldr.w	r4, [r8]
 8008118:	4627      	mov	r7, r4
 800811a:	2f00      	cmp	r7, #0
 800811c:	d143      	bne.n	80081a6 <_malloc_r+0xd6>
 800811e:	2c00      	cmp	r4, #0
 8008120:	d04b      	beq.n	80081ba <_malloc_r+0xea>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	4639      	mov	r1, r7
 8008126:	4630      	mov	r0, r6
 8008128:	eb04 0903 	add.w	r9, r4, r3
 800812c:	f000 fdf4 	bl	8008d18 <_sbrk_r>
 8008130:	4581      	cmp	r9, r0
 8008132:	d142      	bne.n	80081ba <_malloc_r+0xea>
 8008134:	6821      	ldr	r1, [r4, #0]
 8008136:	1a6d      	subs	r5, r5, r1
 8008138:	4629      	mov	r1, r5
 800813a:	4630      	mov	r0, r6
 800813c:	f7ff ffa6 	bl	800808c <sbrk_aligned>
 8008140:	3001      	adds	r0, #1
 8008142:	d03a      	beq.n	80081ba <_malloc_r+0xea>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	442b      	add	r3, r5
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	f8d8 3000 	ldr.w	r3, [r8]
 800814e:	685a      	ldr	r2, [r3, #4]
 8008150:	bb62      	cbnz	r2, 80081ac <_malloc_r+0xdc>
 8008152:	f8c8 7000 	str.w	r7, [r8]
 8008156:	e00f      	b.n	8008178 <_malloc_r+0xa8>
 8008158:	6822      	ldr	r2, [r4, #0]
 800815a:	1b52      	subs	r2, r2, r5
 800815c:	d420      	bmi.n	80081a0 <_malloc_r+0xd0>
 800815e:	2a0b      	cmp	r2, #11
 8008160:	d917      	bls.n	8008192 <_malloc_r+0xc2>
 8008162:	1961      	adds	r1, r4, r5
 8008164:	42a3      	cmp	r3, r4
 8008166:	6025      	str	r5, [r4, #0]
 8008168:	bf18      	it	ne
 800816a:	6059      	strne	r1, [r3, #4]
 800816c:	6863      	ldr	r3, [r4, #4]
 800816e:	bf08      	it	eq
 8008170:	f8c8 1000 	streq.w	r1, [r8]
 8008174:	5162      	str	r2, [r4, r5]
 8008176:	604b      	str	r3, [r1, #4]
 8008178:	4630      	mov	r0, r6
 800817a:	f000 f82f 	bl	80081dc <__malloc_unlock>
 800817e:	f104 000b 	add.w	r0, r4, #11
 8008182:	1d23      	adds	r3, r4, #4
 8008184:	f020 0007 	bic.w	r0, r0, #7
 8008188:	1ac2      	subs	r2, r0, r3
 800818a:	bf1c      	itt	ne
 800818c:	1a1b      	subne	r3, r3, r0
 800818e:	50a3      	strne	r3, [r4, r2]
 8008190:	e7af      	b.n	80080f2 <_malloc_r+0x22>
 8008192:	6862      	ldr	r2, [r4, #4]
 8008194:	42a3      	cmp	r3, r4
 8008196:	bf0c      	ite	eq
 8008198:	f8c8 2000 	streq.w	r2, [r8]
 800819c:	605a      	strne	r2, [r3, #4]
 800819e:	e7eb      	b.n	8008178 <_malloc_r+0xa8>
 80081a0:	4623      	mov	r3, r4
 80081a2:	6864      	ldr	r4, [r4, #4]
 80081a4:	e7ae      	b.n	8008104 <_malloc_r+0x34>
 80081a6:	463c      	mov	r4, r7
 80081a8:	687f      	ldr	r7, [r7, #4]
 80081aa:	e7b6      	b.n	800811a <_malloc_r+0x4a>
 80081ac:	461a      	mov	r2, r3
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	42a3      	cmp	r3, r4
 80081b2:	d1fb      	bne.n	80081ac <_malloc_r+0xdc>
 80081b4:	2300      	movs	r3, #0
 80081b6:	6053      	str	r3, [r2, #4]
 80081b8:	e7de      	b.n	8008178 <_malloc_r+0xa8>
 80081ba:	230c      	movs	r3, #12
 80081bc:	6033      	str	r3, [r6, #0]
 80081be:	4630      	mov	r0, r6
 80081c0:	f000 f80c 	bl	80081dc <__malloc_unlock>
 80081c4:	e794      	b.n	80080f0 <_malloc_r+0x20>
 80081c6:	6005      	str	r5, [r0, #0]
 80081c8:	e7d6      	b.n	8008178 <_malloc_r+0xa8>
 80081ca:	bf00      	nop
 80081cc:	200009c0 	.word	0x200009c0

080081d0 <__malloc_lock>:
 80081d0:	4801      	ldr	r0, [pc, #4]	@ (80081d8 <__malloc_lock+0x8>)
 80081d2:	f7ff b8a0 	b.w	8007316 <__retarget_lock_acquire_recursive>
 80081d6:	bf00      	nop
 80081d8:	200009b8 	.word	0x200009b8

080081dc <__malloc_unlock>:
 80081dc:	4801      	ldr	r0, [pc, #4]	@ (80081e4 <__malloc_unlock+0x8>)
 80081de:	f7ff b89b 	b.w	8007318 <__retarget_lock_release_recursive>
 80081e2:	bf00      	nop
 80081e4:	200009b8 	.word	0x200009b8

080081e8 <_Balloc>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	69c6      	ldr	r6, [r0, #28]
 80081ec:	4604      	mov	r4, r0
 80081ee:	460d      	mov	r5, r1
 80081f0:	b976      	cbnz	r6, 8008210 <_Balloc+0x28>
 80081f2:	2010      	movs	r0, #16
 80081f4:	f7ff ff42 	bl	800807c <malloc>
 80081f8:	4602      	mov	r2, r0
 80081fa:	61e0      	str	r0, [r4, #28]
 80081fc:	b920      	cbnz	r0, 8008208 <_Balloc+0x20>
 80081fe:	4b18      	ldr	r3, [pc, #96]	@ (8008260 <_Balloc+0x78>)
 8008200:	4818      	ldr	r0, [pc, #96]	@ (8008264 <_Balloc+0x7c>)
 8008202:	216b      	movs	r1, #107	@ 0x6b
 8008204:	f000 fd98 	bl	8008d38 <__assert_func>
 8008208:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800820c:	6006      	str	r6, [r0, #0]
 800820e:	60c6      	str	r6, [r0, #12]
 8008210:	69e6      	ldr	r6, [r4, #28]
 8008212:	68f3      	ldr	r3, [r6, #12]
 8008214:	b183      	cbz	r3, 8008238 <_Balloc+0x50>
 8008216:	69e3      	ldr	r3, [r4, #28]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800821e:	b9b8      	cbnz	r0, 8008250 <_Balloc+0x68>
 8008220:	2101      	movs	r1, #1
 8008222:	fa01 f605 	lsl.w	r6, r1, r5
 8008226:	1d72      	adds	r2, r6, #5
 8008228:	0092      	lsls	r2, r2, #2
 800822a:	4620      	mov	r0, r4
 800822c:	f000 fda2 	bl	8008d74 <_calloc_r>
 8008230:	b160      	cbz	r0, 800824c <_Balloc+0x64>
 8008232:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008236:	e00e      	b.n	8008256 <_Balloc+0x6e>
 8008238:	2221      	movs	r2, #33	@ 0x21
 800823a:	2104      	movs	r1, #4
 800823c:	4620      	mov	r0, r4
 800823e:	f000 fd99 	bl	8008d74 <_calloc_r>
 8008242:	69e3      	ldr	r3, [r4, #28]
 8008244:	60f0      	str	r0, [r6, #12]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e4      	bne.n	8008216 <_Balloc+0x2e>
 800824c:	2000      	movs	r0, #0
 800824e:	bd70      	pop	{r4, r5, r6, pc}
 8008250:	6802      	ldr	r2, [r0, #0]
 8008252:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008256:	2300      	movs	r3, #0
 8008258:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800825c:	e7f7      	b.n	800824e <_Balloc+0x66>
 800825e:	bf00      	nop
 8008260:	0800b519 	.word	0x0800b519
 8008264:	0800b599 	.word	0x0800b599

08008268 <_Bfree>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	69c6      	ldr	r6, [r0, #28]
 800826c:	4605      	mov	r5, r0
 800826e:	460c      	mov	r4, r1
 8008270:	b976      	cbnz	r6, 8008290 <_Bfree+0x28>
 8008272:	2010      	movs	r0, #16
 8008274:	f7ff ff02 	bl	800807c <malloc>
 8008278:	4602      	mov	r2, r0
 800827a:	61e8      	str	r0, [r5, #28]
 800827c:	b920      	cbnz	r0, 8008288 <_Bfree+0x20>
 800827e:	4b09      	ldr	r3, [pc, #36]	@ (80082a4 <_Bfree+0x3c>)
 8008280:	4809      	ldr	r0, [pc, #36]	@ (80082a8 <_Bfree+0x40>)
 8008282:	218f      	movs	r1, #143	@ 0x8f
 8008284:	f000 fd58 	bl	8008d38 <__assert_func>
 8008288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800828c:	6006      	str	r6, [r0, #0]
 800828e:	60c6      	str	r6, [r0, #12]
 8008290:	b13c      	cbz	r4, 80082a2 <_Bfree+0x3a>
 8008292:	69eb      	ldr	r3, [r5, #28]
 8008294:	6862      	ldr	r2, [r4, #4]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800829c:	6021      	str	r1, [r4, #0]
 800829e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082a2:	bd70      	pop	{r4, r5, r6, pc}
 80082a4:	0800b519 	.word	0x0800b519
 80082a8:	0800b599 	.word	0x0800b599

080082ac <__multadd>:
 80082ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082b0:	690d      	ldr	r5, [r1, #16]
 80082b2:	4607      	mov	r7, r0
 80082b4:	460c      	mov	r4, r1
 80082b6:	461e      	mov	r6, r3
 80082b8:	f101 0c14 	add.w	ip, r1, #20
 80082bc:	2000      	movs	r0, #0
 80082be:	f8dc 3000 	ldr.w	r3, [ip]
 80082c2:	b299      	uxth	r1, r3
 80082c4:	fb02 6101 	mla	r1, r2, r1, r6
 80082c8:	0c1e      	lsrs	r6, r3, #16
 80082ca:	0c0b      	lsrs	r3, r1, #16
 80082cc:	fb02 3306 	mla	r3, r2, r6, r3
 80082d0:	b289      	uxth	r1, r1
 80082d2:	3001      	adds	r0, #1
 80082d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082d8:	4285      	cmp	r5, r0
 80082da:	f84c 1b04 	str.w	r1, [ip], #4
 80082de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082e2:	dcec      	bgt.n	80082be <__multadd+0x12>
 80082e4:	b30e      	cbz	r6, 800832a <__multadd+0x7e>
 80082e6:	68a3      	ldr	r3, [r4, #8]
 80082e8:	42ab      	cmp	r3, r5
 80082ea:	dc19      	bgt.n	8008320 <__multadd+0x74>
 80082ec:	6861      	ldr	r1, [r4, #4]
 80082ee:	4638      	mov	r0, r7
 80082f0:	3101      	adds	r1, #1
 80082f2:	f7ff ff79 	bl	80081e8 <_Balloc>
 80082f6:	4680      	mov	r8, r0
 80082f8:	b928      	cbnz	r0, 8008306 <__multadd+0x5a>
 80082fa:	4602      	mov	r2, r0
 80082fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008330 <__multadd+0x84>)
 80082fe:	480d      	ldr	r0, [pc, #52]	@ (8008334 <__multadd+0x88>)
 8008300:	21ba      	movs	r1, #186	@ 0xba
 8008302:	f000 fd19 	bl	8008d38 <__assert_func>
 8008306:	6922      	ldr	r2, [r4, #16]
 8008308:	3202      	adds	r2, #2
 800830a:	f104 010c 	add.w	r1, r4, #12
 800830e:	0092      	lsls	r2, r2, #2
 8008310:	300c      	adds	r0, #12
 8008312:	f7ff f802 	bl	800731a <memcpy>
 8008316:	4621      	mov	r1, r4
 8008318:	4638      	mov	r0, r7
 800831a:	f7ff ffa5 	bl	8008268 <_Bfree>
 800831e:	4644      	mov	r4, r8
 8008320:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008324:	3501      	adds	r5, #1
 8008326:	615e      	str	r6, [r3, #20]
 8008328:	6125      	str	r5, [r4, #16]
 800832a:	4620      	mov	r0, r4
 800832c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008330:	0800b588 	.word	0x0800b588
 8008334:	0800b599 	.word	0x0800b599

08008338 <__hi0bits>:
 8008338:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800833c:	4603      	mov	r3, r0
 800833e:	bf36      	itet	cc
 8008340:	0403      	lslcc	r3, r0, #16
 8008342:	2000      	movcs	r0, #0
 8008344:	2010      	movcc	r0, #16
 8008346:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800834a:	bf3c      	itt	cc
 800834c:	021b      	lslcc	r3, r3, #8
 800834e:	3008      	addcc	r0, #8
 8008350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008354:	bf3c      	itt	cc
 8008356:	011b      	lslcc	r3, r3, #4
 8008358:	3004      	addcc	r0, #4
 800835a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835e:	bf3c      	itt	cc
 8008360:	009b      	lslcc	r3, r3, #2
 8008362:	3002      	addcc	r0, #2
 8008364:	2b00      	cmp	r3, #0
 8008366:	db05      	blt.n	8008374 <__hi0bits+0x3c>
 8008368:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800836c:	f100 0001 	add.w	r0, r0, #1
 8008370:	bf08      	it	eq
 8008372:	2020      	moveq	r0, #32
 8008374:	4770      	bx	lr

08008376 <__lo0bits>:
 8008376:	6803      	ldr	r3, [r0, #0]
 8008378:	4602      	mov	r2, r0
 800837a:	f013 0007 	ands.w	r0, r3, #7
 800837e:	d00b      	beq.n	8008398 <__lo0bits+0x22>
 8008380:	07d9      	lsls	r1, r3, #31
 8008382:	d421      	bmi.n	80083c8 <__lo0bits+0x52>
 8008384:	0798      	lsls	r0, r3, #30
 8008386:	bf49      	itett	mi
 8008388:	085b      	lsrmi	r3, r3, #1
 800838a:	089b      	lsrpl	r3, r3, #2
 800838c:	2001      	movmi	r0, #1
 800838e:	6013      	strmi	r3, [r2, #0]
 8008390:	bf5c      	itt	pl
 8008392:	6013      	strpl	r3, [r2, #0]
 8008394:	2002      	movpl	r0, #2
 8008396:	4770      	bx	lr
 8008398:	b299      	uxth	r1, r3
 800839a:	b909      	cbnz	r1, 80083a0 <__lo0bits+0x2a>
 800839c:	0c1b      	lsrs	r3, r3, #16
 800839e:	2010      	movs	r0, #16
 80083a0:	b2d9      	uxtb	r1, r3
 80083a2:	b909      	cbnz	r1, 80083a8 <__lo0bits+0x32>
 80083a4:	3008      	adds	r0, #8
 80083a6:	0a1b      	lsrs	r3, r3, #8
 80083a8:	0719      	lsls	r1, r3, #28
 80083aa:	bf04      	itt	eq
 80083ac:	091b      	lsreq	r3, r3, #4
 80083ae:	3004      	addeq	r0, #4
 80083b0:	0799      	lsls	r1, r3, #30
 80083b2:	bf04      	itt	eq
 80083b4:	089b      	lsreq	r3, r3, #2
 80083b6:	3002      	addeq	r0, #2
 80083b8:	07d9      	lsls	r1, r3, #31
 80083ba:	d403      	bmi.n	80083c4 <__lo0bits+0x4e>
 80083bc:	085b      	lsrs	r3, r3, #1
 80083be:	f100 0001 	add.w	r0, r0, #1
 80083c2:	d003      	beq.n	80083cc <__lo0bits+0x56>
 80083c4:	6013      	str	r3, [r2, #0]
 80083c6:	4770      	bx	lr
 80083c8:	2000      	movs	r0, #0
 80083ca:	4770      	bx	lr
 80083cc:	2020      	movs	r0, #32
 80083ce:	4770      	bx	lr

080083d0 <__i2b>:
 80083d0:	b510      	push	{r4, lr}
 80083d2:	460c      	mov	r4, r1
 80083d4:	2101      	movs	r1, #1
 80083d6:	f7ff ff07 	bl	80081e8 <_Balloc>
 80083da:	4602      	mov	r2, r0
 80083dc:	b928      	cbnz	r0, 80083ea <__i2b+0x1a>
 80083de:	4b05      	ldr	r3, [pc, #20]	@ (80083f4 <__i2b+0x24>)
 80083e0:	4805      	ldr	r0, [pc, #20]	@ (80083f8 <__i2b+0x28>)
 80083e2:	f240 1145 	movw	r1, #325	@ 0x145
 80083e6:	f000 fca7 	bl	8008d38 <__assert_func>
 80083ea:	2301      	movs	r3, #1
 80083ec:	6144      	str	r4, [r0, #20]
 80083ee:	6103      	str	r3, [r0, #16]
 80083f0:	bd10      	pop	{r4, pc}
 80083f2:	bf00      	nop
 80083f4:	0800b588 	.word	0x0800b588
 80083f8:	0800b599 	.word	0x0800b599

080083fc <__multiply>:
 80083fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	4617      	mov	r7, r2
 8008402:	690a      	ldr	r2, [r1, #16]
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	429a      	cmp	r2, r3
 8008408:	bfa8      	it	ge
 800840a:	463b      	movge	r3, r7
 800840c:	4689      	mov	r9, r1
 800840e:	bfa4      	itt	ge
 8008410:	460f      	movge	r7, r1
 8008412:	4699      	movge	r9, r3
 8008414:	693d      	ldr	r5, [r7, #16]
 8008416:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	6879      	ldr	r1, [r7, #4]
 800841e:	eb05 060a 	add.w	r6, r5, sl
 8008422:	42b3      	cmp	r3, r6
 8008424:	b085      	sub	sp, #20
 8008426:	bfb8      	it	lt
 8008428:	3101      	addlt	r1, #1
 800842a:	f7ff fedd 	bl	80081e8 <_Balloc>
 800842e:	b930      	cbnz	r0, 800843e <__multiply+0x42>
 8008430:	4602      	mov	r2, r0
 8008432:	4b41      	ldr	r3, [pc, #260]	@ (8008538 <__multiply+0x13c>)
 8008434:	4841      	ldr	r0, [pc, #260]	@ (800853c <__multiply+0x140>)
 8008436:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800843a:	f000 fc7d 	bl	8008d38 <__assert_func>
 800843e:	f100 0414 	add.w	r4, r0, #20
 8008442:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008446:	4623      	mov	r3, r4
 8008448:	2200      	movs	r2, #0
 800844a:	4573      	cmp	r3, lr
 800844c:	d320      	bcc.n	8008490 <__multiply+0x94>
 800844e:	f107 0814 	add.w	r8, r7, #20
 8008452:	f109 0114 	add.w	r1, r9, #20
 8008456:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800845a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800845e:	9302      	str	r3, [sp, #8]
 8008460:	1beb      	subs	r3, r5, r7
 8008462:	3b15      	subs	r3, #21
 8008464:	f023 0303 	bic.w	r3, r3, #3
 8008468:	3304      	adds	r3, #4
 800846a:	3715      	adds	r7, #21
 800846c:	42bd      	cmp	r5, r7
 800846e:	bf38      	it	cc
 8008470:	2304      	movcc	r3, #4
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	9b02      	ldr	r3, [sp, #8]
 8008476:	9103      	str	r1, [sp, #12]
 8008478:	428b      	cmp	r3, r1
 800847a:	d80c      	bhi.n	8008496 <__multiply+0x9a>
 800847c:	2e00      	cmp	r6, #0
 800847e:	dd03      	ble.n	8008488 <__multiply+0x8c>
 8008480:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008484:	2b00      	cmp	r3, #0
 8008486:	d055      	beq.n	8008534 <__multiply+0x138>
 8008488:	6106      	str	r6, [r0, #16]
 800848a:	b005      	add	sp, #20
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	f843 2b04 	str.w	r2, [r3], #4
 8008494:	e7d9      	b.n	800844a <__multiply+0x4e>
 8008496:	f8b1 a000 	ldrh.w	sl, [r1]
 800849a:	f1ba 0f00 	cmp.w	sl, #0
 800849e:	d01f      	beq.n	80084e0 <__multiply+0xe4>
 80084a0:	46c4      	mov	ip, r8
 80084a2:	46a1      	mov	r9, r4
 80084a4:	2700      	movs	r7, #0
 80084a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80084aa:	f8d9 3000 	ldr.w	r3, [r9]
 80084ae:	fa1f fb82 	uxth.w	fp, r2
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80084b8:	443b      	add	r3, r7
 80084ba:	f8d9 7000 	ldr.w	r7, [r9]
 80084be:	0c12      	lsrs	r2, r2, #16
 80084c0:	0c3f      	lsrs	r7, r7, #16
 80084c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80084c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084d0:	4565      	cmp	r5, ip
 80084d2:	f849 3b04 	str.w	r3, [r9], #4
 80084d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084da:	d8e4      	bhi.n	80084a6 <__multiply+0xaa>
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	50e7      	str	r7, [r4, r3]
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084e6:	3104      	adds	r1, #4
 80084e8:	f1b9 0f00 	cmp.w	r9, #0
 80084ec:	d020      	beq.n	8008530 <__multiply+0x134>
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	4647      	mov	r7, r8
 80084f2:	46a4      	mov	ip, r4
 80084f4:	f04f 0a00 	mov.w	sl, #0
 80084f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80084fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008500:	fb09 220b 	mla	r2, r9, fp, r2
 8008504:	4452      	add	r2, sl
 8008506:	b29b      	uxth	r3, r3
 8008508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800850c:	f84c 3b04 	str.w	r3, [ip], #4
 8008510:	f857 3b04 	ldr.w	r3, [r7], #4
 8008514:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008518:	f8bc 3000 	ldrh.w	r3, [ip]
 800851c:	fb09 330a 	mla	r3, r9, sl, r3
 8008520:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008524:	42bd      	cmp	r5, r7
 8008526:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800852a:	d8e5      	bhi.n	80084f8 <__multiply+0xfc>
 800852c:	9a01      	ldr	r2, [sp, #4]
 800852e:	50a3      	str	r3, [r4, r2]
 8008530:	3404      	adds	r4, #4
 8008532:	e79f      	b.n	8008474 <__multiply+0x78>
 8008534:	3e01      	subs	r6, #1
 8008536:	e7a1      	b.n	800847c <__multiply+0x80>
 8008538:	0800b588 	.word	0x0800b588
 800853c:	0800b599 	.word	0x0800b599

08008540 <__pow5mult>:
 8008540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008544:	4615      	mov	r5, r2
 8008546:	f012 0203 	ands.w	r2, r2, #3
 800854a:	4607      	mov	r7, r0
 800854c:	460e      	mov	r6, r1
 800854e:	d007      	beq.n	8008560 <__pow5mult+0x20>
 8008550:	4c25      	ldr	r4, [pc, #148]	@ (80085e8 <__pow5mult+0xa8>)
 8008552:	3a01      	subs	r2, #1
 8008554:	2300      	movs	r3, #0
 8008556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800855a:	f7ff fea7 	bl	80082ac <__multadd>
 800855e:	4606      	mov	r6, r0
 8008560:	10ad      	asrs	r5, r5, #2
 8008562:	d03d      	beq.n	80085e0 <__pow5mult+0xa0>
 8008564:	69fc      	ldr	r4, [r7, #28]
 8008566:	b97c      	cbnz	r4, 8008588 <__pow5mult+0x48>
 8008568:	2010      	movs	r0, #16
 800856a:	f7ff fd87 	bl	800807c <malloc>
 800856e:	4602      	mov	r2, r0
 8008570:	61f8      	str	r0, [r7, #28]
 8008572:	b928      	cbnz	r0, 8008580 <__pow5mult+0x40>
 8008574:	4b1d      	ldr	r3, [pc, #116]	@ (80085ec <__pow5mult+0xac>)
 8008576:	481e      	ldr	r0, [pc, #120]	@ (80085f0 <__pow5mult+0xb0>)
 8008578:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800857c:	f000 fbdc 	bl	8008d38 <__assert_func>
 8008580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008584:	6004      	str	r4, [r0, #0]
 8008586:	60c4      	str	r4, [r0, #12]
 8008588:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800858c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008590:	b94c      	cbnz	r4, 80085a6 <__pow5mult+0x66>
 8008592:	f240 2171 	movw	r1, #625	@ 0x271
 8008596:	4638      	mov	r0, r7
 8008598:	f7ff ff1a 	bl	80083d0 <__i2b>
 800859c:	2300      	movs	r3, #0
 800859e:	f8c8 0008 	str.w	r0, [r8, #8]
 80085a2:	4604      	mov	r4, r0
 80085a4:	6003      	str	r3, [r0, #0]
 80085a6:	f04f 0900 	mov.w	r9, #0
 80085aa:	07eb      	lsls	r3, r5, #31
 80085ac:	d50a      	bpl.n	80085c4 <__pow5mult+0x84>
 80085ae:	4631      	mov	r1, r6
 80085b0:	4622      	mov	r2, r4
 80085b2:	4638      	mov	r0, r7
 80085b4:	f7ff ff22 	bl	80083fc <__multiply>
 80085b8:	4631      	mov	r1, r6
 80085ba:	4680      	mov	r8, r0
 80085bc:	4638      	mov	r0, r7
 80085be:	f7ff fe53 	bl	8008268 <_Bfree>
 80085c2:	4646      	mov	r6, r8
 80085c4:	106d      	asrs	r5, r5, #1
 80085c6:	d00b      	beq.n	80085e0 <__pow5mult+0xa0>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	b938      	cbnz	r0, 80085dc <__pow5mult+0x9c>
 80085cc:	4622      	mov	r2, r4
 80085ce:	4621      	mov	r1, r4
 80085d0:	4638      	mov	r0, r7
 80085d2:	f7ff ff13 	bl	80083fc <__multiply>
 80085d6:	6020      	str	r0, [r4, #0]
 80085d8:	f8c0 9000 	str.w	r9, [r0]
 80085dc:	4604      	mov	r4, r0
 80085de:	e7e4      	b.n	80085aa <__pow5mult+0x6a>
 80085e0:	4630      	mov	r0, r6
 80085e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085e6:	bf00      	nop
 80085e8:	0800b64c 	.word	0x0800b64c
 80085ec:	0800b519 	.word	0x0800b519
 80085f0:	0800b599 	.word	0x0800b599

080085f4 <__lshift>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	460c      	mov	r4, r1
 80085fa:	6849      	ldr	r1, [r1, #4]
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008602:	68a3      	ldr	r3, [r4, #8]
 8008604:	4607      	mov	r7, r0
 8008606:	4691      	mov	r9, r2
 8008608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800860c:	f108 0601 	add.w	r6, r8, #1
 8008610:	42b3      	cmp	r3, r6
 8008612:	db0b      	blt.n	800862c <__lshift+0x38>
 8008614:	4638      	mov	r0, r7
 8008616:	f7ff fde7 	bl	80081e8 <_Balloc>
 800861a:	4605      	mov	r5, r0
 800861c:	b948      	cbnz	r0, 8008632 <__lshift+0x3e>
 800861e:	4602      	mov	r2, r0
 8008620:	4b28      	ldr	r3, [pc, #160]	@ (80086c4 <__lshift+0xd0>)
 8008622:	4829      	ldr	r0, [pc, #164]	@ (80086c8 <__lshift+0xd4>)
 8008624:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008628:	f000 fb86 	bl	8008d38 <__assert_func>
 800862c:	3101      	adds	r1, #1
 800862e:	005b      	lsls	r3, r3, #1
 8008630:	e7ee      	b.n	8008610 <__lshift+0x1c>
 8008632:	2300      	movs	r3, #0
 8008634:	f100 0114 	add.w	r1, r0, #20
 8008638:	f100 0210 	add.w	r2, r0, #16
 800863c:	4618      	mov	r0, r3
 800863e:	4553      	cmp	r3, sl
 8008640:	db33      	blt.n	80086aa <__lshift+0xb6>
 8008642:	6920      	ldr	r0, [r4, #16]
 8008644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008648:	f104 0314 	add.w	r3, r4, #20
 800864c:	f019 091f 	ands.w	r9, r9, #31
 8008650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008654:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008658:	d02b      	beq.n	80086b2 <__lshift+0xbe>
 800865a:	f1c9 0e20 	rsb	lr, r9, #32
 800865e:	468a      	mov	sl, r1
 8008660:	2200      	movs	r2, #0
 8008662:	6818      	ldr	r0, [r3, #0]
 8008664:	fa00 f009 	lsl.w	r0, r0, r9
 8008668:	4310      	orrs	r0, r2
 800866a:	f84a 0b04 	str.w	r0, [sl], #4
 800866e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008672:	459c      	cmp	ip, r3
 8008674:	fa22 f20e 	lsr.w	r2, r2, lr
 8008678:	d8f3      	bhi.n	8008662 <__lshift+0x6e>
 800867a:	ebac 0304 	sub.w	r3, ip, r4
 800867e:	3b15      	subs	r3, #21
 8008680:	f023 0303 	bic.w	r3, r3, #3
 8008684:	3304      	adds	r3, #4
 8008686:	f104 0015 	add.w	r0, r4, #21
 800868a:	4560      	cmp	r0, ip
 800868c:	bf88      	it	hi
 800868e:	2304      	movhi	r3, #4
 8008690:	50ca      	str	r2, [r1, r3]
 8008692:	b10a      	cbz	r2, 8008698 <__lshift+0xa4>
 8008694:	f108 0602 	add.w	r6, r8, #2
 8008698:	3e01      	subs	r6, #1
 800869a:	4638      	mov	r0, r7
 800869c:	612e      	str	r6, [r5, #16]
 800869e:	4621      	mov	r1, r4
 80086a0:	f7ff fde2 	bl	8008268 <_Bfree>
 80086a4:	4628      	mov	r0, r5
 80086a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80086ae:	3301      	adds	r3, #1
 80086b0:	e7c5      	b.n	800863e <__lshift+0x4a>
 80086b2:	3904      	subs	r1, #4
 80086b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086bc:	459c      	cmp	ip, r3
 80086be:	d8f9      	bhi.n	80086b4 <__lshift+0xc0>
 80086c0:	e7ea      	b.n	8008698 <__lshift+0xa4>
 80086c2:	bf00      	nop
 80086c4:	0800b588 	.word	0x0800b588
 80086c8:	0800b599 	.word	0x0800b599

080086cc <__mcmp>:
 80086cc:	690a      	ldr	r2, [r1, #16]
 80086ce:	4603      	mov	r3, r0
 80086d0:	6900      	ldr	r0, [r0, #16]
 80086d2:	1a80      	subs	r0, r0, r2
 80086d4:	b530      	push	{r4, r5, lr}
 80086d6:	d10e      	bne.n	80086f6 <__mcmp+0x2a>
 80086d8:	3314      	adds	r3, #20
 80086da:	3114      	adds	r1, #20
 80086dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086ec:	4295      	cmp	r5, r2
 80086ee:	d003      	beq.n	80086f8 <__mcmp+0x2c>
 80086f0:	d205      	bcs.n	80086fe <__mcmp+0x32>
 80086f2:	f04f 30ff 	mov.w	r0, #4294967295
 80086f6:	bd30      	pop	{r4, r5, pc}
 80086f8:	42a3      	cmp	r3, r4
 80086fa:	d3f3      	bcc.n	80086e4 <__mcmp+0x18>
 80086fc:	e7fb      	b.n	80086f6 <__mcmp+0x2a>
 80086fe:	2001      	movs	r0, #1
 8008700:	e7f9      	b.n	80086f6 <__mcmp+0x2a>
	...

08008704 <__mdiff>:
 8008704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008708:	4689      	mov	r9, r1
 800870a:	4606      	mov	r6, r0
 800870c:	4611      	mov	r1, r2
 800870e:	4648      	mov	r0, r9
 8008710:	4614      	mov	r4, r2
 8008712:	f7ff ffdb 	bl	80086cc <__mcmp>
 8008716:	1e05      	subs	r5, r0, #0
 8008718:	d112      	bne.n	8008740 <__mdiff+0x3c>
 800871a:	4629      	mov	r1, r5
 800871c:	4630      	mov	r0, r6
 800871e:	f7ff fd63 	bl	80081e8 <_Balloc>
 8008722:	4602      	mov	r2, r0
 8008724:	b928      	cbnz	r0, 8008732 <__mdiff+0x2e>
 8008726:	4b3f      	ldr	r3, [pc, #252]	@ (8008824 <__mdiff+0x120>)
 8008728:	f240 2137 	movw	r1, #567	@ 0x237
 800872c:	483e      	ldr	r0, [pc, #248]	@ (8008828 <__mdiff+0x124>)
 800872e:	f000 fb03 	bl	8008d38 <__assert_func>
 8008732:	2301      	movs	r3, #1
 8008734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008738:	4610      	mov	r0, r2
 800873a:	b003      	add	sp, #12
 800873c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008740:	bfbc      	itt	lt
 8008742:	464b      	movlt	r3, r9
 8008744:	46a1      	movlt	r9, r4
 8008746:	4630      	mov	r0, r6
 8008748:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800874c:	bfba      	itte	lt
 800874e:	461c      	movlt	r4, r3
 8008750:	2501      	movlt	r5, #1
 8008752:	2500      	movge	r5, #0
 8008754:	f7ff fd48 	bl	80081e8 <_Balloc>
 8008758:	4602      	mov	r2, r0
 800875a:	b918      	cbnz	r0, 8008764 <__mdiff+0x60>
 800875c:	4b31      	ldr	r3, [pc, #196]	@ (8008824 <__mdiff+0x120>)
 800875e:	f240 2145 	movw	r1, #581	@ 0x245
 8008762:	e7e3      	b.n	800872c <__mdiff+0x28>
 8008764:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008768:	6926      	ldr	r6, [r4, #16]
 800876a:	60c5      	str	r5, [r0, #12]
 800876c:	f109 0310 	add.w	r3, r9, #16
 8008770:	f109 0514 	add.w	r5, r9, #20
 8008774:	f104 0e14 	add.w	lr, r4, #20
 8008778:	f100 0b14 	add.w	fp, r0, #20
 800877c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008780:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008784:	9301      	str	r3, [sp, #4]
 8008786:	46d9      	mov	r9, fp
 8008788:	f04f 0c00 	mov.w	ip, #0
 800878c:	9b01      	ldr	r3, [sp, #4]
 800878e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008792:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008796:	9301      	str	r3, [sp, #4]
 8008798:	fa1f f38a 	uxth.w	r3, sl
 800879c:	4619      	mov	r1, r3
 800879e:	b283      	uxth	r3, r0
 80087a0:	1acb      	subs	r3, r1, r3
 80087a2:	0c00      	lsrs	r0, r0, #16
 80087a4:	4463      	add	r3, ip
 80087a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80087aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80087b4:	4576      	cmp	r6, lr
 80087b6:	f849 3b04 	str.w	r3, [r9], #4
 80087ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087be:	d8e5      	bhi.n	800878c <__mdiff+0x88>
 80087c0:	1b33      	subs	r3, r6, r4
 80087c2:	3b15      	subs	r3, #21
 80087c4:	f023 0303 	bic.w	r3, r3, #3
 80087c8:	3415      	adds	r4, #21
 80087ca:	3304      	adds	r3, #4
 80087cc:	42a6      	cmp	r6, r4
 80087ce:	bf38      	it	cc
 80087d0:	2304      	movcc	r3, #4
 80087d2:	441d      	add	r5, r3
 80087d4:	445b      	add	r3, fp
 80087d6:	461e      	mov	r6, r3
 80087d8:	462c      	mov	r4, r5
 80087da:	4544      	cmp	r4, r8
 80087dc:	d30e      	bcc.n	80087fc <__mdiff+0xf8>
 80087de:	f108 0103 	add.w	r1, r8, #3
 80087e2:	1b49      	subs	r1, r1, r5
 80087e4:	f021 0103 	bic.w	r1, r1, #3
 80087e8:	3d03      	subs	r5, #3
 80087ea:	45a8      	cmp	r8, r5
 80087ec:	bf38      	it	cc
 80087ee:	2100      	movcc	r1, #0
 80087f0:	440b      	add	r3, r1
 80087f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087f6:	b191      	cbz	r1, 800881e <__mdiff+0x11a>
 80087f8:	6117      	str	r7, [r2, #16]
 80087fa:	e79d      	b.n	8008738 <__mdiff+0x34>
 80087fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8008800:	46e6      	mov	lr, ip
 8008802:	0c08      	lsrs	r0, r1, #16
 8008804:	fa1c fc81 	uxtah	ip, ip, r1
 8008808:	4471      	add	r1, lr
 800880a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800880e:	b289      	uxth	r1, r1
 8008810:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008814:	f846 1b04 	str.w	r1, [r6], #4
 8008818:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800881c:	e7dd      	b.n	80087da <__mdiff+0xd6>
 800881e:	3f01      	subs	r7, #1
 8008820:	e7e7      	b.n	80087f2 <__mdiff+0xee>
 8008822:	bf00      	nop
 8008824:	0800b588 	.word	0x0800b588
 8008828:	0800b599 	.word	0x0800b599

0800882c <__d2b>:
 800882c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008830:	460f      	mov	r7, r1
 8008832:	2101      	movs	r1, #1
 8008834:	ec59 8b10 	vmov	r8, r9, d0
 8008838:	4616      	mov	r6, r2
 800883a:	f7ff fcd5 	bl	80081e8 <_Balloc>
 800883e:	4604      	mov	r4, r0
 8008840:	b930      	cbnz	r0, 8008850 <__d2b+0x24>
 8008842:	4602      	mov	r2, r0
 8008844:	4b23      	ldr	r3, [pc, #140]	@ (80088d4 <__d2b+0xa8>)
 8008846:	4824      	ldr	r0, [pc, #144]	@ (80088d8 <__d2b+0xac>)
 8008848:	f240 310f 	movw	r1, #783	@ 0x30f
 800884c:	f000 fa74 	bl	8008d38 <__assert_func>
 8008850:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008854:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008858:	b10d      	cbz	r5, 800885e <__d2b+0x32>
 800885a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800885e:	9301      	str	r3, [sp, #4]
 8008860:	f1b8 0300 	subs.w	r3, r8, #0
 8008864:	d023      	beq.n	80088ae <__d2b+0x82>
 8008866:	4668      	mov	r0, sp
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	f7ff fd84 	bl	8008376 <__lo0bits>
 800886e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008872:	b1d0      	cbz	r0, 80088aa <__d2b+0x7e>
 8008874:	f1c0 0320 	rsb	r3, r0, #32
 8008878:	fa02 f303 	lsl.w	r3, r2, r3
 800887c:	430b      	orrs	r3, r1
 800887e:	40c2      	lsrs	r2, r0
 8008880:	6163      	str	r3, [r4, #20]
 8008882:	9201      	str	r2, [sp, #4]
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	61a3      	str	r3, [r4, #24]
 8008888:	2b00      	cmp	r3, #0
 800888a:	bf0c      	ite	eq
 800888c:	2201      	moveq	r2, #1
 800888e:	2202      	movne	r2, #2
 8008890:	6122      	str	r2, [r4, #16]
 8008892:	b1a5      	cbz	r5, 80088be <__d2b+0x92>
 8008894:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008898:	4405      	add	r5, r0
 800889a:	603d      	str	r5, [r7, #0]
 800889c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80088a0:	6030      	str	r0, [r6, #0]
 80088a2:	4620      	mov	r0, r4
 80088a4:	b003      	add	sp, #12
 80088a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088aa:	6161      	str	r1, [r4, #20]
 80088ac:	e7ea      	b.n	8008884 <__d2b+0x58>
 80088ae:	a801      	add	r0, sp, #4
 80088b0:	f7ff fd61 	bl	8008376 <__lo0bits>
 80088b4:	9b01      	ldr	r3, [sp, #4]
 80088b6:	6163      	str	r3, [r4, #20]
 80088b8:	3020      	adds	r0, #32
 80088ba:	2201      	movs	r2, #1
 80088bc:	e7e8      	b.n	8008890 <__d2b+0x64>
 80088be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80088c6:	6038      	str	r0, [r7, #0]
 80088c8:	6918      	ldr	r0, [r3, #16]
 80088ca:	f7ff fd35 	bl	8008338 <__hi0bits>
 80088ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088d2:	e7e5      	b.n	80088a0 <__d2b+0x74>
 80088d4:	0800b588 	.word	0x0800b588
 80088d8:	0800b599 	.word	0x0800b599

080088dc <__ssputs_r>:
 80088dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e0:	688e      	ldr	r6, [r1, #8]
 80088e2:	461f      	mov	r7, r3
 80088e4:	42be      	cmp	r6, r7
 80088e6:	680b      	ldr	r3, [r1, #0]
 80088e8:	4682      	mov	sl, r0
 80088ea:	460c      	mov	r4, r1
 80088ec:	4690      	mov	r8, r2
 80088ee:	d82d      	bhi.n	800894c <__ssputs_r+0x70>
 80088f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80088f8:	d026      	beq.n	8008948 <__ssputs_r+0x6c>
 80088fa:	6965      	ldr	r5, [r4, #20]
 80088fc:	6909      	ldr	r1, [r1, #16]
 80088fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008902:	eba3 0901 	sub.w	r9, r3, r1
 8008906:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800890a:	1c7b      	adds	r3, r7, #1
 800890c:	444b      	add	r3, r9
 800890e:	106d      	asrs	r5, r5, #1
 8008910:	429d      	cmp	r5, r3
 8008912:	bf38      	it	cc
 8008914:	461d      	movcc	r5, r3
 8008916:	0553      	lsls	r3, r2, #21
 8008918:	d527      	bpl.n	800896a <__ssputs_r+0x8e>
 800891a:	4629      	mov	r1, r5
 800891c:	f7ff fbd8 	bl	80080d0 <_malloc_r>
 8008920:	4606      	mov	r6, r0
 8008922:	b360      	cbz	r0, 800897e <__ssputs_r+0xa2>
 8008924:	6921      	ldr	r1, [r4, #16]
 8008926:	464a      	mov	r2, r9
 8008928:	f7fe fcf7 	bl	800731a <memcpy>
 800892c:	89a3      	ldrh	r3, [r4, #12]
 800892e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	6126      	str	r6, [r4, #16]
 800893a:	6165      	str	r5, [r4, #20]
 800893c:	444e      	add	r6, r9
 800893e:	eba5 0509 	sub.w	r5, r5, r9
 8008942:	6026      	str	r6, [r4, #0]
 8008944:	60a5      	str	r5, [r4, #8]
 8008946:	463e      	mov	r6, r7
 8008948:	42be      	cmp	r6, r7
 800894a:	d900      	bls.n	800894e <__ssputs_r+0x72>
 800894c:	463e      	mov	r6, r7
 800894e:	6820      	ldr	r0, [r4, #0]
 8008950:	4632      	mov	r2, r6
 8008952:	4641      	mov	r1, r8
 8008954:	f000 f9c6 	bl	8008ce4 <memmove>
 8008958:	68a3      	ldr	r3, [r4, #8]
 800895a:	1b9b      	subs	r3, r3, r6
 800895c:	60a3      	str	r3, [r4, #8]
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	4433      	add	r3, r6
 8008962:	6023      	str	r3, [r4, #0]
 8008964:	2000      	movs	r0, #0
 8008966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800896a:	462a      	mov	r2, r5
 800896c:	f000 fa28 	bl	8008dc0 <_realloc_r>
 8008970:	4606      	mov	r6, r0
 8008972:	2800      	cmp	r0, #0
 8008974:	d1e0      	bne.n	8008938 <__ssputs_r+0x5c>
 8008976:	6921      	ldr	r1, [r4, #16]
 8008978:	4650      	mov	r0, sl
 800897a:	f7ff fb35 	bl	8007fe8 <_free_r>
 800897e:	230c      	movs	r3, #12
 8008980:	f8ca 3000 	str.w	r3, [sl]
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898a:	81a3      	strh	r3, [r4, #12]
 800898c:	f04f 30ff 	mov.w	r0, #4294967295
 8008990:	e7e9      	b.n	8008966 <__ssputs_r+0x8a>
	...

08008994 <_svfiprintf_r>:
 8008994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008998:	4698      	mov	r8, r3
 800899a:	898b      	ldrh	r3, [r1, #12]
 800899c:	061b      	lsls	r3, r3, #24
 800899e:	b09d      	sub	sp, #116	@ 0x74
 80089a0:	4607      	mov	r7, r0
 80089a2:	460d      	mov	r5, r1
 80089a4:	4614      	mov	r4, r2
 80089a6:	d510      	bpl.n	80089ca <_svfiprintf_r+0x36>
 80089a8:	690b      	ldr	r3, [r1, #16]
 80089aa:	b973      	cbnz	r3, 80089ca <_svfiprintf_r+0x36>
 80089ac:	2140      	movs	r1, #64	@ 0x40
 80089ae:	f7ff fb8f 	bl	80080d0 <_malloc_r>
 80089b2:	6028      	str	r0, [r5, #0]
 80089b4:	6128      	str	r0, [r5, #16]
 80089b6:	b930      	cbnz	r0, 80089c6 <_svfiprintf_r+0x32>
 80089b8:	230c      	movs	r3, #12
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	f04f 30ff 	mov.w	r0, #4294967295
 80089c0:	b01d      	add	sp, #116	@ 0x74
 80089c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c6:	2340      	movs	r3, #64	@ 0x40
 80089c8:	616b      	str	r3, [r5, #20]
 80089ca:	2300      	movs	r3, #0
 80089cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ce:	2320      	movs	r3, #32
 80089d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80089d8:	2330      	movs	r3, #48	@ 0x30
 80089da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b78 <_svfiprintf_r+0x1e4>
 80089de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089e2:	f04f 0901 	mov.w	r9, #1
 80089e6:	4623      	mov	r3, r4
 80089e8:	469a      	mov	sl, r3
 80089ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089ee:	b10a      	cbz	r2, 80089f4 <_svfiprintf_r+0x60>
 80089f0:	2a25      	cmp	r2, #37	@ 0x25
 80089f2:	d1f9      	bne.n	80089e8 <_svfiprintf_r+0x54>
 80089f4:	ebba 0b04 	subs.w	fp, sl, r4
 80089f8:	d00b      	beq.n	8008a12 <_svfiprintf_r+0x7e>
 80089fa:	465b      	mov	r3, fp
 80089fc:	4622      	mov	r2, r4
 80089fe:	4629      	mov	r1, r5
 8008a00:	4638      	mov	r0, r7
 8008a02:	f7ff ff6b 	bl	80088dc <__ssputs_r>
 8008a06:	3001      	adds	r0, #1
 8008a08:	f000 80a7 	beq.w	8008b5a <_svfiprintf_r+0x1c6>
 8008a0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a0e:	445a      	add	r2, fp
 8008a10:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a12:	f89a 3000 	ldrb.w	r3, [sl]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f000 809f 	beq.w	8008b5a <_svfiprintf_r+0x1c6>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a26:	f10a 0a01 	add.w	sl, sl, #1
 8008a2a:	9304      	str	r3, [sp, #16]
 8008a2c:	9307      	str	r3, [sp, #28]
 8008a2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a32:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a34:	4654      	mov	r4, sl
 8008a36:	2205      	movs	r2, #5
 8008a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a3c:	484e      	ldr	r0, [pc, #312]	@ (8008b78 <_svfiprintf_r+0x1e4>)
 8008a3e:	f7f7 fbcf 	bl	80001e0 <memchr>
 8008a42:	9a04      	ldr	r2, [sp, #16]
 8008a44:	b9d8      	cbnz	r0, 8008a7e <_svfiprintf_r+0xea>
 8008a46:	06d0      	lsls	r0, r2, #27
 8008a48:	bf44      	itt	mi
 8008a4a:	2320      	movmi	r3, #32
 8008a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a50:	0711      	lsls	r1, r2, #28
 8008a52:	bf44      	itt	mi
 8008a54:	232b      	movmi	r3, #43	@ 0x2b
 8008a56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a60:	d015      	beq.n	8008a8e <_svfiprintf_r+0xfa>
 8008a62:	9a07      	ldr	r2, [sp, #28]
 8008a64:	4654      	mov	r4, sl
 8008a66:	2000      	movs	r0, #0
 8008a68:	f04f 0c0a 	mov.w	ip, #10
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a72:	3b30      	subs	r3, #48	@ 0x30
 8008a74:	2b09      	cmp	r3, #9
 8008a76:	d94b      	bls.n	8008b10 <_svfiprintf_r+0x17c>
 8008a78:	b1b0      	cbz	r0, 8008aa8 <_svfiprintf_r+0x114>
 8008a7a:	9207      	str	r2, [sp, #28]
 8008a7c:	e014      	b.n	8008aa8 <_svfiprintf_r+0x114>
 8008a7e:	eba0 0308 	sub.w	r3, r0, r8
 8008a82:	fa09 f303 	lsl.w	r3, r9, r3
 8008a86:	4313      	orrs	r3, r2
 8008a88:	9304      	str	r3, [sp, #16]
 8008a8a:	46a2      	mov	sl, r4
 8008a8c:	e7d2      	b.n	8008a34 <_svfiprintf_r+0xa0>
 8008a8e:	9b03      	ldr	r3, [sp, #12]
 8008a90:	1d19      	adds	r1, r3, #4
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	9103      	str	r1, [sp, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	bfbb      	ittet	lt
 8008a9a:	425b      	neglt	r3, r3
 8008a9c:	f042 0202 	orrlt.w	r2, r2, #2
 8008aa0:	9307      	strge	r3, [sp, #28]
 8008aa2:	9307      	strlt	r3, [sp, #28]
 8008aa4:	bfb8      	it	lt
 8008aa6:	9204      	strlt	r2, [sp, #16]
 8008aa8:	7823      	ldrb	r3, [r4, #0]
 8008aaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8008aac:	d10a      	bne.n	8008ac4 <_svfiprintf_r+0x130>
 8008aae:	7863      	ldrb	r3, [r4, #1]
 8008ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ab2:	d132      	bne.n	8008b1a <_svfiprintf_r+0x186>
 8008ab4:	9b03      	ldr	r3, [sp, #12]
 8008ab6:	1d1a      	adds	r2, r3, #4
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	9203      	str	r2, [sp, #12]
 8008abc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ac0:	3402      	adds	r4, #2
 8008ac2:	9305      	str	r3, [sp, #20]
 8008ac4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b88 <_svfiprintf_r+0x1f4>
 8008ac8:	7821      	ldrb	r1, [r4, #0]
 8008aca:	2203      	movs	r2, #3
 8008acc:	4650      	mov	r0, sl
 8008ace:	f7f7 fb87 	bl	80001e0 <memchr>
 8008ad2:	b138      	cbz	r0, 8008ae4 <_svfiprintf_r+0x150>
 8008ad4:	9b04      	ldr	r3, [sp, #16]
 8008ad6:	eba0 000a 	sub.w	r0, r0, sl
 8008ada:	2240      	movs	r2, #64	@ 0x40
 8008adc:	4082      	lsls	r2, r0
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	3401      	adds	r4, #1
 8008ae2:	9304      	str	r3, [sp, #16]
 8008ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae8:	4824      	ldr	r0, [pc, #144]	@ (8008b7c <_svfiprintf_r+0x1e8>)
 8008aea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008aee:	2206      	movs	r2, #6
 8008af0:	f7f7 fb76 	bl	80001e0 <memchr>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	d036      	beq.n	8008b66 <_svfiprintf_r+0x1d2>
 8008af8:	4b21      	ldr	r3, [pc, #132]	@ (8008b80 <_svfiprintf_r+0x1ec>)
 8008afa:	bb1b      	cbnz	r3, 8008b44 <_svfiprintf_r+0x1b0>
 8008afc:	9b03      	ldr	r3, [sp, #12]
 8008afe:	3307      	adds	r3, #7
 8008b00:	f023 0307 	bic.w	r3, r3, #7
 8008b04:	3308      	adds	r3, #8
 8008b06:	9303      	str	r3, [sp, #12]
 8008b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b0a:	4433      	add	r3, r6
 8008b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b0e:	e76a      	b.n	80089e6 <_svfiprintf_r+0x52>
 8008b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b14:	460c      	mov	r4, r1
 8008b16:	2001      	movs	r0, #1
 8008b18:	e7a8      	b.n	8008a6c <_svfiprintf_r+0xd8>
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	3401      	adds	r4, #1
 8008b1e:	9305      	str	r3, [sp, #20]
 8008b20:	4619      	mov	r1, r3
 8008b22:	f04f 0c0a 	mov.w	ip, #10
 8008b26:	4620      	mov	r0, r4
 8008b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b2c:	3a30      	subs	r2, #48	@ 0x30
 8008b2e:	2a09      	cmp	r2, #9
 8008b30:	d903      	bls.n	8008b3a <_svfiprintf_r+0x1a6>
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0c6      	beq.n	8008ac4 <_svfiprintf_r+0x130>
 8008b36:	9105      	str	r1, [sp, #20]
 8008b38:	e7c4      	b.n	8008ac4 <_svfiprintf_r+0x130>
 8008b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b3e:	4604      	mov	r4, r0
 8008b40:	2301      	movs	r3, #1
 8008b42:	e7f0      	b.n	8008b26 <_svfiprintf_r+0x192>
 8008b44:	ab03      	add	r3, sp, #12
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	462a      	mov	r2, r5
 8008b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8008b84 <_svfiprintf_r+0x1f0>)
 8008b4c:	a904      	add	r1, sp, #16
 8008b4e:	4638      	mov	r0, r7
 8008b50:	f7fd fe86 	bl	8006860 <_printf_float>
 8008b54:	1c42      	adds	r2, r0, #1
 8008b56:	4606      	mov	r6, r0
 8008b58:	d1d6      	bne.n	8008b08 <_svfiprintf_r+0x174>
 8008b5a:	89ab      	ldrh	r3, [r5, #12]
 8008b5c:	065b      	lsls	r3, r3, #25
 8008b5e:	f53f af2d 	bmi.w	80089bc <_svfiprintf_r+0x28>
 8008b62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b64:	e72c      	b.n	80089c0 <_svfiprintf_r+0x2c>
 8008b66:	ab03      	add	r3, sp, #12
 8008b68:	9300      	str	r3, [sp, #0]
 8008b6a:	462a      	mov	r2, r5
 8008b6c:	4b05      	ldr	r3, [pc, #20]	@ (8008b84 <_svfiprintf_r+0x1f0>)
 8008b6e:	a904      	add	r1, sp, #16
 8008b70:	4638      	mov	r0, r7
 8008b72:	f7fe f90d 	bl	8006d90 <_printf_i>
 8008b76:	e7ed      	b.n	8008b54 <_svfiprintf_r+0x1c0>
 8008b78:	0800b5f2 	.word	0x0800b5f2
 8008b7c:	0800b5fc 	.word	0x0800b5fc
 8008b80:	08006861 	.word	0x08006861
 8008b84:	080088dd 	.word	0x080088dd
 8008b88:	0800b5f8 	.word	0x0800b5f8

08008b8c <__sflush_r>:
 8008b8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b94:	0716      	lsls	r6, r2, #28
 8008b96:	4605      	mov	r5, r0
 8008b98:	460c      	mov	r4, r1
 8008b9a:	d454      	bmi.n	8008c46 <__sflush_r+0xba>
 8008b9c:	684b      	ldr	r3, [r1, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	dc02      	bgt.n	8008ba8 <__sflush_r+0x1c>
 8008ba2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dd48      	ble.n	8008c3a <__sflush_r+0xae>
 8008ba8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008baa:	2e00      	cmp	r6, #0
 8008bac:	d045      	beq.n	8008c3a <__sflush_r+0xae>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bb4:	682f      	ldr	r7, [r5, #0]
 8008bb6:	6a21      	ldr	r1, [r4, #32]
 8008bb8:	602b      	str	r3, [r5, #0]
 8008bba:	d030      	beq.n	8008c1e <__sflush_r+0x92>
 8008bbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bbe:	89a3      	ldrh	r3, [r4, #12]
 8008bc0:	0759      	lsls	r1, r3, #29
 8008bc2:	d505      	bpl.n	8008bd0 <__sflush_r+0x44>
 8008bc4:	6863      	ldr	r3, [r4, #4]
 8008bc6:	1ad2      	subs	r2, r2, r3
 8008bc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bca:	b10b      	cbz	r3, 8008bd0 <__sflush_r+0x44>
 8008bcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bce:	1ad2      	subs	r2, r2, r3
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bd4:	6a21      	ldr	r1, [r4, #32]
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	47b0      	blx	r6
 8008bda:	1c43      	adds	r3, r0, #1
 8008bdc:	89a3      	ldrh	r3, [r4, #12]
 8008bde:	d106      	bne.n	8008bee <__sflush_r+0x62>
 8008be0:	6829      	ldr	r1, [r5, #0]
 8008be2:	291d      	cmp	r1, #29
 8008be4:	d82b      	bhi.n	8008c3e <__sflush_r+0xb2>
 8008be6:	4a2a      	ldr	r2, [pc, #168]	@ (8008c90 <__sflush_r+0x104>)
 8008be8:	40ca      	lsrs	r2, r1
 8008bea:	07d6      	lsls	r6, r2, #31
 8008bec:	d527      	bpl.n	8008c3e <__sflush_r+0xb2>
 8008bee:	2200      	movs	r2, #0
 8008bf0:	6062      	str	r2, [r4, #4]
 8008bf2:	04d9      	lsls	r1, r3, #19
 8008bf4:	6922      	ldr	r2, [r4, #16]
 8008bf6:	6022      	str	r2, [r4, #0]
 8008bf8:	d504      	bpl.n	8008c04 <__sflush_r+0x78>
 8008bfa:	1c42      	adds	r2, r0, #1
 8008bfc:	d101      	bne.n	8008c02 <__sflush_r+0x76>
 8008bfe:	682b      	ldr	r3, [r5, #0]
 8008c00:	b903      	cbnz	r3, 8008c04 <__sflush_r+0x78>
 8008c02:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c06:	602f      	str	r7, [r5, #0]
 8008c08:	b1b9      	cbz	r1, 8008c3a <__sflush_r+0xae>
 8008c0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c0e:	4299      	cmp	r1, r3
 8008c10:	d002      	beq.n	8008c18 <__sflush_r+0x8c>
 8008c12:	4628      	mov	r0, r5
 8008c14:	f7ff f9e8 	bl	8007fe8 <_free_r>
 8008c18:	2300      	movs	r3, #0
 8008c1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c1c:	e00d      	b.n	8008c3a <__sflush_r+0xae>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b0      	blx	r6
 8008c24:	4602      	mov	r2, r0
 8008c26:	1c50      	adds	r0, r2, #1
 8008c28:	d1c9      	bne.n	8008bbe <__sflush_r+0x32>
 8008c2a:	682b      	ldr	r3, [r5, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d0c6      	beq.n	8008bbe <__sflush_r+0x32>
 8008c30:	2b1d      	cmp	r3, #29
 8008c32:	d001      	beq.n	8008c38 <__sflush_r+0xac>
 8008c34:	2b16      	cmp	r3, #22
 8008c36:	d11e      	bne.n	8008c76 <__sflush_r+0xea>
 8008c38:	602f      	str	r7, [r5, #0]
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	e022      	b.n	8008c84 <__sflush_r+0xf8>
 8008c3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c42:	b21b      	sxth	r3, r3
 8008c44:	e01b      	b.n	8008c7e <__sflush_r+0xf2>
 8008c46:	690f      	ldr	r7, [r1, #16]
 8008c48:	2f00      	cmp	r7, #0
 8008c4a:	d0f6      	beq.n	8008c3a <__sflush_r+0xae>
 8008c4c:	0793      	lsls	r3, r2, #30
 8008c4e:	680e      	ldr	r6, [r1, #0]
 8008c50:	bf08      	it	eq
 8008c52:	694b      	ldreq	r3, [r1, #20]
 8008c54:	600f      	str	r7, [r1, #0]
 8008c56:	bf18      	it	ne
 8008c58:	2300      	movne	r3, #0
 8008c5a:	eba6 0807 	sub.w	r8, r6, r7
 8008c5e:	608b      	str	r3, [r1, #8]
 8008c60:	f1b8 0f00 	cmp.w	r8, #0
 8008c64:	dde9      	ble.n	8008c3a <__sflush_r+0xae>
 8008c66:	6a21      	ldr	r1, [r4, #32]
 8008c68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c6a:	4643      	mov	r3, r8
 8008c6c:	463a      	mov	r2, r7
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b0      	blx	r6
 8008c72:	2800      	cmp	r0, #0
 8008c74:	dc08      	bgt.n	8008c88 <__sflush_r+0xfc>
 8008c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c7e:	81a3      	strh	r3, [r4, #12]
 8008c80:	f04f 30ff 	mov.w	r0, #4294967295
 8008c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c88:	4407      	add	r7, r0
 8008c8a:	eba8 0800 	sub.w	r8, r8, r0
 8008c8e:	e7e7      	b.n	8008c60 <__sflush_r+0xd4>
 8008c90:	20400001 	.word	0x20400001

08008c94 <_fflush_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	690b      	ldr	r3, [r1, #16]
 8008c98:	4605      	mov	r5, r0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	b913      	cbnz	r3, 8008ca4 <_fflush_r+0x10>
 8008c9e:	2500      	movs	r5, #0
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	bd38      	pop	{r3, r4, r5, pc}
 8008ca4:	b118      	cbz	r0, 8008cae <_fflush_r+0x1a>
 8008ca6:	6a03      	ldr	r3, [r0, #32]
 8008ca8:	b90b      	cbnz	r3, 8008cae <_fflush_r+0x1a>
 8008caa:	f7fe fa1b 	bl	80070e4 <__sinit>
 8008cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d0f3      	beq.n	8008c9e <_fflush_r+0xa>
 8008cb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cb8:	07d0      	lsls	r0, r2, #31
 8008cba:	d404      	bmi.n	8008cc6 <_fflush_r+0x32>
 8008cbc:	0599      	lsls	r1, r3, #22
 8008cbe:	d402      	bmi.n	8008cc6 <_fflush_r+0x32>
 8008cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cc2:	f7fe fb28 	bl	8007316 <__retarget_lock_acquire_recursive>
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	4621      	mov	r1, r4
 8008cca:	f7ff ff5f 	bl	8008b8c <__sflush_r>
 8008cce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cd0:	07da      	lsls	r2, r3, #31
 8008cd2:	4605      	mov	r5, r0
 8008cd4:	d4e4      	bmi.n	8008ca0 <_fflush_r+0xc>
 8008cd6:	89a3      	ldrh	r3, [r4, #12]
 8008cd8:	059b      	lsls	r3, r3, #22
 8008cda:	d4e1      	bmi.n	8008ca0 <_fflush_r+0xc>
 8008cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cde:	f7fe fb1b 	bl	8007318 <__retarget_lock_release_recursive>
 8008ce2:	e7dd      	b.n	8008ca0 <_fflush_r+0xc>

08008ce4 <memmove>:
 8008ce4:	4288      	cmp	r0, r1
 8008ce6:	b510      	push	{r4, lr}
 8008ce8:	eb01 0402 	add.w	r4, r1, r2
 8008cec:	d902      	bls.n	8008cf4 <memmove+0x10>
 8008cee:	4284      	cmp	r4, r0
 8008cf0:	4623      	mov	r3, r4
 8008cf2:	d807      	bhi.n	8008d04 <memmove+0x20>
 8008cf4:	1e43      	subs	r3, r0, #1
 8008cf6:	42a1      	cmp	r1, r4
 8008cf8:	d008      	beq.n	8008d0c <memmove+0x28>
 8008cfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d02:	e7f8      	b.n	8008cf6 <memmove+0x12>
 8008d04:	4402      	add	r2, r0
 8008d06:	4601      	mov	r1, r0
 8008d08:	428a      	cmp	r2, r1
 8008d0a:	d100      	bne.n	8008d0e <memmove+0x2a>
 8008d0c:	bd10      	pop	{r4, pc}
 8008d0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d16:	e7f7      	b.n	8008d08 <memmove+0x24>

08008d18 <_sbrk_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4d06      	ldr	r5, [pc, #24]	@ (8008d34 <_sbrk_r+0x1c>)
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4604      	mov	r4, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	602b      	str	r3, [r5, #0]
 8008d24:	f7f9 f9f6 	bl	8002114 <_sbrk>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_sbrk_r+0x1a>
 8008d2c:	682b      	ldr	r3, [r5, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_sbrk_r+0x1a>
 8008d30:	6023      	str	r3, [r4, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	200009b4 	.word	0x200009b4

08008d38 <__assert_func>:
 8008d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d3a:	4614      	mov	r4, r2
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	4b09      	ldr	r3, [pc, #36]	@ (8008d64 <__assert_func+0x2c>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4605      	mov	r5, r0
 8008d44:	68d8      	ldr	r0, [r3, #12]
 8008d46:	b14c      	cbz	r4, 8008d5c <__assert_func+0x24>
 8008d48:	4b07      	ldr	r3, [pc, #28]	@ (8008d68 <__assert_func+0x30>)
 8008d4a:	9100      	str	r1, [sp, #0]
 8008d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d50:	4906      	ldr	r1, [pc, #24]	@ (8008d6c <__assert_func+0x34>)
 8008d52:	462b      	mov	r3, r5
 8008d54:	f000 f870 	bl	8008e38 <fiprintf>
 8008d58:	f000 f880 	bl	8008e5c <abort>
 8008d5c:	4b04      	ldr	r3, [pc, #16]	@ (8008d70 <__assert_func+0x38>)
 8008d5e:	461c      	mov	r4, r3
 8008d60:	e7f3      	b.n	8008d4a <__assert_func+0x12>
 8008d62:	bf00      	nop
 8008d64:	20000018 	.word	0x20000018
 8008d68:	0800b60d 	.word	0x0800b60d
 8008d6c:	0800b61a 	.word	0x0800b61a
 8008d70:	0800b648 	.word	0x0800b648

08008d74 <_calloc_r>:
 8008d74:	b570      	push	{r4, r5, r6, lr}
 8008d76:	fba1 5402 	umull	r5, r4, r1, r2
 8008d7a:	b934      	cbnz	r4, 8008d8a <_calloc_r+0x16>
 8008d7c:	4629      	mov	r1, r5
 8008d7e:	f7ff f9a7 	bl	80080d0 <_malloc_r>
 8008d82:	4606      	mov	r6, r0
 8008d84:	b928      	cbnz	r0, 8008d92 <_calloc_r+0x1e>
 8008d86:	4630      	mov	r0, r6
 8008d88:	bd70      	pop	{r4, r5, r6, pc}
 8008d8a:	220c      	movs	r2, #12
 8008d8c:	6002      	str	r2, [r0, #0]
 8008d8e:	2600      	movs	r6, #0
 8008d90:	e7f9      	b.n	8008d86 <_calloc_r+0x12>
 8008d92:	462a      	mov	r2, r5
 8008d94:	4621      	mov	r1, r4
 8008d96:	f7fe fa40 	bl	800721a <memset>
 8008d9a:	e7f4      	b.n	8008d86 <_calloc_r+0x12>

08008d9c <__ascii_mbtowc>:
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	b901      	cbnz	r1, 8008da2 <__ascii_mbtowc+0x6>
 8008da0:	a901      	add	r1, sp, #4
 8008da2:	b142      	cbz	r2, 8008db6 <__ascii_mbtowc+0x1a>
 8008da4:	b14b      	cbz	r3, 8008dba <__ascii_mbtowc+0x1e>
 8008da6:	7813      	ldrb	r3, [r2, #0]
 8008da8:	600b      	str	r3, [r1, #0]
 8008daa:	7812      	ldrb	r2, [r2, #0]
 8008dac:	1e10      	subs	r0, r2, #0
 8008dae:	bf18      	it	ne
 8008db0:	2001      	movne	r0, #1
 8008db2:	b002      	add	sp, #8
 8008db4:	4770      	bx	lr
 8008db6:	4610      	mov	r0, r2
 8008db8:	e7fb      	b.n	8008db2 <__ascii_mbtowc+0x16>
 8008dba:	f06f 0001 	mvn.w	r0, #1
 8008dbe:	e7f8      	b.n	8008db2 <__ascii_mbtowc+0x16>

08008dc0 <_realloc_r>:
 8008dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dc4:	4607      	mov	r7, r0
 8008dc6:	4614      	mov	r4, r2
 8008dc8:	460d      	mov	r5, r1
 8008dca:	b921      	cbnz	r1, 8008dd6 <_realloc_r+0x16>
 8008dcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	f7ff b97d 	b.w	80080d0 <_malloc_r>
 8008dd6:	b92a      	cbnz	r2, 8008de4 <_realloc_r+0x24>
 8008dd8:	f7ff f906 	bl	8007fe8 <_free_r>
 8008ddc:	4625      	mov	r5, r4
 8008dde:	4628      	mov	r0, r5
 8008de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de4:	f000 f841 	bl	8008e6a <_malloc_usable_size_r>
 8008de8:	4284      	cmp	r4, r0
 8008dea:	4606      	mov	r6, r0
 8008dec:	d802      	bhi.n	8008df4 <_realloc_r+0x34>
 8008dee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008df2:	d8f4      	bhi.n	8008dde <_realloc_r+0x1e>
 8008df4:	4621      	mov	r1, r4
 8008df6:	4638      	mov	r0, r7
 8008df8:	f7ff f96a 	bl	80080d0 <_malloc_r>
 8008dfc:	4680      	mov	r8, r0
 8008dfe:	b908      	cbnz	r0, 8008e04 <_realloc_r+0x44>
 8008e00:	4645      	mov	r5, r8
 8008e02:	e7ec      	b.n	8008dde <_realloc_r+0x1e>
 8008e04:	42b4      	cmp	r4, r6
 8008e06:	4622      	mov	r2, r4
 8008e08:	4629      	mov	r1, r5
 8008e0a:	bf28      	it	cs
 8008e0c:	4632      	movcs	r2, r6
 8008e0e:	f7fe fa84 	bl	800731a <memcpy>
 8008e12:	4629      	mov	r1, r5
 8008e14:	4638      	mov	r0, r7
 8008e16:	f7ff f8e7 	bl	8007fe8 <_free_r>
 8008e1a:	e7f1      	b.n	8008e00 <_realloc_r+0x40>

08008e1c <__ascii_wctomb>:
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	4608      	mov	r0, r1
 8008e20:	b141      	cbz	r1, 8008e34 <__ascii_wctomb+0x18>
 8008e22:	2aff      	cmp	r2, #255	@ 0xff
 8008e24:	d904      	bls.n	8008e30 <__ascii_wctomb+0x14>
 8008e26:	228a      	movs	r2, #138	@ 0x8a
 8008e28:	601a      	str	r2, [r3, #0]
 8008e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2e:	4770      	bx	lr
 8008e30:	700a      	strb	r2, [r1, #0]
 8008e32:	2001      	movs	r0, #1
 8008e34:	4770      	bx	lr
	...

08008e38 <fiprintf>:
 8008e38:	b40e      	push	{r1, r2, r3}
 8008e3a:	b503      	push	{r0, r1, lr}
 8008e3c:	4601      	mov	r1, r0
 8008e3e:	ab03      	add	r3, sp, #12
 8008e40:	4805      	ldr	r0, [pc, #20]	@ (8008e58 <fiprintf+0x20>)
 8008e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e46:	6800      	ldr	r0, [r0, #0]
 8008e48:	9301      	str	r3, [sp, #4]
 8008e4a:	f000 f83f 	bl	8008ecc <_vfiprintf_r>
 8008e4e:	b002      	add	sp, #8
 8008e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e54:	b003      	add	sp, #12
 8008e56:	4770      	bx	lr
 8008e58:	20000018 	.word	0x20000018

08008e5c <abort>:
 8008e5c:	b508      	push	{r3, lr}
 8008e5e:	2006      	movs	r0, #6
 8008e60:	f000 fa08 	bl	8009274 <raise>
 8008e64:	2001      	movs	r0, #1
 8008e66:	f7f9 f8dd 	bl	8002024 <_exit>

08008e6a <_malloc_usable_size_r>:
 8008e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6e:	1f18      	subs	r0, r3, #4
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	bfbc      	itt	lt
 8008e74:	580b      	ldrlt	r3, [r1, r0]
 8008e76:	18c0      	addlt	r0, r0, r3
 8008e78:	4770      	bx	lr

08008e7a <__sfputc_r>:
 8008e7a:	6893      	ldr	r3, [r2, #8]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	b410      	push	{r4}
 8008e82:	6093      	str	r3, [r2, #8]
 8008e84:	da08      	bge.n	8008e98 <__sfputc_r+0x1e>
 8008e86:	6994      	ldr	r4, [r2, #24]
 8008e88:	42a3      	cmp	r3, r4
 8008e8a:	db01      	blt.n	8008e90 <__sfputc_r+0x16>
 8008e8c:	290a      	cmp	r1, #10
 8008e8e:	d103      	bne.n	8008e98 <__sfputc_r+0x1e>
 8008e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e94:	f000 b932 	b.w	80090fc <__swbuf_r>
 8008e98:	6813      	ldr	r3, [r2, #0]
 8008e9a:	1c58      	adds	r0, r3, #1
 8008e9c:	6010      	str	r0, [r2, #0]
 8008e9e:	7019      	strb	r1, [r3, #0]
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <__sfputs_r>:
 8008ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eaa:	4606      	mov	r6, r0
 8008eac:	460f      	mov	r7, r1
 8008eae:	4614      	mov	r4, r2
 8008eb0:	18d5      	adds	r5, r2, r3
 8008eb2:	42ac      	cmp	r4, r5
 8008eb4:	d101      	bne.n	8008eba <__sfputs_r+0x12>
 8008eb6:	2000      	movs	r0, #0
 8008eb8:	e007      	b.n	8008eca <__sfputs_r+0x22>
 8008eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ebe:	463a      	mov	r2, r7
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7ff ffda 	bl	8008e7a <__sfputc_r>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	d1f3      	bne.n	8008eb2 <__sfputs_r+0xa>
 8008eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ecc <_vfiprintf_r>:
 8008ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed0:	460d      	mov	r5, r1
 8008ed2:	b09d      	sub	sp, #116	@ 0x74
 8008ed4:	4614      	mov	r4, r2
 8008ed6:	4698      	mov	r8, r3
 8008ed8:	4606      	mov	r6, r0
 8008eda:	b118      	cbz	r0, 8008ee4 <_vfiprintf_r+0x18>
 8008edc:	6a03      	ldr	r3, [r0, #32]
 8008ede:	b90b      	cbnz	r3, 8008ee4 <_vfiprintf_r+0x18>
 8008ee0:	f7fe f900 	bl	80070e4 <__sinit>
 8008ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ee6:	07d9      	lsls	r1, r3, #31
 8008ee8:	d405      	bmi.n	8008ef6 <_vfiprintf_r+0x2a>
 8008eea:	89ab      	ldrh	r3, [r5, #12]
 8008eec:	059a      	lsls	r2, r3, #22
 8008eee:	d402      	bmi.n	8008ef6 <_vfiprintf_r+0x2a>
 8008ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ef2:	f7fe fa10 	bl	8007316 <__retarget_lock_acquire_recursive>
 8008ef6:	89ab      	ldrh	r3, [r5, #12]
 8008ef8:	071b      	lsls	r3, r3, #28
 8008efa:	d501      	bpl.n	8008f00 <_vfiprintf_r+0x34>
 8008efc:	692b      	ldr	r3, [r5, #16]
 8008efe:	b99b      	cbnz	r3, 8008f28 <_vfiprintf_r+0x5c>
 8008f00:	4629      	mov	r1, r5
 8008f02:	4630      	mov	r0, r6
 8008f04:	f000 f938 	bl	8009178 <__swsetup_r>
 8008f08:	b170      	cbz	r0, 8008f28 <_vfiprintf_r+0x5c>
 8008f0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f0c:	07dc      	lsls	r4, r3, #31
 8008f0e:	d504      	bpl.n	8008f1a <_vfiprintf_r+0x4e>
 8008f10:	f04f 30ff 	mov.w	r0, #4294967295
 8008f14:	b01d      	add	sp, #116	@ 0x74
 8008f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1a:	89ab      	ldrh	r3, [r5, #12]
 8008f1c:	0598      	lsls	r0, r3, #22
 8008f1e:	d4f7      	bmi.n	8008f10 <_vfiprintf_r+0x44>
 8008f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f22:	f7fe f9f9 	bl	8007318 <__retarget_lock_release_recursive>
 8008f26:	e7f3      	b.n	8008f10 <_vfiprintf_r+0x44>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f2c:	2320      	movs	r3, #32
 8008f2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f36:	2330      	movs	r3, #48	@ 0x30
 8008f38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090e8 <_vfiprintf_r+0x21c>
 8008f3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f40:	f04f 0901 	mov.w	r9, #1
 8008f44:	4623      	mov	r3, r4
 8008f46:	469a      	mov	sl, r3
 8008f48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f4c:	b10a      	cbz	r2, 8008f52 <_vfiprintf_r+0x86>
 8008f4e:	2a25      	cmp	r2, #37	@ 0x25
 8008f50:	d1f9      	bne.n	8008f46 <_vfiprintf_r+0x7a>
 8008f52:	ebba 0b04 	subs.w	fp, sl, r4
 8008f56:	d00b      	beq.n	8008f70 <_vfiprintf_r+0xa4>
 8008f58:	465b      	mov	r3, fp
 8008f5a:	4622      	mov	r2, r4
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	4630      	mov	r0, r6
 8008f60:	f7ff ffa2 	bl	8008ea8 <__sfputs_r>
 8008f64:	3001      	adds	r0, #1
 8008f66:	f000 80a7 	beq.w	80090b8 <_vfiprintf_r+0x1ec>
 8008f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f6c:	445a      	add	r2, fp
 8008f6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f70:	f89a 3000 	ldrb.w	r3, [sl]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 809f 	beq.w	80090b8 <_vfiprintf_r+0x1ec>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f84:	f10a 0a01 	add.w	sl, sl, #1
 8008f88:	9304      	str	r3, [sp, #16]
 8008f8a:	9307      	str	r3, [sp, #28]
 8008f8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f90:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f92:	4654      	mov	r4, sl
 8008f94:	2205      	movs	r2, #5
 8008f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f9a:	4853      	ldr	r0, [pc, #332]	@ (80090e8 <_vfiprintf_r+0x21c>)
 8008f9c:	f7f7 f920 	bl	80001e0 <memchr>
 8008fa0:	9a04      	ldr	r2, [sp, #16]
 8008fa2:	b9d8      	cbnz	r0, 8008fdc <_vfiprintf_r+0x110>
 8008fa4:	06d1      	lsls	r1, r2, #27
 8008fa6:	bf44      	itt	mi
 8008fa8:	2320      	movmi	r3, #32
 8008faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fae:	0713      	lsls	r3, r2, #28
 8008fb0:	bf44      	itt	mi
 8008fb2:	232b      	movmi	r3, #43	@ 0x2b
 8008fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fbe:	d015      	beq.n	8008fec <_vfiprintf_r+0x120>
 8008fc0:	9a07      	ldr	r2, [sp, #28]
 8008fc2:	4654      	mov	r4, sl
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	f04f 0c0a 	mov.w	ip, #10
 8008fca:	4621      	mov	r1, r4
 8008fcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fd0:	3b30      	subs	r3, #48	@ 0x30
 8008fd2:	2b09      	cmp	r3, #9
 8008fd4:	d94b      	bls.n	800906e <_vfiprintf_r+0x1a2>
 8008fd6:	b1b0      	cbz	r0, 8009006 <_vfiprintf_r+0x13a>
 8008fd8:	9207      	str	r2, [sp, #28]
 8008fda:	e014      	b.n	8009006 <_vfiprintf_r+0x13a>
 8008fdc:	eba0 0308 	sub.w	r3, r0, r8
 8008fe0:	fa09 f303 	lsl.w	r3, r9, r3
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	9304      	str	r3, [sp, #16]
 8008fe8:	46a2      	mov	sl, r4
 8008fea:	e7d2      	b.n	8008f92 <_vfiprintf_r+0xc6>
 8008fec:	9b03      	ldr	r3, [sp, #12]
 8008fee:	1d19      	adds	r1, r3, #4
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	9103      	str	r1, [sp, #12]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	bfbb      	ittet	lt
 8008ff8:	425b      	neglt	r3, r3
 8008ffa:	f042 0202 	orrlt.w	r2, r2, #2
 8008ffe:	9307      	strge	r3, [sp, #28]
 8009000:	9307      	strlt	r3, [sp, #28]
 8009002:	bfb8      	it	lt
 8009004:	9204      	strlt	r2, [sp, #16]
 8009006:	7823      	ldrb	r3, [r4, #0]
 8009008:	2b2e      	cmp	r3, #46	@ 0x2e
 800900a:	d10a      	bne.n	8009022 <_vfiprintf_r+0x156>
 800900c:	7863      	ldrb	r3, [r4, #1]
 800900e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009010:	d132      	bne.n	8009078 <_vfiprintf_r+0x1ac>
 8009012:	9b03      	ldr	r3, [sp, #12]
 8009014:	1d1a      	adds	r2, r3, #4
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	9203      	str	r2, [sp, #12]
 800901a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800901e:	3402      	adds	r4, #2
 8009020:	9305      	str	r3, [sp, #20]
 8009022:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80090f8 <_vfiprintf_r+0x22c>
 8009026:	7821      	ldrb	r1, [r4, #0]
 8009028:	2203      	movs	r2, #3
 800902a:	4650      	mov	r0, sl
 800902c:	f7f7 f8d8 	bl	80001e0 <memchr>
 8009030:	b138      	cbz	r0, 8009042 <_vfiprintf_r+0x176>
 8009032:	9b04      	ldr	r3, [sp, #16]
 8009034:	eba0 000a 	sub.w	r0, r0, sl
 8009038:	2240      	movs	r2, #64	@ 0x40
 800903a:	4082      	lsls	r2, r0
 800903c:	4313      	orrs	r3, r2
 800903e:	3401      	adds	r4, #1
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009046:	4829      	ldr	r0, [pc, #164]	@ (80090ec <_vfiprintf_r+0x220>)
 8009048:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800904c:	2206      	movs	r2, #6
 800904e:	f7f7 f8c7 	bl	80001e0 <memchr>
 8009052:	2800      	cmp	r0, #0
 8009054:	d03f      	beq.n	80090d6 <_vfiprintf_r+0x20a>
 8009056:	4b26      	ldr	r3, [pc, #152]	@ (80090f0 <_vfiprintf_r+0x224>)
 8009058:	bb1b      	cbnz	r3, 80090a2 <_vfiprintf_r+0x1d6>
 800905a:	9b03      	ldr	r3, [sp, #12]
 800905c:	3307      	adds	r3, #7
 800905e:	f023 0307 	bic.w	r3, r3, #7
 8009062:	3308      	adds	r3, #8
 8009064:	9303      	str	r3, [sp, #12]
 8009066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009068:	443b      	add	r3, r7
 800906a:	9309      	str	r3, [sp, #36]	@ 0x24
 800906c:	e76a      	b.n	8008f44 <_vfiprintf_r+0x78>
 800906e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009072:	460c      	mov	r4, r1
 8009074:	2001      	movs	r0, #1
 8009076:	e7a8      	b.n	8008fca <_vfiprintf_r+0xfe>
 8009078:	2300      	movs	r3, #0
 800907a:	3401      	adds	r4, #1
 800907c:	9305      	str	r3, [sp, #20]
 800907e:	4619      	mov	r1, r3
 8009080:	f04f 0c0a 	mov.w	ip, #10
 8009084:	4620      	mov	r0, r4
 8009086:	f810 2b01 	ldrb.w	r2, [r0], #1
 800908a:	3a30      	subs	r2, #48	@ 0x30
 800908c:	2a09      	cmp	r2, #9
 800908e:	d903      	bls.n	8009098 <_vfiprintf_r+0x1cc>
 8009090:	2b00      	cmp	r3, #0
 8009092:	d0c6      	beq.n	8009022 <_vfiprintf_r+0x156>
 8009094:	9105      	str	r1, [sp, #20]
 8009096:	e7c4      	b.n	8009022 <_vfiprintf_r+0x156>
 8009098:	fb0c 2101 	mla	r1, ip, r1, r2
 800909c:	4604      	mov	r4, r0
 800909e:	2301      	movs	r3, #1
 80090a0:	e7f0      	b.n	8009084 <_vfiprintf_r+0x1b8>
 80090a2:	ab03      	add	r3, sp, #12
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	462a      	mov	r2, r5
 80090a8:	4b12      	ldr	r3, [pc, #72]	@ (80090f4 <_vfiprintf_r+0x228>)
 80090aa:	a904      	add	r1, sp, #16
 80090ac:	4630      	mov	r0, r6
 80090ae:	f7fd fbd7 	bl	8006860 <_printf_float>
 80090b2:	4607      	mov	r7, r0
 80090b4:	1c78      	adds	r0, r7, #1
 80090b6:	d1d6      	bne.n	8009066 <_vfiprintf_r+0x19a>
 80090b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090ba:	07d9      	lsls	r1, r3, #31
 80090bc:	d405      	bmi.n	80090ca <_vfiprintf_r+0x1fe>
 80090be:	89ab      	ldrh	r3, [r5, #12]
 80090c0:	059a      	lsls	r2, r3, #22
 80090c2:	d402      	bmi.n	80090ca <_vfiprintf_r+0x1fe>
 80090c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090c6:	f7fe f927 	bl	8007318 <__retarget_lock_release_recursive>
 80090ca:	89ab      	ldrh	r3, [r5, #12]
 80090cc:	065b      	lsls	r3, r3, #25
 80090ce:	f53f af1f 	bmi.w	8008f10 <_vfiprintf_r+0x44>
 80090d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090d4:	e71e      	b.n	8008f14 <_vfiprintf_r+0x48>
 80090d6:	ab03      	add	r3, sp, #12
 80090d8:	9300      	str	r3, [sp, #0]
 80090da:	462a      	mov	r2, r5
 80090dc:	4b05      	ldr	r3, [pc, #20]	@ (80090f4 <_vfiprintf_r+0x228>)
 80090de:	a904      	add	r1, sp, #16
 80090e0:	4630      	mov	r0, r6
 80090e2:	f7fd fe55 	bl	8006d90 <_printf_i>
 80090e6:	e7e4      	b.n	80090b2 <_vfiprintf_r+0x1e6>
 80090e8:	0800b5f2 	.word	0x0800b5f2
 80090ec:	0800b5fc 	.word	0x0800b5fc
 80090f0:	08006861 	.word	0x08006861
 80090f4:	08008ea9 	.word	0x08008ea9
 80090f8:	0800b5f8 	.word	0x0800b5f8

080090fc <__swbuf_r>:
 80090fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090fe:	460e      	mov	r6, r1
 8009100:	4614      	mov	r4, r2
 8009102:	4605      	mov	r5, r0
 8009104:	b118      	cbz	r0, 800910e <__swbuf_r+0x12>
 8009106:	6a03      	ldr	r3, [r0, #32]
 8009108:	b90b      	cbnz	r3, 800910e <__swbuf_r+0x12>
 800910a:	f7fd ffeb 	bl	80070e4 <__sinit>
 800910e:	69a3      	ldr	r3, [r4, #24]
 8009110:	60a3      	str	r3, [r4, #8]
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	071a      	lsls	r2, r3, #28
 8009116:	d501      	bpl.n	800911c <__swbuf_r+0x20>
 8009118:	6923      	ldr	r3, [r4, #16]
 800911a:	b943      	cbnz	r3, 800912e <__swbuf_r+0x32>
 800911c:	4621      	mov	r1, r4
 800911e:	4628      	mov	r0, r5
 8009120:	f000 f82a 	bl	8009178 <__swsetup_r>
 8009124:	b118      	cbz	r0, 800912e <__swbuf_r+0x32>
 8009126:	f04f 37ff 	mov.w	r7, #4294967295
 800912a:	4638      	mov	r0, r7
 800912c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	6922      	ldr	r2, [r4, #16]
 8009132:	1a98      	subs	r0, r3, r2
 8009134:	6963      	ldr	r3, [r4, #20]
 8009136:	b2f6      	uxtb	r6, r6
 8009138:	4283      	cmp	r3, r0
 800913a:	4637      	mov	r7, r6
 800913c:	dc05      	bgt.n	800914a <__swbuf_r+0x4e>
 800913e:	4621      	mov	r1, r4
 8009140:	4628      	mov	r0, r5
 8009142:	f7ff fda7 	bl	8008c94 <_fflush_r>
 8009146:	2800      	cmp	r0, #0
 8009148:	d1ed      	bne.n	8009126 <__swbuf_r+0x2a>
 800914a:	68a3      	ldr	r3, [r4, #8]
 800914c:	3b01      	subs	r3, #1
 800914e:	60a3      	str	r3, [r4, #8]
 8009150:	6823      	ldr	r3, [r4, #0]
 8009152:	1c5a      	adds	r2, r3, #1
 8009154:	6022      	str	r2, [r4, #0]
 8009156:	701e      	strb	r6, [r3, #0]
 8009158:	6962      	ldr	r2, [r4, #20]
 800915a:	1c43      	adds	r3, r0, #1
 800915c:	429a      	cmp	r2, r3
 800915e:	d004      	beq.n	800916a <__swbuf_r+0x6e>
 8009160:	89a3      	ldrh	r3, [r4, #12]
 8009162:	07db      	lsls	r3, r3, #31
 8009164:	d5e1      	bpl.n	800912a <__swbuf_r+0x2e>
 8009166:	2e0a      	cmp	r6, #10
 8009168:	d1df      	bne.n	800912a <__swbuf_r+0x2e>
 800916a:	4621      	mov	r1, r4
 800916c:	4628      	mov	r0, r5
 800916e:	f7ff fd91 	bl	8008c94 <_fflush_r>
 8009172:	2800      	cmp	r0, #0
 8009174:	d0d9      	beq.n	800912a <__swbuf_r+0x2e>
 8009176:	e7d6      	b.n	8009126 <__swbuf_r+0x2a>

08009178 <__swsetup_r>:
 8009178:	b538      	push	{r3, r4, r5, lr}
 800917a:	4b29      	ldr	r3, [pc, #164]	@ (8009220 <__swsetup_r+0xa8>)
 800917c:	4605      	mov	r5, r0
 800917e:	6818      	ldr	r0, [r3, #0]
 8009180:	460c      	mov	r4, r1
 8009182:	b118      	cbz	r0, 800918c <__swsetup_r+0x14>
 8009184:	6a03      	ldr	r3, [r0, #32]
 8009186:	b90b      	cbnz	r3, 800918c <__swsetup_r+0x14>
 8009188:	f7fd ffac 	bl	80070e4 <__sinit>
 800918c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009190:	0719      	lsls	r1, r3, #28
 8009192:	d422      	bmi.n	80091da <__swsetup_r+0x62>
 8009194:	06da      	lsls	r2, r3, #27
 8009196:	d407      	bmi.n	80091a8 <__swsetup_r+0x30>
 8009198:	2209      	movs	r2, #9
 800919a:	602a      	str	r2, [r5, #0]
 800919c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091a0:	81a3      	strh	r3, [r4, #12]
 80091a2:	f04f 30ff 	mov.w	r0, #4294967295
 80091a6:	e033      	b.n	8009210 <__swsetup_r+0x98>
 80091a8:	0758      	lsls	r0, r3, #29
 80091aa:	d512      	bpl.n	80091d2 <__swsetup_r+0x5a>
 80091ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091ae:	b141      	cbz	r1, 80091c2 <__swsetup_r+0x4a>
 80091b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091b4:	4299      	cmp	r1, r3
 80091b6:	d002      	beq.n	80091be <__swsetup_r+0x46>
 80091b8:	4628      	mov	r0, r5
 80091ba:	f7fe ff15 	bl	8007fe8 <_free_r>
 80091be:	2300      	movs	r3, #0
 80091c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091c8:	81a3      	strh	r3, [r4, #12]
 80091ca:	2300      	movs	r3, #0
 80091cc:	6063      	str	r3, [r4, #4]
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	6023      	str	r3, [r4, #0]
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	f043 0308 	orr.w	r3, r3, #8
 80091d8:	81a3      	strh	r3, [r4, #12]
 80091da:	6923      	ldr	r3, [r4, #16]
 80091dc:	b94b      	cbnz	r3, 80091f2 <__swsetup_r+0x7a>
 80091de:	89a3      	ldrh	r3, [r4, #12]
 80091e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e8:	d003      	beq.n	80091f2 <__swsetup_r+0x7a>
 80091ea:	4621      	mov	r1, r4
 80091ec:	4628      	mov	r0, r5
 80091ee:	f000 f883 	bl	80092f8 <__smakebuf_r>
 80091f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091f6:	f013 0201 	ands.w	r2, r3, #1
 80091fa:	d00a      	beq.n	8009212 <__swsetup_r+0x9a>
 80091fc:	2200      	movs	r2, #0
 80091fe:	60a2      	str	r2, [r4, #8]
 8009200:	6962      	ldr	r2, [r4, #20]
 8009202:	4252      	negs	r2, r2
 8009204:	61a2      	str	r2, [r4, #24]
 8009206:	6922      	ldr	r2, [r4, #16]
 8009208:	b942      	cbnz	r2, 800921c <__swsetup_r+0xa4>
 800920a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800920e:	d1c5      	bne.n	800919c <__swsetup_r+0x24>
 8009210:	bd38      	pop	{r3, r4, r5, pc}
 8009212:	0799      	lsls	r1, r3, #30
 8009214:	bf58      	it	pl
 8009216:	6962      	ldrpl	r2, [r4, #20]
 8009218:	60a2      	str	r2, [r4, #8]
 800921a:	e7f4      	b.n	8009206 <__swsetup_r+0x8e>
 800921c:	2000      	movs	r0, #0
 800921e:	e7f7      	b.n	8009210 <__swsetup_r+0x98>
 8009220:	20000018 	.word	0x20000018

08009224 <_raise_r>:
 8009224:	291f      	cmp	r1, #31
 8009226:	b538      	push	{r3, r4, r5, lr}
 8009228:	4605      	mov	r5, r0
 800922a:	460c      	mov	r4, r1
 800922c:	d904      	bls.n	8009238 <_raise_r+0x14>
 800922e:	2316      	movs	r3, #22
 8009230:	6003      	str	r3, [r0, #0]
 8009232:	f04f 30ff 	mov.w	r0, #4294967295
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800923a:	b112      	cbz	r2, 8009242 <_raise_r+0x1e>
 800923c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009240:	b94b      	cbnz	r3, 8009256 <_raise_r+0x32>
 8009242:	4628      	mov	r0, r5
 8009244:	f000 f830 	bl	80092a8 <_getpid_r>
 8009248:	4622      	mov	r2, r4
 800924a:	4601      	mov	r1, r0
 800924c:	4628      	mov	r0, r5
 800924e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009252:	f000 b817 	b.w	8009284 <_kill_r>
 8009256:	2b01      	cmp	r3, #1
 8009258:	d00a      	beq.n	8009270 <_raise_r+0x4c>
 800925a:	1c59      	adds	r1, r3, #1
 800925c:	d103      	bne.n	8009266 <_raise_r+0x42>
 800925e:	2316      	movs	r3, #22
 8009260:	6003      	str	r3, [r0, #0]
 8009262:	2001      	movs	r0, #1
 8009264:	e7e7      	b.n	8009236 <_raise_r+0x12>
 8009266:	2100      	movs	r1, #0
 8009268:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800926c:	4620      	mov	r0, r4
 800926e:	4798      	blx	r3
 8009270:	2000      	movs	r0, #0
 8009272:	e7e0      	b.n	8009236 <_raise_r+0x12>

08009274 <raise>:
 8009274:	4b02      	ldr	r3, [pc, #8]	@ (8009280 <raise+0xc>)
 8009276:	4601      	mov	r1, r0
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	f7ff bfd3 	b.w	8009224 <_raise_r>
 800927e:	bf00      	nop
 8009280:	20000018 	.word	0x20000018

08009284 <_kill_r>:
 8009284:	b538      	push	{r3, r4, r5, lr}
 8009286:	4d07      	ldr	r5, [pc, #28]	@ (80092a4 <_kill_r+0x20>)
 8009288:	2300      	movs	r3, #0
 800928a:	4604      	mov	r4, r0
 800928c:	4608      	mov	r0, r1
 800928e:	4611      	mov	r1, r2
 8009290:	602b      	str	r3, [r5, #0]
 8009292:	f7f8 feb7 	bl	8002004 <_kill>
 8009296:	1c43      	adds	r3, r0, #1
 8009298:	d102      	bne.n	80092a0 <_kill_r+0x1c>
 800929a:	682b      	ldr	r3, [r5, #0]
 800929c:	b103      	cbz	r3, 80092a0 <_kill_r+0x1c>
 800929e:	6023      	str	r3, [r4, #0]
 80092a0:	bd38      	pop	{r3, r4, r5, pc}
 80092a2:	bf00      	nop
 80092a4:	200009b4 	.word	0x200009b4

080092a8 <_getpid_r>:
 80092a8:	f7f8 bea4 	b.w	8001ff4 <_getpid>

080092ac <__swhatbuf_r>:
 80092ac:	b570      	push	{r4, r5, r6, lr}
 80092ae:	460c      	mov	r4, r1
 80092b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b4:	2900      	cmp	r1, #0
 80092b6:	b096      	sub	sp, #88	@ 0x58
 80092b8:	4615      	mov	r5, r2
 80092ba:	461e      	mov	r6, r3
 80092bc:	da0d      	bge.n	80092da <__swhatbuf_r+0x2e>
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092c4:	f04f 0100 	mov.w	r1, #0
 80092c8:	bf14      	ite	ne
 80092ca:	2340      	movne	r3, #64	@ 0x40
 80092cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092d0:	2000      	movs	r0, #0
 80092d2:	6031      	str	r1, [r6, #0]
 80092d4:	602b      	str	r3, [r5, #0]
 80092d6:	b016      	add	sp, #88	@ 0x58
 80092d8:	bd70      	pop	{r4, r5, r6, pc}
 80092da:	466a      	mov	r2, sp
 80092dc:	f000 f848 	bl	8009370 <_fstat_r>
 80092e0:	2800      	cmp	r0, #0
 80092e2:	dbec      	blt.n	80092be <__swhatbuf_r+0x12>
 80092e4:	9901      	ldr	r1, [sp, #4]
 80092e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092ee:	4259      	negs	r1, r3
 80092f0:	4159      	adcs	r1, r3
 80092f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092f6:	e7eb      	b.n	80092d0 <__swhatbuf_r+0x24>

080092f8 <__smakebuf_r>:
 80092f8:	898b      	ldrh	r3, [r1, #12]
 80092fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092fc:	079d      	lsls	r5, r3, #30
 80092fe:	4606      	mov	r6, r0
 8009300:	460c      	mov	r4, r1
 8009302:	d507      	bpl.n	8009314 <__smakebuf_r+0x1c>
 8009304:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009308:	6023      	str	r3, [r4, #0]
 800930a:	6123      	str	r3, [r4, #16]
 800930c:	2301      	movs	r3, #1
 800930e:	6163      	str	r3, [r4, #20]
 8009310:	b003      	add	sp, #12
 8009312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009314:	ab01      	add	r3, sp, #4
 8009316:	466a      	mov	r2, sp
 8009318:	f7ff ffc8 	bl	80092ac <__swhatbuf_r>
 800931c:	9f00      	ldr	r7, [sp, #0]
 800931e:	4605      	mov	r5, r0
 8009320:	4639      	mov	r1, r7
 8009322:	4630      	mov	r0, r6
 8009324:	f7fe fed4 	bl	80080d0 <_malloc_r>
 8009328:	b948      	cbnz	r0, 800933e <__smakebuf_r+0x46>
 800932a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800932e:	059a      	lsls	r2, r3, #22
 8009330:	d4ee      	bmi.n	8009310 <__smakebuf_r+0x18>
 8009332:	f023 0303 	bic.w	r3, r3, #3
 8009336:	f043 0302 	orr.w	r3, r3, #2
 800933a:	81a3      	strh	r3, [r4, #12]
 800933c:	e7e2      	b.n	8009304 <__smakebuf_r+0xc>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	6020      	str	r0, [r4, #0]
 8009342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	9b01      	ldr	r3, [sp, #4]
 800934a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800934e:	b15b      	cbz	r3, 8009368 <__smakebuf_r+0x70>
 8009350:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009354:	4630      	mov	r0, r6
 8009356:	f000 f81d 	bl	8009394 <_isatty_r>
 800935a:	b128      	cbz	r0, 8009368 <__smakebuf_r+0x70>
 800935c:	89a3      	ldrh	r3, [r4, #12]
 800935e:	f023 0303 	bic.w	r3, r3, #3
 8009362:	f043 0301 	orr.w	r3, r3, #1
 8009366:	81a3      	strh	r3, [r4, #12]
 8009368:	89a3      	ldrh	r3, [r4, #12]
 800936a:	431d      	orrs	r5, r3
 800936c:	81a5      	strh	r5, [r4, #12]
 800936e:	e7cf      	b.n	8009310 <__smakebuf_r+0x18>

08009370 <_fstat_r>:
 8009370:	b538      	push	{r3, r4, r5, lr}
 8009372:	4d07      	ldr	r5, [pc, #28]	@ (8009390 <_fstat_r+0x20>)
 8009374:	2300      	movs	r3, #0
 8009376:	4604      	mov	r4, r0
 8009378:	4608      	mov	r0, r1
 800937a:	4611      	mov	r1, r2
 800937c:	602b      	str	r3, [r5, #0]
 800937e:	f7f8 fea1 	bl	80020c4 <_fstat>
 8009382:	1c43      	adds	r3, r0, #1
 8009384:	d102      	bne.n	800938c <_fstat_r+0x1c>
 8009386:	682b      	ldr	r3, [r5, #0]
 8009388:	b103      	cbz	r3, 800938c <_fstat_r+0x1c>
 800938a:	6023      	str	r3, [r4, #0]
 800938c:	bd38      	pop	{r3, r4, r5, pc}
 800938e:	bf00      	nop
 8009390:	200009b4 	.word	0x200009b4

08009394 <_isatty_r>:
 8009394:	b538      	push	{r3, r4, r5, lr}
 8009396:	4d06      	ldr	r5, [pc, #24]	@ (80093b0 <_isatty_r+0x1c>)
 8009398:	2300      	movs	r3, #0
 800939a:	4604      	mov	r4, r0
 800939c:	4608      	mov	r0, r1
 800939e:	602b      	str	r3, [r5, #0]
 80093a0:	f7f8 fea0 	bl	80020e4 <_isatty>
 80093a4:	1c43      	adds	r3, r0, #1
 80093a6:	d102      	bne.n	80093ae <_isatty_r+0x1a>
 80093a8:	682b      	ldr	r3, [r5, #0]
 80093aa:	b103      	cbz	r3, 80093ae <_isatty_r+0x1a>
 80093ac:	6023      	str	r3, [r4, #0]
 80093ae:	bd38      	pop	{r3, r4, r5, pc}
 80093b0:	200009b4 	.word	0x200009b4

080093b4 <_init>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr

080093c0 <_fini>:
 80093c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c2:	bf00      	nop
 80093c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c6:	bc08      	pop	{r3}
 80093c8:	469e      	mov	lr, r3
 80093ca:	4770      	bx	lr
