// Seed: 2016099778
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_1 = 0;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[-1'h0 :-1],
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  inout wire id_2;
  output tri id_1;
  assign id_1 = -1'b0;
  logic id_6;
  ;
endmodule
module module_2 (
    input  tri0 id_0,
    output tri0 id_1,
    input  wire id_2
);
  tri0 id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
