
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-4HJB5UT
Date:        Sun Jun 23 15:17:48 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log cdh_tsat5_system_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr"

Running: synthesis in foreground



Running cdh_tsat5_system_syn|synthesis


Running: compile (Compile) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:48 2019


Running: compile_flow (Compile Process) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:48 2019


Running: compiler (Compile Input) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:48 2019

Copied C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_comp.srs to C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srs


compiler completed
# Sun Jun 23 15:17:49 2019

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:49 2019


multi_srs_gen completed
# Sun Jun 23 15:17:50 2019

Return Code: 0
Run Time:00h:00m:01s

Copied C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_mult.srs to C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srs

Complete: Compile Process on cdh_tsat5_system_syn|synthesis


Running: premap (Pre-mapping) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:50 2019


premap completed with warnings
# Sun Jun 23 15:17:50 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on cdh_tsat5_system_syn|synthesis


Running: map (Map) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:50 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on cdh_tsat5_system_syn|synthesis
# Sun Jun 23 15:17:50 2019

Copied C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_m.srm to C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm


fpga_mapper completed with warnings
# Sun Jun 23 15:17:53 2019

Return Code: 1
Run Time:00h:00m:03s

Complete: Map on cdh_tsat5_system_syn|synthesis

Complete: Logic Synthesis on cdh_tsat5_system_syn|synthesis

TCL script complete: "cdh_tsat5_system_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

