
Box_blackpill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007488  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007620  08007620  00017620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007680  08007680  00020168  2**0
                  CONTENTS
  4 .ARM          00000008  08007680  08007680  00017680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007688  08007688  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007688  08007688  00017688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800768c  0800768c  0001768c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  08007690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000096c  20000168  080077f8  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ad4  080077f8  00020ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152fb  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a7  00000000  00000000  00035493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00038640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c78  00000000  00000000  000393e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ae8  00000000  00000000  0003a058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c6b  00000000  00000000  00052b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a0e4  00000000  00000000  000647ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ee88f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036b0  00000000  00000000  000ee8e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000168 	.word	0x20000168
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007608 	.word	0x08007608

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000016c 	.word	0x2000016c
 80001d4:	08007608 	.word	0x08007608

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <ReceiveCommand>:
 */

#include "COMMS.h"

void ReceiveCommand()
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  uint8_t command = ReceiveByte();
 80004d6:	f000 f8fb 	bl	80006d0 <ReceiveByte>
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]

  switch (command)
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	2b41      	cmp	r3, #65	; 0x41
 80004e2:	d011      	beq.n	8000508 <ReceiveCommand+0x38>
 80004e4:	2b41      	cmp	r3, #65	; 0x41
 80004e6:	dc14      	bgt.n	8000512 <ReceiveCommand+0x42>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d008      	beq.n	80004fe <ReceiveCommand+0x2e>
 80004ec:	2b40      	cmp	r3, #64	; 0x40
 80004ee:	d110      	bne.n	8000512 <ReceiveCommand+0x42>
  {
    case 0x40:
      ReceiveByte();                      // get second command out of the way
 80004f0:	f000 f8ee 	bl	80006d0 <ReceiveByte>
      ReceiveRumbleByte(); // get last 2 bits of 3rd command to check for rumble
 80004f4:	f000 f92d 	bl	8000752 <ReceiveRumbleByte>
      SendInputs();
 80004f8:	f000 f84c 	bl	8000594 <SendInputs>
      break;
 80004fc:	e009      	b.n	8000512 <ReceiveCommand+0x42>

    case 0x00:
      FlushReceiveBuffer();
 80004fe:	f000 f9bf 	bl	8000880 <FlushReceiveBuffer>
      SendPollResponse();
 8000502:	f000 f80c 	bl	800051e <SendPollResponse>
      break;
 8000506:	e004      	b.n	8000512 <ReceiveCommand+0x42>

    case 0x41:
      FlushReceiveBuffer();
 8000508:	f000 f9ba 	bl	8000880 <FlushReceiveBuffer>
      SendOrigin();
 800050c:	f000 f81a 	bl	8000544 <SendOrigin>
      break;
 8000510:	bf00      	nop

  }
  FlushReceiveBuffer();
 8000512:	f000 f9b5 	bl	8000880 <FlushReceiveBuffer>
}
 8000516:	bf00      	nop
 8000518:	3708      	adds	r7, #8
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}

0800051e <SendPollResponse>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendPollResponse() // responds to console poll to check if a controller is plugged in (See GCN communication protocol guides)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	af00      	add	r7, sp, #0
  SetBaudSend(); // sets UART frame size to 6 (see function for details)
 8000522:	f000 f9cb 	bl	80008bc <SetBaudSend>

  SendByte(0x09);   // send expected poll response bytes
 8000526:	2009      	movs	r0, #9
 8000528:	f000 f892 	bl	8000650 <SendByte>
  SendByte(0x00);
 800052c:	2000      	movs	r0, #0
 800052e:	f000 f88f 	bl	8000650 <SendByte>
  SendByte(0x03);
 8000532:	2003      	movs	r0, #3
 8000534:	f000 f88c 	bl	8000650 <SendByte>
  SendStopBit();    // sends stop bit (duh)
 8000538:	f000 f99a 	bl	8000870 <SendStopBit>

  SetBaudReceive(); // flushes buffer and sets UART frame back to 8 (see function for details)
 800053c:	f000 f9ca 	bl	80008d4 <SetBaudReceive>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <SendOrigin>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendOrigin() // responds to console poll for origin (See GCN communication protocol guides)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  SetBaudSend();  // sets UART frame size to 6 (see function for details)
 8000548:	f000 f9b8 	bl	80008bc <SetBaudSend>

  SendByte((uint8_t)0x00);     // Sends Start, Y, X, B, A and some overhead stuff, format is usually [0,0,0,St,Y,X,B,A]
 800054c:	2000      	movs	r0, #0
 800054e:	f000 f87f 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x80);     // Sends L, R, Z and Dpad inputs, format is usually [1,L,R,Z,Dup,Ddown,Dright,Dleft]
 8000552:	2080      	movs	r0, #128	; 0x80
 8000554:	f000 f87c 	bl	8000650 <SendByte>

  SendByte((uint8_t)128);      // control stick inputs
 8000558:	2080      	movs	r0, #128	; 0x80
 800055a:	f000 f879 	bl	8000650 <SendByte>
  SendByte((uint8_t)128);
 800055e:	2080      	movs	r0, #128	; 0x80
 8000560:	f000 f876 	bl	8000650 <SendByte>

  SendByte((uint8_t)128);      // c-stick inputs
 8000564:	2080      	movs	r0, #128	; 0x80
 8000566:	f000 f873 	bl	8000650 <SendByte>
  SendByte((uint8_t)128);
 800056a:	2080      	movs	r0, #128	; 0x80
 800056c:	f000 f870 	bl	8000650 <SendByte>

  SendByte((uint8_t)0x00);     // analog L and R inputs
 8000570:	2000      	movs	r0, #0
 8000572:	f000 f86d 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x00);
 8000576:	2000      	movs	r0, #0
 8000578:	f000 f86a 	bl	8000650 <SendByte>

  SendByte((uint8_t)0x00);     // null bytes (expected by console)
 800057c:	2000      	movs	r0, #0
 800057e:	f000 f867 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x00);
 8000582:	2000      	movs	r0, #0
 8000584:	f000 f864 	bl	8000650 <SendByte>

  SendStopBit();               // stop bit
 8000588:	f000 f972 	bl	8000870 <SendStopBit>


  SetBaudReceive(); // sets UART frame back to 8 (see function for details)
 800058c:	f000 f9a2 	bl	80008d4 <SetBaudReceive>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}

08000594 <SendInputs>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void SendInputs() // sends inputs to console
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  SetBaudSend();
 8000598:	f000 f990 	bl	80008bc <SetBaudSend>

  SendByte(~(GPIOA->IDR) & 0b00011111);   // Sends Start, Y, X, B, A and some overhead stuff, format is usually [0,0,0,St,Y,X,B,A]
 800059c:	4b24      	ldr	r3, [pc, #144]	; (8000630 <SendInputs+0x9c>)
 800059e:	691b      	ldr	r3, [r3, #16]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	43db      	mvns	r3, r3
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	f003 031f 	and.w	r3, r3, #31
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 f84f 	bl	8000650 <SendByte>
  SendByte(((~(GPIOA->IDR) & 0b11100000)>>1)| 0b10000000 | DPad);  // Sends L, R, Z and Dpad inputs, format is usually [1,L,R,Z,Dup,Ddown,Dright,Dleft]
 80005b2:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <SendInputs+0x9c>)
 80005b4:	691b      	ldr	r3, [r3, #16]
 80005b6:	43db      	mvns	r3, r3
 80005b8:	085b      	lsrs	r3, r3, #1
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80005c0:	b2da      	uxtb	r2, r3
 80005c2:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <SendInputs+0xa0>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	4313      	orrs	r3, r2
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f83c 	bl	8000650 <SendByte>

  SendByte(ControlX); // control stick inputs
 80005d8:	4b17      	ldr	r3, [pc, #92]	; (8000638 <SendInputs+0xa4>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f836 	bl	8000650 <SendByte>
  SendByte(ControlY);
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <SendInputs+0xa8>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f830 	bl	8000650 <SendByte>

  SendByte(CstickX);  // c-stick inputs
 80005f0:	4b13      	ldr	r3, [pc, #76]	; (8000640 <SendInputs+0xac>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f82a 	bl	8000650 <SendByte>
  SendByte(CstickY);
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <SendInputs+0xb0>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4618      	mov	r0, r3
 8000604:	f000 f824 	bl	8000650 <SendByte>

  SendByte(AnalogL);  // analog L and R inputs
 8000608:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <SendInputs+0xb4>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f000 f81e 	bl	8000650 <SendByte>
  SendByte(AnalogR);
 8000614:	4b0d      	ldr	r3, [pc, #52]	; (800064c <SendInputs+0xb8>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f818 	bl	8000650 <SendByte>

  SendStopBit();      // stop bit
 8000620:	f000 f926 	bl	8000870 <SendStopBit>

  FlushReceiveBuffer(); // empties RX buffer
 8000624:	f000 f92c 	bl	8000880 <FlushReceiveBuffer>

  SetBaudReceive(); // sets UART frame back to 8 (see function for details)
 8000628:	f000 f954 	bl	80008d4 <SetBaudReceive>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40020000 	.word	0x40020000
 8000634:	2000018a 	.word	0x2000018a
 8000638:	20000000 	.word	0x20000000
 800063c:	20000001 	.word	0x20000001
 8000640:	20000002 	.word	0x20000002
 8000644:	20000003 	.word	0x20000003
 8000648:	20000188 	.word	0x20000188
 800064c:	20000189 	.word	0x20000189

08000650 <SendByte>:



///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendByte(uint8_t dataByte) // Sends a full GC byte to the console in pairs of GC bits using 4 UART bytes (REQUIRES 6-BIT FRAME)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
  SendPair(Byte2GC((dataByte & 0b11000000) >> 6));      //splits byte into pairs, converts them to UART bytes and sends them
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	099b      	lsrs	r3, r3, #6
 800065e:	b2db      	uxtb	r3, r3
 8000660:	4618      	mov	r0, r3
 8000662:	f000 f8b7 	bl	80007d4 <Byte2GC>
 8000666:	4603      	mov	r3, r0
 8000668:	4618      	mov	r0, r3
 800066a:	f000 f887 	bl	800077c <SendPair>
  SendPair(Byte2GC((dataByte & 0b00110000) >> 4));
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	111b      	asrs	r3, r3, #4
 8000672:	b2db      	uxtb	r3, r3
 8000674:	f003 0303 	and.w	r3, r3, #3
 8000678:	b2db      	uxtb	r3, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f8aa 	bl	80007d4 <Byte2GC>
 8000680:	4603      	mov	r3, r0
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f87a 	bl	800077c <SendPair>
  SendPair(Byte2GC((dataByte & 0b00001100) >> 2));
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	109b      	asrs	r3, r3, #2
 800068c:	b2db      	uxtb	r3, r3
 800068e:	f003 0303 	and.w	r3, r3, #3
 8000692:	b2db      	uxtb	r3, r3
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f89d 	bl	80007d4 <Byte2GC>
 800069a:	4603      	mov	r3, r0
 800069c:	4618      	mov	r0, r3
 800069e:	f000 f86d 	bl	800077c <SendPair>
  SendPair(Byte2GC(dataByte & 0b00000011));
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	f003 0303 	and.w	r3, r3, #3
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f892 	bl	80007d4 <Byte2GC>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f862 	bl	800077c <SendPair>

  USART1->SR |= USART_SR_TC; // clear TX_COMPLETE bit by writing a 1 to it (see TXCn in AVR datasheet)
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <SendByte+0x7c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a03      	ldr	r2, [pc, #12]	; (80006cc <SendByte+0x7c>)
 80006be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40011000 	.word	0x40011000

080006d0 <ReceiveByte>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceiveByte() // Receives 1 full GC byte as 4 UART bytes (REQUIRES 8-BIT FRAME)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
  uint8_t first, second, third, last;

  first = ReceivePair();    //receive each pair of bytes
 80006d6:	f000 f869 	bl	80007ac <ReceivePair>
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  second = ReceivePair();
 80006de:	f000 f865 	bl	80007ac <ReceivePair>
 80006e2:	4603      	mov	r3, r0
 80006e4:	71bb      	strb	r3, [r7, #6]
  third = ReceivePair();
 80006e6:	f000 f861 	bl	80007ac <ReceivePair>
 80006ea:	4603      	mov	r3, r0
 80006ec:	717b      	strb	r3, [r7, #5]
  last = ReceivePair();
 80006ee:	f000 f85d 	bl	80007ac <ReceivePair>
 80006f2:	4603      	mov	r3, r0
 80006f4:	713b      	strb	r3, [r7, #4]

  first = GC2Byte(first);   //convert UART bytes into GC bits
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 f88d 	bl	8000818 <GC2Byte>
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
  second = GC2Byte(second);
 8000702:	79bb      	ldrb	r3, [r7, #6]
 8000704:	4618      	mov	r0, r3
 8000706:	f000 f887 	bl	8000818 <GC2Byte>
 800070a:	4603      	mov	r3, r0
 800070c:	71bb      	strb	r3, [r7, #6]
  third = GC2Byte(third);
 800070e:	797b      	ldrb	r3, [r7, #5]
 8000710:	4618      	mov	r0, r3
 8000712:	f000 f881 	bl	8000818 <GC2Byte>
 8000716:	4603      	mov	r3, r0
 8000718:	717b      	strb	r3, [r7, #5]
  last = GC2Byte(last);
 800071a:	793b      	ldrb	r3, [r7, #4]
 800071c:	4618      	mov	r0, r3
 800071e:	f000 f87b 	bl	8000818 <GC2Byte>
 8000722:	4603      	mov	r3, r0
 8000724:	713b      	strb	r3, [r7, #4]

  return (first << 6) | (second << 4) | (third << 2) | (last); // return GC byte
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	019b      	lsls	r3, r3, #6
 800072a:	b25a      	sxtb	r2, r3
 800072c:	79bb      	ldrb	r3, [r7, #6]
 800072e:	011b      	lsls	r3, r3, #4
 8000730:	b25b      	sxtb	r3, r3
 8000732:	4313      	orrs	r3, r2
 8000734:	b25a      	sxtb	r2, r3
 8000736:	797b      	ldrb	r3, [r7, #5]
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	b25b      	sxtb	r3, r3
 800073c:	4313      	orrs	r3, r2
 800073e:	b25a      	sxtb	r2, r3
 8000740:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000744:	4313      	orrs	r3, r2
 8000746:	b25b      	sxtb	r3, r3
 8000748:	b2db      	uxtb	r3, r3
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <ReceiveRumbleByte>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceiveRumbleByte() // Receives 1 full GC byte as 4 UART bytes (REQUIRES 8-BIT FRAME)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	af00      	add	r7, sp, #0
  //uint8_t first, second, third, last;

  ReceivePair();    //receive each pair of bytes
 8000756:	f000 f829 	bl	80007ac <ReceivePair>
  ReceivePair();
 800075a:	f000 f827 	bl	80007ac <ReceivePair>
  ReceivePair();
 800075e:	f000 f825 	bl	80007ac <ReceivePair>
  SetRumble(GC2Byte(ReceivePair()));
 8000762:	f000 f823 	bl	80007ac <ReceivePair>
 8000766:	4603      	mov	r3, r0
 8000768:	4618      	mov	r0, r3
 800076a:	f000 f855 	bl	8000818 <GC2Byte>
 800076e:	4603      	mov	r3, r0
 8000770:	4618      	mov	r0, r3
 8000772:	f000 f8c1 	bl	80008f8 <SetRumble>
}
 8000776:	bf00      	nop
 8000778:	4618      	mov	r0, r3
 800077a:	bd80      	pop	{r7, pc}

0800077c <SendPair>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendPair(uint8_t sent)  // sends UART Byte via TX (SHOULD USE 6-BIT FRAME)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
  //PORTB = (1<<3);
  while (!(USART1->SR & USART_SR_TXE)); //wait for TX buffer to be ready to send data
 8000786:	bf00      	nop
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <SendPair+0x2c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0f9      	beq.n	8000788 <SendPair+0xc>
  USART1->DR = sent;  // send data
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <SendPair+0x2c>)
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	6053      	str	r3, [r2, #4]
  //PORTB = 0;
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40011000 	.word	0x40011000

080007ac <ReceivePair>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceivePair()  // receives UART byte via RX (SHOULD USE 8-BIT FRAME)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  //PORTB = (1<<2);
  while (!(USART1->SR & USART_SR_RXNE));  // wait for data to be received
 80007b0:	bf00      	nop
 80007b2:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <ReceivePair+0x24>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f003 0320 	and.w	r3, r3, #32
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f9      	beq.n	80007b2 <ReceivePair+0x6>
  //PORTB = 0;
  return USART1->DR;  // read data
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <ReceivePair+0x24>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	b2db      	uxtb	r3, r3
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40011000 	.word	0x40011000

080007d4 <Byte2GC>:

uint8_t Byte2GC(uint8_t dataByte) // translates 2 GC bits into one UART byte (SHOULD USE 6-BIT FRAME)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
  switch (dataByte) // UART sends bits LSB first (unlike GC which sends them MSB first) so these have to be flipped
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d813      	bhi.n	800080c <Byte2GC+0x38>
 80007e4:	a201      	add	r2, pc, #4	; (adr r2, 80007ec <Byte2GC+0x18>)
 80007e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ea:	bf00      	nop
 80007ec:	080007fd 	.word	0x080007fd
 80007f0:	08000801 	.word	0x08000801
 80007f4:	08000805 	.word	0x08000805
 80007f8:	08000809 	.word	0x08000809
  {
                          // start & stop bits in []
                          // GC bits      desired output            sent UART       UART input
    case 0: return 0x08;  // 0b00   ->    [0]00010000[1] -> (flip) -> [0]00001000[1]  ->  0x08
 80007fc:	2308      	movs	r3, #8
 80007fe:	e005      	b.n	800080c <Byte2GC+0x38>
    case 1: return 0xE8;  // 0b01   ->    [0]00010111[1] -> (flip) -> [0]11101000[1]  ->  0xE8
 8000800:	23e8      	movs	r3, #232	; 0xe8
 8000802:	e003      	b.n	800080c <Byte2GC+0x38>
    case 2: return 0x0F;  // 0b10   ->    [0]11110000[1] -> (flip) -> [0]00001111[1]  ->  0x0F
 8000804:	230f      	movs	r3, #15
 8000806:	e001      	b.n	800080c <Byte2GC+0x38>
    case 3: return 0xEF;  // 0b11   ->    [0]11110111[1] -> (flip) -> [0]11101111[1]  ->  0xEF
 8000808:	23ef      	movs	r3, #239	; 0xef
 800080a:	e7ff      	b.n	800080c <Byte2GC+0x38>
  }
}
 800080c:	4618      	mov	r0, r3
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <GC2Byte>:

uint8_t GC2Byte(uint8_t dataByte)  // translates 1 UART byte (8-bit frame) to 2 GC bits
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
  dataByte &= 0b01010010; // we only care about checking the 2nd and 2nd-last in the UART since they correspond with the GC bits (possible values )
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	f003 0352 	and.w	r3, r3, #82	; 0x52
 8000828:	71fb      	strb	r3, [r7, #7]
                          // the middle bit is checked to see if its a stop bit (1 if stop bit)

  switch (dataByte)
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b52      	cmp	r3, #82	; 0x52
 800082e:	d016      	beq.n	800085e <GC2Byte+0x46>
 8000830:	2b52      	cmp	r3, #82	; 0x52
 8000832:	dc16      	bgt.n	8000862 <GC2Byte+0x4a>
 8000834:	2b42      	cmp	r3, #66	; 0x42
 8000836:	d010      	beq.n	800085a <GC2Byte+0x42>
 8000838:	2b42      	cmp	r3, #66	; 0x42
 800083a:	dc12      	bgt.n	8000862 <GC2Byte+0x4a>
 800083c:	2b40      	cmp	r3, #64	; 0x40
 800083e:	d008      	beq.n	8000852 <GC2Byte+0x3a>
 8000840:	2b40      	cmp	r3, #64	; 0x40
 8000842:	dc0e      	bgt.n	8000862 <GC2Byte+0x4a>
 8000844:	2b00      	cmp	r3, #0
 8000846:	d002      	beq.n	800084e <GC2Byte+0x36>
 8000848:	2b02      	cmp	r3, #2
 800084a:	d004      	beq.n	8000856 <GC2Byte+0x3e>
 800084c:	e009      	b.n	8000862 <GC2Byte+0x4a>
  {
    case 0x00: return 0;
 800084e:	2300      	movs	r3, #0
 8000850:	e008      	b.n	8000864 <GC2Byte+0x4c>
    case 0x40: return 1;
 8000852:	2301      	movs	r3, #1
 8000854:	e006      	b.n	8000864 <GC2Byte+0x4c>
    case 0x02: return 2;
 8000856:	2302      	movs	r3, #2
 8000858:	e004      	b.n	8000864 <GC2Byte+0x4c>
    case 0x42: return 3;
 800085a:	2303      	movs	r3, #3
 800085c:	e002      	b.n	8000864 <GC2Byte+0x4c>
    case 0x52: return 255;  // STOP bit if input is 0b01010010
 800085e:	23ff      	movs	r3, #255	; 0xff
 8000860:	e000      	b.n	8000864 <GC2Byte+0x4c>
    default:   return 0;    // default to 00 if something goes wrong
 8000862:	2300      	movs	r3, #0
  }
}
 8000864:	4618      	mov	r0, r3
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <SendStopBit>:

void SendStopBit()
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  SendPair(0xFF); // send (01111111) stop bit to tell console that your message is done
 8000874:	20ff      	movs	r0, #255	; 0xff
 8000876:	f7ff ff81 	bl	800077c <SendPair>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <FlushReceiveBuffer>:

void FlushReceiveBuffer() // clear receiver buffer before changing frame size or awaiting new messages from the console
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
  //PORTB = (1<<4);
  while (!(USART1->SR & USART_SR_TC));
 8000886:	bf00      	nop
 8000888:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <FlushReceiveBuffer+0x38>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000890:	2b00      	cmp	r3, #0
 8000892:	d0f9      	beq.n	8000888 <FlushReceiveBuffer+0x8>
  uint32_t dummy;
  while(USART1->SR & USART_SR_RXNE) dummy = USART1->DR; // read data until no more data is in the buffer
 8000894:	e002      	b.n	800089c <FlushReceiveBuffer+0x1c>
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <FlushReceiveBuffer+0x38>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <FlushReceiveBuffer+0x38>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f003 0320 	and.w	r3, r3, #32
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d1f6      	bne.n	8000896 <FlushReceiveBuffer+0x16>
  //PORTB = 0;
}
 80008a8:	bf00      	nop
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40011000 	.word	0x40011000

080008bc <SetBaudSend>:

void SetBaudSend() // changes UART frame size to 6 (after receiving a console command and before sending a controller message)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
   FlushReceiveBuffer();
 80008c0:	f7ff ffde 	bl	8000880 <FlushReceiveBuffer>
   USART1->BRR = 0x095;
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <SetBaudSend+0x14>)
 80008c6:	2295      	movs	r2, #149	; 0x95
 80008c8:	609a      	str	r2, [r3, #8]
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40011000 	.word	0x40011000

080008d4 <SetBaudReceive>:

void SetBaudReceive() // changes UART frame size to 8 (after receiving sending a controller message - this is the default frame size for receiving data from the console)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
   FlushReceiveBuffer();
 80008d8:	f7ff ffd2 	bl	8000880 <FlushReceiveBuffer>
   while (!(USART1->SR & USART_SR_TC)); // wait for transmit buffer to be clear (i.e. wait for the controller message to be sent)
 80008dc:	bf00      	nop
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <SetBaudReceive+0x20>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d0f9      	beq.n	80008de <SetBaudReceive+0xa>
   USART1->BRR = 0x0C0;
 80008ea:	4b02      	ldr	r3, [pc, #8]	; (80008f4 <SetBaudReceive+0x20>)
 80008ec:	22c0      	movs	r2, #192	; 0xc0
 80008ee:	609a      	str	r2, [r3, #8]
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40011000 	.word	0x40011000

080008f8 <SetRumble>:

void SetRumble(uint8_t command)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
	RUMBLE_GPIO_Port->ODR &= ~RUMBLE_Pin;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <SetRumble+0x38>)
 8000904:	695b      	ldr	r3, [r3, #20]
 8000906:	4a0a      	ldr	r2, [pc, #40]	; (8000930 <SetRumble+0x38>)
 8000908:	f023 0310 	bic.w	r3, r3, #16
 800090c:	6153      	str	r3, [r2, #20]
	RUMBLE_GPIO_Port->ODR |= (RUMBLE_Pin)*(command & 1);
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <SetRumble+0x38>)
 8000910:	695b      	ldr	r3, [r3, #20]
 8000912:	79fa      	ldrb	r2, [r7, #7]
 8000914:	f002 0201 	and.w	r2, r2, #1
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	4611      	mov	r1, r2
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <SetRumble+0x38>)
 800091e:	430b      	orrs	r3, r1
 8000920:	6153      	str	r3, [r2, #20]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40020400 	.word	0x40020400

08000934 <Digital_Analog_Conversion>:
#include "GC_DAC.h"



void Digital_Analog_Conversion()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  ControlDAC();
 8000938:	f000 f806 	bl	8000948 <ControlDAC>
  //CStickDAC();
  TriggersDAC();
 800093c:	f000 fd3c 	bl	80013b8 <TriggersDAC>

  UpdateAnalog();
 8000940:	f000 fdd0 	bl	80014e4 <UpdateAnalog>
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <ControlDAC>:

void ControlDAC()
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
  short int posX = SOCD_TwoIPNoR((CTRL_PIN & CTRL_HORIZ), &Ctrl_SOCD_X);
 800094e:	4ba4      	ldr	r3, [pc, #656]	; (8000be0 <ControlDAC+0x298>)
 8000950:	691b      	ldr	r3, [r3, #16]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	f003 0303 	and.w	r3, r3, #3
 8000958:	b2db      	uxtb	r3, r3
 800095a:	49a2      	ldr	r1, [pc, #648]	; (8000be4 <ControlDAC+0x29c>)
 800095c:	4618      	mov	r0, r3
 800095e:	f000 fd6d 	bl	800143c <SOCD_TwoIPNoR>
 8000962:	4603      	mov	r3, r0
 8000964:	81bb      	strh	r3, [r7, #12]
  short int posY = SOCD_TwoIPNoR((CTRL_PIN & CTRL_VERT)>>2, &Ctrl_SOCD_Y);
 8000966:	4b9e      	ldr	r3, [pc, #632]	; (8000be0 <ControlDAC+0x298>)
 8000968:	691b      	ldr	r3, [r3, #16]
 800096a:	089b      	lsrs	r3, r3, #2
 800096c:	b2db      	uxtb	r3, r3
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	b2db      	uxtb	r3, r3
 8000974:	499c      	ldr	r1, [pc, #624]	; (8000be8 <ControlDAC+0x2a0>)
 8000976:	4618      	mov	r0, r3
 8000978:	f000 fd60 	bl	800143c <SOCD_TwoIPNoR>
 800097c:	4603      	mov	r3, r0
 800097e:	817b      	strh	r3, [r7, #10]

  short int posCX = SOCD_TwoIPNoR((CSTK_PIN & CSTK_HORIZ), &CStk_SOCD_X);
 8000980:	4b97      	ldr	r3, [pc, #604]	; (8000be0 <ControlDAC+0x298>)
 8000982:	691b      	ldr	r3, [r3, #16]
 8000984:	4999      	ldr	r1, [pc, #612]	; (8000bec <ControlDAC+0x2a4>)
 8000986:	2000      	movs	r0, #0
 8000988:	f000 fd58 	bl	800143c <SOCD_TwoIPNoR>
 800098c:	4603      	mov	r3, r0
 800098e:	813b      	strh	r3, [r7, #8]
  short int posCY = SOCD_TwoIPNoR((CSTK_PIN & CSTK_VERT)>>2, &CStk_SOCD_Y);
 8000990:	4b93      	ldr	r3, [pc, #588]	; (8000be0 <ControlDAC+0x298>)
 8000992:	691b      	ldr	r3, [r3, #16]
 8000994:	4996      	ldr	r1, [pc, #600]	; (8000bf0 <ControlDAC+0x2a8>)
 8000996:	2000      	movs	r0, #0
 8000998:	f000 fd50 	bl	800143c <SOCD_TwoIPNoR>
 800099c:	4603      	mov	r3, r0
 800099e:	80fb      	strh	r3, [r7, #6]

  CstickX = NEUTRAL + (MAXOFFSET * posCX);
 80009a0:	893b      	ldrh	r3, [r7, #8]
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	461a      	mov	r2, r3
 80009a6:	0092      	lsls	r2, r2, #2
 80009a8:	4413      	add	r3, r2
 80009aa:	011b      	lsls	r3, r3, #4
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	3b80      	subs	r3, #128	; 0x80
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	4b90      	ldr	r3, [pc, #576]	; (8000bf4 <ControlDAC+0x2ac>)
 80009b4:	701a      	strb	r2, [r3, #0]
  CstickY = NEUTRAL + (MAXOFFSET * posCY);
 80009b6:	88fb      	ldrh	r3, [r7, #6]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	461a      	mov	r2, r3
 80009bc:	0092      	lsls	r2, r2, #2
 80009be:	4413      	add	r3, r2
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	3b80      	subs	r3, #128	; 0x80
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b8b      	ldr	r3, [pc, #556]	; (8000bf8 <ControlDAC+0x2b0>)
 80009ca:	701a      	strb	r2, [r3, #0]

  uint8_t mod = (CTRL_PIN & CTRL_MOD)>>4; // bit 0 is MODX and bit 1 is MODY
 80009cc:	4b84      	ldr	r3, [pc, #528]	; (8000be0 <ControlDAC+0x298>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	091b      	lsrs	r3, r3, #4
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80009d8:	717b      	strb	r3, [r7, #5]
  uint8_t Direction = 0; // check if input is horizontal (0b0001), vertical (0b0010) or diagonal (0b0100)
 80009da:	2300      	movs	r3, #0
 80009dc:	73fb      	strb	r3, [r7, #15]

  DAC_ControlX = NEUTRAL;
 80009de:	4b87      	ldr	r3, [pc, #540]	; (8000bfc <ControlDAC+0x2b4>)
 80009e0:	2280      	movs	r2, #128	; 0x80
 80009e2:	701a      	strb	r2, [r3, #0]
  DAC_ControlY = NEUTRAL;
 80009e4:	4b86      	ldr	r3, [pc, #536]	; (8000c00 <ControlDAC+0x2b8>)
 80009e6:	2280      	movs	r2, #128	; 0x80
 80009e8:	701a      	strb	r2, [r3, #0]

  if (posX) Direction |= 0b00000001;
 80009ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d003      	beq.n	80009fa <ControlDAC+0xb2>
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	73fb      	strb	r3, [r7, #15]
  if (posY) Direction |= 0b00000010;
 80009fa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <ControlDAC+0xc2>
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	73fb      	strb	r3, [r7, #15]
  if (Direction == 0b00000011) Direction = 0b00000100;
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b03      	cmp	r3, #3
 8000a0e:	d101      	bne.n	8000a14 <ControlDAC+0xcc>
 8000a10:	2304      	movs	r3, #4
 8000a12:	73fb      	strb	r3, [r7, #15]

  //modkey = '0';
  //out = mod;
  dPad_on = false;
 8000a14:	4b7b      	ldr	r3, [pc, #492]	; (8000c04 <ControlDAC+0x2bc>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
  switch(mod) // check combination of ModX and ModY
 8000a1a:	797b      	ldrb	r3, [r7, #5]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	f200 84a4 	bhi.w	800136a <ControlDAC+0xa22>
 8000a22:	a201      	add	r2, pc, #4	; (adr r2, 8000a28 <ControlDAC+0xe0>)
 8000a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a28:	08001365 	.word	0x08001365
 8000a2c:	08000f83 	.word	0x08000f83
 8000a30:	08000b19 	.word	0x08000b19
 8000a34:	08000a39 	.word	0x08000a39
  {
    case 0b00000011: // neither pressed ///////////////////////////////////////////////////////////////////////
      //modkey = 'n';
      switch(Direction) // check direction
 8000a38:	7bfb      	ldrb	r3, [r7, #15]
 8000a3a:	2b04      	cmp	r3, #4
 8000a3c:	d028      	beq.n	8000a90 <ControlDAC+0x148>
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	f300 84aa 	bgt.w	8001398 <ControlDAC+0xa50>
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d003      	beq.n	8000a50 <ControlDAC+0x108>
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d011      	beq.n	8000a70 <ControlDAC+0x128>
          DAC_ControlY += (DIAGONAL_Y * posY);
          //out = 'D';
          return;
        
      }
      return;  
 8000a4c:	f000 bca4 	b.w	8001398 <ControlDAC+0xa50>
          DAC_ControlX += (MAXOFFSET * posX);
 8000a50:	89bb      	ldrh	r3, [r7, #12]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	461a      	mov	r2, r3
 8000a56:	0092      	lsls	r2, r2, #2
 8000a58:	4413      	add	r3, r2
 8000a5a:	011b      	lsls	r3, r3, #4
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	4b67      	ldr	r3, [pc, #412]	; (8000bfc <ControlDAC+0x2b4>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	4413      	add	r3, r2
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	4b64      	ldr	r3, [pc, #400]	; (8000bfc <ControlDAC+0x2b4>)
 8000a6a:	701a      	strb	r2, [r3, #0]
          return;
 8000a6c:	f000 bc99 	b.w	80013a2 <ControlDAC+0xa5a>
          DAC_ControlY += (MAXOFFSET * posY);
 8000a70:	897b      	ldrh	r3, [r7, #10]
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	461a      	mov	r2, r3
 8000a76:	0092      	lsls	r2, r2, #2
 8000a78:	4413      	add	r3, r2
 8000a7a:	011b      	lsls	r3, r3, #4
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	4b60      	ldr	r3, [pc, #384]	; (8000c00 <ControlDAC+0x2b8>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	4413      	add	r3, r2
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	4b5d      	ldr	r3, [pc, #372]	; (8000c00 <ControlDAC+0x2b8>)
 8000a8a:	701a      	strb	r2, [r3, #0]
          return;
 8000a8c:	f000 bc89 	b.w	80013a2 <ControlDAC+0xa5a>
          if (~BTN_PIN & BTN_LR)
 8000a90:	4b5d      	ldr	r3, [pc, #372]	; (8000c08 <ControlDAC+0x2c0>)
 8000a92:	691b      	ldr	r3, [r3, #16]
 8000a94:	43db      	mvns	r3, r3
 8000a96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d01e      	beq.n	8000adc <ControlDAC+0x194>
            DAC_ControlX += (DIAG_SHIELD_X * posX);
 8000a9e:	89bb      	ldrh	r3, [r7, #12]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	00d2      	lsls	r2, r2, #3
 8000aa6:	1ad3      	subs	r3, r2, r3
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b53      	ldr	r3, [pc, #332]	; (8000bfc <ControlDAC+0x2b4>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4b51      	ldr	r3, [pc, #324]	; (8000bfc <ControlDAC+0x2b4>)
 8000ab8:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (DIAG_SHIELD_Y * posY);
 8000aba:	897b      	ldrh	r3, [r7, #10]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	461a      	mov	r2, r3
 8000ac0:	00d2      	lsls	r2, r2, #3
 8000ac2:	1ad2      	subs	r2, r2, r3
 8000ac4:	00d2      	lsls	r2, r2, #3
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4b4d      	ldr	r3, [pc, #308]	; (8000c00 <ControlDAC+0x2b8>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	4413      	add	r3, r2
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b4a      	ldr	r3, [pc, #296]	; (8000c00 <ControlDAC+0x2b8>)
 8000ad6:	701a      	strb	r2, [r3, #0]
            return;
 8000ad8:	f000 bc63 	b.w	80013a2 <ControlDAC+0xa5a>
          DAC_ControlX += (DIAGONAL_X * posX);
 8000adc:	89bb      	ldrh	r3, [r7, #12]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	00d2      	lsls	r2, r2, #3
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	00db      	lsls	r3, r3, #3
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4b44      	ldr	r3, [pc, #272]	; (8000bfc <ControlDAC+0x2b4>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	4413      	add	r3, r2
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	4b41      	ldr	r3, [pc, #260]	; (8000bfc <ControlDAC+0x2b4>)
 8000af6:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (DIAGONAL_Y * posY);
 8000af8:	897b      	ldrh	r3, [r7, #10]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	00d2      	lsls	r2, r2, #3
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4b3e      	ldr	r3, [pc, #248]	; (8000c00 <ControlDAC+0x2b8>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	4b3b      	ldr	r3, [pc, #236]	; (8000c00 <ControlDAC+0x2b8>)
 8000b12:	701a      	strb	r2, [r3, #0]
          return;
 8000b14:	f000 bc45 	b.w	80013a2 <ControlDAC+0xa5a>
    case 0b00000010: // modx pressed //////////////////////////////////////////////////////////////////////////////////
      //modkey = 'x';
      switch(Direction) // check direction
 8000b18:	7bfb      	ldrb	r3, [r7, #15]
 8000b1a:	2b04      	cmp	r3, #4
 8000b1c:	d076      	beq.n	8000c0c <ControlDAC+0x2c4>
 8000b1e:	2b04      	cmp	r3, #4
 8000b20:	f300 8210 	bgt.w	8000f44 <ControlDAC+0x5fc>
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d002      	beq.n	8000b2e <ControlDAC+0x1e6>
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d02b      	beq.n	8000b84 <ControlDAC+0x23c>
 8000b2c:	e20a      	b.n	8000f44 <ControlDAC+0x5fc>
      {
        case(0b00000001): // horizontal /////////////////////////////////
          if (~BTN_PIN & 0b00000010) // if B is pressed
 8000b2e:	4b36      	ldr	r3, [pc, #216]	; (8000c08 <ControlDAC+0x2c0>)
 8000b30:	691b      	ldr	r3, [r3, #16]
 8000b32:	43db      	mvns	r3, r3
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d011      	beq.n	8000b60 <ControlDAC+0x218>
          {
            DAC_ControlX += (MODX_H_B_X * posX); // side-b nerf
 8000b3c:	89bb      	ldrh	r3, [r7, #12]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	461a      	mov	r2, r3
 8000b42:	0052      	lsls	r2, r2, #1
 8000b44:	441a      	add	r2, r3
 8000b46:	0092      	lsls	r2, r2, #2
 8000b48:	441a      	add	r2, r3
 8000b4a:	0092      	lsls	r2, r2, #2
 8000b4c:	4413      	add	r3, r2
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b2a      	ldr	r3, [pc, #168]	; (8000bfc <ControlDAC+0x2b4>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	4413      	add	r3, r2
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <ControlDAC+0x2b4>)
 8000b5c:	701a      	strb	r2, [r3, #0]
            break;
 8000b5e:	e1f1      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          // ELSE
          DAC_ControlX += (MODX_H_X * posX);
 8000b60:	89bb      	ldrh	r3, [r7, #12]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	461a      	mov	r2, r3
 8000b66:	0052      	lsls	r2, r2, #1
 8000b68:	441a      	add	r2, r3
 8000b6a:	0092      	lsls	r2, r2, #2
 8000b6c:	441a      	add	r2, r3
 8000b6e:	0092      	lsls	r2, r2, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b21      	ldr	r3, [pc, #132]	; (8000bfc <ControlDAC+0x2b4>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	4413      	add	r3, r2
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <ControlDAC+0x2b4>)
 8000b80:	701a      	strb	r2, [r3, #0]
          break;
 8000b82:	e1df      	b.n	8000f44 <ControlDAC+0x5fc>
          
        case(0b00000010): // vertical /////////////////////////////////
          if (~BTN_PIN & (1<<BTN_B)) // if B is pressed
 8000b84:	4b20      	ldr	r3, [pc, #128]	; (8000c08 <ControlDAC+0x2c0>)
 8000b86:	691b      	ldr	r3, [r3, #16]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d012      	beq.n	8000bb8 <ControlDAC+0x270>
          {
            DAC_ControlY += (MODX_V_B_Y * posY); // side-b nerf
 8000b92:	897b      	ldrh	r3, [r7, #10]
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	0052      	lsls	r2, r2, #1
 8000b9a:	441a      	add	r2, r3
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	00c9      	lsls	r1, r1, #3
 8000ba0:	1a8a      	subs	r2, r1, r2
 8000ba2:	0052      	lsls	r2, r2, #1
 8000ba4:	4413      	add	r3, r2
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <ControlDAC+0x2b8>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	4413      	add	r3, r2
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <ControlDAC+0x2b8>)
 8000bb4:	701a      	strb	r2, [r3, #0]
            break;
 8000bb6:	e1c5      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          // ELSE
          DAC_ControlY += (MODX_V_Y * posY);
 8000bb8:	897b      	ldrh	r3, [r7, #10]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	0052      	lsls	r2, r2, #1
 8000bc0:	441a      	add	r2, r3
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	00c9      	lsls	r1, r1, #3
 8000bc6:	1a8a      	subs	r2, r1, r2
 8000bc8:	0052      	lsls	r2, r2, #1
 8000bca:	4413      	add	r3, r2
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <ControlDAC+0x2b8>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4413      	add	r3, r2
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	4b09      	ldr	r3, [pc, #36]	; (8000c00 <ControlDAC+0x2b8>)
 8000bda:	701a      	strb	r2, [r3, #0]
          break;
 8000bdc:	e1b2      	b.n	8000f44 <ControlDAC+0x5fc>
 8000bde:	bf00      	nop
 8000be0:	40020400 	.word	0x40020400
 8000be4:	20000184 	.word	0x20000184
 8000be8:	20000185 	.word	0x20000185
 8000bec:	20000186 	.word	0x20000186
 8000bf0:	20000187 	.word	0x20000187
 8000bf4:	20000002 	.word	0x20000002
 8000bf8:	20000003 	.word	0x20000003
 8000bfc:	200001b1 	.word	0x200001b1
 8000c00:	200001b0 	.word	0x200001b0
 8000c04:	20000198 	.word	0x20000198
 8000c08:	40020000 	.word	0x40020000
          
        case(0b00000100): // diagonal //////////////////////////////////
          if (~BTN_PIN & BTN_LR) // if L/R are pressed
 8000c0c:	4ba2      	ldr	r3, [pc, #648]	; (8000e98 <ControlDAC+0x550>)
 8000c0e:	691b      	ldr	r3, [r3, #16]
 8000c10:	43db      	mvns	r3, r3
 8000c12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d020      	beq.n	8000c5c <ControlDAC+0x314>
          {
            DAC_ControlX += (MODX_D_SHIELD_X * posX); // MODX wavedash
 8000c1a:	89bb      	ldrh	r3, [r7, #12]
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	461a      	mov	r2, r3
 8000c20:	0052      	lsls	r2, r2, #1
 8000c22:	4413      	add	r3, r2
 8000c24:	461a      	mov	r2, r3
 8000c26:	0111      	lsls	r1, r2, #4
 8000c28:	461a      	mov	r2, r3
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	4413      	add	r3, r2
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b9a      	ldr	r3, [pc, #616]	; (8000e9c <ControlDAC+0x554>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	4413      	add	r3, r2
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	4b98      	ldr	r3, [pc, #608]	; (8000e9c <ControlDAC+0x554>)
 8000c3c:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_D_SHIELD_Y * posY);
 8000c3e:	897b      	ldrh	r3, [r7, #10]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	461a      	mov	r2, r3
 8000c44:	0112      	lsls	r2, r2, #4
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	b2da      	uxtb	r2, r3
 8000c4c:	4b94      	ldr	r3, [pc, #592]	; (8000ea0 <ControlDAC+0x558>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	4413      	add	r3, r2
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	4b92      	ldr	r3, [pc, #584]	; (8000ea0 <ControlDAC+0x558>)
 8000c58:	701a      	strb	r2, [r3, #0]
            break;
 8000c5a:	e173      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          
          // ELSE
          if (!(~CSTK_PIN & CSTK_CSTK)) // if Cstick buttons are NOT pressed
 8000c5c:	4b91      	ldr	r3, [pc, #580]	; (8000ea4 <ControlDAC+0x55c>)
 8000c5e:	691b      	ldr	r3, [r3, #16]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d121      	bne.n	8000cae <ControlDAC+0x366>
          {
            DAC_ControlX += (MODX_DIAG_X * posX); // MODX tilt
 8000c6a:	89bb      	ldrh	r3, [r7, #12]
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	0112      	lsls	r2, r2, #4
 8000c72:	1ad2      	subs	r2, r2, r3
 8000c74:	0092      	lsls	r2, r2, #2
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4b88      	ldr	r3, [pc, #544]	; (8000e9c <ControlDAC+0x554>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	4413      	add	r3, r2
 8000c82:	b2da      	uxtb	r2, r3
 8000c84:	4b85      	ldr	r3, [pc, #532]	; (8000e9c <ControlDAC+0x554>)
 8000c86:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_DIAG_Y * posY);
 8000c88:	897b      	ldrh	r3, [r7, #10]
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	0092      	lsls	r2, r2, #2
 8000c90:	4413      	add	r3, r2
 8000c92:	461a      	mov	r2, r3
 8000c94:	0091      	lsls	r1, r2, #2
 8000c96:	461a      	mov	r2, r3
 8000c98:	460b      	mov	r3, r1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4b80      	ldr	r3, [pc, #512]	; (8000ea0 <ControlDAC+0x558>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	4413      	add	r3, r2
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b7d      	ldr	r3, [pc, #500]	; (8000ea0 <ControlDAC+0x558>)
 8000caa:	701a      	strb	r2, [r3, #0]
            break;
 8000cac:	e14a      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          
          // ELSE
          if (~BTN_PIN & (1<<BTN_B)) // if B is held for extended angles
 8000cae:	4b7a      	ldr	r3, [pc, #488]	; (8000e98 <ControlDAC+0x550>)
 8000cb0:	691b      	ldr	r3, [r3, #16]
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	f003 0302 	and.w	r3, r3, #2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	f000 80a3 	beq.w	8000e04 <ControlDAC+0x4bc>
          {
            if (~CSTK_PIN & (1<<CSTK_DOWN))
 8000cbe:	4b79      	ldr	r3, [pc, #484]	; (8000ea4 <ControlDAC+0x55c>)
 8000cc0:	691b      	ldr	r3, [r3, #16]
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d01f      	beq.n	8000d0c <ControlDAC+0x3c4>
            {
              DAC_ControlX += (MODX_D_CD_B_X * posX);
 8000ccc:	89bb      	ldrh	r3, [r7, #12]
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	0092      	lsls	r2, r2, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	00d2      	lsls	r2, r2, #3
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b6e      	ldr	r3, [pc, #440]	; (8000e9c <ControlDAC+0x554>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	4413      	add	r3, r2
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4b6c      	ldr	r3, [pc, #432]	; (8000e9c <ControlDAC+0x554>)
 8000cec:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODX_D_CD_B_Y * posY);
 8000cee:	897b      	ldrh	r3, [r7, #10]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	00d2      	lsls	r2, r2, #3
 8000cf6:	4413      	add	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	4b68      	ldr	r3, [pc, #416]	; (8000ea0 <ControlDAC+0x558>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4413      	add	r3, r2
 8000d04:	b2da      	uxtb	r2, r3
 8000d06:	4b66      	ldr	r3, [pc, #408]	; (8000ea0 <ControlDAC+0x558>)
 8000d08:	701a      	strb	r2, [r3, #0]
              break;
 8000d0a:	e11b      	b.n	8000f44 <ControlDAC+0x5fc>
            }
            // ELSE
            if (~CSTK_PIN & (1<<CSTK_LEFT))
 8000d0c:	4b65      	ldr	r3, [pc, #404]	; (8000ea4 <ControlDAC+0x55c>)
 8000d0e:	691b      	ldr	r3, [r3, #16]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d01f      	beq.n	8000d5a <ControlDAC+0x412>
            {
              DAC_ControlX += (MODX_D_CL_B_X * posX);
 8000d1a:	89bb      	ldrh	r3, [r7, #12]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	461a      	mov	r2, r3
 8000d20:	0112      	lsls	r2, r2, #4
 8000d22:	4413      	add	r3, r2
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	4b5c      	ldr	r3, [pc, #368]	; (8000e9c <ControlDAC+0x554>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	4413      	add	r3, r2
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	4b5a      	ldr	r3, [pc, #360]	; (8000e9c <ControlDAC+0x554>)
 8000d34:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODX_D_CL_B_Y * posY);
 8000d36:	897b      	ldrh	r3, [r7, #10]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	0052      	lsls	r2, r2, #1
 8000d3e:	4413      	add	r3, r2
 8000d40:	461a      	mov	r2, r3
 8000d42:	00d2      	lsls	r2, r2, #3
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4b55      	ldr	r3, [pc, #340]	; (8000ea0 <ControlDAC+0x558>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	4413      	add	r3, r2
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <ControlDAC+0x558>)
 8000d56:	701a      	strb	r2, [r3, #0]
              break;
 8000d58:	e0f4      	b.n	8000f44 <ControlDAC+0x5fc>
            }
            // ELSE
            if (~CSTK_PIN & (1<<CSTK_UP))
 8000d5a:	4b52      	ldr	r3, [pc, #328]	; (8000ea4 <ControlDAC+0x55c>)
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d021      	beq.n	8000dac <ControlDAC+0x464>
            {
              DAC_ControlX += (MODX_D_CU_B_X * posX);
 8000d68:	89bb      	ldrh	r3, [r7, #12]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	0112      	lsls	r2, r2, #4
 8000d70:	1ad2      	subs	r2, r2, r3
 8000d72:	0092      	lsls	r2, r2, #2
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	4b48      	ldr	r3, [pc, #288]	; (8000e9c <ControlDAC+0x554>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	4413      	add	r3, r2
 8000d80:	b2da      	uxtb	r2, r3
 8000d82:	4b46      	ldr	r3, [pc, #280]	; (8000e9c <ControlDAC+0x554>)
 8000d84:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODX_D_CU_B_Y * posY);
 8000d86:	897b      	ldrh	r3, [r7, #10]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	0052      	lsls	r2, r2, #1
 8000d8e:	441a      	add	r2, r3
 8000d90:	4611      	mov	r1, r2
 8000d92:	00c9      	lsls	r1, r1, #3
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0052      	lsls	r2, r2, #1
 8000d98:	4413      	add	r3, r2
 8000d9a:	b2da      	uxtb	r2, r3
 8000d9c:	4b40      	ldr	r3, [pc, #256]	; (8000ea0 <ControlDAC+0x558>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	4b3e      	ldr	r3, [pc, #248]	; (8000ea0 <ControlDAC+0x558>)
 8000da8:	701a      	strb	r2, [r3, #0]
              break;
 8000daa:	e0cb      	b.n	8000f44 <ControlDAC+0x5fc>
            }
            // ELSE
            if (~CSTK_PIN & (1<<CSTK_RIGHT))
 8000dac:	4b3d      	ldr	r3, [pc, #244]	; (8000ea4 <ControlDAC+0x55c>)
 8000dae:	691b      	ldr	r3, [r3, #16]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d024      	beq.n	8000e04 <ControlDAC+0x4bc>
            {
              DAC_ControlX += (MODX_D_CR_B_X * posX);
 8000dba:	89bb      	ldrh	r3, [r7, #12]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	0052      	lsls	r2, r2, #1
 8000dc2:	4413      	add	r3, r2
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	0111      	lsls	r1, r2, #4
 8000dc8:	461a      	mov	r2, r3
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4413      	add	r3, r2
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b32      	ldr	r3, [pc, #200]	; (8000e9c <ControlDAC+0x554>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	4413      	add	r3, r2
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4b30      	ldr	r3, [pc, #192]	; (8000e9c <ControlDAC+0x554>)
 8000ddc:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODX_D_CR_B_Y * posY);
 8000dde:	897b      	ldrh	r3, [r7, #10]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	461a      	mov	r2, r3
 8000de4:	0052      	lsls	r2, r2, #1
 8000de6:	441a      	add	r2, r3
 8000de8:	4611      	mov	r1, r2
 8000dea:	00c9      	lsls	r1, r1, #3
 8000dec:	1a8a      	subs	r2, r1, r2
 8000dee:	0052      	lsls	r2, r2, #1
 8000df0:	4413      	add	r3, r2
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	4b2a      	ldr	r3, [pc, #168]	; (8000ea0 <ControlDAC+0x558>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b28      	ldr	r3, [pc, #160]	; (8000ea0 <ControlDAC+0x558>)
 8000e00:	701a      	strb	r2, [r3, #0]
              break;
 8000e02:	e09f      	b.n	8000f44 <ControlDAC+0x5fc>
            }
            
          }

          if (~CSTK_PIN & (1<<CSTK_DOWN))
 8000e04:	4b27      	ldr	r3, [pc, #156]	; (8000ea4 <ControlDAC+0x55c>)
 8000e06:	691b      	ldr	r3, [r3, #16]
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d01d      	beq.n	8000e4e <ControlDAC+0x506>
          {
            DAC_ControlX += (MODX_D_CD_X * posX);
 8000e12:	89bb      	ldrh	r3, [r7, #12]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	461a      	mov	r2, r3
 8000e18:	00d2      	lsls	r2, r2, #3
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <ControlDAC+0x554>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	4413      	add	r3, r2
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	; (8000e9c <ControlDAC+0x554>)
 8000e2c:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_D_CD_Y * posY);
 8000e2e:	897b      	ldrh	r3, [r7, #10]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	461a      	mov	r2, r3
 8000e34:	00d2      	lsls	r2, r2, #3
 8000e36:	1ad2      	subs	r2, r2, r3
 8000e38:	0092      	lsls	r2, r2, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <ControlDAC+0x558>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b15      	ldr	r3, [pc, #84]	; (8000ea0 <ControlDAC+0x558>)
 8000e4a:	701a      	strb	r2, [r3, #0]
            break;
 8000e4c:	e07a      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          // ELSE
          if (~CSTK_PIN & (1<<CSTK_LEFT))
 8000e4e:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <ControlDAC+0x55c>)
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	43db      	mvns	r3, r3
 8000e54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d025      	beq.n	8000ea8 <ControlDAC+0x560>
          {
            DAC_ControlX += (MODX_D_CL_X * posX);
 8000e5c:	89bb      	ldrh	r3, [r7, #12]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	461a      	mov	r2, r3
 8000e62:	0192      	lsls	r2, r2, #6
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	b2da      	uxtb	r2, r3
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <ControlDAC+0x554>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	4413      	add	r3, r2
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <ControlDAC+0x554>)
 8000e74:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_D_CL_Y * posY);
 8000e76:	897b      	ldrh	r3, [r7, #10]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	0092      	lsls	r2, r2, #2
 8000e7e:	441a      	add	r2, r3
 8000e80:	00d2      	lsls	r2, r2, #3
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <ControlDAC+0x558>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	4b03      	ldr	r3, [pc, #12]	; (8000ea0 <ControlDAC+0x558>)
 8000e92:	701a      	strb	r2, [r3, #0]
            break;
 8000e94:	e056      	b.n	8000f44 <ControlDAC+0x5fc>
 8000e96:	bf00      	nop
 8000e98:	40020000 	.word	0x40020000
 8000e9c:	200001b1 	.word	0x200001b1
 8000ea0:	200001b0 	.word	0x200001b0
 8000ea4:	40020400 	.word	0x40020400
          }
          // ELSE
          if (~CSTK_PIN & (1<<CSTK_UP))
 8000ea8:	4ba5      	ldr	r3, [pc, #660]	; (8001140 <ControlDAC+0x7f8>)
 8000eaa:	691b      	ldr	r3, [r3, #16]
 8000eac:	43db      	mvns	r3, r3
 8000eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d01d      	beq.n	8000ef2 <ControlDAC+0x5aa>
          {
            DAC_ControlX += (MODX_D_CU_X * posX);
 8000eb6:	89bb      	ldrh	r3, [r7, #12]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	461a      	mov	r2, r3
 8000ebc:	00d2      	lsls	r2, r2, #3
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	4b9f      	ldr	r3, [pc, #636]	; (8001144 <ControlDAC+0x7fc>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	4413      	add	r3, r2
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4b9d      	ldr	r3, [pc, #628]	; (8001144 <ControlDAC+0x7fc>)
 8000ed0:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_D_CU_Y * posY);
 8000ed2:	897b      	ldrh	r3, [r7, #10]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	0092      	lsls	r2, r2, #2
 8000eda:	441a      	add	r2, r3
 8000edc:	00d2      	lsls	r2, r2, #3
 8000ede:	4413      	add	r3, r2
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b99      	ldr	r3, [pc, #612]	; (8001148 <ControlDAC+0x800>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4413      	add	r3, r2
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	4b96      	ldr	r3, [pc, #600]	; (8001148 <ControlDAC+0x800>)
 8000eee:	701a      	strb	r2, [r3, #0]
            break;
 8000ef0:	e028      	b.n	8000f44 <ControlDAC+0x5fc>
          }
          // ELSE
          if (~CSTK_PIN & (1<<CSTK_RIGHT))
 8000ef2:	4b93      	ldr	r3, [pc, #588]	; (8001140 <ControlDAC+0x7f8>)
 8000ef4:	691b      	ldr	r3, [r3, #16]
 8000ef6:	43db      	mvns	r3, r3
 8000ef8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d021      	beq.n	8000f44 <ControlDAC+0x5fc>
          {
            DAC_ControlX += (MODX_D_CR_X * posX);
 8000f00:	89bb      	ldrh	r3, [r7, #12]
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	461a      	mov	r2, r3
 8000f06:	00d2      	lsls	r2, r2, #3
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	00d2      	lsls	r2, r2, #3
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b8c      	ldr	r3, [pc, #560]	; (8001144 <ControlDAC+0x7fc>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4413      	add	r3, r2
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	4b89      	ldr	r3, [pc, #548]	; (8001144 <ControlDAC+0x7fc>)
 8000f1e:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODX_D_CR_Y * posY);
 8000f20:	897b      	ldrh	r3, [r7, #10]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	461a      	mov	r2, r3
 8000f26:	0052      	lsls	r2, r2, #1
 8000f28:	4413      	add	r3, r2
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	00d2      	lsls	r2, r2, #3
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b84      	ldr	r3, [pc, #528]	; (8001148 <ControlDAC+0x800>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	4413      	add	r3, r2
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4b82      	ldr	r3, [pc, #520]	; (8001148 <ControlDAC+0x800>)
 8000f40:	701a      	strb	r2, [r3, #0]
            break;
 8000f42:	bf00      	nop
          }
      }
      if (posCX)
 8000f44:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 8227 	beq.w	800139c <ControlDAC+0xa54>
        {
          CstickX = NEUTRAL + (posCX * MODX_FSMASH_X);
 8000f4e:	893b      	ldrh	r3, [r7, #8]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	461a      	mov	r2, r3
 8000f54:	0112      	lsls	r2, r2, #4
 8000f56:	4413      	add	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	3b80      	subs	r3, #128	; 0x80
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b7a      	ldr	r3, [pc, #488]	; (800114c <ControlDAC+0x804>)
 8000f62:	701a      	strb	r2, [r3, #0]
          CstickY = NEUTRAL + (posY * MODX_FSMASH_Y);
 8000f64:	897b      	ldrh	r3, [r7, #10]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	461a      	mov	r2, r3
 8000f6a:	0052      	lsls	r2, r2, #1
 8000f6c:	4413      	add	r3, r2
 8000f6e:	461a      	mov	r2, r3
 8000f70:	00d2      	lsls	r2, r2, #3
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	3b80      	subs	r3, #128	; 0x80
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b74      	ldr	r3, [pc, #464]	; (8001150 <ControlDAC+0x808>)
 8000f7e:	701a      	strb	r2, [r3, #0]
        }
      return;
 8000f80:	e20c      	b.n	800139c <ControlDAC+0xa54>
            
    case 0b00000001: // mody pressed
      //modkey = 'y';
      switch(Direction) // check direction
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d05f      	beq.n	8001048 <ControlDAC+0x700>
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	f300 8209 	bgt.w	80013a0 <ControlDAC+0xa58>
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d002      	beq.n	8000f98 <ControlDAC+0x650>
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d02b      	beq.n	8000fee <ControlDAC+0x6a6>
            return;
          }
          
  
      }
      return;
 8000f96:	e203      	b.n	80013a0 <ControlDAC+0xa58>
          if (~BTN_PIN & 0b00000010) // if B is pressed
 8000f98:	4b6e      	ldr	r3, [pc, #440]	; (8001154 <ControlDAC+0x80c>)
 8000f9a:	691b      	ldr	r3, [r3, #16]
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d011      	beq.n	8000fca <ControlDAC+0x682>
            DAC_ControlX += (MODX_H_B_X * posX); // side-b nerf
 8000fa6:	89bb      	ldrh	r3, [r7, #12]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	461a      	mov	r2, r3
 8000fac:	0052      	lsls	r2, r2, #1
 8000fae:	441a      	add	r2, r3
 8000fb0:	0092      	lsls	r2, r2, #2
 8000fb2:	441a      	add	r2, r3
 8000fb4:	0092      	lsls	r2, r2, #2
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4b62      	ldr	r3, [pc, #392]	; (8001144 <ControlDAC+0x7fc>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	4413      	add	r3, r2
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	4b5f      	ldr	r3, [pc, #380]	; (8001144 <ControlDAC+0x7fc>)
 8000fc6:	701a      	strb	r2, [r3, #0]
            return;
 8000fc8:	e1eb      	b.n	80013a2 <ControlDAC+0xa5a>
          DAC_ControlX += (MODX_H_X * posX);
 8000fca:	89bb      	ldrh	r3, [r7, #12]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	0052      	lsls	r2, r2, #1
 8000fd2:	441a      	add	r2, r3
 8000fd4:	0092      	lsls	r2, r2, #2
 8000fd6:	441a      	add	r2, r3
 8000fd8:	0092      	lsls	r2, r2, #2
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b59      	ldr	r3, [pc, #356]	; (8001144 <ControlDAC+0x7fc>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4413      	add	r3, r2
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b56      	ldr	r3, [pc, #344]	; (8001144 <ControlDAC+0x7fc>)
 8000fea:	701a      	strb	r2, [r3, #0]
          return;
 8000fec:	e1d9      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~BTN_PIN & (1<<BTN_B)) // if B is pressed
 8000fee:	4b59      	ldr	r3, [pc, #356]	; (8001154 <ControlDAC+0x80c>)
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d012      	beq.n	8001022 <ControlDAC+0x6da>
            DAC_ControlY += (MODX_V_B_Y * posY); // side-b nerf
 8000ffc:	897b      	ldrh	r3, [r7, #10]
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	0052      	lsls	r2, r2, #1
 8001004:	441a      	add	r2, r3
 8001006:	4611      	mov	r1, r2
 8001008:	00c9      	lsls	r1, r1, #3
 800100a:	1a8a      	subs	r2, r1, r2
 800100c:	0052      	lsls	r2, r2, #1
 800100e:	4413      	add	r3, r2
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b4d      	ldr	r3, [pc, #308]	; (8001148 <ControlDAC+0x800>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4413      	add	r3, r2
 800101a:	b2da      	uxtb	r2, r3
 800101c:	4b4a      	ldr	r3, [pc, #296]	; (8001148 <ControlDAC+0x800>)
 800101e:	701a      	strb	r2, [r3, #0]
            return;
 8001020:	e1bf      	b.n	80013a2 <ControlDAC+0xa5a>
          DAC_ControlY += (MODX_V_Y * posY);
 8001022:	897b      	ldrh	r3, [r7, #10]
 8001024:	b2db      	uxtb	r3, r3
 8001026:	461a      	mov	r2, r3
 8001028:	0052      	lsls	r2, r2, #1
 800102a:	441a      	add	r2, r3
 800102c:	4611      	mov	r1, r2
 800102e:	00c9      	lsls	r1, r1, #3
 8001030:	1a8a      	subs	r2, r1, r2
 8001032:	0052      	lsls	r2, r2, #1
 8001034:	4413      	add	r3, r2
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b43      	ldr	r3, [pc, #268]	; (8001148 <ControlDAC+0x800>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	4413      	add	r3, r2
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4b41      	ldr	r3, [pc, #260]	; (8001148 <ControlDAC+0x800>)
 8001044:	701a      	strb	r2, [r3, #0]
          return;
 8001046:	e1ac      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~BTN_PIN & BTN_LR) // if L/R are pressed
 8001048:	4b42      	ldr	r3, [pc, #264]	; (8001154 <ControlDAC+0x80c>)
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	43db      	mvns	r3, r3
 800104e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d01c      	beq.n	8001090 <ControlDAC+0x748>
            DAC_ControlX += (MODY_D_SHIELD_X * posX); // MODY wavedash
 8001056:	89bb      	ldrh	r3, [r7, #12]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	0092      	lsls	r2, r2, #2
 800105e:	4413      	add	r3, r2
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	b2da      	uxtb	r2, r3
 8001064:	4b37      	ldr	r3, [pc, #220]	; (8001144 <ControlDAC+0x7fc>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	4413      	add	r3, r2
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b35      	ldr	r3, [pc, #212]	; (8001144 <ControlDAC+0x7fc>)
 8001070:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_D_SHIELD_Y * posY);
 8001072:	897b      	ldrh	r3, [r7, #10]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	461a      	mov	r2, r3
 8001078:	0112      	lsls	r2, r2, #4
 800107a:	4413      	add	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	b2da      	uxtb	r2, r3
 8001080:	4b31      	ldr	r3, [pc, #196]	; (8001148 <ControlDAC+0x800>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	4413      	add	r3, r2
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b2f      	ldr	r3, [pc, #188]	; (8001148 <ControlDAC+0x800>)
 800108c:	701a      	strb	r2, [r3, #0]
            return;
 800108e:	e188      	b.n	80013a2 <ControlDAC+0xa5a>
          if (!(~CSTK_PIN & CSTK_CSTK)) // if Cstick buttons are NOT pressed
 8001090:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <ControlDAC+0x7f8>)
 8001092:	691b      	ldr	r3, [r3, #16]
 8001094:	43db      	mvns	r3, r3
 8001096:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d121      	bne.n	80010e2 <ControlDAC+0x79a>
            DAC_ControlX += (MODY_DIAG_X * posX); // MODY tilt
 800109e:	89bb      	ldrh	r3, [r7, #12]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	461a      	mov	r2, r3
 80010a4:	0092      	lsls	r2, r2, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	461a      	mov	r2, r3
 80010aa:	0091      	lsls	r1, r2, #2
 80010ac:	461a      	mov	r2, r3
 80010ae:	460b      	mov	r3, r1
 80010b0:	4413      	add	r3, r2
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	4b23      	ldr	r3, [pc, #140]	; (8001144 <ControlDAC+0x7fc>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	4413      	add	r3, r2
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b21      	ldr	r3, [pc, #132]	; (8001144 <ControlDAC+0x7fc>)
 80010c0:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_DIAG_Y * posY);
 80010c2:	897b      	ldrh	r3, [r7, #10]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	0112      	lsls	r2, r2, #4
 80010ca:	1ad2      	subs	r2, r2, r3
 80010cc:	0092      	lsls	r2, r2, #2
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <ControlDAC+0x800>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <ControlDAC+0x800>)
 80010de:	701a      	strb	r2, [r3, #0]
            return;
 80010e0:	e15f      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~BTN_PIN & (1<<BTN_B)) // if B is held for extended angles
 80010e2:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <ControlDAC+0x80c>)
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	f000 80a2 	beq.w	8001236 <ControlDAC+0x8ee>
            if (~CSTK_PIN & (1<<CSTK_DOWN))
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <ControlDAC+0x7f8>)
 80010f4:	691b      	ldr	r3, [r3, #16]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d02b      	beq.n	8001158 <ControlDAC+0x810>
              DAC_ControlX += (MODY_D_CD_B_X * posX);
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	b2db      	uxtb	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	00d2      	lsls	r2, r2, #3
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <ControlDAC+0x7fc>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	4413      	add	r3, r2
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <ControlDAC+0x7fc>)
 800111a:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODY_D_CD_B_Y * posY);
 800111c:	897b      	ldrh	r3, [r7, #10]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	0092      	lsls	r2, r2, #2
 8001124:	4413      	add	r3, r2
 8001126:	461a      	mov	r2, r3
 8001128:	00d2      	lsls	r2, r2, #3
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b05      	ldr	r3, [pc, #20]	; (8001148 <ControlDAC+0x800>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4413      	add	r3, r2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b03      	ldr	r3, [pc, #12]	; (8001148 <ControlDAC+0x800>)
 800113c:	701a      	strb	r2, [r3, #0]
              return;
 800113e:	e130      	b.n	80013a2 <ControlDAC+0xa5a>
 8001140:	40020400 	.word	0x40020400
 8001144:	200001b1 	.word	0x200001b1
 8001148:	200001b0 	.word	0x200001b0
 800114c:	20000002 	.word	0x20000002
 8001150:	20000003 	.word	0x20000003
 8001154:	40020000 	.word	0x40020000
            if (~CSTK_PIN & (1<<CSTK_LEFT))
 8001158:	4b93      	ldr	r3, [pc, #588]	; (80013a8 <ControlDAC+0xa60>)
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	43db      	mvns	r3, r3
 800115e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d01f      	beq.n	80011a6 <ControlDAC+0x85e>
              DAC_ControlX += (MODY_D_CL_B_X * posX);
 8001166:	89bb      	ldrh	r3, [r7, #12]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	461a      	mov	r2, r3
 800116c:	0052      	lsls	r2, r2, #1
 800116e:	4413      	add	r3, r2
 8001170:	461a      	mov	r2, r3
 8001172:	00d2      	lsls	r2, r2, #3
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4b8c      	ldr	r3, [pc, #560]	; (80013ac <ControlDAC+0xa64>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	4413      	add	r3, r2
 8001182:	b2da      	uxtb	r2, r3
 8001184:	4b89      	ldr	r3, [pc, #548]	; (80013ac <ControlDAC+0xa64>)
 8001186:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODY_D_CL_B_Y * posY);
 8001188:	897b      	ldrh	r3, [r7, #10]
 800118a:	b2db      	uxtb	r3, r3
 800118c:	461a      	mov	r2, r3
 800118e:	0112      	lsls	r2, r2, #4
 8001190:	4413      	add	r3, r2
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b86      	ldr	r3, [pc, #536]	; (80013b0 <ControlDAC+0xa68>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4413      	add	r3, r2
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	4b83      	ldr	r3, [pc, #524]	; (80013b0 <ControlDAC+0xa68>)
 80011a2:	701a      	strb	r2, [r3, #0]
              return;
 80011a4:	e0fd      	b.n	80013a2 <ControlDAC+0xa5a>
            if (~CSTK_PIN & (1<<CSTK_UP))
 80011a6:	4b80      	ldr	r3, [pc, #512]	; (80013a8 <ControlDAC+0xa60>)
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	43db      	mvns	r3, r3
 80011ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d01a      	beq.n	80011ea <ControlDAC+0x8a2>
              DAC_ControlX += (MODY_D_CU_B_X * posX);
 80011b4:	89bb      	ldrh	r3, [r7, #12]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	461a      	mov	r2, r3
 80011ba:	0052      	lsls	r2, r2, #1
 80011bc:	441a      	add	r2, r3
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b79      	ldr	r3, [pc, #484]	; (80013ac <ControlDAC+0xa64>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4413      	add	r3, r2
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4b77      	ldr	r3, [pc, #476]	; (80013ac <ControlDAC+0xa64>)
 80011d0:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODY_D_CU_B_Y * posY);
 80011d2:	897b      	ldrh	r3, [r7, #10]
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	019b      	lsls	r3, r3, #6
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b75      	ldr	r3, [pc, #468]	; (80013b0 <ControlDAC+0xa68>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	4413      	add	r3, r2
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b72      	ldr	r3, [pc, #456]	; (80013b0 <ControlDAC+0xa68>)
 80011e6:	701a      	strb	r2, [r3, #0]
              return;
 80011e8:	e0db      	b.n	80013a2 <ControlDAC+0xa5a>
            if (~CSTK_PIN & (1<<CSTK_RIGHT))
 80011ea:	4b6f      	ldr	r3, [pc, #444]	; (80013a8 <ControlDAC+0xa60>)
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d01e      	beq.n	8001236 <ControlDAC+0x8ee>
              DAC_ControlX += (MODY_D_CR_B_X * posX);
 80011f8:	89bb      	ldrh	r3, [r7, #12]
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	461a      	mov	r2, r3
 80011fe:	0052      	lsls	r2, r2, #1
 8001200:	441a      	add	r2, r3
 8001202:	0112      	lsls	r2, r2, #4
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b68      	ldr	r3, [pc, #416]	; (80013ac <ControlDAC+0xa64>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4413      	add	r3, r2
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4b66      	ldr	r3, [pc, #408]	; (80013ac <ControlDAC+0xa64>)
 8001214:	701a      	strb	r2, [r3, #0]
              DAC_ControlY += (MODY_D_CR_B_Y * posY);
 8001216:	897b      	ldrh	r3, [r7, #10]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	00d2      	lsls	r2, r2, #3
 800121e:	1ad2      	subs	r2, r2, r3
 8001220:	00d2      	lsls	r2, r2, #3
 8001222:	4413      	add	r3, r2
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b62      	ldr	r3, [pc, #392]	; (80013b0 <ControlDAC+0xa68>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	4413      	add	r3, r2
 800122e:	b2da      	uxtb	r2, r3
 8001230:	4b5f      	ldr	r3, [pc, #380]	; (80013b0 <ControlDAC+0xa68>)
 8001232:	701a      	strb	r2, [r3, #0]
              return;
 8001234:	e0b5      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~CSTK_PIN & (1<<CSTK_DOWN))
 8001236:	4b5c      	ldr	r3, [pc, #368]	; (80013a8 <ControlDAC+0xa60>)
 8001238:	691b      	ldr	r3, [r3, #16]
 800123a:	43db      	mvns	r3, r3
 800123c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d01d      	beq.n	8001280 <ControlDAC+0x938>
            DAC_ControlX += (MODY_D_CD_X * posX);
 8001244:	89bb      	ldrh	r3, [r7, #12]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	00d2      	lsls	r2, r2, #3
 800124c:	1ad2      	subs	r2, r2, r3
 800124e:	0092      	lsls	r2, r2, #2
 8001250:	4413      	add	r3, r2
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b55      	ldr	r3, [pc, #340]	; (80013ac <ControlDAC+0xa64>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	4413      	add	r3, r2
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b53      	ldr	r3, [pc, #332]	; (80013ac <ControlDAC+0xa64>)
 8001260:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_D_CD_Y * posY);
 8001262:	897b      	ldrh	r3, [r7, #10]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	461a      	mov	r2, r3
 8001268:	00d2      	lsls	r2, r2, #3
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b4f      	ldr	r3, [pc, #316]	; (80013b0 <ControlDAC+0xa68>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	b2db      	uxtb	r3, r3
 8001276:	4413      	add	r3, r2
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b4d      	ldr	r3, [pc, #308]	; (80013b0 <ControlDAC+0xa68>)
 800127c:	701a      	strb	r2, [r3, #0]
            return;
 800127e:	e090      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~CSTK_PIN & (1<<CSTK_LEFT))
 8001280:	4b49      	ldr	r3, [pc, #292]	; (80013a8 <ControlDAC+0xa60>)
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	43db      	mvns	r3, r3
 8001286:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d01c      	beq.n	80012c8 <ControlDAC+0x980>
            DAC_ControlX += (MODY_D_CL_X * posX);
 800128e:	89bb      	ldrh	r3, [r7, #12]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	461a      	mov	r2, r3
 8001294:	0092      	lsls	r2, r2, #2
 8001296:	441a      	add	r2, r3
 8001298:	00d2      	lsls	r2, r2, #3
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b43      	ldr	r3, [pc, #268]	; (80013ac <ControlDAC+0xa64>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	4413      	add	r3, r2
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	4b40      	ldr	r3, [pc, #256]	; (80013ac <ControlDAC+0xa64>)
 80012aa:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_D_CL_Y * posY);
 80012ac:	897b      	ldrh	r3, [r7, #10]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	0192      	lsls	r2, r2, #6
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	4b3d      	ldr	r3, [pc, #244]	; (80013b0 <ControlDAC+0xa68>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4413      	add	r3, r2
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4b3b      	ldr	r3, [pc, #236]	; (80013b0 <ControlDAC+0xa68>)
 80012c4:	701a      	strb	r2, [r3, #0]
            return;
 80012c6:	e06c      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~CSTK_PIN & (1<<CSTK_UP))
 80012c8:	4b37      	ldr	r3, [pc, #220]	; (80013a8 <ControlDAC+0xa60>)
 80012ca:	691b      	ldr	r3, [r3, #16]
 80012cc:	43db      	mvns	r3, r3
 80012ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d01d      	beq.n	8001312 <ControlDAC+0x9ca>
            DAC_ControlX += (MODY_D_CU_X * posX);
 80012d6:	89bb      	ldrh	r3, [r7, #12]
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	461a      	mov	r2, r3
 80012dc:	0092      	lsls	r2, r2, #2
 80012de:	441a      	add	r2, r3
 80012e0:	00d2      	lsls	r2, r2, #3
 80012e2:	4413      	add	r3, r2
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4b31      	ldr	r3, [pc, #196]	; (80013ac <ControlDAC+0xa64>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	4b2e      	ldr	r3, [pc, #184]	; (80013ac <ControlDAC+0xa64>)
 80012f2:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_D_CU_Y * posY);
 80012f4:	897b      	ldrh	r3, [r7, #10]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	461a      	mov	r2, r3
 80012fa:	00d2      	lsls	r2, r2, #3
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <ControlDAC+0xa68>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	4413      	add	r3, r2
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4b28      	ldr	r3, [pc, #160]	; (80013b0 <ControlDAC+0xa68>)
 800130e:	701a      	strb	r2, [r3, #0]
            return;
 8001310:	e047      	b.n	80013a2 <ControlDAC+0xa5a>
          if (~CSTK_PIN & (1<<CSTK_RIGHT))
 8001312:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <ControlDAC+0xa60>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	43db      	mvns	r3, r3
 8001318:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d03f      	beq.n	80013a0 <ControlDAC+0xa58>
            DAC_ControlX += (MODY_D_CR_X * posX);
 8001320:	89bb      	ldrh	r3, [r7, #12]
 8001322:	b2db      	uxtb	r3, r3
 8001324:	461a      	mov	r2, r3
 8001326:	0052      	lsls	r2, r2, #1
 8001328:	4413      	add	r3, r2
 800132a:	461a      	mov	r2, r3
 800132c:	0111      	lsls	r1, r2, #4
 800132e:	461a      	mov	r2, r3
 8001330:	460b      	mov	r3, r1
 8001332:	4413      	add	r3, r2
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <ControlDAC+0xa64>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	4413      	add	r3, r2
 800133e:	b2da      	uxtb	r2, r3
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <ControlDAC+0xa64>)
 8001342:	701a      	strb	r2, [r3, #0]
            DAC_ControlY += (MODY_D_CR_Y * posY);
 8001344:	897b      	ldrh	r3, [r7, #10]
 8001346:	b2db      	uxtb	r3, r3
 8001348:	461a      	mov	r2, r3
 800134a:	0112      	lsls	r2, r2, #4
 800134c:	1ad2      	subs	r2, r2, r3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4413      	add	r3, r2
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b16      	ldr	r3, [pc, #88]	; (80013b0 <ControlDAC+0xa68>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	4413      	add	r3, r2
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <ControlDAC+0xa68>)
 8001360:	701a      	strb	r2, [r3, #0]
            return;
 8001362:	e01e      	b.n	80013a2 <ControlDAC+0xa5a>
      
    case 0b00000000: // both pressed
      //modkey = 'b';
      dPad_on = true;
 8001364:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <ControlDAC+0xa6c>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
  }
  
  DAC_ControlX = NEUTRAL + (MAXOFFSET * posX);
 800136a:	89bb      	ldrh	r3, [r7, #12]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	461a      	mov	r2, r3
 8001370:	0092      	lsls	r2, r2, #2
 8001372:	4413      	add	r3, r2
 8001374:	011b      	lsls	r3, r3, #4
 8001376:	b2db      	uxtb	r3, r3
 8001378:	3b80      	subs	r3, #128	; 0x80
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <ControlDAC+0xa64>)
 800137e:	701a      	strb	r2, [r3, #0]
  DAC_ControlY = NEUTRAL + (MAXOFFSET * posY);
 8001380:	897b      	ldrh	r3, [r7, #10]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	461a      	mov	r2, r3
 8001386:	0092      	lsls	r2, r2, #2
 8001388:	4413      	add	r3, r2
 800138a:	011b      	lsls	r3, r3, #4
 800138c:	b2db      	uxtb	r3, r3
 800138e:	3b80      	subs	r3, #128	; 0x80
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <ControlDAC+0xa68>)
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	e004      	b.n	80013a2 <ControlDAC+0xa5a>
      return;  
 8001398:	bf00      	nop
 800139a:	e002      	b.n	80013a2 <ControlDAC+0xa5a>
      return;
 800139c:	bf00      	nop
 800139e:	e000      	b.n	80013a2 <ControlDAC+0xa5a>
      return;
 80013a0:	bf00      	nop
}
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40020400 	.word	0x40020400
 80013ac:	200001b1 	.word	0x200001b1
 80013b0:	200001b0 	.word	0x200001b0
 80013b4:	20000198 	.word	0x20000198

080013b8 <TriggersDAC>:
  CstickX = NEUTRAL + (MAXOFFSET * SOCD_TwoIPNoR((CSTK_PIN & CSTK_HORIZ), &CStk_SOCD_X));
  CstickY = NEUTRAL + (MAXOFFSET * SOCD_TwoIPNoR((CSTK_PIN & CSTK_VERT)>>2, &CStk_SOCD_Y));
}

void TriggersDAC()
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  AnalogR = 0;
 80013bc:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <TriggersDAC+0x40>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
  if (~CSTK_PIN & (1<<SHIELD_MS))
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <TriggersDAC+0x44>)
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	43db      	mvns	r3, r3
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <TriggersDAC+0x20>
  {
    AnalogR = SHIELD_MID;
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <TriggersDAC+0x40>)
 80013d2:	225f      	movs	r2, #95	; 0x5f
 80013d4:	701a      	strb	r2, [r3, #0]
    return;
 80013d6:	e00a      	b.n	80013ee <TriggersDAC+0x36>
  }
  if (~CSTK_PIN & (1<<SHIELD_LS))
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <TriggersDAC+0x44>)
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	43db      	mvns	r3, r3
 80013de:	f003 0320 	and.w	r3, r3, #32
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <TriggersDAC+0x36>
  {
    AnalogR = SHIELD_LIGHT;
 80013e6:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <TriggersDAC+0x40>)
 80013e8:	2232      	movs	r2, #50	; 0x32
 80013ea:	701a      	strb	r2, [r3, #0]
    return;
 80013ec:	bf00      	nop
  }
}
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000189 	.word	0x20000189
 80013fc:	40020400 	.word	0x40020400

08001400 <Cstick2Dpad>:

uint8_t Cstick2Dpad(uint8_t Stick)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  Stick = ~Stick;
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	43db      	mvns	r3, r3
 800140e:	71fb      	strb	r3, [r7, #7]
  uint8_t Pad = (Stick & 0b00000101)<<1;
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	b2db      	uxtb	r3, r3
 8001416:	f003 030a 	and.w	r3, r3, #10
 800141a:	73fb      	strb	r3, [r7, #15]
  Stick = (Stick & 0b00001010)>>1;
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	105b      	asrs	r3, r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	f003 0305 	and.w	r3, r3, #5
 8001426:	71fb      	strb	r3, [r7, #7]
  return (Pad | Stick);
 8001428:	7bfa      	ldrb	r2, [r7, #15]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4313      	orrs	r3, r2
 800142e:	b2db      	uxtb	r3, r3
}
 8001430:	4618      	mov	r0, r3
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <SOCD_TwoIPNoR>:

short int SOCD_TwoIPNoR(uint8_t input, uint8_t *SOCD)// input uses bits 0 and 1. 0 for Right/Up and 1 for Left/Down. // Activated inputs are low (e.g. 10 could be an 'up' input and 00 means both opposite inputs are pressed.)
{                                               // SOCD uses bits 0, 1, 2 and 3. 0 and 1 to check what inputs were pressed; 3 and 4 to check if inputs are locked.
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	71fb      	strb	r3, [r7, #7]
                                                // this code is a bit difficult to understand because of the binary, but it is very similar to SOCD code found in other open-source box firmwares such as the Crane Firmware: https://github.com/Crane1195/CL-FW
  
    if (input == 0) // both opposite inputs are pressed 
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d11e      	bne.n	800148c <SOCD_TwoIPNoR+0x50>
    { 
        if (*SOCD & 0b00000001) // if R/U input was previously pressed
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	2b00      	cmp	r3, #0
 8001458:	d009      	beq.n	800146e <SOCD_TwoIPNoR+0x32>
        {
            *SOCD |= 0b00000100; // lock R/U input
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	b2da      	uxtb	r2, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	701a      	strb	r2, [r3, #0]
            return -1;          // return L/D input
 8001468:	f04f 33ff 	mov.w	r3, #4294967295
 800146c:	e034      	b.n	80014d8 <SOCD_TwoIPNoR+0x9c>
        }
        if (*SOCD & 0b00000010) // if L/D input was previously pressed
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d008      	beq.n	800148c <SOCD_TwoIPNoR+0x50>
        {
            *SOCD |= 0b00001000; // lock L/D
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	f043 0308 	orr.w	r3, r3, #8
 8001482:	b2da      	uxtb	r2, r3
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	701a      	strb	r2, [r3, #0]
            return 1;           // return R/U
 8001488:	2301      	movs	r3, #1
 800148a:	e025      	b.n	80014d8 <SOCD_TwoIPNoR+0x9c>
        }
    }
    
    if (input == 0b00000010 && !(*SOCD & 0b00000100)) // R/U input is pressed and not locked
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d10a      	bne.n	80014a8 <SOCD_TwoIPNoR+0x6c>
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	f003 0304 	and.w	r3, r3, #4
 800149a:	2b00      	cmp	r3, #0
 800149c:	d104      	bne.n	80014a8 <SOCD_TwoIPNoR+0x6c>
    { 
        *SOCD = 0b00000001; // R/U was pressed, all is unlocked
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	2201      	movs	r2, #1
 80014a2:	701a      	strb	r2, [r3, #0]
        return 1; //return R/U
 80014a4:	2301      	movs	r3, #1
 80014a6:	e017      	b.n	80014d8 <SOCD_TwoIPNoR+0x9c>
    }
    
    if (input == 0b00000001 && !(*SOCD & 0b00001000)) 
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d10b      	bne.n	80014c6 <SOCD_TwoIPNoR+0x8a>
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	f003 0308 	and.w	r3, r3, #8
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <SOCD_TwoIPNoR+0x8a>
    {
        *SOCD = 0b00000010; // L/D was pressed, all is unlocked
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2202      	movs	r2, #2
 80014be:	701a      	strb	r2, [r3, #0]
        return -1; //return L/D
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	e008      	b.n	80014d8 <SOCD_TwoIPNoR+0x9c>
    }
    
    if (input == 0b00000011) 
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d104      	bne.n	80014d6 <SOCD_TwoIPNoR+0x9a>
    {
        *SOCD = 0; // nothing is pressed, all is unlocked
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
        return 0; //return neutral
 80014d2:	2300      	movs	r3, #0
 80014d4:	e000      	b.n	80014d8 <SOCD_TwoIPNoR+0x9c>
    }
    
    return 0; //when in doubt, return neutral 
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	4618      	mov	r0, r3
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <UpdateAnalog>:

void UpdateAnalog()
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0

  ControlX = DAC_ControlX;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <UpdateAnalog+0x44>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <UpdateAnalog+0x48>)
 80014f0:	701a      	strb	r2, [r3, #0]
  ControlY = DAC_ControlY;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <UpdateAnalog+0x4c>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <UpdateAnalog+0x50>)
 80014fa:	701a      	strb	r2, [r3, #0]

  if (dPad_on)
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <UpdateAnalog+0x54>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00e      	beq.n	8001522 <UpdateAnalog+0x3e>
  {
    DPad = Cstick2Dpad(CSTK_PIN & CSTK_CSTK);
 8001504:	4b0d      	ldr	r3, [pc, #52]	; (800153c <UpdateAnalog+0x58>)
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff ff79 	bl	8001400 <Cstick2Dpad>
 800150e:	4603      	mov	r3, r0
 8001510:	461a      	mov	r2, r3
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <UpdateAnalog+0x5c>)
 8001514:	701a      	strb	r2, [r3, #0]
    CstickX = NEUTRAL;
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <UpdateAnalog+0x60>)
 8001518:	2280      	movs	r2, #128	; 0x80
 800151a:	701a      	strb	r2, [r3, #0]
    CstickY = NEUTRAL;
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <UpdateAnalog+0x64>)
 800151e:	2280      	movs	r2, #128	; 0x80
 8001520:	701a      	strb	r2, [r3, #0]
    gcComm.CstickY = gcDac.CstickY;
  }
*/
  //gcComm.AnalogR = gcDac.AnalogR;

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200001b1 	.word	0x200001b1
 800152c:	20000000 	.word	0x20000000
 8001530:	200001b0 	.word	0x200001b0
 8001534:	20000001 	.word	0x20000001
 8001538:	20000198 	.word	0x20000198
 800153c:	40020400 	.word	0x40020400
 8001540:	2000018a 	.word	0x2000018a
 8001544:	20000002 	.word	0x20000002
 8001548:	20000003 	.word	0x20000003

0800154c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001550:	f000 fa5c 	bl	8001a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001554:	f000 f810 	bl	8001578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_USB_DEVICE_Init();
 8001558:	f005 fbfc 	bl	8006d54 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 800155c:	f000 f874 	bl	8001648 <MX_USART1_UART_Init>
  MX_GPIO_Init();
 8001560:	f000 f89e 	bl	80016a0 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		count++;
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <main+0x28>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	3301      	adds	r3, #1
 800156a:	4a02      	ldr	r2, [pc, #8]	; (8001574 <main+0x28>)
 800156c:	6013      	str	r3, [r2, #0]
		Digital_Analog_Conversion();
 800156e:	f7ff f9e1 	bl	8000934 <Digital_Analog_Conversion>
	{
 8001572:	e7f7      	b.n	8001564 <main+0x18>
 8001574:	2000018c 	.word	0x2000018c

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b094      	sub	sp, #80	; 0x50
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	f107 0320 	add.w	r3, r7, #32
 8001582:	2230      	movs	r2, #48	; 0x30
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f006 f836 	bl	80075f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800159c:	2300      	movs	r3, #0
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	4b27      	ldr	r3, [pc, #156]	; (8001640 <SystemClock_Config+0xc8>)
 80015a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a4:	4a26      	ldr	r2, [pc, #152]	; (8001640 <SystemClock_Config+0xc8>)
 80015a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015aa:	6413      	str	r3, [r2, #64]	; 0x40
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <SystemClock_Config+0xc8>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	4b21      	ldr	r3, [pc, #132]	; (8001644 <SystemClock_Config+0xcc>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a20      	ldr	r2, [pc, #128]	; (8001644 <SystemClock_Config+0xcc>)
 80015c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	4b1e      	ldr	r3, [pc, #120]	; (8001644 <SystemClock_Config+0xcc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d4:	2301      	movs	r3, #1
 80015d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015de:	2302      	movs	r3, #2
 80015e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80015e8:	2319      	movs	r3, #25
 80015ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80015ec:	23c0      	movs	r3, #192	; 0xc0
 80015ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015f0:	2302      	movs	r3, #2
 80015f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015f4:	2304      	movs	r3, #4
 80015f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f8:	f107 0320 	add.w	r3, r7, #32
 80015fc:	4618      	mov	r0, r3
 80015fe:	f001 fecf 	bl	80033a0 <HAL_RCC_OscConfig>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001608:	f000 f912 	bl	8001830 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800160c:	230f      	movs	r3, #15
 800160e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001610:	2302      	movs	r3, #2
 8001612:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001618:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	2103      	movs	r1, #3
 8001628:	4618      	mov	r0, r3
 800162a:	f002 f931 	bl	8003890 <HAL_RCC_ClockConfig>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001634:	f000 f8fc 	bl	8001830 <Error_Handler>
  }
}
 8001638:	bf00      	nop
 800163a:	3750      	adds	r7, #80	; 0x50
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40023800 	.word	0x40023800
 8001644:	40007000 	.word	0x40007000

08001648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 800164e:	4a12      	ldr	r2, [pc, #72]	; (8001698 <MX_USART1_UART_Init+0x50>)
 8001650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001654:	4a11      	ldr	r2, [pc, #68]	; (800169c <MX_USART1_UART_Init+0x54>)
 8001656:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001658:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800165e:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001664:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166a:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 800166c:	220c      	movs	r2, #12
 800166e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001670:	4b08      	ldr	r3, [pc, #32]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001676:	4b07      	ldr	r3, [pc, #28]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001678:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800167c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800167e:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_USART1_UART_Init+0x4c>)
 8001680:	f002 fad6 	bl	8003c30 <HAL_HalfDuplex_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800168a:	f000 f8d1 	bl	8001830 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200001b4 	.word	0x200001b4
 8001698:	40011000 	.word	0x40011000
 800169c:	000f4240 	.word	0x000f4240

080016a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
 80016b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
 80016ba:	4b48      	ldr	r3, [pc, #288]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	4a47      	ldr	r2, [pc, #284]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	6313      	str	r3, [r2, #48]	; 0x30
 80016c6:	4b45      	ldr	r3, [pc, #276]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	4b41      	ldr	r3, [pc, #260]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a40      	ldr	r2, [pc, #256]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	4b3a      	ldr	r3, [pc, #232]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	4a39      	ldr	r2, [pc, #228]	; (80017dc <MX_GPIO_Init+0x13c>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6313      	str	r3, [r2, #48]	; 0x30
 80016fe:	4b37      	ldr	r3, [pc, #220]	; (80017dc <MX_GPIO_Init+0x13c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b33      	ldr	r3, [pc, #204]	; (80017dc <MX_GPIO_Init+0x13c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a32      	ldr	r2, [pc, #200]	; (80017dc <MX_GPIO_Init+0x13c>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <MX_GPIO_Init+0x13c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800172c:	482c      	ldr	r0, [pc, #176]	; (80017e0 <MX_GPIO_Init+0x140>)
 800172e:	f000 fc99 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUMBLE_GPIO_Port, RUMBLE_Pin, GPIO_PIN_RESET);
 8001732:	2200      	movs	r2, #0
 8001734:	2110      	movs	r1, #16
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <MX_GPIO_Init+0x144>)
 8001738:	f000 fc94 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800173c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4822      	ldr	r0, [pc, #136]	; (80017e0 <MX_GPIO_Init+0x140>)
 8001756:	f000 fb01 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin X_Pin Y_Pin
                           START_Pin Z_Pin R_Pin L_Pin
                           MS_Pin LS_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|X_Pin|Y_Pin
 800175a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800175e:	617b      	str	r3, [r7, #20]
                          |START_Pin|Z_Pin|R_Pin|L_Pin
                          |MS_Pin|LS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001760:	2300      	movs	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001764:	2301      	movs	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4619      	mov	r1, r3
 800176e:	481e      	ldr	r0, [pc, #120]	; (80017e8 <MX_GPIO_Init+0x148>)
 8001770:	f000 faf4 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_Pin LEFT_Pin UP_Pin DOWN_Pin
                           C_RIGHT_Pin C_LEFT_Pin C_UP_Pin C_DOWN_Pin
                           MX_Pin MY_Pin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|UP_Pin|DOWN_Pin
 8001774:	f24f 7307 	movw	r3, #63239	; 0xf707
 8001778:	617b      	str	r3, [r7, #20]
                          |C_RIGHT_Pin|C_LEFT_Pin|C_UP_Pin|C_DOWN_Pin
                          |MX_Pin|MY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177a:	2300      	movs	r3, #0
 800177c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800177e:	2301      	movs	r3, #1
 8001780:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	4816      	ldr	r0, [pc, #88]	; (80017e4 <MX_GPIO_Init+0x144>)
 800178a:	f000 fae7 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : TX_INT_Pin */
  GPIO_InitStruct.Pin = TX_INT_Pin;
 800178e:	2308      	movs	r3, #8
 8001790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001792:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001798:	2301      	movs	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TX_INT_GPIO_Port, &GPIO_InitStruct);
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4619      	mov	r1, r3
 80017a2:	4810      	ldr	r0, [pc, #64]	; (80017e4 <MX_GPIO_Init+0x144>)
 80017a4:	f000 fada 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : RUMBLE_Pin */
  GPIO_InitStruct.Pin = RUMBLE_Pin;
 80017a8:	2310      	movs	r3, #16
 80017aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RUMBLE_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	4809      	ldr	r0, [pc, #36]	; (80017e4 <MX_GPIO_Init+0x144>)
 80017c0:	f000 facc 	bl	8001d5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80017c4:	2200      	movs	r2, #0
 80017c6:	2100      	movs	r1, #0
 80017c8:	2009      	movs	r0, #9
 80017ca:	f000 fa90 	bl	8001cee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80017ce:	2009      	movs	r0, #9
 80017d0:	f000 faa9 	bl	8001d26 <HAL_NVIC_EnableIRQ>

}
 80017d4:	bf00      	nop
 80017d6:	3728      	adds	r7, #40	; 0x28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020800 	.word	0x40020800
 80017e4:	40020400 	.word	0x40020400
 80017e8:	40020000 	.word	0x40020000

080017ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	80fb      	strh	r3, [r7, #6]
	count_num++;
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_GPIO_EXTI_Callback+0x34>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	3301      	adds	r3, #1
 80017fc:	4a08      	ldr	r2, [pc, #32]	; (8001820 <HAL_GPIO_EXTI_Callback+0x34>)
 80017fe:	6013      	str	r3, [r2, #0]
	ReceiveCommand();
 8001800:	f7fe fe66 	bl	80004d0 <ReceiveCommand>

	//count_num=count;
	avg_count = count;
 8001804:	4b07      	ldr	r3, [pc, #28]	; (8001824 <HAL_GPIO_EXTI_Callback+0x38>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a07      	ldr	r2, [pc, #28]	; (8001828 <HAL_GPIO_EXTI_Callback+0x3c>)
 800180a:	6013      	str	r3, [r2, #0]
	count = 0;
 800180c:	4b05      	ldr	r3, [pc, #20]	; (8001824 <HAL_GPIO_EXTI_Callback+0x38>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]

	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001812:	4a06      	ldr	r2, [pc, #24]	; (800182c <HAL_GPIO_EXTI_Callback+0x40>)
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	6153      	str	r3, [r2, #20]
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000194 	.word	0x20000194
 8001824:	2000018c 	.word	0x2000018c
 8001828:	20000190 	.word	0x20000190
 800182c:	40013c00 	.word	0x40013c00

08001830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001834:	b672      	cpsid	i
}
 8001836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001838:	e7fe      	b.n	8001838 <Error_Handler+0x8>
	...

0800183c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <HAL_MspInit+0x4c>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184a:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <HAL_MspInit+0x4c>)
 800184c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001850:	6453      	str	r3, [r2, #68]	; 0x44
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <HAL_MspInit+0x4c>)
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	603b      	str	r3, [r7, #0]
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_MspInit+0x4c>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	4a08      	ldr	r2, [pc, #32]	; (8001888 <HAL_MspInit+0x4c>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	6413      	str	r3, [r2, #64]	; 0x40
 800186e:	4b06      	ldr	r3, [pc, #24]	; (8001888 <HAL_MspInit+0x4c>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800

0800188c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a19      	ldr	r2, [pc, #100]	; (8001910 <HAL_UART_MspInit+0x84>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d12c      	bne.n	8001908 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	4b18      	ldr	r3, [pc, #96]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	4a17      	ldr	r2, [pc, #92]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018b8:	f043 0310 	orr.w	r3, r3, #16
 80018bc:	6453      	str	r3, [r2, #68]	; 0x44
 80018be:	4b15      	ldr	r3, [pc, #84]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c2:	f003 0310 	and.w	r3, r3, #16
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4a10      	ldr	r2, [pc, #64]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ec:	2312      	movs	r3, #18
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018f8:	2307      	movs	r3, #7
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <HAL_UART_MspInit+0x8c>)
 8001904:	f000 fa2a 	bl	8001d5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001908:	bf00      	nop
 800190a:	3728      	adds	r7, #40	; 0x28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40011000 	.word	0x40011000
 8001914:	40023800 	.word	0x40023800
 8001918:	40020000 	.word	0x40020000

0800191c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <NMI_Handler+0x4>

08001922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	e7fe      	b.n	800192c <MemManage_Handler+0x4>

0800192e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001932:	e7fe      	b.n	8001932 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	e7fe      	b.n	8001938 <UsageFault_Handler+0x4>

0800193a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001968:	f000 f8a2 	bl	8001ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}

08001970 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Y_Pin);
 8001974:	2008      	movs	r0, #8
 8001976:	f000 fb8f 	bl	8002098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001984:	4802      	ldr	r0, [pc, #8]	; (8001990 <OTG_FS_IRQHandler+0x10>)
 8001986:	f000 fcef 	bl	8002368 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200006cc 	.word	0x200006cc

08001994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <SystemInit+0x20>)
 800199a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800199e:	4a05      	ldr	r2, [pc, #20]	; (80019b4 <SystemInit+0x20>)
 80019a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019bc:	480d      	ldr	r0, [pc, #52]	; (80019f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019be:	490e      	ldr	r1, [pc, #56]	; (80019f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019c0:	4a0e      	ldr	r2, [pc, #56]	; (80019fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c4:	e002      	b.n	80019cc <LoopCopyDataInit>

080019c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ca:	3304      	adds	r3, #4

080019cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d0:	d3f9      	bcc.n	80019c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d2:	4a0b      	ldr	r2, [pc, #44]	; (8001a00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019d4:	4c0b      	ldr	r4, [pc, #44]	; (8001a04 <LoopFillZerobss+0x26>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d8:	e001      	b.n	80019de <LoopFillZerobss>

080019da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019dc:	3204      	adds	r2, #4

080019de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e0:	d3fb      	bcc.n	80019da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019e2:	f7ff ffd7 	bl	8001994 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019e6:	f005 fde3 	bl	80075b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ea:	f7ff fdaf 	bl	800154c <main>
  bx  lr    
 80019ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f8:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 80019fc:	08007690 	.word	0x08007690
  ldr r2, =_sbss
 8001a00:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8001a04:	20000ad4 	.word	0x20000ad4

08001a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a08:	e7fe      	b.n	8001a08 <ADC_IRQHandler>
	...

08001a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <HAL_Init+0x40>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a0d      	ldr	r2, [pc, #52]	; (8001a4c <HAL_Init+0x40>)
 8001a16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_Init+0x40>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <HAL_Init+0x40>)
 8001a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a28:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_Init+0x40>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <HAL_Init+0x40>)
 8001a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a34:	2003      	movs	r0, #3
 8001a36:	f000 f94f 	bl	8001cd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a3a:	200f      	movs	r0, #15
 8001a3c:	f000 f808 	bl	8001a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a40:	f7ff fefc 	bl	800183c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023c00 	.word	0x40023c00

08001a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_InitTick+0x54>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <HAL_InitTick+0x58>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 f967 	bl	8001d42 <HAL_SYSTICK_Config>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00e      	b.n	8001a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b0f      	cmp	r3, #15
 8001a82:	d80a      	bhi.n	8001a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a84:	2200      	movs	r2, #0
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f000 f92f 	bl	8001cee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a90:	4a06      	ldr	r2, [pc, #24]	; (8001aac <HAL_InitTick+0x5c>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	e000      	b.n	8001a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20000004 	.word	0x20000004
 8001aa8:	2000000c 	.word	0x2000000c
 8001aac:	20000008 	.word	0x20000008

08001ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_IncTick+0x20>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_IncTick+0x24>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <HAL_IncTick+0x24>)
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	2000000c 	.word	0x2000000c
 8001ad4:	200001f8 	.word	0x200001f8

08001ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return uwTick;
 8001adc:	4b03      	ldr	r3, [pc, #12]	; (8001aec <HAL_GetTick+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	200001f8 	.word	0x200001f8

08001af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff ffee 	bl	8001ad8 <HAL_GetTick>
 8001afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d005      	beq.n	8001b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_Delay+0x44>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b16:	bf00      	nop
 8001b18:	f7ff ffde 	bl	8001ad8 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d8f7      	bhi.n	8001b18 <HAL_Delay+0x28>
  {
  }
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000000c 	.word	0x2000000c

08001b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	60d3      	str	r3, [r2, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b84:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <__NVIC_GetPriorityGrouping+0x18>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	f003 0307 	and.w	r3, r3, #7
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db0b      	blt.n	8001bc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	4907      	ldr	r1, [pc, #28]	; (8001bd4 <__NVIC_EnableIRQ+0x38>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	095b      	lsrs	r3, r3, #5
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000e100 	.word	0xe000e100

08001bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	6039      	str	r1, [r7, #0]
 8001be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	db0a      	blt.n	8001c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	490c      	ldr	r1, [pc, #48]	; (8001c24 <__NVIC_SetPriority+0x4c>)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	0112      	lsls	r2, r2, #4
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c00:	e00a      	b.n	8001c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4908      	ldr	r1, [pc, #32]	; (8001c28 <__NVIC_SetPriority+0x50>)
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	3b04      	subs	r3, #4
 8001c10:	0112      	lsls	r2, r2, #4
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	440b      	add	r3, r1
 8001c16:	761a      	strb	r2, [r3, #24]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	e000e100 	.word	0xe000e100
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b089      	sub	sp, #36	; 0x24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f1c3 0307 	rsb	r3, r3, #7
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	bf28      	it	cs
 8001c4a:	2304      	movcs	r3, #4
 8001c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	3304      	adds	r3, #4
 8001c52:	2b06      	cmp	r3, #6
 8001c54:	d902      	bls.n	8001c5c <NVIC_EncodePriority+0x30>
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3b03      	subs	r3, #3
 8001c5a:	e000      	b.n	8001c5e <NVIC_EncodePriority+0x32>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	f04f 32ff 	mov.w	r2, #4294967295
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	401a      	ands	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7e:	43d9      	mvns	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c84:	4313      	orrs	r3, r2
         );
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3724      	adds	r7, #36	; 0x24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
	...

08001c94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ca4:	d301      	bcc.n	8001caa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00f      	b.n	8001cca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <SysTick_Config+0x40>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cb2:	210f      	movs	r1, #15
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb8:	f7ff ff8e 	bl	8001bd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <SysTick_Config+0x40>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cc2:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <SysTick_Config+0x40>)
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	e000e010 	.word	0xe000e010

08001cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff ff29 	bl	8001b38 <__NVIC_SetPriorityGrouping>
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
 8001cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d00:	f7ff ff3e 	bl	8001b80 <__NVIC_GetPriorityGrouping>
 8001d04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	6978      	ldr	r0, [r7, #20]
 8001d0c:	f7ff ff8e 	bl	8001c2c <NVIC_EncodePriority>
 8001d10:	4602      	mov	r2, r0
 8001d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d16:	4611      	mov	r1, r2
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff ff5d 	bl	8001bd8 <__NVIC_SetPriority>
}
 8001d1e:	bf00      	nop
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff31 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ffa2 	bl	8001c94 <SysTick_Config>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b089      	sub	sp, #36	; 0x24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
 8001d76:	e159      	b.n	800202c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d78:	2201      	movs	r2, #1
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	f040 8148 	bne.w	8002026 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d005      	beq.n	8001dae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d130      	bne.n	8001e10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001de4:	2201      	movs	r2, #1
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f003 0201 	and.w	r2, r3, #1
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d017      	beq.n	8001e4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d123      	bne.n	8001ea0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	08da      	lsrs	r2, r3, #3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3208      	adds	r2, #8
 8001e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	220f      	movs	r2, #15
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	691a      	ldr	r2, [r3, #16]
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	08da      	lsrs	r2, r3, #3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3208      	adds	r2, #8
 8001e9a:	69b9      	ldr	r1, [r7, #24]
 8001e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 0203 	and.w	r2, r3, #3
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 80a2 	beq.w	8002026 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b57      	ldr	r3, [pc, #348]	; (8002044 <HAL_GPIO_Init+0x2e8>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eea:	4a56      	ldr	r2, [pc, #344]	; (8002044 <HAL_GPIO_Init+0x2e8>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ef2:	4b54      	ldr	r3, [pc, #336]	; (8002044 <HAL_GPIO_Init+0x2e8>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001efe:	4a52      	ldr	r2, [pc, #328]	; (8002048 <HAL_GPIO_Init+0x2ec>)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3302      	adds	r3, #2
 8001f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	220f      	movs	r2, #15
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a49      	ldr	r2, [pc, #292]	; (800204c <HAL_GPIO_Init+0x2f0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d019      	beq.n	8001f5e <HAL_GPIO_Init+0x202>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a48      	ldr	r2, [pc, #288]	; (8002050 <HAL_GPIO_Init+0x2f4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d013      	beq.n	8001f5a <HAL_GPIO_Init+0x1fe>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a47      	ldr	r2, [pc, #284]	; (8002054 <HAL_GPIO_Init+0x2f8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00d      	beq.n	8001f56 <HAL_GPIO_Init+0x1fa>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a46      	ldr	r2, [pc, #280]	; (8002058 <HAL_GPIO_Init+0x2fc>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d007      	beq.n	8001f52 <HAL_GPIO_Init+0x1f6>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a45      	ldr	r2, [pc, #276]	; (800205c <HAL_GPIO_Init+0x300>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d101      	bne.n	8001f4e <HAL_GPIO_Init+0x1f2>
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	e008      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f4e:	2307      	movs	r3, #7
 8001f50:	e006      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f52:	2303      	movs	r3, #3
 8001f54:	e004      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f56:	2302      	movs	r3, #2
 8001f58:	e002      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	69fa      	ldr	r2, [r7, #28]
 8001f62:	f002 0203 	and.w	r2, r2, #3
 8001f66:	0092      	lsls	r2, r2, #2
 8001f68:	4093      	lsls	r3, r2
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f70:	4935      	ldr	r1, [pc, #212]	; (8002048 <HAL_GPIO_Init+0x2ec>)
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	089b      	lsrs	r3, r3, #2
 8001f76:	3302      	adds	r3, #2
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f7e:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fa2:	4a2f      	ldr	r2, [pc, #188]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001fa8:	4b2d      	ldr	r3, [pc, #180]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fcc:	4a24      	ldr	r2, [pc, #144]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd2:	4b23      	ldr	r3, [pc, #140]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ff6:	4a1a      	ldr	r2, [pc, #104]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ffc:	4b18      	ldr	r3, [pc, #96]	; (8002060 <HAL_GPIO_Init+0x304>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002020:	4a0f      	ldr	r2, [pc, #60]	; (8002060 <HAL_GPIO_Init+0x304>)
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3301      	adds	r3, #1
 800202a:	61fb      	str	r3, [r7, #28]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	2b0f      	cmp	r3, #15
 8002030:	f67f aea2 	bls.w	8001d78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002034:	bf00      	nop
 8002036:	bf00      	nop
 8002038:	3724      	adds	r7, #36	; 0x24
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	40023800 	.word	0x40023800
 8002048:	40013800 	.word	0x40013800
 800204c:	40020000 	.word	0x40020000
 8002050:	40020400 	.word	0x40020400
 8002054:	40020800 	.word	0x40020800
 8002058:	40020c00 	.word	0x40020c00
 800205c:	40021000 	.word	0x40021000
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002080:	e003      	b.n	800208a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	041a      	lsls	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	619a      	str	r2, [r3, #24]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a4:	695a      	ldr	r2, [r3, #20]
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d006      	beq.n	80020bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020ae:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fb98 	bl	80017ec <HAL_GPIO_EXTI_Callback>
  }
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40013c00 	.word	0x40013c00

080020c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ca:	b08f      	sub	sp, #60	; 0x3c
 80020cc:	af0a      	add	r7, sp, #40	; 0x28
 80020ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e10f      	b.n	80022fa <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d106      	bne.n	80020fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f004 ff63 	bl	8006fc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2203      	movs	r2, #3
 80020fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210a:	2b00      	cmp	r3, #0
 800210c:	d102      	bne.n	8002114 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f002 f8bc 	bl	8004296 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	687e      	ldr	r6, [r7, #4]
 8002126:	466d      	mov	r5, sp
 8002128:	f106 0410 	add.w	r4, r6, #16
 800212c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800212e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002130:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002132:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002134:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002138:	e885 0003 	stmia.w	r5, {r0, r1}
 800213c:	1d33      	adds	r3, r6, #4
 800213e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002140:	6838      	ldr	r0, [r7, #0]
 8002142:	f001 ff93 	bl	800406c <USB_CoreInit>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2202      	movs	r2, #2
 8002150:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0d0      	b.n	80022fa <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2100      	movs	r1, #0
 800215e:	4618      	mov	r0, r3
 8002160:	f002 f8aa 	bl	80042b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
 8002168:	e04a      	b.n	8002200 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800216a:	7bfa      	ldrb	r2, [r7, #15]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	440b      	add	r3, r1
 8002178:	333d      	adds	r3, #61	; 0x3d
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800217e:	7bfa      	ldrb	r2, [r7, #15]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	1a9b      	subs	r3, r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	333c      	adds	r3, #60	; 0x3c
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002192:	7bfa      	ldrb	r2, [r7, #15]
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	b298      	uxth	r0, r3
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	1a9b      	subs	r3, r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	3342      	adds	r3, #66	; 0x42
 80021a6:	4602      	mov	r2, r0
 80021a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	333f      	adds	r3, #63	; 0x3f
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021be:	7bfa      	ldrb	r2, [r7, #15]
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	1a9b      	subs	r3, r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	3344      	adds	r3, #68	; 0x44
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	1a9b      	subs	r3, r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	440b      	add	r3, r1
 80021e0:	3348      	adds	r3, #72	; 0x48
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e6:	7bfa      	ldrb	r2, [r7, #15]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	3350      	adds	r3, #80	; 0x50
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	3301      	adds	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
 8002200:	7bfa      	ldrb	r2, [r7, #15]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	429a      	cmp	r2, r3
 8002208:	d3af      	bcc.n	800216a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]
 800220e:	e044      	b.n	800229a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002210:	7bfa      	ldrb	r2, [r7, #15]
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002226:	7bfa      	ldrb	r2, [r7, #15]
 8002228:	6879      	ldr	r1, [r7, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	1a9b      	subs	r3, r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	440b      	add	r3, r1
 8002234:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002238:	7bfa      	ldrb	r2, [r7, #15]
 800223a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	1a9b      	subs	r3, r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002252:	7bfa      	ldrb	r2, [r7, #15]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	1a9b      	subs	r3, r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	440b      	add	r3, r1
 8002260:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002268:	7bfa      	ldrb	r2, [r7, #15]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	1a9b      	subs	r3, r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800227e:	7bfa      	ldrb	r2, [r7, #15]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	440b      	add	r3, r1
 800228c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	3301      	adds	r3, #1
 8002298:	73fb      	strb	r3, [r7, #15]
 800229a:	7bfa      	ldrb	r2, [r7, #15]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d3b5      	bcc.n	8002210 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	687e      	ldr	r6, [r7, #4]
 80022ac:	466d      	mov	r5, sp
 80022ae:	f106 0410 	add.w	r4, r6, #16
 80022b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022be:	e885 0003 	stmia.w	r5, {r0, r1}
 80022c2:	1d33      	adds	r3, r6, #4
 80022c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c6:	6838      	ldr	r0, [r7, #0]
 80022c8:	f002 f842 	bl	8004350 <USB_DevInit>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2202      	movs	r2, #2
 80022d6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e00d      	b.n	80022fa <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f003 f8be 	bl	8005474 <USB_DevDisconnect>

  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002302 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b084      	sub	sp, #16
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002316:	2b01      	cmp	r3, #1
 8002318:	d101      	bne.n	800231e <HAL_PCD_Start+0x1c>
 800231a:	2302      	movs	r3, #2
 800231c:	e020      	b.n	8002360 <HAL_PCD_Start+0x5e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232a:	2b01      	cmp	r3, #1
 800232c:	d109      	bne.n	8002342 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002332:	2b01      	cmp	r3, #1
 8002334:	d005      	beq.n	8002342 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f001 ff94 	bl	8004274 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f003 f86e 	bl	8005432 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002368:	b590      	push	{r4, r7, lr}
 800236a:	b08d      	sub	sp, #52	; 0x34
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002376:	6a3b      	ldr	r3, [r7, #32]
 8002378:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f003 f92c 	bl	80055dc <USB_GetMode>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	f040 839d 	bne.w	8002ac6 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f003 f890 	bl	80054b6 <USB_ReadInterrupts>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 8393 	beq.w	8002ac4 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f003 f887 	bl	80054b6 <USB_ReadInterrupts>
 80023a8:	4603      	mov	r3, r0
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d107      	bne.n	80023c2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f002 0202 	and.w	r2, r2, #2
 80023c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f003 f875 	bl	80054b6 <USB_ReadInterrupts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d161      	bne.n	800249a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	699a      	ldr	r2, [r3, #24]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0210 	bic.w	r2, r2, #16
 80023e4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80023e6:	6a3b      	ldr	r3, [r7, #32]
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	f003 020f 	and.w	r2, r3, #15
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	1a9b      	subs	r3, r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	3304      	adds	r3, #4
 8002404:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	0c5b      	lsrs	r3, r3, #17
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	2b02      	cmp	r3, #2
 8002410:	d124      	bne.n	800245c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002418:	4013      	ands	r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d035      	beq.n	800248a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002428:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800242c:	b29b      	uxth	r3, r3
 800242e:	461a      	mov	r2, r3
 8002430:	6a38      	ldr	r0, [r7, #32]
 8002432:	f002 feac 	bl	800518e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002442:	441a      	add	r2, r3
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	699a      	ldr	r2, [r3, #24]
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	091b      	lsrs	r3, r3, #4
 8002450:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002454:	441a      	add	r2, r3
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	619a      	str	r2, [r3, #24]
 800245a:	e016      	b.n	800248a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	0c5b      	lsrs	r3, r3, #17
 8002460:	f003 030f 	and.w	r3, r3, #15
 8002464:	2b06      	cmp	r3, #6
 8002466:	d110      	bne.n	800248a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800246e:	2208      	movs	r2, #8
 8002470:	4619      	mov	r1, r3
 8002472:	6a38      	ldr	r0, [r7, #32]
 8002474:	f002 fe8b 	bl	800518e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	699a      	ldr	r2, [r3, #24]
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	091b      	lsrs	r3, r3, #4
 8002480:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002484:	441a      	add	r2, r3
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699a      	ldr	r2, [r3, #24]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f042 0210 	orr.w	r2, r2, #16
 8002498:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f003 f809 	bl	80054b6 <USB_ReadInterrupts>
 80024a4:	4603      	mov	r3, r0
 80024a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80024ae:	d16e      	bne.n	800258e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f003 f80f 	bl	80054dc <USB_ReadDevAllOutEpInterrupt>
 80024be:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80024c0:	e062      	b.n	8002588 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d057      	beq.n	800257c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	4611      	mov	r1, r2
 80024d6:	4618      	mov	r0, r3
 80024d8:	f003 f834 	bl	8005544 <USB_ReadDevOutEPInterrupt>
 80024dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00c      	beq.n	8002502 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ea:	015a      	lsls	r2, r3, #5
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	4413      	add	r3, r2
 80024f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024f4:	461a      	mov	r2, r3
 80024f6:	2301      	movs	r3, #1
 80024f8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80024fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 fd99 	bl	8003034 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00c      	beq.n	8002526 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	015a      	lsls	r2, r3, #5
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	4413      	add	r3, r2
 8002514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002518:	461a      	mov	r2, r3
 800251a:	2308      	movs	r3, #8
 800251c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800251e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 fe93 	bl	800324c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f003 0310 	and.w	r3, r3, #16
 800252c:	2b00      	cmp	r3, #0
 800252e:	d008      	beq.n	8002542 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	015a      	lsls	r2, r3, #5
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	4413      	add	r3, r2
 8002538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800253c:	461a      	mov	r2, r3
 800253e:	2310      	movs	r3, #16
 8002540:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	2b00      	cmp	r3, #0
 800254a:	d008      	beq.n	800255e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	015a      	lsls	r2, r3, #5
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	4413      	add	r3, r2
 8002554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002558:	461a      	mov	r2, r3
 800255a:	2320      	movs	r3, #32
 800255c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d009      	beq.n	800257c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256a:	015a      	lsls	r2, r3, #5
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	4413      	add	r3, r2
 8002570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002574:	461a      	mov	r2, r3
 8002576:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800257a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800257c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257e:	3301      	adds	r3, #1
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800258a:	2b00      	cmp	r3, #0
 800258c:	d199      	bne.n	80024c2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f002 ff8f 	bl	80054b6 <USB_ReadInterrupts>
 8002598:	4603      	mov	r3, r0
 800259a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800259e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025a2:	f040 80c0 	bne.w	8002726 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f002 ffb0 	bl	8005510 <USB_ReadDevAllInEpInterrupt>
 80025b0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80025b6:	e0b2      	b.n	800271e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80025b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 80a7 	beq.w	8002712 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	4611      	mov	r1, r2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f002 ffd6 	bl	8005580 <USB_ReadDevInEPInterrupt>
 80025d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d057      	beq.n	8002690 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80025e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	2201      	movs	r2, #1
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	43db      	mvns	r3, r3
 80025fa:	69f9      	ldr	r1, [r7, #28]
 80025fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002600:	4013      	ands	r3, r2
 8002602:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	015a      	lsls	r2, r3, #5
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	4413      	add	r3, r2
 800260c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002610:	461a      	mov	r2, r3
 8002612:	2301      	movs	r3, #1
 8002614:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d132      	bne.n	8002684 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002622:	4613      	mov	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	1a9b      	subs	r3, r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	440b      	add	r3, r1
 800262c:	3348      	adds	r3, #72	; 0x48
 800262e:	6819      	ldr	r1, [r3, #0]
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4403      	add	r3, r0
 800263e:	3344      	adds	r3, #68	; 0x44
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4419      	add	r1, r3
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002648:	4613      	mov	r3, r2
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	1a9b      	subs	r3, r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4403      	add	r3, r0
 8002652:	3348      	adds	r3, #72	; 0x48
 8002654:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	2b00      	cmp	r3, #0
 800265a:	d113      	bne.n	8002684 <HAL_PCD_IRQHandler+0x31c>
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	1a9b      	subs	r3, r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	3350      	adds	r3, #80	; 0x50
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d108      	bne.n	8002684 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800267c:	461a      	mov	r2, r3
 800267e:	2101      	movs	r1, #1
 8002680:	f002 ffde 	bl	8005640 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	b2db      	uxtb	r3, r3
 8002688:	4619      	mov	r1, r3
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f004 fd19 	bl	80070c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b00      	cmp	r3, #0
 8002698:	d008      	beq.n	80026ac <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	015a      	lsls	r2, r3, #5
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	4413      	add	r3, r2
 80026a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026a6:	461a      	mov	r2, r3
 80026a8:	2308      	movs	r3, #8
 80026aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	f003 0310 	and.w	r3, r3, #16
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d008      	beq.n	80026c8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80026b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b8:	015a      	lsls	r2, r3, #5
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026c2:	461a      	mov	r2, r3
 80026c4:	2310      	movs	r3, #16
 80026c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	015a      	lsls	r2, r3, #5
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	4413      	add	r3, r2
 80026da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026de:	461a      	mov	r2, r3
 80026e0:	2340      	movs	r3, #64	; 0x40
 80026e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d008      	beq.n	8002700 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80026ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f0:	015a      	lsls	r2, r3, #5
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026fa:	461a      	mov	r2, r3
 80026fc:	2302      	movs	r3, #2
 80026fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800270a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fc03 	bl	8002f18 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	3301      	adds	r3, #1
 8002716:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271a:	085b      	lsrs	r3, r3, #1
 800271c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800271e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002720:	2b00      	cmp	r3, #0
 8002722:	f47f af49 	bne.w	80025b8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f002 fec3 	bl	80054b6 <USB_ReadInterrupts>
 8002730:	4603      	mov	r3, r0
 8002732:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002736:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800273a:	d122      	bne.n	8002782 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	69fa      	ldr	r2, [r7, #28]
 8002746:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800274a:	f023 0301 	bic.w	r3, r3, #1
 800274e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002756:	2b01      	cmp	r3, #1
 8002758:	d108      	bne.n	800276c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002762:	2100      	movs	r1, #0
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 fe0f 	bl	8003388 <HAL_PCDEx_LPM_Callback>
 800276a:	e002      	b.n	8002772 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f004 fd15 	bl	800719c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002780:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f002 fe95 	bl	80054b6 <USB_ReadInterrupts>
 800278c:	4603      	mov	r3, r0
 800278e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002792:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002796:	d112      	bne.n	80027be <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d102      	bne.n	80027ae <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f004 fcd1 	bl	8007150 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80027bc:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f002 fe77 	bl	80054b6 <USB_ReadInterrupts>
 80027c8:	4603      	mov	r3, r0
 80027ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027d2:	f040 80c7 	bne.w	8002964 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	69fa      	ldr	r2, [r7, #28]
 80027e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2110      	movs	r1, #16
 80027f0:	4618      	mov	r0, r3
 80027f2:	f001 ff11 	bl	8004618 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027f6:	2300      	movs	r3, #0
 80027f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027fa:	e056      	b.n	80028aa <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80027fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fe:	015a      	lsls	r2, r3, #5
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	4413      	add	r3, r2
 8002804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002808:	461a      	mov	r2, r3
 800280a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800280e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	4413      	add	r3, r2
 8002818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002820:	0151      	lsls	r1, r2, #5
 8002822:	69fa      	ldr	r2, [r7, #28]
 8002824:	440a      	add	r2, r1
 8002826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800282a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800282e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002832:	015a      	lsls	r2, r3, #5
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	4413      	add	r3, r2
 8002838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002840:	0151      	lsls	r1, r2, #5
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	440a      	add	r2, r1
 8002846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800284a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800284e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	4413      	add	r3, r2
 8002858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800285c:	461a      	mov	r2, r3
 800285e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002862:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	4413      	add	r3, r2
 800286c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002874:	0151      	lsls	r1, r2, #5
 8002876:	69fa      	ldr	r2, [r7, #28]
 8002878:	440a      	add	r2, r1
 800287a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800287e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002882:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	4413      	add	r3, r2
 800288c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002894:	0151      	lsls	r1, r2, #5
 8002896:	69fa      	ldr	r2, [r7, #28]
 8002898:	440a      	add	r2, r1
 800289a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800289e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80028a2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a6:	3301      	adds	r3, #1
 80028a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d3a3      	bcc.n	80027fc <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	69fa      	ldr	r2, [r7, #28]
 80028be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028c2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80028c6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d016      	beq.n	80028fe <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028e0:	f043 030b 	orr.w	r3, r3, #11
 80028e4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f0:	69fa      	ldr	r2, [r7, #28]
 80028f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028f6:	f043 030b 	orr.w	r3, r3, #11
 80028fa:	6453      	str	r3, [r2, #68]	; 0x44
 80028fc:	e015      	b.n	800292a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800290c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002910:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002914:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	69fa      	ldr	r2, [r7, #28]
 8002920:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002924:	f043 030b 	orr.w	r3, r3, #11
 8002928:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002938:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800293c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800294e:	461a      	mov	r2, r3
 8002950:	f002 fe76 	bl	8005640 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695a      	ldr	r2, [r3, #20]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002962:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f002 fda4 	bl	80054b6 <USB_ReadInterrupts>
 800296e:	4603      	mov	r3, r0
 8002970:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002978:	d124      	bne.n	80029c4 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f002 fe3a 	bl	80055f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f001 fea2 	bl	80046d2 <USB_GetDevSpeed>
 800298e:	4603      	mov	r3, r0
 8002990:	461a      	mov	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681c      	ldr	r4, [r3, #0]
 800299a:	f001 f915 	bl	8003bc8 <HAL_RCC_GetHCLKFreq>
 800299e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	461a      	mov	r2, r3
 80029a8:	4620      	mov	r0, r4
 80029aa:	f001 fbc1 	bl	8004130 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f004 fbaf 	bl	8007112 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80029c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f002 fd74 	bl	80054b6 <USB_ReadInterrupts>
 80029ce:	4603      	mov	r3, r0
 80029d0:	f003 0308 	and.w	r3, r3, #8
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d10a      	bne.n	80029ee <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f004 fb8c 	bl	80070f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	695a      	ldr	r2, [r3, #20]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f002 0208 	and.w	r2, r2, #8
 80029ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f002 fd5f 	bl	80054b6 <USB_ReadInterrupts>
 80029f8:	4603      	mov	r3, r0
 80029fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a02:	d10f      	bne.n	8002a24 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f004 fbe4 	bl	80071dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695a      	ldr	r2, [r3, #20]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002a22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f002 fd44 	bl	80054b6 <USB_ReadInterrupts>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a38:	d10f      	bne.n	8002a5a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	4619      	mov	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f004 fbb7 	bl	80071b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695a      	ldr	r2, [r3, #20]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002a58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f002 fd29 	bl	80054b6 <USB_ReadInterrupts>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6e:	d10a      	bne.n	8002a86 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f004 fbc5 	bl	8007200 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695a      	ldr	r2, [r3, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002a84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f002 fd13 	bl	80054b6 <USB_ReadInterrupts>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d115      	bne.n	8002ac6 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f004 fbb5 	bl	800721c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	e000      	b.n	8002ac6 <HAL_PCD_IRQHandler+0x75e>
      return;
 8002ac4:	bf00      	nop
    }
  }
}
 8002ac6:	3734      	adds	r7, #52	; 0x34
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd90      	pop	{r4, r7, pc}

08002acc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d101      	bne.n	8002ae6 <HAL_PCD_SetAddress+0x1a>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e013      	b.n	8002b0e <HAL_PCD_SetAddress+0x42>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	78fa      	ldrb	r2, [r7, #3]
 8002afc:	4611      	mov	r1, r2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f002 fc71 	bl	80053e6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b084      	sub	sp, #16
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
 8002b1e:	4608      	mov	r0, r1
 8002b20:	4611      	mov	r1, r2
 8002b22:	461a      	mov	r2, r3
 8002b24:	4603      	mov	r3, r0
 8002b26:	70fb      	strb	r3, [r7, #3]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	803b      	strh	r3, [r7, #0]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	da0f      	bge.n	8002b5c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	f003 020f 	and.w	r2, r3, #15
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	1a9b      	subs	r3, r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	3338      	adds	r3, #56	; 0x38
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	4413      	add	r3, r2
 8002b50:	3304      	adds	r3, #4
 8002b52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2201      	movs	r2, #1
 8002b58:	705a      	strb	r2, [r3, #1]
 8002b5a:	e00f      	b.n	8002b7c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b5c:	78fb      	ldrb	r3, [r7, #3]
 8002b5e:	f003 020f 	and.w	r2, r3, #15
 8002b62:	4613      	mov	r3, r2
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	1a9b      	subs	r3, r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	3304      	adds	r3, #4
 8002b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b7c:	78fb      	ldrb	r3, [r7, #3]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b88:	883a      	ldrh	r2, [r7, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	78ba      	ldrb	r2, [r7, #2]
 8002b92:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	785b      	ldrb	r3, [r3, #1]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d004      	beq.n	8002ba6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002ba6:	78bb      	ldrb	r3, [r7, #2]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d102      	bne.n	8002bb2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d101      	bne.n	8002bc0 <HAL_PCD_EP_Open+0xaa>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	e00e      	b.n	8002bde <HAL_PCD_EP_Open+0xc8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68f9      	ldr	r1, [r7, #12]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f001 fda4 	bl	800471c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002bdc:	7afb      	ldrb	r3, [r7, #11]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b084      	sub	sp, #16
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	460b      	mov	r3, r1
 8002bf0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	da0f      	bge.n	8002c1a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bfa:	78fb      	ldrb	r3, [r7, #3]
 8002bfc:	f003 020f 	and.w	r2, r3, #15
 8002c00:	4613      	mov	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	3338      	adds	r3, #56	; 0x38
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3304      	adds	r3, #4
 8002c10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	705a      	strb	r2, [r3, #1]
 8002c18:	e00f      	b.n	8002c3a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c1a:	78fb      	ldrb	r3, [r7, #3]
 8002c1c:	f003 020f 	and.w	r2, r3, #15
 8002c20:	4613      	mov	r3, r2
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4413      	add	r3, r2
 8002c30:	3304      	adds	r3, #4
 8002c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	f003 030f 	and.w	r3, r3, #15
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_PCD_EP_Close+0x6e>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e00e      	b.n	8002c72 <HAL_PCD_EP_Close+0x8c>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68f9      	ldr	r1, [r7, #12]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f001 fde2 	bl	800482c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b086      	sub	sp, #24
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	60f8      	str	r0, [r7, #12]
 8002c82:	607a      	str	r2, [r7, #4]
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	460b      	mov	r3, r1
 8002c88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c8a:	7afb      	ldrb	r3, [r7, #11]
 8002c8c:	f003 020f 	and.w	r2, r3, #15
 8002c90:	4613      	mov	r3, r2
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	1a9b      	subs	r3, r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cbc:	7afb      	ldrb	r3, [r7, #11]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d102      	bne.n	8002cd6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002cd6:	7afb      	ldrb	r3, [r7, #11]
 8002cd8:	f003 030f 	and.w	r3, r3, #15
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d109      	bne.n	8002cf4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	461a      	mov	r2, r3
 8002cec:	6979      	ldr	r1, [r7, #20]
 8002cee:	f002 f8bd 	bl	8004e6c <USB_EP0StartXfer>
 8002cf2:	e008      	b.n	8002d06 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	461a      	mov	r2, r3
 8002d00:	6979      	ldr	r1, [r7, #20]
 8002d02:	f001 fe6f 	bl	80049e4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	607a      	str	r2, [r7, #4]
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d20:	7afb      	ldrb	r3, [r7, #11]
 8002d22:	f003 020f 	and.w	r2, r3, #15
 8002d26:	4613      	mov	r3, r2
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	1a9b      	subs	r3, r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	3338      	adds	r3, #56	; 0x38
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4413      	add	r3, r2
 8002d34:	3304      	adds	r3, #4
 8002d36:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2200      	movs	r2, #0
 8002d48:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d50:	7afb      	ldrb	r3, [r7, #11]
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d102      	bne.n	8002d6a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d6a:	7afb      	ldrb	r3, [r7, #11]
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d109      	bne.n	8002d88 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	461a      	mov	r2, r3
 8002d80:	6979      	ldr	r1, [r7, #20]
 8002d82:	f002 f873 	bl	8004e6c <USB_EP0StartXfer>
 8002d86:	e008      	b.n	8002d9a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	6979      	ldr	r1, [r7, #20]
 8002d96:	f001 fe25 	bl	80049e4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	f003 020f 	and.w	r2, r3, #15
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d901      	bls.n	8002dc2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e050      	b.n	8002e64 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002dc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	da0f      	bge.n	8002dea <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dca:	78fb      	ldrb	r3, [r7, #3]
 8002dcc:	f003 020f 	and.w	r2, r3, #15
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	3338      	adds	r3, #56	; 0x38
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	4413      	add	r3, r2
 8002dde:	3304      	adds	r3, #4
 8002de0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2201      	movs	r2, #1
 8002de6:	705a      	strb	r2, [r3, #1]
 8002de8:	e00d      	b.n	8002e06 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dea:	78fa      	ldrb	r2, [r7, #3]
 8002dec:	4613      	mov	r3, r2
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	1a9b      	subs	r3, r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e0c:	78fb      	ldrb	r3, [r7, #3]
 8002e0e:	f003 030f 	and.w	r3, r3, #15
 8002e12:	b2da      	uxtb	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d101      	bne.n	8002e26 <HAL_PCD_EP_SetStall+0x82>
 8002e22:	2302      	movs	r3, #2
 8002e24:	e01e      	b.n	8002e64 <HAL_PCD_EP_SetStall+0xc0>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68f9      	ldr	r1, [r7, #12]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f002 fa02 	bl	800523e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	f003 030f 	and.w	r3, r3, #15
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10a      	bne.n	8002e5a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	b2d9      	uxtb	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002e54:	461a      	mov	r2, r3
 8002e56:	f002 fbf3 	bl	8005640 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	460b      	mov	r3, r1
 8002e76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	f003 020f 	and.w	r2, r3, #15
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d901      	bls.n	8002e8a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e042      	b.n	8002f10 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	da0f      	bge.n	8002eb2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	f003 020f 	and.w	r2, r3, #15
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	1a9b      	subs	r3, r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	3338      	adds	r3, #56	; 0x38
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	705a      	strb	r2, [r3, #1]
 8002eb0:	e00f      	b.n	8002ed2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f003 020f 	and.w	r2, r3, #15
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3304      	adds	r3, #4
 8002eca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	b2da      	uxtb	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_PCD_EP_ClrStall+0x86>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e00e      	b.n	8002f10 <HAL_PCD_EP_ClrStall+0xa4>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68f9      	ldr	r1, [r7, #12]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f002 fa0a 	bl	800531a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08a      	sub	sp, #40	; 0x28
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	3338      	adds	r3, #56	; 0x38
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	699a      	ldr	r2, [r3, #24]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	695b      	ldr	r3, [r3, #20]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d901      	bls.n	8002f50 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e06c      	b.n	800302a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	695a      	ldr	r2, [r3, #20]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	69fa      	ldr	r2, [r7, #28]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d902      	bls.n	8002f6c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	3303      	adds	r3, #3
 8002f70:	089b      	lsrs	r3, r3, #2
 8002f72:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f74:	e02b      	b.n	8002fce <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	695a      	ldr	r2, [r3, #20]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d902      	bls.n	8002f92 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3303      	adds	r3, #3
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	68d9      	ldr	r1, [r3, #12]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	4603      	mov	r3, r0
 8002fb0:	6978      	ldr	r0, [r7, #20]
 8002fb2:	f002 f8ae 	bl	8005112 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	441a      	add	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	699a      	ldr	r2, [r3, #24]
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	441a      	add	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	015a      	lsls	r2, r3, #5
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d809      	bhi.n	8002ff8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	699a      	ldr	r2, [r3, #24]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d203      	bcs.n	8002ff8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	695b      	ldr	r3, [r3, #20]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1be      	bne.n	8002f76 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	695a      	ldr	r2, [r3, #20]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	429a      	cmp	r2, r3
 8003002:	d811      	bhi.n	8003028 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	2201      	movs	r2, #1
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	43db      	mvns	r3, r3
 800301e:	6939      	ldr	r1, [r7, #16]
 8003020:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003024:	4013      	ands	r3, r2
 8003026:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3720      	adds	r7, #32
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	333c      	adds	r3, #60	; 0x3c
 800304c:	3304      	adds	r3, #4
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	015a      	lsls	r2, r3, #5
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4413      	add	r3, r2
 800305a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	2b01      	cmp	r3, #1
 8003068:	f040 80a0 	bne.w	80031ac <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d015      	beq.n	80030a2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4a72      	ldr	r2, [pc, #456]	; (8003244 <PCD_EP_OutXfrComplete_int+0x210>)
 800307a:	4293      	cmp	r3, r2
 800307c:	f240 80dd 	bls.w	800323a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 80d7 	beq.w	800323a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	015a      	lsls	r2, r3, #5
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	4413      	add	r3, r2
 8003094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003098:	461a      	mov	r2, r3
 800309a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800309e:	6093      	str	r3, [r2, #8]
 80030a0:	e0cb      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d009      	beq.n	80030c0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	015a      	lsls	r2, r3, #5
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	4413      	add	r3, r2
 80030b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b8:	461a      	mov	r2, r3
 80030ba:	2320      	movs	r3, #32
 80030bc:	6093      	str	r3, [r2, #8]
 80030be:	e0bc      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f040 80b7 	bne.w	800323a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4a5d      	ldr	r2, [pc, #372]	; (8003244 <PCD_EP_OutXfrComplete_int+0x210>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d90f      	bls.n	80030f4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030ea:	461a      	mov	r2, r3
 80030ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030f0:	6093      	str	r3, [r2, #8]
 80030f2:	e0a2      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003106:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	0159      	lsls	r1, r3, #5
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	440b      	add	r3, r1
 8003110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800311a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	4613      	mov	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4403      	add	r3, r0
 800312a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800312e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003142:	6819      	ldr	r1, [r3, #0]
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	4613      	mov	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	1a9b      	subs	r3, r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4403      	add	r3, r0
 8003152:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4419      	add	r1, r3
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	4613      	mov	r3, r2
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	1a9b      	subs	r3, r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4403      	add	r3, r0
 8003168:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800316c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d114      	bne.n	800319e <PCD_EP_OutXfrComplete_int+0x16a>
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d108      	bne.n	800319e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003196:	461a      	mov	r2, r3
 8003198:	2101      	movs	r1, #1
 800319a:	f002 fa51 	bl	8005640 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	4619      	mov	r1, r3
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f003 ff71 	bl	800708c <HAL_PCD_DataOutStageCallback>
 80031aa:	e046      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4a26      	ldr	r2, [pc, #152]	; (8003248 <PCD_EP_OutXfrComplete_int+0x214>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d124      	bne.n	80031fe <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	015a      	lsls	r2, r3, #5
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	4413      	add	r3, r2
 80031c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031ca:	461a      	mov	r2, r3
 80031cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031d0:	6093      	str	r3, [r2, #8]
 80031d2:	e032      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d008      	beq.n	80031f0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	015a      	lsls	r2, r3, #5
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4413      	add	r3, r2
 80031e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031ea:	461a      	mov	r2, r3
 80031ec:	2320      	movs	r3, #32
 80031ee:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	4619      	mov	r1, r3
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f003 ff48 	bl	800708c <HAL_PCD_DataOutStageCallback>
 80031fc:	e01d      	b.n	800323a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d114      	bne.n	800322e <PCD_EP_OutXfrComplete_int+0x1fa>
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	1a9b      	subs	r3, r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d108      	bne.n	800322e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003226:	461a      	mov	r2, r3
 8003228:	2100      	movs	r1, #0
 800322a:	f002 fa09 	bl	8005640 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	b2db      	uxtb	r3, r3
 8003232:	4619      	mov	r1, r3
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f003 ff29 	bl	800708c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	4f54300a 	.word	0x4f54300a
 8003248:	4f54310a 	.word	0x4f54310a

0800324c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	333c      	adds	r3, #60	; 0x3c
 8003264:	3304      	adds	r3, #4
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	015a      	lsls	r2, r3, #5
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4413      	add	r3, r2
 8003272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4a15      	ldr	r2, [pc, #84]	; (80032d4 <PCD_EP_OutSetupPacket_int+0x88>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d90e      	bls.n	80032a0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	015a      	lsls	r2, r3, #5
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4413      	add	r3, r2
 8003294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003298:	461a      	mov	r2, r3
 800329a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f003 fee1 	bl	8007068 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4a0a      	ldr	r2, [pc, #40]	; (80032d4 <PCD_EP_OutSetupPacket_int+0x88>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d90c      	bls.n	80032c8 <PCD_EP_OutSetupPacket_int+0x7c>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d108      	bne.n	80032c8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80032c0:	461a      	mov	r2, r3
 80032c2:	2101      	movs	r1, #1
 80032c4:	f002 f9bc 	bl	8005640 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	4f54300a 	.word	0x4f54300a

080032d8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	70fb      	strb	r3, [r7, #3]
 80032e4:	4613      	mov	r3, r2
 80032e6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ee:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d107      	bne.n	8003306 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80032f6:	883b      	ldrh	r3, [r7, #0]
 80032f8:	0419      	lsls	r1, r3, #16
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	430a      	orrs	r2, r1
 8003302:	629a      	str	r2, [r3, #40]	; 0x28
 8003304:	e028      	b.n	8003358 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330c:	0c1b      	lsrs	r3, r3, #16
 800330e:	68ba      	ldr	r2, [r7, #8]
 8003310:	4413      	add	r3, r2
 8003312:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003314:	2300      	movs	r3, #0
 8003316:	73fb      	strb	r3, [r7, #15]
 8003318:	e00d      	b.n	8003336 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	7bfb      	ldrb	r3, [r7, #15]
 8003320:	3340      	adds	r3, #64	; 0x40
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	0c1b      	lsrs	r3, r3, #16
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4413      	add	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003330:	7bfb      	ldrb	r3, [r7, #15]
 8003332:	3301      	adds	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
 8003336:	7bfa      	ldrb	r2, [r7, #15]
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	3b01      	subs	r3, #1
 800333c:	429a      	cmp	r2, r3
 800333e:	d3ec      	bcc.n	800331a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003340:	883b      	ldrh	r3, [r7, #0]
 8003342:	0418      	lsls	r0, r3, #16
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6819      	ldr	r1, [r3, #0]
 8003348:	78fb      	ldrb	r3, [r7, #3]
 800334a:	3b01      	subs	r3, #1
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	4302      	orrs	r2, r0
 8003350:	3340      	adds	r3, #64	; 0x40
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	887a      	ldrh	r2, [r7, #2]
 8003378:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e264      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d075      	beq.n	80034aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033be:	4ba3      	ldr	r3, [pc, #652]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d00c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ca:	4ba0      	ldr	r3, [pc, #640]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d112      	bne.n	80033fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d6:	4b9d      	ldr	r3, [pc, #628]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e2:	d10b      	bne.n	80033fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e4:	4b99      	ldr	r3, [pc, #612]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d05b      	beq.n	80034a8 <HAL_RCC_OscConfig+0x108>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d157      	bne.n	80034a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e23f      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003404:	d106      	bne.n	8003414 <HAL_RCC_OscConfig+0x74>
 8003406:	4b91      	ldr	r3, [pc, #580]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a90      	ldr	r2, [pc, #576]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e01d      	b.n	8003450 <HAL_RCC_OscConfig+0xb0>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800341c:	d10c      	bne.n	8003438 <HAL_RCC_OscConfig+0x98>
 800341e:	4b8b      	ldr	r3, [pc, #556]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a8a      	ldr	r2, [pc, #552]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	4b88      	ldr	r3, [pc, #544]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a87      	ldr	r2, [pc, #540]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	e00b      	b.n	8003450 <HAL_RCC_OscConfig+0xb0>
 8003438:	4b84      	ldr	r3, [pc, #528]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a83      	ldr	r2, [pc, #524]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800343e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	4b81      	ldr	r3, [pc, #516]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a80      	ldr	r2, [pc, #512]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800344a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800344e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d013      	beq.n	8003480 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003458:	f7fe fb3e 	bl	8001ad8 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003460:	f7fe fb3a 	bl	8001ad8 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	; 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e204      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003472:	4b76      	ldr	r3, [pc, #472]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0xc0>
 800347e:	e014      	b.n	80034aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003480:	f7fe fb2a 	bl	8001ad8 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003488:	f7fe fb26 	bl	8001ad8 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b64      	cmp	r3, #100	; 0x64
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e1f0      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349a:	4b6c      	ldr	r3, [pc, #432]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0xe8>
 80034a6:	e000      	b.n	80034aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d063      	beq.n	800357e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034b6:	4b65      	ldr	r3, [pc, #404]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 030c 	and.w	r3, r3, #12
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00b      	beq.n	80034da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034c2:	4b62      	ldr	r3, [pc, #392]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ca:	2b08      	cmp	r3, #8
 80034cc:	d11c      	bne.n	8003508 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ce:	4b5f      	ldr	r3, [pc, #380]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d116      	bne.n	8003508 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034da:	4b5c      	ldr	r3, [pc, #368]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_RCC_OscConfig+0x152>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d001      	beq.n	80034f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e1c4      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f2:	4b56      	ldr	r3, [pc, #344]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4952      	ldr	r1, [pc, #328]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003506:	e03a      	b.n	800357e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d020      	beq.n	8003552 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003510:	4b4f      	ldr	r3, [pc, #316]	; (8003650 <HAL_RCC_OscConfig+0x2b0>)
 8003512:	2201      	movs	r2, #1
 8003514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003516:	f7fe fadf 	bl	8001ad8 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800351e:	f7fe fadb 	bl	8001ad8 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e1a5      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003530:	4b46      	ldr	r3, [pc, #280]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353c:	4b43      	ldr	r3, [pc, #268]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	00db      	lsls	r3, r3, #3
 800354a:	4940      	ldr	r1, [pc, #256]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800354c:	4313      	orrs	r3, r2
 800354e:	600b      	str	r3, [r1, #0]
 8003550:	e015      	b.n	800357e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003552:	4b3f      	ldr	r3, [pc, #252]	; (8003650 <HAL_RCC_OscConfig+0x2b0>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe fabe 	bl	8001ad8 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003560:	f7fe faba 	bl	8001ad8 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e184      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003572:	4b36      	ldr	r3, [pc, #216]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b00      	cmp	r3, #0
 8003588:	d030      	beq.n	80035ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d016      	beq.n	80035c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003592:	4b30      	ldr	r3, [pc, #192]	; (8003654 <HAL_RCC_OscConfig+0x2b4>)
 8003594:	2201      	movs	r2, #1
 8003596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003598:	f7fe fa9e 	bl	8001ad8 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a0:	f7fe fa9a 	bl	8001ad8 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e164      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80035b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0x200>
 80035be:	e015      	b.n	80035ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035c0:	4b24      	ldr	r3, [pc, #144]	; (8003654 <HAL_RCC_OscConfig+0x2b4>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c6:	f7fe fa87 	bl	8001ad8 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ce:	f7fe fa83 	bl	8001ad8 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e14d      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e0:	4b1a      	ldr	r3, [pc, #104]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80035e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f0      	bne.n	80035ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80a0 	beq.w	800373a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035fa:	2300      	movs	r3, #0
 80035fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035fe:	4b13      	ldr	r3, [pc, #76]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10f      	bne.n	800362a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	4b0f      	ldr	r3, [pc, #60]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	4a0e      	ldr	r2, [pc, #56]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003618:	6413      	str	r3, [r2, #64]	; 0x40
 800361a:	4b0c      	ldr	r3, [pc, #48]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003626:	2301      	movs	r3, #1
 8003628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d121      	bne.n	800367a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003636:	4b08      	ldr	r3, [pc, #32]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a07      	ldr	r2, [pc, #28]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 800363c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003642:	f7fe fa49 	bl	8001ad8 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003648:	e011      	b.n	800366e <HAL_RCC_OscConfig+0x2ce>
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800
 8003650:	42470000 	.word	0x42470000
 8003654:	42470e80 	.word	0x42470e80
 8003658:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365c:	f7fe fa3c 	bl	8001ad8 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e106      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366e:	4b85      	ldr	r3, [pc, #532]	; (8003884 <HAL_RCC_OscConfig+0x4e4>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0f0      	beq.n	800365c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d106      	bne.n	8003690 <HAL_RCC_OscConfig+0x2f0>
 8003682:	4b81      	ldr	r3, [pc, #516]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003686:	4a80      	ldr	r2, [pc, #512]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003688:	f043 0301 	orr.w	r3, r3, #1
 800368c:	6713      	str	r3, [r2, #112]	; 0x70
 800368e:	e01c      	b.n	80036ca <HAL_RCC_OscConfig+0x32a>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b05      	cmp	r3, #5
 8003696:	d10c      	bne.n	80036b2 <HAL_RCC_OscConfig+0x312>
 8003698:	4b7b      	ldr	r3, [pc, #492]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369c:	4a7a      	ldr	r2, [pc, #488]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800369e:	f043 0304 	orr.w	r3, r3, #4
 80036a2:	6713      	str	r3, [r2, #112]	; 0x70
 80036a4:	4b78      	ldr	r3, [pc, #480]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a8:	4a77      	ldr	r2, [pc, #476]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	6713      	str	r3, [r2, #112]	; 0x70
 80036b0:	e00b      	b.n	80036ca <HAL_RCC_OscConfig+0x32a>
 80036b2:	4b75      	ldr	r3, [pc, #468]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b6:	4a74      	ldr	r2, [pc, #464]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6713      	str	r3, [r2, #112]	; 0x70
 80036be:	4b72      	ldr	r3, [pc, #456]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	4a71      	ldr	r2, [pc, #452]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d015      	beq.n	80036fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d2:	f7fe fa01 	bl	8001ad8 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	e00a      	b.n	80036f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036da:	f7fe f9fd 	bl	8001ad8 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e0c5      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f0:	4b65      	ldr	r3, [pc, #404]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0ee      	beq.n	80036da <HAL_RCC_OscConfig+0x33a>
 80036fc:	e014      	b.n	8003728 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fe:	f7fe f9eb 	bl	8001ad8 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	e00a      	b.n	800371c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003706:	f7fe f9e7 	bl	8001ad8 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f241 3288 	movw	r2, #5000	; 0x1388
 8003714:	4293      	cmp	r3, r2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e0af      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371c:	4b5a      	ldr	r3, [pc, #360]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800371e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ee      	bne.n	8003706 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003728:	7dfb      	ldrb	r3, [r7, #23]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d105      	bne.n	800373a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372e:	4b56      	ldr	r3, [pc, #344]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	4a55      	ldr	r2, [pc, #340]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003734:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003738:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 809b 	beq.w	800387a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003744:	4b50      	ldr	r3, [pc, #320]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d05c      	beq.n	800380a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d141      	bne.n	80037dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003758:	4b4c      	ldr	r3, [pc, #304]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7fe f9bb 	bl	8001ad8 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003766:	f7fe f9b7 	bl	8001ad8 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e081      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003778:	4b43      	ldr	r3, [pc, #268]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f0      	bne.n	8003766 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	019b      	lsls	r3, r3, #6
 8003794:	431a      	orrs	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	085b      	lsrs	r3, r3, #1
 800379c:	3b01      	subs	r3, #1
 800379e:	041b      	lsls	r3, r3, #16
 80037a0:	431a      	orrs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a6:	061b      	lsls	r3, r3, #24
 80037a8:	4937      	ldr	r1, [pc, #220]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037ae:	4b37      	ldr	r3, [pc, #220]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b4:	f7fe f990 	bl	8001ad8 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037bc:	f7fe f98c 	bl	8001ad8 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e056      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ce:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x41c>
 80037da:	e04e      	b.n	800387a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe f979 	bl	8001ad8 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fe f975 	bl	8001ad8 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e03f      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fc:	4b22      	ldr	r3, [pc, #136]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x44a>
 8003808:	e037      	b.n	800387a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e032      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003816:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d028      	beq.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800382e:	429a      	cmp	r2, r3
 8003830:	d121      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800383c:	429a      	cmp	r2, r3
 800383e:	d11a      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003846:	4013      	ands	r3, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800384c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800384e:	4293      	cmp	r3, r2
 8003850:	d111      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	085b      	lsrs	r3, r3, #1
 800385e:	3b01      	subs	r3, #1
 8003860:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003862:	429a      	cmp	r2, r3
 8003864:	d107      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003872:	429a      	cmp	r2, r3
 8003874:	d001      	beq.n	800387a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e000      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40007000 	.word	0x40007000
 8003888:	40023800 	.word	0x40023800
 800388c:	42470060 	.word	0x42470060

08003890 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0cc      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038a4:	4b68      	ldr	r3, [pc, #416]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d90c      	bls.n	80038cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b2:	4b65      	ldr	r3, [pc, #404]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ba:	4b63      	ldr	r3, [pc, #396]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d001      	beq.n	80038cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0b8      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d020      	beq.n	800391a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038e4:	4b59      	ldr	r3, [pc, #356]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4a58      	ldr	r2, [pc, #352]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038fc:	4b53      	ldr	r3, [pc, #332]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4a52      	ldr	r2, [pc, #328]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003906:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003908:	4b50      	ldr	r3, [pc, #320]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	494d      	ldr	r1, [pc, #308]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	4313      	orrs	r3, r2
 8003918:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d044      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d107      	bne.n	800393e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392e:	4b47      	ldr	r3, [pc, #284]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d119      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e07f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d003      	beq.n	800394e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800394a:	2b03      	cmp	r3, #3
 800394c:	d107      	bne.n	800395e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800394e:	4b3f      	ldr	r3, [pc, #252]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d109      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e06f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800395e:	4b3b      	ldr	r3, [pc, #236]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e067      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800396e:	4b37      	ldr	r3, [pc, #220]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f023 0203 	bic.w	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	4934      	ldr	r1, [pc, #208]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	4313      	orrs	r3, r2
 800397e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003980:	f7fe f8aa 	bl	8001ad8 <HAL_GetTick>
 8003984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003986:	e00a      	b.n	800399e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003988:	f7fe f8a6 	bl	8001ad8 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f241 3288 	movw	r2, #5000	; 0x1388
 8003996:	4293      	cmp	r3, r2
 8003998:	d901      	bls.n	800399e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e04f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399e:	4b2b      	ldr	r3, [pc, #172]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 020c 	and.w	r2, r3, #12
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d1eb      	bne.n	8003988 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039b0:	4b25      	ldr	r3, [pc, #148]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d20c      	bcs.n	80039d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039be:	4b22      	ldr	r3, [pc, #136]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039c6:	4b20      	ldr	r3, [pc, #128]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d001      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e032      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e4:	4b19      	ldr	r3, [pc, #100]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	4916      	ldr	r1, [pc, #88]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a02:	4b12      	ldr	r3, [pc, #72]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	490e      	ldr	r1, [pc, #56]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a16:	f000 f821 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	091b      	lsrs	r3, r3, #4
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	490a      	ldr	r1, [pc, #40]	; (8003a50 <HAL_RCC_ClockConfig+0x1c0>)
 8003a28:	5ccb      	ldrb	r3, [r1, r3]
 8003a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a2e:	4a09      	ldr	r2, [pc, #36]	; (8003a54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <HAL_RCC_ClockConfig+0x1c8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe f80a 	bl	8001a50 <HAL_InitTick>

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40023c00 	.word	0x40023c00
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	08007668 	.word	0x08007668
 8003a54:	20000004 	.word	0x20000004
 8003a58:	20000008 	.word	0x20000008

08003a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a5c:	b5b0      	push	{r4, r5, r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a62:	2100      	movs	r1, #0
 8003a64:	6079      	str	r1, [r7, #4]
 8003a66:	2100      	movs	r1, #0
 8003a68:	60f9      	str	r1, [r7, #12]
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003a6e:	2100      	movs	r1, #0
 8003a70:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a72:	4952      	ldr	r1, [pc, #328]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003a74:	6889      	ldr	r1, [r1, #8]
 8003a76:	f001 010c 	and.w	r1, r1, #12
 8003a7a:	2908      	cmp	r1, #8
 8003a7c:	d00d      	beq.n	8003a9a <HAL_RCC_GetSysClockFreq+0x3e>
 8003a7e:	2908      	cmp	r1, #8
 8003a80:	f200 8094 	bhi.w	8003bac <HAL_RCC_GetSysClockFreq+0x150>
 8003a84:	2900      	cmp	r1, #0
 8003a86:	d002      	beq.n	8003a8e <HAL_RCC_GetSysClockFreq+0x32>
 8003a88:	2904      	cmp	r1, #4
 8003a8a:	d003      	beq.n	8003a94 <HAL_RCC_GetSysClockFreq+0x38>
 8003a8c:	e08e      	b.n	8003bac <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a8e:	4b4c      	ldr	r3, [pc, #304]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x164>)
 8003a90:	60bb      	str	r3, [r7, #8]
       break;
 8003a92:	e08e      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a94:	4b4b      	ldr	r3, [pc, #300]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0x168>)
 8003a96:	60bb      	str	r3, [r7, #8]
      break;
 8003a98:	e08b      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a9a:	4948      	ldr	r1, [pc, #288]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003a9c:	6849      	ldr	r1, [r1, #4]
 8003a9e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003aa2:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aa4:	4945      	ldr	r1, [pc, #276]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003aa6:	6849      	ldr	r1, [r1, #4]
 8003aa8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003aac:	2900      	cmp	r1, #0
 8003aae:	d024      	beq.n	8003afa <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ab0:	4942      	ldr	r1, [pc, #264]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003ab2:	6849      	ldr	r1, [r1, #4]
 8003ab4:	0989      	lsrs	r1, r1, #6
 8003ab6:	4608      	mov	r0, r1
 8003ab8:	f04f 0100 	mov.w	r1, #0
 8003abc:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003ac0:	f04f 0500 	mov.w	r5, #0
 8003ac4:	ea00 0204 	and.w	r2, r0, r4
 8003ac8:	ea01 0305 	and.w	r3, r1, r5
 8003acc:	493d      	ldr	r1, [pc, #244]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0x168>)
 8003ace:	fb01 f003 	mul.w	r0, r1, r3
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	fb01 f102 	mul.w	r1, r1, r2
 8003ad8:	1844      	adds	r4, r0, r1
 8003ada:	493a      	ldr	r1, [pc, #232]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0x168>)
 8003adc:	fba2 0101 	umull	r0, r1, r2, r1
 8003ae0:	1863      	adds	r3, r4, r1
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	f7fc fb74 	bl	80001d8 <__aeabi_uldivmod>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4613      	mov	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	e04a      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003afa:	4b30      	ldr	r3, [pc, #192]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	099b      	lsrs	r3, r3, #6
 8003b00:	461a      	mov	r2, r3
 8003b02:	f04f 0300 	mov.w	r3, #0
 8003b06:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b0a:	f04f 0100 	mov.w	r1, #0
 8003b0e:	ea02 0400 	and.w	r4, r2, r0
 8003b12:	ea03 0501 	and.w	r5, r3, r1
 8003b16:	4620      	mov	r0, r4
 8003b18:	4629      	mov	r1, r5
 8003b1a:	f04f 0200 	mov.w	r2, #0
 8003b1e:	f04f 0300 	mov.w	r3, #0
 8003b22:	014b      	lsls	r3, r1, #5
 8003b24:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b28:	0142      	lsls	r2, r0, #5
 8003b2a:	4610      	mov	r0, r2
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	1b00      	subs	r0, r0, r4
 8003b30:	eb61 0105 	sbc.w	r1, r1, r5
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	018b      	lsls	r3, r1, #6
 8003b3e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b42:	0182      	lsls	r2, r0, #6
 8003b44:	1a12      	subs	r2, r2, r0
 8003b46:	eb63 0301 	sbc.w	r3, r3, r1
 8003b4a:	f04f 0000 	mov.w	r0, #0
 8003b4e:	f04f 0100 	mov.w	r1, #0
 8003b52:	00d9      	lsls	r1, r3, #3
 8003b54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b58:	00d0      	lsls	r0, r2, #3
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	1912      	adds	r2, r2, r4
 8003b60:	eb45 0303 	adc.w	r3, r5, r3
 8003b64:	f04f 0000 	mov.w	r0, #0
 8003b68:	f04f 0100 	mov.w	r1, #0
 8003b6c:	0299      	lsls	r1, r3, #10
 8003b6e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003b72:	0290      	lsls	r0, r2, #10
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	4610      	mov	r0, r2
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	f7fc fb28 	bl	80001d8 <__aeabi_uldivmod>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b90:	4b0a      	ldr	r3, [pc, #40]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x160>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	0c1b      	lsrs	r3, r3, #16
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba8:	60bb      	str	r3, [r7, #8]
      break;
 8003baa:	e002      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b04      	ldr	r3, [pc, #16]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x164>)
 8003bae:	60bb      	str	r3, [r7, #8]
      break;
 8003bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb2:	68bb      	ldr	r3, [r7, #8]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bdb0      	pop	{r4, r5, r7, pc}
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	00f42400 	.word	0x00f42400
 8003bc4:	017d7840 	.word	0x017d7840

08003bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bcc:	4b03      	ldr	r3, [pc, #12]	; (8003bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003bce:	681b      	ldr	r3, [r3, #0]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	20000004 	.word	0x20000004

08003be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003be4:	f7ff fff0 	bl	8003bc8 <HAL_RCC_GetHCLKFreq>
 8003be8:	4602      	mov	r2, r0
 8003bea:	4b05      	ldr	r3, [pc, #20]	; (8003c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	0a9b      	lsrs	r3, r3, #10
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	4903      	ldr	r1, [pc, #12]	; (8003c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bf6:	5ccb      	ldrb	r3, [r1, r3]
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40023800 	.word	0x40023800
 8003c04:	08007678 	.word	0x08007678

08003c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c0c:	f7ff ffdc 	bl	8003bc8 <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b05      	ldr	r3, [pc, #20]	; (8003c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	0b5b      	lsrs	r3, r3, #13
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4903      	ldr	r1, [pc, #12]	; (8003c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	08007678 	.word	0x08007678

08003c30 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e047      	b.n	8003cd2 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d106      	bne.n	8003c5c <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fd fe18 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2224      	movs	r2, #36	; 0x24
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f831 	bl	8003cdc <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	691a      	ldr	r2, [r3, #16]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695a      	ldr	r2, [r3, #20]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003c98:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0208 	orr.w	r2, r2, #8
 8003ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ce0:	b09f      	sub	sp, #124	; 0x7c
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cf2:	68d9      	ldr	r1, [r3, #12]
 8003cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	ea40 0301 	orr.w	r3, r0, r1
 8003cfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d00:	689a      	ldr	r2, [r3, #8]
 8003d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	431a      	orrs	r2, r3
 8003d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003d20:	f021 010c 	bic.w	r1, r1, #12
 8003d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d2a:	430b      	orrs	r3, r1
 8003d2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003d38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d3a:	6999      	ldr	r1, [r3, #24]
 8003d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	ea40 0301 	orr.w	r3, r0, r1
 8003d44:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	4bc5      	ldr	r3, [pc, #788]	; (8004060 <UART_SetConfig+0x384>)
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d004      	beq.n	8003d5a <UART_SetConfig+0x7e>
 8003d50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4bc3      	ldr	r3, [pc, #780]	; (8004064 <UART_SetConfig+0x388>)
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d103      	bne.n	8003d62 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d5a:	f7ff ff55 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8003d5e:	6778      	str	r0, [r7, #116]	; 0x74
 8003d60:	e002      	b.n	8003d68 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d62:	f7ff ff3d 	bl	8003be0 <HAL_RCC_GetPCLK1Freq>
 8003d66:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d6a:	69db      	ldr	r3, [r3, #28]
 8003d6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d70:	f040 80b6 	bne.w	8003ee0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d76:	461c      	mov	r4, r3
 8003d78:	f04f 0500 	mov.w	r5, #0
 8003d7c:	4622      	mov	r2, r4
 8003d7e:	462b      	mov	r3, r5
 8003d80:	1891      	adds	r1, r2, r2
 8003d82:	6439      	str	r1, [r7, #64]	; 0x40
 8003d84:	415b      	adcs	r3, r3
 8003d86:	647b      	str	r3, [r7, #68]	; 0x44
 8003d88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d8c:	1912      	adds	r2, r2, r4
 8003d8e:	eb45 0303 	adc.w	r3, r5, r3
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	f04f 0100 	mov.w	r1, #0
 8003d9a:	00d9      	lsls	r1, r3, #3
 8003d9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003da0:	00d0      	lsls	r0, r2, #3
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	1911      	adds	r1, r2, r4
 8003da8:	6639      	str	r1, [r7, #96]	; 0x60
 8003daa:	416b      	adcs	r3, r5
 8003dac:	667b      	str	r3, [r7, #100]	; 0x64
 8003dae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	461a      	mov	r2, r3
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	1891      	adds	r1, r2, r2
 8003dba:	63b9      	str	r1, [r7, #56]	; 0x38
 8003dbc:	415b      	adcs	r3, r3
 8003dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003dc4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003dc8:	f7fc fa06 	bl	80001d8 <__aeabi_uldivmod>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4ba5      	ldr	r3, [pc, #660]	; (8004068 <UART_SetConfig+0x38c>)
 8003dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	011e      	lsls	r6, r3, #4
 8003dda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ddc:	461c      	mov	r4, r3
 8003dde:	f04f 0500 	mov.w	r5, #0
 8003de2:	4622      	mov	r2, r4
 8003de4:	462b      	mov	r3, r5
 8003de6:	1891      	adds	r1, r2, r2
 8003de8:	6339      	str	r1, [r7, #48]	; 0x30
 8003dea:	415b      	adcs	r3, r3
 8003dec:	637b      	str	r3, [r7, #52]	; 0x34
 8003dee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003df2:	1912      	adds	r2, r2, r4
 8003df4:	eb45 0303 	adc.w	r3, r5, r3
 8003df8:	f04f 0000 	mov.w	r0, #0
 8003dfc:	f04f 0100 	mov.w	r1, #0
 8003e00:	00d9      	lsls	r1, r3, #3
 8003e02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e06:	00d0      	lsls	r0, r2, #3
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	1911      	adds	r1, r2, r4
 8003e0e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e10:	416b      	adcs	r3, r5
 8003e12:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	1891      	adds	r1, r2, r2
 8003e20:	62b9      	str	r1, [r7, #40]	; 0x28
 8003e22:	415b      	adcs	r3, r3
 8003e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e2a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003e2e:	f7fc f9d3 	bl	80001d8 <__aeabi_uldivmod>
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	4b8c      	ldr	r3, [pc, #560]	; (8004068 <UART_SetConfig+0x38c>)
 8003e38:	fba3 1302 	umull	r1, r3, r3, r2
 8003e3c:	095b      	lsrs	r3, r3, #5
 8003e3e:	2164      	movs	r1, #100	; 0x64
 8003e40:	fb01 f303 	mul.w	r3, r1, r3
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	3332      	adds	r3, #50	; 0x32
 8003e4a:	4a87      	ldr	r2, [pc, #540]	; (8004068 <UART_SetConfig+0x38c>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e58:	441e      	add	r6, r3
 8003e5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f04f 0100 	mov.w	r1, #0
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	1894      	adds	r4, r2, r2
 8003e68:	623c      	str	r4, [r7, #32]
 8003e6a:	415b      	adcs	r3, r3
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e72:	1812      	adds	r2, r2, r0
 8003e74:	eb41 0303 	adc.w	r3, r1, r3
 8003e78:	f04f 0400 	mov.w	r4, #0
 8003e7c:	f04f 0500 	mov.w	r5, #0
 8003e80:	00dd      	lsls	r5, r3, #3
 8003e82:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003e86:	00d4      	lsls	r4, r2, #3
 8003e88:	4622      	mov	r2, r4
 8003e8a:	462b      	mov	r3, r5
 8003e8c:	1814      	adds	r4, r2, r0
 8003e8e:	653c      	str	r4, [r7, #80]	; 0x50
 8003e90:	414b      	adcs	r3, r1
 8003e92:	657b      	str	r3, [r7, #84]	; 0x54
 8003e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	1891      	adds	r1, r2, r2
 8003ea0:	61b9      	str	r1, [r7, #24]
 8003ea2:	415b      	adcs	r3, r3
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eaa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003eae:	f7fc f993 	bl	80001d8 <__aeabi_uldivmod>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4b6c      	ldr	r3, [pc, #432]	; (8004068 <UART_SetConfig+0x38c>)
 8003eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003ebc:	095b      	lsrs	r3, r3, #5
 8003ebe:	2164      	movs	r1, #100	; 0x64
 8003ec0:	fb01 f303 	mul.w	r3, r1, r3
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	3332      	adds	r3, #50	; 0x32
 8003eca:	4a67      	ldr	r2, [pc, #412]	; (8004068 <UART_SetConfig+0x38c>)
 8003ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed0:	095b      	lsrs	r3, r3, #5
 8003ed2:	f003 0207 	and.w	r2, r3, #7
 8003ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4432      	add	r2, r6
 8003edc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ede:	e0b9      	b.n	8004054 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ee0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ee2:	461c      	mov	r4, r3
 8003ee4:	f04f 0500 	mov.w	r5, #0
 8003ee8:	4622      	mov	r2, r4
 8003eea:	462b      	mov	r3, r5
 8003eec:	1891      	adds	r1, r2, r2
 8003eee:	6139      	str	r1, [r7, #16]
 8003ef0:	415b      	adcs	r3, r3
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ef8:	1912      	adds	r2, r2, r4
 8003efa:	eb45 0303 	adc.w	r3, r5, r3
 8003efe:	f04f 0000 	mov.w	r0, #0
 8003f02:	f04f 0100 	mov.w	r1, #0
 8003f06:	00d9      	lsls	r1, r3, #3
 8003f08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f0c:	00d0      	lsls	r0, r2, #3
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	eb12 0804 	adds.w	r8, r2, r4
 8003f16:	eb43 0905 	adc.w	r9, r3, r5
 8003f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f04f 0100 	mov.w	r1, #0
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	f04f 0300 	mov.w	r3, #0
 8003f2c:	008b      	lsls	r3, r1, #2
 8003f2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003f32:	0082      	lsls	r2, r0, #2
 8003f34:	4640      	mov	r0, r8
 8003f36:	4649      	mov	r1, r9
 8003f38:	f7fc f94e 	bl	80001d8 <__aeabi_uldivmod>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4b49      	ldr	r3, [pc, #292]	; (8004068 <UART_SetConfig+0x38c>)
 8003f42:	fba3 2302 	umull	r2, r3, r3, r2
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	011e      	lsls	r6, r3, #4
 8003f4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f04f 0100 	mov.w	r1, #0
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	1894      	adds	r4, r2, r2
 8003f58:	60bc      	str	r4, [r7, #8]
 8003f5a:	415b      	adcs	r3, r3
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f62:	1812      	adds	r2, r2, r0
 8003f64:	eb41 0303 	adc.w	r3, r1, r3
 8003f68:	f04f 0400 	mov.w	r4, #0
 8003f6c:	f04f 0500 	mov.w	r5, #0
 8003f70:	00dd      	lsls	r5, r3, #3
 8003f72:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003f76:	00d4      	lsls	r4, r2, #3
 8003f78:	4622      	mov	r2, r4
 8003f7a:	462b      	mov	r3, r5
 8003f7c:	1814      	adds	r4, r2, r0
 8003f7e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003f80:	414b      	adcs	r3, r1
 8003f82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f04f 0100 	mov.w	r1, #0
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	008b      	lsls	r3, r1, #2
 8003f98:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003f9c:	0082      	lsls	r2, r0, #2
 8003f9e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003fa2:	f7fc f919 	bl	80001d8 <__aeabi_uldivmod>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <UART_SetConfig+0x38c>)
 8003fac:	fba3 1302 	umull	r1, r3, r3, r2
 8003fb0:	095b      	lsrs	r3, r3, #5
 8003fb2:	2164      	movs	r1, #100	; 0x64
 8003fb4:	fb01 f303 	mul.w	r3, r1, r3
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	3332      	adds	r3, #50	; 0x32
 8003fbe:	4a2a      	ldr	r2, [pc, #168]	; (8004068 <UART_SetConfig+0x38c>)
 8003fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc4:	095b      	lsrs	r3, r3, #5
 8003fc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fca:	441e      	add	r6, r3
 8003fcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f04f 0100 	mov.w	r1, #0
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	1894      	adds	r4, r2, r2
 8003fda:	603c      	str	r4, [r7, #0]
 8003fdc:	415b      	adcs	r3, r3
 8003fde:	607b      	str	r3, [r7, #4]
 8003fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fe4:	1812      	adds	r2, r2, r0
 8003fe6:	eb41 0303 	adc.w	r3, r1, r3
 8003fea:	f04f 0400 	mov.w	r4, #0
 8003fee:	f04f 0500 	mov.w	r5, #0
 8003ff2:	00dd      	lsls	r5, r3, #3
 8003ff4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003ff8:	00d4      	lsls	r4, r2, #3
 8003ffa:	4622      	mov	r2, r4
 8003ffc:	462b      	mov	r3, r5
 8003ffe:	eb12 0a00 	adds.w	sl, r2, r0
 8004002:	eb43 0b01 	adc.w	fp, r3, r1
 8004006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	4618      	mov	r0, r3
 800400c:	f04f 0100 	mov.w	r1, #0
 8004010:	f04f 0200 	mov.w	r2, #0
 8004014:	f04f 0300 	mov.w	r3, #0
 8004018:	008b      	lsls	r3, r1, #2
 800401a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800401e:	0082      	lsls	r2, r0, #2
 8004020:	4650      	mov	r0, sl
 8004022:	4659      	mov	r1, fp
 8004024:	f7fc f8d8 	bl	80001d8 <__aeabi_uldivmod>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4b0e      	ldr	r3, [pc, #56]	; (8004068 <UART_SetConfig+0x38c>)
 800402e:	fba3 1302 	umull	r1, r3, r3, r2
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	2164      	movs	r1, #100	; 0x64
 8004036:	fb01 f303 	mul.w	r3, r1, r3
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	011b      	lsls	r3, r3, #4
 800403e:	3332      	adds	r3, #50	; 0x32
 8004040:	4a09      	ldr	r2, [pc, #36]	; (8004068 <UART_SetConfig+0x38c>)
 8004042:	fba2 2303 	umull	r2, r3, r2, r3
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	f003 020f 	and.w	r2, r3, #15
 800404c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4432      	add	r2, r6
 8004052:	609a      	str	r2, [r3, #8]
}
 8004054:	bf00      	nop
 8004056:	377c      	adds	r7, #124	; 0x7c
 8004058:	46bd      	mov	sp, r7
 800405a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405e:	bf00      	nop
 8004060:	40011000 	.word	0x40011000
 8004064:	40011400 	.word	0x40011400
 8004068:	51eb851f 	.word	0x51eb851f

0800406c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800406c:	b084      	sub	sp, #16
 800406e:	b580      	push	{r7, lr}
 8004070:	b084      	sub	sp, #16
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
 8004076:	f107 001c 	add.w	r0, r7, #28
 800407a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	2b01      	cmp	r3, #1
 8004082:	d122      	bne.n	80040ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004088:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80040ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d105      	bne.n	80040be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f001 fb1c 	bl	80056fc <USB_CoreReset>
 80040c4:	4603      	mov	r3, r0
 80040c6:	73fb      	strb	r3, [r7, #15]
 80040c8:	e01a      	b.n	8004100 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f001 fb10 	bl	80056fc <USB_CoreReset>
 80040dc:	4603      	mov	r3, r0
 80040de:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80040e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	639a      	str	r2, [r3, #56]	; 0x38
 80040f2:	e005      	b.n	8004100 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	2b01      	cmp	r3, #1
 8004104:	d10b      	bne.n	800411e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f043 0206 	orr.w	r2, r3, #6
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f043 0220 	orr.w	r2, r3, #32
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800411e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800412a:	b004      	add	sp, #16
 800412c:	4770      	bx	lr
	...

08004130 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	4613      	mov	r3, r2
 800413c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	2b02      	cmp	r3, #2
 8004142:	d165      	bne.n	8004210 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	4a41      	ldr	r2, [pc, #260]	; (800424c <USB_SetTurnaroundTime+0x11c>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d906      	bls.n	800415a <USB_SetTurnaroundTime+0x2a>
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4a40      	ldr	r2, [pc, #256]	; (8004250 <USB_SetTurnaroundTime+0x120>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d202      	bcs.n	800415a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004154:	230f      	movs	r3, #15
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	e062      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4a3c      	ldr	r2, [pc, #240]	; (8004250 <USB_SetTurnaroundTime+0x120>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d306      	bcc.n	8004170 <USB_SetTurnaroundTime+0x40>
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	4a3b      	ldr	r2, [pc, #236]	; (8004254 <USB_SetTurnaroundTime+0x124>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d202      	bcs.n	8004170 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800416a:	230e      	movs	r3, #14
 800416c:	617b      	str	r3, [r7, #20]
 800416e:	e057      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4a38      	ldr	r2, [pc, #224]	; (8004254 <USB_SetTurnaroundTime+0x124>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d306      	bcc.n	8004186 <USB_SetTurnaroundTime+0x56>
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4a37      	ldr	r2, [pc, #220]	; (8004258 <USB_SetTurnaroundTime+0x128>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d202      	bcs.n	8004186 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004180:	230d      	movs	r3, #13
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	e04c      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	4a33      	ldr	r2, [pc, #204]	; (8004258 <USB_SetTurnaroundTime+0x128>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d306      	bcc.n	800419c <USB_SetTurnaroundTime+0x6c>
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	4a32      	ldr	r2, [pc, #200]	; (800425c <USB_SetTurnaroundTime+0x12c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d802      	bhi.n	800419c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004196:	230c      	movs	r3, #12
 8004198:	617b      	str	r3, [r7, #20]
 800419a:	e041      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	4a2f      	ldr	r2, [pc, #188]	; (800425c <USB_SetTurnaroundTime+0x12c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d906      	bls.n	80041b2 <USB_SetTurnaroundTime+0x82>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4a2e      	ldr	r2, [pc, #184]	; (8004260 <USB_SetTurnaroundTime+0x130>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d802      	bhi.n	80041b2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80041ac:	230b      	movs	r3, #11
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	e036      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4a2a      	ldr	r2, [pc, #168]	; (8004260 <USB_SetTurnaroundTime+0x130>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d906      	bls.n	80041c8 <USB_SetTurnaroundTime+0x98>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4a29      	ldr	r2, [pc, #164]	; (8004264 <USB_SetTurnaroundTime+0x134>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d802      	bhi.n	80041c8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80041c2:	230a      	movs	r3, #10
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	e02b      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	4a26      	ldr	r2, [pc, #152]	; (8004264 <USB_SetTurnaroundTime+0x134>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d906      	bls.n	80041de <USB_SetTurnaroundTime+0xae>
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	4a25      	ldr	r2, [pc, #148]	; (8004268 <USB_SetTurnaroundTime+0x138>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d202      	bcs.n	80041de <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80041d8:	2309      	movs	r3, #9
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	e020      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	4a21      	ldr	r2, [pc, #132]	; (8004268 <USB_SetTurnaroundTime+0x138>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d306      	bcc.n	80041f4 <USB_SetTurnaroundTime+0xc4>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	4a20      	ldr	r2, [pc, #128]	; (800426c <USB_SetTurnaroundTime+0x13c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d802      	bhi.n	80041f4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80041ee:	2308      	movs	r3, #8
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	e015      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4a1d      	ldr	r2, [pc, #116]	; (800426c <USB_SetTurnaroundTime+0x13c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d906      	bls.n	800420a <USB_SetTurnaroundTime+0xda>
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4a1c      	ldr	r2, [pc, #112]	; (8004270 <USB_SetTurnaroundTime+0x140>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d202      	bcs.n	800420a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004204:	2307      	movs	r3, #7
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e00a      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800420a:	2306      	movs	r3, #6
 800420c:	617b      	str	r3, [r7, #20]
 800420e:	e007      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d102      	bne.n	800421c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004216:	2309      	movs	r3, #9
 8004218:	617b      	str	r3, [r7, #20]
 800421a:	e001      	b.n	8004220 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800421c:	2309      	movs	r3, #9
 800421e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	029b      	lsls	r3, r3, #10
 8004234:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004238:	431a      	orrs	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	371c      	adds	r7, #28
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	00d8acbf 	.word	0x00d8acbf
 8004250:	00e4e1c0 	.word	0x00e4e1c0
 8004254:	00f42400 	.word	0x00f42400
 8004258:	01067380 	.word	0x01067380
 800425c:	011a499f 	.word	0x011a499f
 8004260:	01312cff 	.word	0x01312cff
 8004264:	014ca43f 	.word	0x014ca43f
 8004268:	016e3600 	.word	0x016e3600
 800426c:	01a6ab1f 	.word	0x01a6ab1f
 8004270:	01e84800 	.word	0x01e84800

08004274 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f043 0201 	orr.w	r2, r3, #1
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f023 0201 	bic.w	r2, r3, #1
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	460b      	mov	r3, r1
 80042c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d115      	bne.n	8004306 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80042e6:	2001      	movs	r0, #1
 80042e8:	f7fd fc02 	bl	8001af0 <HAL_Delay>
      ms++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	3301      	adds	r3, #1
 80042f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f001 f972 	bl	80055dc <USB_GetMode>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d01e      	beq.n	800433c <USB_SetCurrentMode+0x84>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b31      	cmp	r3, #49	; 0x31
 8004302:	d9f0      	bls.n	80042e6 <USB_SetCurrentMode+0x2e>
 8004304:	e01a      	b.n	800433c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d115      	bne.n	8004338 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004318:	2001      	movs	r0, #1
 800431a:	f7fd fbe9 	bl	8001af0 <HAL_Delay>
      ms++;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3301      	adds	r3, #1
 8004322:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f001 f959 	bl	80055dc <USB_GetMode>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <USB_SetCurrentMode+0x84>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2b31      	cmp	r3, #49	; 0x31
 8004334:	d9f0      	bls.n	8004318 <USB_SetCurrentMode+0x60>
 8004336:	e001      	b.n	800433c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e005      	b.n	8004348 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2b32      	cmp	r3, #50	; 0x32
 8004340:	d101      	bne.n	8004346 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e000      	b.n	8004348 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004350:	b084      	sub	sp, #16
 8004352:	b580      	push	{r7, lr}
 8004354:	b086      	sub	sp, #24
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
 800435a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800435e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800436a:	2300      	movs	r3, #0
 800436c:	613b      	str	r3, [r7, #16]
 800436e:	e009      	b.n	8004384 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	3340      	adds	r3, #64	; 0x40
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	2200      	movs	r2, #0
 800437c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	3301      	adds	r3, #1
 8004382:	613b      	str	r3, [r7, #16]
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2b0e      	cmp	r3, #14
 8004388:	d9f2      	bls.n	8004370 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800438a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800438c:	2b00      	cmp	r3, #0
 800438e:	d11c      	bne.n	80043ca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800439e:	f043 0302 	orr.w	r3, r3, #2
 80043a2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	639a      	str	r2, [r3, #56]	; 0x38
 80043c8:	e00b      	b.n	80043e2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ce:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80043e8:	461a      	mov	r2, r3
 80043ea:	2300      	movs	r3, #0
 80043ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043f4:	4619      	mov	r1, r3
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043fc:	461a      	mov	r2, r3
 80043fe:	680b      	ldr	r3, [r1, #0]
 8004400:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004404:	2b01      	cmp	r3, #1
 8004406:	d10c      	bne.n	8004422 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800440a:	2b00      	cmp	r3, #0
 800440c:	d104      	bne.n	8004418 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800440e:	2100      	movs	r1, #0
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 f945 	bl	80046a0 <USB_SetDevSpeed>
 8004416:	e008      	b.n	800442a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004418:	2101      	movs	r1, #1
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f940 	bl	80046a0 <USB_SetDevSpeed>
 8004420:	e003      	b.n	800442a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004422:	2103      	movs	r1, #3
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f93b 	bl	80046a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800442a:	2110      	movs	r1, #16
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f8f3 	bl	8004618 <USB_FlushTxFifo>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f90f 	bl	8004660 <USB_FlushRxFifo>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004452:	461a      	mov	r2, r3
 8004454:	2300      	movs	r3, #0
 8004456:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800445e:	461a      	mov	r2, r3
 8004460:	2300      	movs	r3, #0
 8004462:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800446a:	461a      	mov	r2, r3
 800446c:	2300      	movs	r3, #0
 800446e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004470:	2300      	movs	r3, #0
 8004472:	613b      	str	r3, [r7, #16]
 8004474:	e043      	b.n	80044fe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004488:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800448c:	d118      	bne.n	80044c0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10a      	bne.n	80044aa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4413      	add	r3, r2
 800449c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044a0:	461a      	mov	r2, r3
 80044a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	e013      	b.n	80044d2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044b6:	461a      	mov	r2, r3
 80044b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	e008      	b.n	80044d2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044cc:	461a      	mov	r2, r3
 80044ce:	2300      	movs	r3, #0
 80044d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	015a      	lsls	r2, r3, #5
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4413      	add	r3, r2
 80044da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044de:	461a      	mov	r2, r3
 80044e0:	2300      	movs	r3, #0
 80044e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044f0:	461a      	mov	r2, r3
 80044f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80044f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	3301      	adds	r3, #1
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	429a      	cmp	r2, r3
 8004504:	d3b7      	bcc.n	8004476 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	e043      	b.n	8004594 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	015a      	lsls	r2, r3, #5
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800451e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004522:	d118      	bne.n	8004556 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10a      	bne.n	8004540 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	015a      	lsls	r2, r3, #5
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	4413      	add	r3, r2
 8004532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004536:	461a      	mov	r2, r3
 8004538:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	e013      	b.n	8004568 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	015a      	lsls	r2, r3, #5
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4413      	add	r3, r2
 8004548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800454c:	461a      	mov	r2, r3
 800454e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004552:	6013      	str	r3, [r2, #0]
 8004554:	e008      	b.n	8004568 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	4413      	add	r3, r2
 800455e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004562:	461a      	mov	r2, r3
 8004564:	2300      	movs	r3, #0
 8004566:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4413      	add	r3, r2
 8004570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004574:	461a      	mov	r2, r3
 8004576:	2300      	movs	r3, #0
 8004578:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004586:	461a      	mov	r2, r3
 8004588:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800458c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	3301      	adds	r3, #1
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	429a      	cmp	r2, r3
 800459a:	d3b7      	bcc.n	800450c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045ae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80045bc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80045be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d105      	bne.n	80045d0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	f043 0210 	orr.w	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699a      	ldr	r2, [r3, #24]
 80045d4:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <USB_DevInit+0x2c4>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80045dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d005      	beq.n	80045ee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	f043 0208 	orr.w	r2, r3, #8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80045ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d107      	bne.n	8004604 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80045fc:	f043 0304 	orr.w	r3, r3, #4
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004604:	7dfb      	ldrb	r3, [r7, #23]
}
 8004606:	4618      	mov	r0, r3
 8004608:	3718      	adds	r7, #24
 800460a:	46bd      	mov	sp, r7
 800460c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004610:	b004      	add	sp, #16
 8004612:	4770      	bx	lr
 8004614:	803c3800 	.word	0x803c3800

08004618 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	019b      	lsls	r3, r3, #6
 800462a:	f043 0220 	orr.w	r2, r3, #32
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	3301      	adds	r3, #1
 8004636:	60fb      	str	r3, [r7, #12]
 8004638:	4a08      	ldr	r2, [pc, #32]	; (800465c <USB_FlushTxFifo+0x44>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d901      	bls.n	8004642 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e006      	b.n	8004650 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	f003 0320 	and.w	r3, r3, #32
 800464a:	2b20      	cmp	r3, #32
 800464c:	d0f1      	beq.n	8004632 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	00030d40 	.word	0x00030d40

08004660 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2210      	movs	r2, #16
 8004670:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	3301      	adds	r3, #1
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	4a08      	ldr	r2, [pc, #32]	; (800469c <USB_FlushRxFifo+0x3c>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e006      	b.n	8004690 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b10      	cmp	r3, #16
 800468c:	d0f1      	beq.n	8004672 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	00030d40 	.word	0x00030d40

080046a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	460b      	mov	r3, r1
 80046aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	78fb      	ldrb	r3, [r7, #3]
 80046ba:	68f9      	ldr	r1, [r7, #12]
 80046bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046c0:	4313      	orrs	r3, r2
 80046c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3714      	adds	r7, #20
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b087      	sub	sp, #28
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 0306 	and.w	r3, r3, #6
 80046ea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d102      	bne.n	80046f8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80046f2:	2300      	movs	r3, #0
 80046f4:	75fb      	strb	r3, [r7, #23]
 80046f6:	e00a      	b.n	800470e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d002      	beq.n	8004704 <USB_GetDevSpeed+0x32>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b06      	cmp	r3, #6
 8004702:	d102      	bne.n	800470a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004704:	2302      	movs	r3, #2
 8004706:	75fb      	strb	r3, [r7, #23]
 8004708:	e001      	b.n	800470e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800470a:	230f      	movs	r3, #15
 800470c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800470e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004710:	4618      	mov	r0, r3
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	785b      	ldrb	r3, [r3, #1]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d13a      	bne.n	80047ae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800473e:	69da      	ldr	r2, [r3, #28]
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	f003 030f 	and.w	r3, r3, #15
 8004748:	2101      	movs	r1, #1
 800474a:	fa01 f303 	lsl.w	r3, r1, r3
 800474e:	b29b      	uxth	r3, r3
 8004750:	68f9      	ldr	r1, [r7, #12]
 8004752:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004756:	4313      	orrs	r3, r2
 8004758:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	015a      	lsls	r2, r3, #5
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4413      	add	r3, r2
 8004762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d155      	bne.n	800481c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	015a      	lsls	r2, r3, #5
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4413      	add	r3, r2
 8004778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	78db      	ldrb	r3, [r3, #3]
 800478a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800478c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	059b      	lsls	r3, r3, #22
 8004792:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004794:	4313      	orrs	r3, r2
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	0151      	lsls	r1, r2, #5
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	440a      	add	r2, r1
 800479e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047aa:	6013      	str	r3, [r2, #0]
 80047ac:	e036      	b.n	800481c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	2101      	movs	r1, #1
 80047c0:	fa01 f303 	lsl.w	r3, r1, r3
 80047c4:	041b      	lsls	r3, r3, #16
 80047c6:	68f9      	ldr	r1, [r7, #12]
 80047c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047cc:	4313      	orrs	r3, r2
 80047ce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	015a      	lsls	r2, r3, #5
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	4413      	add	r3, r2
 80047d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d11a      	bne.n	800481c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	015a      	lsls	r2, r3, #5
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	4413      	add	r3, r2
 80047ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	78db      	ldrb	r3, [r3, #3]
 8004800:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004802:	430b      	orrs	r3, r1
 8004804:	4313      	orrs	r3, r2
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	0151      	lsls	r1, r2, #5
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	440a      	add	r2, r1
 800480e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004816:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800481a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
	...

0800482c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	785b      	ldrb	r3, [r3, #1]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d161      	bne.n	800490c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	015a      	lsls	r2, r3, #5
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4413      	add	r3, r2
 8004850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800485a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800485e:	d11f      	bne.n	80048a0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	015a      	lsls	r2, r3, #5
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4413      	add	r3, r2
 8004868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	0151      	lsls	r1, r2, #5
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	440a      	add	r2, r1
 8004876:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800487a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800487e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	015a      	lsls	r2, r3, #5
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4413      	add	r3, r2
 8004888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	0151      	lsls	r1, r2, #5
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	440a      	add	r2, r1
 8004896:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800489a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800489e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	f003 030f 	and.w	r3, r3, #15
 80048b0:	2101      	movs	r1, #1
 80048b2:	fa01 f303 	lsl.w	r3, r1, r3
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	43db      	mvns	r3, r3
 80048ba:	68f9      	ldr	r1, [r7, #12]
 80048bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048c0:	4013      	ands	r3, r2
 80048c2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048ca:	69da      	ldr	r2, [r3, #28]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	f003 030f 	and.w	r3, r3, #15
 80048d4:	2101      	movs	r1, #1
 80048d6:	fa01 f303 	lsl.w	r3, r1, r3
 80048da:	b29b      	uxth	r3, r3
 80048dc:	43db      	mvns	r3, r3
 80048de:	68f9      	ldr	r1, [r7, #12]
 80048e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048e4:	4013      	ands	r3, r2
 80048e6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	0159      	lsls	r1, r3, #5
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	440b      	add	r3, r1
 80048fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004902:	4619      	mov	r1, r3
 8004904:	4b35      	ldr	r3, [pc, #212]	; (80049dc <USB_DeactivateEndpoint+0x1b0>)
 8004906:	4013      	ands	r3, r2
 8004908:	600b      	str	r3, [r1, #0]
 800490a:	e060      	b.n	80049ce <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	015a      	lsls	r2, r3, #5
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4413      	add	r3, r2
 8004914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800491e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004922:	d11f      	bne.n	8004964 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	015a      	lsls	r2, r3, #5
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	0151      	lsls	r1, r2, #5
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	440a      	add	r2, r1
 800493a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800493e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004942:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	0151      	lsls	r1, r2, #5
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	440a      	add	r2, r1
 800495a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800495e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004962:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800496a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	f003 030f 	and.w	r3, r3, #15
 8004974:	2101      	movs	r1, #1
 8004976:	fa01 f303 	lsl.w	r3, r1, r3
 800497a:	041b      	lsls	r3, r3, #16
 800497c:	43db      	mvns	r3, r3
 800497e:	68f9      	ldr	r1, [r7, #12]
 8004980:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004984:	4013      	ands	r3, r2
 8004986:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	f003 030f 	and.w	r3, r3, #15
 8004998:	2101      	movs	r1, #1
 800499a:	fa01 f303 	lsl.w	r3, r1, r3
 800499e:	041b      	lsls	r3, r3, #16
 80049a0:	43db      	mvns	r3, r3
 80049a2:	68f9      	ldr	r1, [r7, #12]
 80049a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049a8:	4013      	ands	r3, r2
 80049aa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	0159      	lsls	r1, r3, #5
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	440b      	add	r3, r1
 80049c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c6:	4619      	mov	r1, r3
 80049c8:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <USB_DeactivateEndpoint+0x1b4>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	ec337800 	.word	0xec337800
 80049e0:	eff37800 	.word	0xeff37800

080049e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b08a      	sub	sp, #40	; 0x28
 80049e8:	af02      	add	r7, sp, #8
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	4613      	mov	r3, r2
 80049f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	785b      	ldrb	r3, [r3, #1]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	f040 815c 	bne.w	8004cbe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d132      	bne.n	8004a74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	015a      	lsls	r2, r3, #5
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	4413      	add	r3, r2
 8004a16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	0151      	lsls	r1, r2, #5
 8004a20:	69fa      	ldr	r2, [r7, #28]
 8004a22:	440a      	add	r2, r1
 8004a24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	015a      	lsls	r2, r3, #5
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	4413      	add	r3, r2
 8004a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	0151      	lsls	r1, r2, #5
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	440a      	add	r2, r1
 8004a48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004a50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	015a      	lsls	r2, r3, #5
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	4413      	add	r3, r2
 8004a5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	0151      	lsls	r1, r2, #5
 8004a64:	69fa      	ldr	r2, [r7, #28]
 8004a66:	440a      	add	r2, r1
 8004a68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a6c:	0cdb      	lsrs	r3, r3, #19
 8004a6e:	04db      	lsls	r3, r3, #19
 8004a70:	6113      	str	r3, [r2, #16]
 8004a72:	e074      	b.n	8004b5e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	015a      	lsls	r2, r3, #5
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	69ba      	ldr	r2, [r7, #24]
 8004a84:	0151      	lsls	r1, r2, #5
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	440a      	add	r2, r1
 8004a8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a8e:	0cdb      	lsrs	r3, r3, #19
 8004a90:	04db      	lsls	r3, r3, #19
 8004a92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	0151      	lsls	r1, r2, #5
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	440a      	add	r2, r1
 8004aaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004aae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ab2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ab6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	6959      	ldr	r1, [r3, #20]
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	440b      	add	r3, r1
 8004ad0:	1e59      	subs	r1, r3, #1
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ada:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004adc:	4b9d      	ldr	r3, [pc, #628]	; (8004d54 <USB_EPStartXfer+0x370>)
 8004ade:	400b      	ands	r3, r1
 8004ae0:	69b9      	ldr	r1, [r7, #24]
 8004ae2:	0148      	lsls	r0, r1, #5
 8004ae4:	69f9      	ldr	r1, [r7, #28]
 8004ae6:	4401      	add	r1, r0
 8004ae8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004aec:	4313      	orrs	r3, r2
 8004aee:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	015a      	lsls	r2, r3, #5
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	4413      	add	r3, r2
 8004af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004afc:	691a      	ldr	r2, [r3, #16]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b06:	69b9      	ldr	r1, [r7, #24]
 8004b08:	0148      	lsls	r0, r1, #5
 8004b0a:	69f9      	ldr	r1, [r7, #28]
 8004b0c:	4401      	add	r1, r0
 8004b0e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004b12:	4313      	orrs	r3, r2
 8004b14:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	78db      	ldrb	r3, [r3, #3]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d11f      	bne.n	8004b5e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	0151      	lsls	r1, r2, #5
 8004b30:	69fa      	ldr	r2, [r7, #28]
 8004b32:	440a      	add	r2, r1
 8004b34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b38:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004b3c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	0151      	lsls	r1, r2, #5
 8004b50:	69fa      	ldr	r2, [r7, #28]
 8004b52:	440a      	add	r2, r1
 8004b54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b5c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d14b      	bne.n	8004bfc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d009      	beq.n	8004b80 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b78:	461a      	mov	r2, r3
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	78db      	ldrb	r3, [r3, #3]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d128      	bne.n	8004bda <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d110      	bne.n	8004bba <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	015a      	lsls	r2, r3, #5
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	0151      	lsls	r1, r2, #5
 8004baa:	69fa      	ldr	r2, [r7, #28]
 8004bac:	440a      	add	r2, r1
 8004bae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bb2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bb6:	6013      	str	r3, [r2, #0]
 8004bb8:	e00f      	b.n	8004bda <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	0151      	lsls	r1, r2, #5
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	440a      	add	r2, r1
 8004bd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	015a      	lsls	r2, r3, #5
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	4413      	add	r3, r2
 8004be2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	0151      	lsls	r1, r2, #5
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	440a      	add	r2, r1
 8004bf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bf4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	e12f      	b.n	8004e5c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	0151      	lsls	r1, r2, #5
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	440a      	add	r2, r1
 8004c12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c16:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c1a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	78db      	ldrb	r3, [r3, #3]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d015      	beq.n	8004c50 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 8117 	beq.w	8004e5c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	2101      	movs	r1, #1
 8004c40:	fa01 f303 	lsl.w	r3, r1, r3
 8004c44:	69f9      	ldr	r1, [r7, #28]
 8004c46:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	634b      	str	r3, [r1, #52]	; 0x34
 8004c4e:	e105      	b.n	8004e5c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d110      	bne.n	8004c82 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	015a      	lsls	r2, r3, #5
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	4413      	add	r3, r2
 8004c68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	0151      	lsls	r1, r2, #5
 8004c72:	69fa      	ldr	r2, [r7, #28]
 8004c74:	440a      	add	r2, r1
 8004c76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	e00f      	b.n	8004ca2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	015a      	lsls	r2, r3, #5
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	4413      	add	r3, r2
 8004c8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	0151      	lsls	r1, r2, #5
 8004c94:	69fa      	ldr	r2, [r7, #28]
 8004c96:	440a      	add	r2, r1
 8004c98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	68d9      	ldr	r1, [r3, #12]
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	781a      	ldrb	r2, [r3, #0]
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	b298      	uxth	r0, r3
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 fa2b 	bl	8005112 <USB_WritePacket>
 8004cbc:	e0ce      	b.n	8004e5c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	0151      	lsls	r1, r2, #5
 8004cd0:	69fa      	ldr	r2, [r7, #28]
 8004cd2:	440a      	add	r2, r1
 8004cd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cd8:	0cdb      	lsrs	r3, r3, #19
 8004cda:	04db      	lsls	r3, r3, #19
 8004cdc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	015a      	lsls	r2, r3, #5
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	0151      	lsls	r1, r2, #5
 8004cf0:	69fa      	ldr	r2, [r7, #28]
 8004cf2:	440a      	add	r2, r1
 8004cf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cf8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004cfc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d00:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d126      	bne.n	8004d58 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	015a      	lsls	r2, r3, #5
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	4413      	add	r3, r2
 8004d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d20:	69b9      	ldr	r1, [r7, #24]
 8004d22:	0148      	lsls	r0, r1, #5
 8004d24:	69f9      	ldr	r1, [r7, #28]
 8004d26:	4401      	add	r1, r0
 8004d28:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	0151      	lsls	r1, r2, #5
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	440a      	add	r2, r1
 8004d46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d4e:	6113      	str	r3, [r2, #16]
 8004d50:	e036      	b.n	8004dc0 <USB_EPStartXfer+0x3dc>
 8004d52:	bf00      	nop
 8004d54:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	695a      	ldr	r2, [r3, #20]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	4413      	add	r3, r2
 8004d62:	1e5a      	subs	r2, r3, #1
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	8afb      	ldrh	r3, [r7, #22]
 8004d7e:	04d9      	lsls	r1, r3, #19
 8004d80:	4b39      	ldr	r3, [pc, #228]	; (8004e68 <USB_EPStartXfer+0x484>)
 8004d82:	400b      	ands	r3, r1
 8004d84:	69b9      	ldr	r1, [r7, #24]
 8004d86:	0148      	lsls	r0, r1, #5
 8004d88:	69f9      	ldr	r1, [r7, #28]
 8004d8a:	4401      	add	r1, r0
 8004d8c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d90:	4313      	orrs	r3, r2
 8004d92:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da0:	691a      	ldr	r2, [r3, #16]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	8af9      	ldrh	r1, [r7, #22]
 8004da8:	fb01 f303 	mul.w	r3, r1, r3
 8004dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db0:	69b9      	ldr	r1, [r7, #24]
 8004db2:	0148      	lsls	r0, r1, #5
 8004db4:	69f9      	ldr	r1, [r7, #28]
 8004db6:	4401      	add	r1, r0
 8004db8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d10d      	bne.n	8004de2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d009      	beq.n	8004de2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	68d9      	ldr	r1, [r3, #12]
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	015a      	lsls	r2, r3, #5
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dde:	460a      	mov	r2, r1
 8004de0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	78db      	ldrb	r3, [r3, #3]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d128      	bne.n	8004e3c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d110      	bne.n	8004e1c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	015a      	lsls	r2, r3, #5
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	4413      	add	r3, r2
 8004e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	0151      	lsls	r1, r2, #5
 8004e0c:	69fa      	ldr	r2, [r7, #28]
 8004e0e:	440a      	add	r2, r1
 8004e10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e14:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	e00f      	b.n	8004e3c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	0151      	lsls	r1, r2, #5
 8004e2e:	69fa      	ldr	r2, [r7, #28]
 8004e30:	440a      	add	r2, r1
 8004e32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e3a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	015a      	lsls	r2, r3, #5
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	4413      	add	r3, r2
 8004e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	0151      	lsls	r1, r2, #5
 8004e4e:	69fa      	ldr	r2, [r7, #28]
 8004e50:	440a      	add	r2, r1
 8004e52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e5a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3720      	adds	r7, #32
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	1ff80000 	.word	0x1ff80000

08004e6c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	4613      	mov	r3, r2
 8004e78:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	785b      	ldrb	r3, [r3, #1]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	f040 80cd 	bne.w	8005028 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d132      	bne.n	8004efc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	0151      	lsls	r1, r2, #5
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	440a      	add	r2, r1
 8004eac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eb0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004eb4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004eb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	0151      	lsls	r1, r2, #5
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	440a      	add	r2, r1
 8004ed0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ed4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ed8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	015a      	lsls	r2, r3, #5
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	0151      	lsls	r1, r2, #5
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	440a      	add	r2, r1
 8004ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ef4:	0cdb      	lsrs	r3, r3, #19
 8004ef6:	04db      	lsls	r3, r3, #19
 8004ef8:	6113      	str	r3, [r2, #16]
 8004efa:	e04e      	b.n	8004f9a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	015a      	lsls	r2, r3, #5
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	0151      	lsls	r1, r2, #5
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	440a      	add	r2, r1
 8004f12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f16:	0cdb      	lsrs	r3, r3, #19
 8004f18:	04db      	lsls	r3, r3, #19
 8004f1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	0151      	lsls	r1, r2, #5
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	440a      	add	r2, r1
 8004f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f36:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f3a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f3e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	695a      	ldr	r2, [r3, #20]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d903      	bls.n	8004f54 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	015a      	lsls	r2, r3, #5
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	0151      	lsls	r1, r2, #5
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	440a      	add	r2, r1
 8004f6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f72:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f8a:	6939      	ldr	r1, [r7, #16]
 8004f8c:	0148      	lsls	r0, r1, #5
 8004f8e:	6979      	ldr	r1, [r7, #20]
 8004f90:	4401      	add	r1, r0
 8004f92:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004f96:	4313      	orrs	r3, r2
 8004f98:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004f9a:	79fb      	ldrb	r3, [r7, #7]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d11e      	bne.n	8004fde <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d009      	beq.n	8004fbc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	015a      	lsls	r2, r3, #5
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	0151      	lsls	r1, r2, #5
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	440a      	add	r2, r1
 8004fd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fd6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	e092      	b.n	8005104 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	015a      	lsls	r2, r3, #5
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	0151      	lsls	r1, r2, #5
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	440a      	add	r2, r1
 8004ff4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ff8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004ffc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d07e      	beq.n	8005104 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800500c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	f003 030f 	and.w	r3, r3, #15
 8005016:	2101      	movs	r1, #1
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	6979      	ldr	r1, [r7, #20]
 800501e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005022:	4313      	orrs	r3, r2
 8005024:	634b      	str	r3, [r1, #52]	; 0x34
 8005026:	e06d      	b.n	8005104 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	015a      	lsls	r2, r3, #5
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	4413      	add	r3, r2
 8005030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	0151      	lsls	r1, r2, #5
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	440a      	add	r2, r1
 800503e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005042:	0cdb      	lsrs	r3, r3, #19
 8005044:	04db      	lsls	r3, r3, #19
 8005046:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	015a      	lsls	r2, r3, #5
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	4413      	add	r3, r2
 8005050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	0151      	lsls	r1, r2, #5
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	440a      	add	r2, r1
 800505e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005062:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005066:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800506a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	4413      	add	r3, r2
 8005084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	0151      	lsls	r1, r2, #5
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	440a      	add	r2, r1
 8005092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005096:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800509a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050b2:	6939      	ldr	r1, [r7, #16]
 80050b4:	0148      	lsls	r0, r1, #5
 80050b6:	6979      	ldr	r1, [r7, #20]
 80050b8:	4401      	add	r1, r0
 80050ba:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050be:	4313      	orrs	r3, r2
 80050c0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80050c2:	79fb      	ldrb	r3, [r7, #7]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d10d      	bne.n	80050e4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	68d9      	ldr	r1, [r3, #12]
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e0:	460a      	mov	r2, r1
 80050e2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	0151      	lsls	r1, r2, #5
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	440a      	add	r2, r1
 80050fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005102:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	371c      	adds	r7, #28
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005112:	b480      	push	{r7}
 8005114:	b089      	sub	sp, #36	; 0x24
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	4611      	mov	r1, r2
 800511e:	461a      	mov	r2, r3
 8005120:	460b      	mov	r3, r1
 8005122:	71fb      	strb	r3, [r7, #7]
 8005124:	4613      	mov	r3, r2
 8005126:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005130:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005134:	2b00      	cmp	r3, #0
 8005136:	d123      	bne.n	8005180 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005138:	88bb      	ldrh	r3, [r7, #4]
 800513a:	3303      	adds	r3, #3
 800513c:	089b      	lsrs	r3, r3, #2
 800513e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005140:	2300      	movs	r3, #0
 8005142:	61bb      	str	r3, [r7, #24]
 8005144:	e018      	b.n	8005178 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005146:	79fb      	ldrb	r3, [r7, #7]
 8005148:	031a      	lsls	r2, r3, #12
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	4413      	add	r3, r2
 800514e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005152:	461a      	mov	r2, r3
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6013      	str	r3, [r2, #0]
      pSrc++;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	3301      	adds	r3, #1
 800515e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	3301      	adds	r3, #1
 8005164:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	3301      	adds	r3, #1
 800516a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	3301      	adds	r3, #1
 8005170:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	3301      	adds	r3, #1
 8005176:	61bb      	str	r3, [r7, #24]
 8005178:	69ba      	ldr	r2, [r7, #24]
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	429a      	cmp	r2, r3
 800517e:	d3e2      	bcc.n	8005146 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3724      	adds	r7, #36	; 0x24
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800518e:	b480      	push	{r7}
 8005190:	b08b      	sub	sp, #44	; 0x2c
 8005192:	af00      	add	r7, sp, #0
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	4613      	mov	r3, r2
 800519a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80051a4:	88fb      	ldrh	r3, [r7, #6]
 80051a6:	089b      	lsrs	r3, r3, #2
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80051ac:	88fb      	ldrh	r3, [r7, #6]
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80051b4:	2300      	movs	r3, #0
 80051b6:	623b      	str	r3, [r7, #32]
 80051b8:	e014      	b.n	80051e4 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	601a      	str	r2, [r3, #0]
    pDest++;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c8:	3301      	adds	r3, #1
 80051ca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	3301      	adds	r3, #1
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d4:	3301      	adds	r3, #1
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051da:	3301      	adds	r3, #1
 80051dc:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	3301      	adds	r3, #1
 80051e2:	623b      	str	r3, [r7, #32]
 80051e4:	6a3a      	ldr	r2, [r7, #32]
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d3e6      	bcc.n	80051ba <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80051ec:	8bfb      	ldrh	r3, [r7, #30]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d01e      	beq.n	8005230 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80051f2:	2300      	movs	r3, #0
 80051f4:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051fc:	461a      	mov	r2, r3
 80051fe:	f107 0310 	add.w	r3, r7, #16
 8005202:	6812      	ldr	r2, [r2, #0]
 8005204:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005206:	693a      	ldr	r2, [r7, #16]
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	b2db      	uxtb	r3, r3
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	fa22 f303 	lsr.w	r3, r2, r3
 8005212:	b2da      	uxtb	r2, r3
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005216:	701a      	strb	r2, [r3, #0]
      i++;
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	3301      	adds	r3, #1
 800521c:	623b      	str	r3, [r7, #32]
      pDest++;
 800521e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005220:	3301      	adds	r3, #1
 8005222:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005224:	8bfb      	ldrh	r3, [r7, #30]
 8005226:	3b01      	subs	r3, #1
 8005228:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800522a:	8bfb      	ldrh	r3, [r7, #30]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1ea      	bne.n	8005206 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005232:	4618      	mov	r0, r3
 8005234:	372c      	adds	r7, #44	; 0x2c
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800523e:	b480      	push	{r7}
 8005240:	b085      	sub	sp, #20
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
 8005246:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	785b      	ldrb	r3, [r3, #1]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d12c      	bne.n	80052b4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	db12      	blt.n	8005292 <USB_EPSetStall+0x54>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00f      	beq.n	8005292 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	015a      	lsls	r2, r3, #5
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4413      	add	r3, r2
 800527a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	0151      	lsls	r1, r2, #5
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	440a      	add	r2, r1
 8005288:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800528c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005290:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	015a      	lsls	r2, r3, #5
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4413      	add	r3, r2
 800529a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	0151      	lsls	r1, r2, #5
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	440a      	add	r2, r1
 80052a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	e02b      	b.n	800530c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	015a      	lsls	r2, r3, #5
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4413      	add	r3, r2
 80052bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	db12      	blt.n	80052ec <USB_EPSetStall+0xae>
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00f      	beq.n	80052ec <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	0151      	lsls	r1, r2, #5
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	440a      	add	r2, r1
 80052e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052ea:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	015a      	lsls	r2, r3, #5
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	0151      	lsls	r1, r2, #5
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	440a      	add	r2, r1
 8005302:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005306:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800530a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800531a:	b480      	push	{r7}
 800531c:	b085      	sub	sp, #20
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
 8005322:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	785b      	ldrb	r3, [r3, #1]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d128      	bne.n	8005388 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	015a      	lsls	r2, r3, #5
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	4413      	add	r3, r2
 800533e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68ba      	ldr	r2, [r7, #8]
 8005346:	0151      	lsls	r1, r2, #5
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	440a      	add	r2, r1
 800534c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005350:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005354:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	78db      	ldrb	r3, [r3, #3]
 800535a:	2b03      	cmp	r3, #3
 800535c:	d003      	beq.n	8005366 <USB_EPClearStall+0x4c>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	78db      	ldrb	r3, [r3, #3]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d138      	bne.n	80053d8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	015a      	lsls	r2, r3, #5
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	4413      	add	r3, r2
 800536e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	0151      	lsls	r1, r2, #5
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	440a      	add	r2, r1
 800537c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	e027      	b.n	80053d8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4413      	add	r3, r2
 8005390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	0151      	lsls	r1, r2, #5
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	440a      	add	r2, r1
 800539e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053a6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	78db      	ldrb	r3, [r3, #3]
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d003      	beq.n	80053b8 <USB_EPClearStall+0x9e>
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	78db      	ldrb	r3, [r3, #3]
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d10f      	bne.n	80053d8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	015a      	lsls	r2, r3, #5
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4413      	add	r3, r2
 80053c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	0151      	lsls	r1, r2, #5
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	440a      	add	r2, r1
 80053ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053d6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b085      	sub	sp, #20
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
 80053ee:	460b      	mov	r3, r1
 80053f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005404:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005408:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	78fb      	ldrb	r3, [r7, #3]
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800541a:	68f9      	ldr	r1, [r7, #12]
 800541c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005420:	4313      	orrs	r3, r2
 8005422:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800544c:	f023 0303 	bic.w	r3, r3, #3
 8005450:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005460:	f023 0302 	bic.w	r3, r3, #2
 8005464:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800548e:	f023 0303 	bic.w	r3, r3, #3
 8005492:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054a2:	f043 0302 	orr.w	r3, r3, #2
 80054a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3714      	adds	r7, #20
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b085      	sub	sp, #20
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4013      	ands	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80054ce:	68fb      	ldr	r3, [r7, #12]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054f8:	69db      	ldr	r3, [r3, #28]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	4013      	ands	r3, r2
 80054fe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	0c1b      	lsrs	r3, r3, #16
}
 8005504:	4618      	mov	r0, r3
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	4013      	ands	r3, r2
 8005532:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	b29b      	uxth	r3, r3
}
 8005538:	4618      	mov	r0, r3
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	460b      	mov	r3, r1
 800554e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005554:	78fb      	ldrb	r3, [r7, #3]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	4013      	ands	r3, r2
 8005570:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005572:	68bb      	ldr	r3, [r7, #8]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005580:	b480      	push	{r7}
 8005582:	b087      	sub	sp, #28
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	460b      	mov	r3, r1
 800558a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80055a4:	78fb      	ldrb	r3, [r7, #3]
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	fa22 f303 	lsr.w	r3, r2, r3
 80055b0:	01db      	lsls	r3, r3, #7
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80055ba:	78fb      	ldrb	r3, [r7, #3]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	4013      	ands	r3, r2
 80055cc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80055ce:	68bb      	ldr	r3, [r7, #8]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	f003 0301 	and.w	r3, r3, #1
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005612:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005616:	f023 0307 	bic.w	r3, r3, #7
 800561a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800562a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800562e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	460b      	mov	r3, r1
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	333c      	adds	r3, #60	; 0x3c
 8005656:	3304      	adds	r3, #4
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	4a26      	ldr	r2, [pc, #152]	; (80056f8 <USB_EP0_OutStart+0xb8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d90a      	bls.n	800567a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005670:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005674:	d101      	bne.n	800567a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	e037      	b.n	80056ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005680:	461a      	mov	r2, r3
 8005682:	2300      	movs	r3, #0
 8005684:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005694:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005698:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056a8:	f043 0318 	orr.w	r3, r3, #24
 80056ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056bc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80056c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80056c2:	7afb      	ldrb	r3, [r7, #11]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d10f      	bne.n	80056e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056ce:	461a      	mov	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056e2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80056e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	371c      	adds	r7, #28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	4f54300a 	.word	0x4f54300a

080056fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	3301      	adds	r3, #1
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	4a13      	ldr	r2, [pc, #76]	; (800575c <USB_CoreReset+0x60>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d901      	bls.n	8005718 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e01a      	b.n	800574e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	daf3      	bge.n	8005708 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	f043 0201 	orr.w	r2, r3, #1
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	3301      	adds	r3, #1
 8005734:	60fb      	str	r3, [r7, #12]
 8005736:	4a09      	ldr	r2, [pc, #36]	; (800575c <USB_CoreReset+0x60>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d901      	bls.n	8005740 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e006      	b.n	800574e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b01      	cmp	r3, #1
 800574a:	d0f1      	beq.n	8005730 <USB_CoreReset+0x34>

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	00030d40 	.word	0x00030d40

08005760 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	460b      	mov	r3, r1
 800576a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800576c:	2010      	movs	r0, #16
 800576e:	f001 fedb 	bl	8007528 <USBD_static_malloc>
 8005772:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d105      	bne.n	8005786 <USBD_HID_Init+0x26>
  {
    pdev->pClassData = NULL;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005782:	2302      	movs	r3, #2
 8005784:	e01b      	b.n	80057be <USBD_HID_Init+0x5e>
  }

  pdev->pClassData = (void *)hhid;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	7c1b      	ldrb	r3, [r3, #16]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d103      	bne.n	800579e <USBD_HID_Init+0x3e>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2207      	movs	r2, #7
 800579a:	875a      	strh	r2, [r3, #58]	; 0x3a
 800579c:	e002      	b.n	80057a4 <USBD_HID_Init+0x44>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	220a      	movs	r2, #10
 80057a2:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 80057a4:	2304      	movs	r3, #4
 80057a6:	2203      	movs	r2, #3
 80057a8:	2181      	movs	r1, #129	; 0x81
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f001 fdab 	bl	8007306 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
 80057ce:	460b      	mov	r3, r1
 80057d0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 80057d2:	2181      	movs	r1, #129	; 0x81
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f001 fdbc 	bl	8007352 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Free allocated memory */
  if (pdev->pClassData != NULL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d009      	beq.n	8005804 <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057f6:	4618      	mov	r0, r3
 80057f8:	f001 fea4 	bl	8007544 <USBD_static_free>
    pdev->pClassData = NULL;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3708      	adds	r7, #8
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
	...

08005810 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005820:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <USBD_HID_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005830:	2303      	movs	r3, #3
 8005832:	e0e8      	b.n	8005a06 <USBD_HID_Setup+0x1f6>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800583c:	2b00      	cmp	r3, #0
 800583e:	d046      	beq.n	80058ce <USBD_HID_Setup+0xbe>
 8005840:	2b20      	cmp	r3, #32
 8005842:	f040 80d8 	bne.w	80059f6 <USBD_HID_Setup+0x1e6>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	785b      	ldrb	r3, [r3, #1]
 800584a:	3b02      	subs	r3, #2
 800584c:	2b09      	cmp	r3, #9
 800584e:	d836      	bhi.n	80058be <USBD_HID_Setup+0xae>
 8005850:	a201      	add	r2, pc, #4	; (adr r2, 8005858 <USBD_HID_Setup+0x48>)
 8005852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005856:	bf00      	nop
 8005858:	080058af 	.word	0x080058af
 800585c:	0800588f 	.word	0x0800588f
 8005860:	080058bf 	.word	0x080058bf
 8005864:	080058bf 	.word	0x080058bf
 8005868:	080058bf 	.word	0x080058bf
 800586c:	080058bf 	.word	0x080058bf
 8005870:	080058bf 	.word	0x080058bf
 8005874:	080058bf 	.word	0x080058bf
 8005878:	0800589d 	.word	0x0800589d
 800587c:	08005881 	.word	0x08005881
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	885b      	ldrh	r3, [r3, #2]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	601a      	str	r2, [r3, #0]
          break;
 800588c:	e01e      	b.n	80058cc <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2201      	movs	r2, #1
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f001 f9fa 	bl	8006c8e <USBD_CtlSendData>
          break;
 800589a:	e017      	b.n	80058cc <USBD_HID_Setup+0xbc>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	885b      	ldrh	r3, [r3, #2]
 80058a0:	0a1b      	lsrs	r3, r3, #8
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	461a      	mov	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	605a      	str	r2, [r3, #4]
          break;
 80058ac:	e00e      	b.n	80058cc <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3304      	adds	r3, #4
 80058b2:	2201      	movs	r2, #1
 80058b4:	4619      	mov	r1, r3
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f001 f9e9 	bl	8006c8e <USBD_CtlSendData>
          break;
 80058bc:	e006      	b.n	80058cc <USBD_HID_Setup+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80058be:	6839      	ldr	r1, [r7, #0]
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f001 f973 	bl	8006bac <USBD_CtlError>
          ret = USBD_FAIL;
 80058c6:	2303      	movs	r3, #3
 80058c8:	75fb      	strb	r3, [r7, #23]
          break;
 80058ca:	bf00      	nop
      }
      break;
 80058cc:	e09a      	b.n	8005a04 <USBD_HID_Setup+0x1f4>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	785b      	ldrb	r3, [r3, #1]
 80058d2:	2b0b      	cmp	r3, #11
 80058d4:	f200 8086 	bhi.w	80059e4 <USBD_HID_Setup+0x1d4>
 80058d8:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <USBD_HID_Setup+0xd0>)
 80058da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058de:	bf00      	nop
 80058e0:	08005911 	.word	0x08005911
 80058e4:	080059f3 	.word	0x080059f3
 80058e8:	080059e5 	.word	0x080059e5
 80058ec:	080059e5 	.word	0x080059e5
 80058f0:	080059e5 	.word	0x080059e5
 80058f4:	080059e5 	.word	0x080059e5
 80058f8:	0800593b 	.word	0x0800593b
 80058fc:	080059e5 	.word	0x080059e5
 8005900:	080059e5 	.word	0x080059e5
 8005904:	080059e5 	.word	0x080059e5
 8005908:	08005993 	.word	0x08005993
 800590c:	080059bd 	.word	0x080059bd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b03      	cmp	r3, #3
 800591a:	d107      	bne.n	800592c <USBD_HID_Setup+0x11c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800591c:	f107 030a 	add.w	r3, r7, #10
 8005920:	2202      	movs	r2, #2
 8005922:	4619      	mov	r1, r3
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f001 f9b2 	bl	8006c8e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800592a:	e063      	b.n	80059f4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 800592c:	6839      	ldr	r1, [r7, #0]
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f001 f93c 	bl	8006bac <USBD_CtlError>
            ret = USBD_FAIL;
 8005934:	2303      	movs	r3, #3
 8005936:	75fb      	strb	r3, [r7, #23]
          break;
 8005938:	e05c      	b.n	80059f4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	885b      	ldrh	r3, [r3, #2]
 800593e:	0a1b      	lsrs	r3, r3, #8
 8005940:	b29b      	uxth	r3, r3
 8005942:	2b22      	cmp	r3, #34	; 0x22
 8005944:	d108      	bne.n	8005958 <USBD_HID_Setup+0x148>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	88db      	ldrh	r3, [r3, #6]
 800594a:	2b4a      	cmp	r3, #74	; 0x4a
 800594c:	bf28      	it	cs
 800594e:	234a      	movcs	r3, #74	; 0x4a
 8005950:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8005952:	4b2f      	ldr	r3, [pc, #188]	; (8005a10 <USBD_HID_Setup+0x200>)
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	e015      	b.n	8005984 <USBD_HID_Setup+0x174>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	885b      	ldrh	r3, [r3, #2]
 800595c:	0a1b      	lsrs	r3, r3, #8
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b21      	cmp	r3, #33	; 0x21
 8005962:	d108      	bne.n	8005976 <USBD_HID_Setup+0x166>
          {
            pbuf = USBD_HID_Desc;
 8005964:	4b2b      	ldr	r3, [pc, #172]	; (8005a14 <USBD_HID_Setup+0x204>)
 8005966:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	88db      	ldrh	r3, [r3, #6]
 800596c:	2b09      	cmp	r3, #9
 800596e:	bf28      	it	cs
 8005970:	2309      	movcs	r3, #9
 8005972:	82bb      	strh	r3, [r7, #20]
 8005974:	e006      	b.n	8005984 <USBD_HID_Setup+0x174>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8005976:	6839      	ldr	r1, [r7, #0]
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f001 f917 	bl	8006bac <USBD_CtlError>
            ret = USBD_FAIL;
 800597e:	2303      	movs	r3, #3
 8005980:	75fb      	strb	r3, [r7, #23]
            break;
 8005982:	e037      	b.n	80059f4 <USBD_HID_Setup+0x1e4>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8005984:	8abb      	ldrh	r3, [r7, #20]
 8005986:	461a      	mov	r2, r3
 8005988:	6939      	ldr	r1, [r7, #16]
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f001 f97f 	bl	8006c8e <USBD_CtlSendData>
          break;
 8005990:	e030      	b.n	80059f4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b03      	cmp	r3, #3
 800599c:	d107      	bne.n	80059ae <USBD_HID_Setup+0x19e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	3308      	adds	r3, #8
 80059a2:	2201      	movs	r2, #1
 80059a4:	4619      	mov	r1, r3
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f001 f971 	bl	8006c8e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80059ac:	e022      	b.n	80059f4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 80059ae:	6839      	ldr	r1, [r7, #0]
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f001 f8fb 	bl	8006bac <USBD_CtlError>
            ret = USBD_FAIL;
 80059b6:	2303      	movs	r3, #3
 80059b8:	75fb      	strb	r3, [r7, #23]
          break;
 80059ba:	e01b      	b.n	80059f4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d106      	bne.n	80059d6 <USBD_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	885b      	ldrh	r3, [r3, #2]
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	461a      	mov	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80059d4:	e00e      	b.n	80059f4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 80059d6:	6839      	ldr	r1, [r7, #0]
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f001 f8e7 	bl	8006bac <USBD_CtlError>
            ret = USBD_FAIL;
 80059de:	2303      	movs	r3, #3
 80059e0:	75fb      	strb	r3, [r7, #23]
          break;
 80059e2:	e007      	b.n	80059f4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80059e4:	6839      	ldr	r1, [r7, #0]
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f001 f8e0 	bl	8006bac <USBD_CtlError>
          ret = USBD_FAIL;
 80059ec:	2303      	movs	r3, #3
 80059ee:	75fb      	strb	r3, [r7, #23]
          break;
 80059f0:	e000      	b.n	80059f4 <USBD_HID_Setup+0x1e4>
          break;
 80059f2:	bf00      	nop
      }
      break;
 80059f4:	e006      	b.n	8005a04 <USBD_HID_Setup+0x1f4>

    default:
      USBD_CtlError(pdev, req);
 80059f6:	6839      	ldr	r1, [r7, #0]
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f001 f8d7 	bl	8006bac <USBD_CtlError>
      ret = USBD_FAIL;
 80059fe:	2303      	movs	r3, #3
 8005a00:	75fb      	strb	r3, [r7, #23]
      break;
 8005a02:	bf00      	nop
  }

  return (uint8_t)ret;
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	200000cc 	.word	0x200000cc
 8005a14:	200000b4 	.word	0x200000b4

08005a18 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2222      	movs	r2, #34	; 0x22
 8005a24:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 8005a26:	4b03      	ldr	r3, [pc, #12]	; (8005a34 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr
 8005a34:	20000048 	.word	0x20000048

08005a38 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2222      	movs	r2, #34	; 0x22
 8005a44:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 8005a46:	4b03      	ldr	r3, [pc, #12]	; (8005a54 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	2000006c 	.word	0x2000006c

08005a58 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2222      	movs	r2, #34	; 0x22
 8005a64:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 8005a66:	4b03      	ldr	r3, [pc, #12]	; (8005a74 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr
 8005a74:	20000090 	.word	0x20000090

08005a78 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	460b      	mov	r3, r1
 8005a82:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	220a      	movs	r2, #10
 8005aa8:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8005aaa:	4b03      	ldr	r3, [pc, #12]	; (8005ab8 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	200000c0 	.word	0x200000c0

08005abc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e01f      	b.n	8005b14 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	79fa      	ldrb	r2, [r7, #7]
 8005b06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f001 fb95 	bl	8007238 <USBD_LL_Init>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3718      	adds	r7, #24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d101      	bne.n	8005b34 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e016      	b.n	8005b62 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00b      	beq.n	8005b60 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b50:	f107 020e 	add.w	r2, r7, #14
 8005b54:	4610      	mov	r0, r2
 8005b56:	4798      	blx	r3
 8005b58:	4602      	mov	r2, r0
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b082      	sub	sp, #8
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f001 fbac 	bl	80072d0 <USBD_LL_Start>
 8005b78:	4603      	mov	r3, r0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3708      	adds	r7, #8
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d009      	beq.n	8005bc6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	78fa      	ldrb	r2, [r7, #3]
 8005bbc:	4611      	mov	r1, r2
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	4798      	blx	r3
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d007      	beq.n	8005bf6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	78fa      	ldrb	r2, [r7, #3]
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	4798      	blx	r3
  }

  return USBD_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3708      	adds	r7, #8
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 ff90 	bl	8006b38 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005c26:	461a      	mov	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d01a      	beq.n	8005c72 <USBD_LL_SetupStage+0x72>
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d822      	bhi.n	8005c86 <USBD_LL_SetupStage+0x86>
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d002      	beq.n	8005c4a <USBD_LL_SetupStage+0x4a>
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d00a      	beq.n	8005c5e <USBD_LL_SetupStage+0x5e>
 8005c48:	e01d      	b.n	8005c86 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005c50:	4619      	mov	r1, r3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 fa62 	bl	800611c <USBD_StdDevReq>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c5c:	e020      	b.n	8005ca0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005c64:	4619      	mov	r1, r3
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fac6 	bl	80061f8 <USBD_StdItfReq>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c70:	e016      	b.n	8005ca0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005c78:	4619      	mov	r1, r3
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 fb05 	bl	800628a <USBD_StdEPReq>
 8005c80:	4603      	mov	r3, r0
 8005c82:	73fb      	strb	r3, [r7, #15]
      break;
 8005c84:	e00c      	b.n	8005ca0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005c8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f001 fb7b 	bl	8007390 <USBD_LL_StallEP>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8005c9e:	bf00      	nop
  }

  return ret;
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b086      	sub	sp, #24
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	607a      	str	r2, [r7, #4]
 8005cb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005cb8:	7afb      	ldrb	r3, [r7, #11]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d138      	bne.n	8005d30 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005cc4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005ccc:	2b03      	cmp	r3, #3
 8005cce:	d14a      	bne.n	8005d66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d913      	bls.n	8005d04 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	1ad2      	subs	r2, r2, r3
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	bf28      	it	cs
 8005cf6:	4613      	movcs	r3, r2
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	6879      	ldr	r1, [r7, #4]
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fff2 	bl	8006ce6 <USBD_CtlContinueRx>
 8005d02:	e030      	b.n	8005d66 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d10b      	bne.n	8005d28 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 ffed 	bl	8006d08 <USBD_CtlSendStatus>
 8005d2e:	e01a      	b.n	8005d66 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b03      	cmp	r3, #3
 8005d3a:	d114      	bne.n	8005d66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00e      	beq.n	8005d66 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	7afa      	ldrb	r2, [r7, #11]
 8005d52:	4611      	mov	r1, r2
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	4798      	blx	r3
 8005d58:	4603      	mov	r3, r0
 8005d5a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005d5c:	7dfb      	ldrb	r3, [r7, #23]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d001      	beq.n	8005d66 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005d62:	7dfb      	ldrb	r3, [r7, #23]
 8005d64:	e000      	b.n	8005d68 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005d7e:	7afb      	ldrb	r3, [r7, #11]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d16b      	bne.n	8005e5c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	3314      	adds	r3, #20
 8005d88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d156      	bne.n	8005e42 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d914      	bls.n	8005dca <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	1ad2      	subs	r2, r2, r3
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	461a      	mov	r2, r3
 8005db4:	6879      	ldr	r1, [r7, #4]
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 ff84 	bl	8006cc4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f001 fb8e 	bl	80074e4 <USBD_LL_PrepareReceive>
 8005dc8:	e03b      	b.n	8005e42 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d11c      	bne.n	8005e10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d316      	bcc.n	8005e10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d20f      	bcs.n	8005e10 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005df0:	2200      	movs	r2, #0
 8005df2:	2100      	movs	r1, #0
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 ff65 	bl	8006cc4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005e02:	2300      	movs	r3, #0
 8005e04:	2200      	movs	r2, #0
 8005e06:	2100      	movs	r1, #0
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f001 fb6b 	bl	80074e4 <USBD_LL_PrepareReceive>
 8005e0e:	e018      	b.n	8005e42 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b03      	cmp	r3, #3
 8005e1a:	d10b      	bne.n	8005e34 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d005      	beq.n	8005e34 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005e34:	2180      	movs	r1, #128	; 0x80
 8005e36:	68f8      	ldr	r0, [r7, #12]
 8005e38:	f001 faaa 	bl	8007390 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 ff76 	bl	8006d2e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d122      	bne.n	8005e92 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f7ff fe98 	bl	8005b82 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005e5a:	e01a      	b.n	8005e92 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b03      	cmp	r3, #3
 8005e66:	d114      	bne.n	8005e92 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00e      	beq.n	8005e92 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	7afa      	ldrb	r2, [r7, #11]
 8005e7e:	4611      	mov	r1, r2
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	4798      	blx	r3
 8005e84:	4603      	mov	r3, r0
 8005e86:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005e88:	7dfb      	ldrb	r3, [r7, #23]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8005e8e:	7dfb      	ldrb	r3, [r7, #23]
 8005e90:	e000      	b.n	8005e94 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e02f      	b.n	8005f30 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00f      	beq.n	8005efa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6852      	ldr	r2, [r2, #4]
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005efa:	2340      	movs	r3, #64	; 0x40
 8005efc:	2200      	movs	r2, #0
 8005efe:	2100      	movs	r1, #0
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f001 fa00 	bl	8007306 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2240      	movs	r2, #64	; 0x40
 8005f12:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005f16:	2340      	movs	r3, #64	; 0x40
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2180      	movs	r1, #128	; 0x80
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f001 f9f2 	bl	8007306 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2240      	movs	r2, #64	; 0x40
 8005f2c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	78fa      	ldrb	r2, [r7, #3]
 8005f48:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2204      	movs	r2, #4
 8005f72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b04      	cmp	r3, #4
 8005f96:	d106      	bne.n	8005fa6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e012      	b.n	8005ff0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b03      	cmp	r3, #3
 8005fd4:	d10b      	bne.n	8005fee <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d005      	beq.n	8005fee <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3708      	adds	r7, #8
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	460b      	mov	r3, r1
 8006002:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800600e:	2303      	movs	r3, #3
 8006010:	e014      	b.n	800603c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b03      	cmp	r3, #3
 800601c:	d10d      	bne.n	800603a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d007      	beq.n	800603a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	78fa      	ldrb	r2, [r7, #3]
 8006034:	4611      	mov	r1, r2
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3708      	adds	r7, #8
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	460b      	mov	r3, r1
 800604e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800605a:	2303      	movs	r3, #3
 800605c:	e014      	b.n	8006088 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b03      	cmp	r3, #3
 8006068:	d10d      	bne.n	8006086 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	78fa      	ldrb	r2, [r7, #3]
 8006080:	4611      	mov	r1, r2
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b082      	sub	sp, #8
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d009      	beq.n	80060d4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	6852      	ldr	r2, [r2, #4]
 80060cc:	b2d2      	uxtb	r2, r2
 80060ce:	4611      	mov	r1, r2
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	4798      	blx	r3
  }

  return USBD_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80060de:	b480      	push	{r7}
 80060e0:	b087      	sub	sp, #28
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	3301      	adds	r3, #1
 80060f4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80060fc:	8a3b      	ldrh	r3, [r7, #16]
 80060fe:	021b      	lsls	r3, r3, #8
 8006100:	b21a      	sxth	r2, r3
 8006102:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006106:	4313      	orrs	r3, r2
 8006108:	b21b      	sxth	r3, r3
 800610a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800610c:	89fb      	ldrh	r3, [r7, #14]
}
 800610e:	4618      	mov	r0, r3
 8006110:	371c      	adds	r7, #28
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
	...

0800611c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006132:	2b40      	cmp	r3, #64	; 0x40
 8006134:	d005      	beq.n	8006142 <USBD_StdDevReq+0x26>
 8006136:	2b40      	cmp	r3, #64	; 0x40
 8006138:	d853      	bhi.n	80061e2 <USBD_StdDevReq+0xc6>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00b      	beq.n	8006156 <USBD_StdDevReq+0x3a>
 800613e:	2b20      	cmp	r3, #32
 8006140:	d14f      	bne.n	80061e2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	6839      	ldr	r1, [r7, #0]
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	4798      	blx	r3
 8006150:	4603      	mov	r3, r0
 8006152:	73fb      	strb	r3, [r7, #15]
      break;
 8006154:	e04a      	b.n	80061ec <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	785b      	ldrb	r3, [r3, #1]
 800615a:	2b09      	cmp	r3, #9
 800615c:	d83b      	bhi.n	80061d6 <USBD_StdDevReq+0xba>
 800615e:	a201      	add	r2, pc, #4	; (adr r2, 8006164 <USBD_StdDevReq+0x48>)
 8006160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006164:	080061b9 	.word	0x080061b9
 8006168:	080061cd 	.word	0x080061cd
 800616c:	080061d7 	.word	0x080061d7
 8006170:	080061c3 	.word	0x080061c3
 8006174:	080061d7 	.word	0x080061d7
 8006178:	08006197 	.word	0x08006197
 800617c:	0800618d 	.word	0x0800618d
 8006180:	080061d7 	.word	0x080061d7
 8006184:	080061af 	.word	0x080061af
 8006188:	080061a1 	.word	0x080061a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800618c:	6839      	ldr	r1, [r7, #0]
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f9de 	bl	8006550 <USBD_GetDescriptor>
          break;
 8006194:	e024      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006196:	6839      	ldr	r1, [r7, #0]
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 fb43 	bl	8006824 <USBD_SetAddress>
          break;
 800619e:	e01f      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80061a0:	6839      	ldr	r1, [r7, #0]
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fb82 	bl	80068ac <USBD_SetConfig>
 80061a8:	4603      	mov	r3, r0
 80061aa:	73fb      	strb	r3, [r7, #15]
          break;
 80061ac:	e018      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80061ae:	6839      	ldr	r1, [r7, #0]
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 fc21 	bl	80069f8 <USBD_GetConfig>
          break;
 80061b6:	e013      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fc52 	bl	8006a64 <USBD_GetStatus>
          break;
 80061c0:	e00e      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80061c2:	6839      	ldr	r1, [r7, #0]
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fc81 	bl	8006acc <USBD_SetFeature>
          break;
 80061ca:	e009      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80061cc:	6839      	ldr	r1, [r7, #0]
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fc90 	bl	8006af4 <USBD_ClrFeature>
          break;
 80061d4:	e004      	b.n	80061e0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 fce7 	bl	8006bac <USBD_CtlError>
          break;
 80061de:	bf00      	nop
      }
      break;
 80061e0:	e004      	b.n	80061ec <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80061e2:	6839      	ldr	r1, [r7, #0]
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 fce1 	bl	8006bac <USBD_CtlError>
      break;
 80061ea:	bf00      	nop
  }

  return ret;
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop

080061f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800620e:	2b40      	cmp	r3, #64	; 0x40
 8006210:	d005      	beq.n	800621e <USBD_StdItfReq+0x26>
 8006212:	2b40      	cmp	r3, #64	; 0x40
 8006214:	d82f      	bhi.n	8006276 <USBD_StdItfReq+0x7e>
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <USBD_StdItfReq+0x26>
 800621a:	2b20      	cmp	r3, #32
 800621c:	d12b      	bne.n	8006276 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006224:	b2db      	uxtb	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	2b02      	cmp	r3, #2
 800622a:	d81d      	bhi.n	8006268 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	889b      	ldrh	r3, [r3, #4]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b01      	cmp	r3, #1
 8006234:	d813      	bhi.n	800625e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	6839      	ldr	r1, [r7, #0]
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	4798      	blx	r3
 8006244:	4603      	mov	r3, r0
 8006246:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	88db      	ldrh	r3, [r3, #6]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d110      	bne.n	8006272 <USBD_StdItfReq+0x7a>
 8006250:	7bfb      	ldrb	r3, [r7, #15]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10d      	bne.n	8006272 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fd56 	bl	8006d08 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800625c:	e009      	b.n	8006272 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800625e:	6839      	ldr	r1, [r7, #0]
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 fca3 	bl	8006bac <USBD_CtlError>
          break;
 8006266:	e004      	b.n	8006272 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006268:	6839      	ldr	r1, [r7, #0]
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fc9e 	bl	8006bac <USBD_CtlError>
          break;
 8006270:	e000      	b.n	8006274 <USBD_StdItfReq+0x7c>
          break;
 8006272:	bf00      	nop
      }
      break;
 8006274:	e004      	b.n	8006280 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006276:	6839      	ldr	r1, [r7, #0]
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fc97 	bl	8006bac <USBD_CtlError>
      break;
 800627e:	bf00      	nop
  }

  return ret;
 8006280:	7bfb      	ldrb	r3, [r7, #15]
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
 8006292:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006294:	2300      	movs	r3, #0
 8006296:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	889b      	ldrh	r3, [r3, #4]
 800629c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80062a6:	2b40      	cmp	r3, #64	; 0x40
 80062a8:	d007      	beq.n	80062ba <USBD_StdEPReq+0x30>
 80062aa:	2b40      	cmp	r3, #64	; 0x40
 80062ac:	f200 8145 	bhi.w	800653a <USBD_StdEPReq+0x2b0>
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00c      	beq.n	80062ce <USBD_StdEPReq+0x44>
 80062b4:	2b20      	cmp	r3, #32
 80062b6:	f040 8140 	bne.w	800653a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	6839      	ldr	r1, [r7, #0]
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	4798      	blx	r3
 80062c8:	4603      	mov	r3, r0
 80062ca:	73fb      	strb	r3, [r7, #15]
      break;
 80062cc:	e13a      	b.n	8006544 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	785b      	ldrb	r3, [r3, #1]
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d007      	beq.n	80062e6 <USBD_StdEPReq+0x5c>
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	f300 8129 	bgt.w	800652e <USBD_StdEPReq+0x2a4>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d07f      	beq.n	80063e0 <USBD_StdEPReq+0x156>
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d03c      	beq.n	800635e <USBD_StdEPReq+0xd4>
 80062e4:	e123      	b.n	800652e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d002      	beq.n	80062f8 <USBD_StdEPReq+0x6e>
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d016      	beq.n	8006324 <USBD_StdEPReq+0x9a>
 80062f6:	e02c      	b.n	8006352 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062f8:	7bbb      	ldrb	r3, [r7, #14]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00d      	beq.n	800631a <USBD_StdEPReq+0x90>
 80062fe:	7bbb      	ldrb	r3, [r7, #14]
 8006300:	2b80      	cmp	r3, #128	; 0x80
 8006302:	d00a      	beq.n	800631a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006304:	7bbb      	ldrb	r3, [r7, #14]
 8006306:	4619      	mov	r1, r3
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f001 f841 	bl	8007390 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800630e:	2180      	movs	r1, #128	; 0x80
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f001 f83d 	bl	8007390 <USBD_LL_StallEP>
 8006316:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006318:	e020      	b.n	800635c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800631a:	6839      	ldr	r1, [r7, #0]
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 fc45 	bl	8006bac <USBD_CtlError>
              break;
 8006322:	e01b      	b.n	800635c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	885b      	ldrh	r3, [r3, #2]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10e      	bne.n	800634a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800632c:	7bbb      	ldrb	r3, [r7, #14]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00b      	beq.n	800634a <USBD_StdEPReq+0xc0>
 8006332:	7bbb      	ldrb	r3, [r7, #14]
 8006334:	2b80      	cmp	r3, #128	; 0x80
 8006336:	d008      	beq.n	800634a <USBD_StdEPReq+0xc0>
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	88db      	ldrh	r3, [r3, #6]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d104      	bne.n	800634a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006340:	7bbb      	ldrb	r3, [r7, #14]
 8006342:	4619      	mov	r1, r3
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 f823 	bl	8007390 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fcdc 	bl	8006d08 <USBD_CtlSendStatus>

              break;
 8006350:	e004      	b.n	800635c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006352:	6839      	ldr	r1, [r7, #0]
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 fc29 	bl	8006bac <USBD_CtlError>
              break;
 800635a:	bf00      	nop
          }
          break;
 800635c:	e0ec      	b.n	8006538 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b02      	cmp	r3, #2
 8006368:	d002      	beq.n	8006370 <USBD_StdEPReq+0xe6>
 800636a:	2b03      	cmp	r3, #3
 800636c:	d016      	beq.n	800639c <USBD_StdEPReq+0x112>
 800636e:	e030      	b.n	80063d2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006370:	7bbb      	ldrb	r3, [r7, #14]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00d      	beq.n	8006392 <USBD_StdEPReq+0x108>
 8006376:	7bbb      	ldrb	r3, [r7, #14]
 8006378:	2b80      	cmp	r3, #128	; 0x80
 800637a:	d00a      	beq.n	8006392 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800637c:	7bbb      	ldrb	r3, [r7, #14]
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f001 f805 	bl	8007390 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006386:	2180      	movs	r1, #128	; 0x80
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f001 f801 	bl	8007390 <USBD_LL_StallEP>
 800638e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006390:	e025      	b.n	80063de <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006392:	6839      	ldr	r1, [r7, #0]
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fc09 	bl	8006bac <USBD_CtlError>
              break;
 800639a:	e020      	b.n	80063de <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	885b      	ldrh	r3, [r3, #2]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d11b      	bne.n	80063dc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80063a4:	7bbb      	ldrb	r3, [r7, #14]
 80063a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d004      	beq.n	80063b8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80063ae:	7bbb      	ldrb	r3, [r7, #14]
 80063b0:	4619      	mov	r1, r3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f001 f80b 	bl	80073ce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 fca5 	bl	8006d08 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	6839      	ldr	r1, [r7, #0]
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
 80063cc:	4603      	mov	r3, r0
 80063ce:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80063d0:	e004      	b.n	80063dc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80063d2:	6839      	ldr	r1, [r7, #0]
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 fbe9 	bl	8006bac <USBD_CtlError>
              break;
 80063da:	e000      	b.n	80063de <USBD_StdEPReq+0x154>
              break;
 80063dc:	bf00      	nop
          }
          break;
 80063de:	e0ab      	b.n	8006538 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d002      	beq.n	80063f2 <USBD_StdEPReq+0x168>
 80063ec:	2b03      	cmp	r3, #3
 80063ee:	d032      	beq.n	8006456 <USBD_StdEPReq+0x1cc>
 80063f0:	e097      	b.n	8006522 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80063f2:	7bbb      	ldrb	r3, [r7, #14]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d007      	beq.n	8006408 <USBD_StdEPReq+0x17e>
 80063f8:	7bbb      	ldrb	r3, [r7, #14]
 80063fa:	2b80      	cmp	r3, #128	; 0x80
 80063fc:	d004      	beq.n	8006408 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80063fe:	6839      	ldr	r1, [r7, #0]
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fbd3 	bl	8006bac <USBD_CtlError>
                break;
 8006406:	e091      	b.n	800652c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006408:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800640c:	2b00      	cmp	r3, #0
 800640e:	da0b      	bge.n	8006428 <USBD_StdEPReq+0x19e>
 8006410:	7bbb      	ldrb	r3, [r7, #14]
 8006412:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006416:	4613      	mov	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	3310      	adds	r3, #16
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	4413      	add	r3, r2
 8006424:	3304      	adds	r3, #4
 8006426:	e00b      	b.n	8006440 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006428:	7bbb      	ldrb	r3, [r7, #14]
 800642a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800642e:	4613      	mov	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	4413      	add	r3, r2
 800643e:	3304      	adds	r3, #4
 8006440:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	2200      	movs	r2, #0
 8006446:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2202      	movs	r2, #2
 800644c:	4619      	mov	r1, r3
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fc1d 	bl	8006c8e <USBD_CtlSendData>
              break;
 8006454:	e06a      	b.n	800652c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006456:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800645a:	2b00      	cmp	r3, #0
 800645c:	da11      	bge.n	8006482 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800645e:	7bbb      	ldrb	r3, [r7, #14]
 8006460:	f003 020f 	and.w	r2, r3, #15
 8006464:	6879      	ldr	r1, [r7, #4]
 8006466:	4613      	mov	r3, r2
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	4413      	add	r3, r2
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	440b      	add	r3, r1
 8006470:	3324      	adds	r3, #36	; 0x24
 8006472:	881b      	ldrh	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d117      	bne.n	80064a8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006478:	6839      	ldr	r1, [r7, #0]
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fb96 	bl	8006bac <USBD_CtlError>
                  break;
 8006480:	e054      	b.n	800652c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006482:	7bbb      	ldrb	r3, [r7, #14]
 8006484:	f003 020f 	and.w	r2, r3, #15
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d104      	bne.n	80064a8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 fb83 	bl	8006bac <USBD_CtlError>
                  break;
 80064a6:	e041      	b.n	800652c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	da0b      	bge.n	80064c8 <USBD_StdEPReq+0x23e>
 80064b0:	7bbb      	ldrb	r3, [r7, #14]
 80064b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064b6:	4613      	mov	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	4413      	add	r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	3310      	adds	r3, #16
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	4413      	add	r3, r2
 80064c4:	3304      	adds	r3, #4
 80064c6:	e00b      	b.n	80064e0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80064c8:	7bbb      	ldrb	r3, [r7, #14]
 80064ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064ce:	4613      	mov	r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4413      	add	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	4413      	add	r3, r2
 80064de:	3304      	adds	r3, #4
 80064e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80064e2:	7bbb      	ldrb	r3, [r7, #14]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d002      	beq.n	80064ee <USBD_StdEPReq+0x264>
 80064e8:	7bbb      	ldrb	r3, [r7, #14]
 80064ea:	2b80      	cmp	r3, #128	; 0x80
 80064ec:	d103      	bne.n	80064f6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	2200      	movs	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	e00e      	b.n	8006514 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80064f6:	7bbb      	ldrb	r3, [r7, #14]
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 ff86 	bl	800740c <USBD_LL_IsStallEP>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d003      	beq.n	800650e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	2201      	movs	r2, #1
 800650a:	601a      	str	r2, [r3, #0]
 800650c:	e002      	b.n	8006514 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2202      	movs	r2, #2
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fbb7 	bl	8006c8e <USBD_CtlSendData>
              break;
 8006520:	e004      	b.n	800652c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006522:	6839      	ldr	r1, [r7, #0]
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 fb41 	bl	8006bac <USBD_CtlError>
              break;
 800652a:	bf00      	nop
          }
          break;
 800652c:	e004      	b.n	8006538 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800652e:	6839      	ldr	r1, [r7, #0]
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 fb3b 	bl	8006bac <USBD_CtlError>
          break;
 8006536:	bf00      	nop
      }
      break;
 8006538:	e004      	b.n	8006544 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800653a:	6839      	ldr	r1, [r7, #0]
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 fb35 	bl	8006bac <USBD_CtlError>
      break;
 8006542:	bf00      	nop
  }

  return ret;
 8006544:	7bfb      	ldrb	r3, [r7, #15]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800655e:	2300      	movs	r3, #0
 8006560:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	885b      	ldrh	r3, [r3, #2]
 800656a:	0a1b      	lsrs	r3, r3, #8
 800656c:	b29b      	uxth	r3, r3
 800656e:	3b01      	subs	r3, #1
 8006570:	2b06      	cmp	r3, #6
 8006572:	f200 8128 	bhi.w	80067c6 <USBD_GetDescriptor+0x276>
 8006576:	a201      	add	r2, pc, #4	; (adr r2, 800657c <USBD_GetDescriptor+0x2c>)
 8006578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657c:	08006599 	.word	0x08006599
 8006580:	080065b1 	.word	0x080065b1
 8006584:	080065f1 	.word	0x080065f1
 8006588:	080067c7 	.word	0x080067c7
 800658c:	080067c7 	.word	0x080067c7
 8006590:	08006767 	.word	0x08006767
 8006594:	08006793 	.word	0x08006793
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	7c12      	ldrb	r2, [r2, #16]
 80065a4:	f107 0108 	add.w	r1, r7, #8
 80065a8:	4610      	mov	r0, r2
 80065aa:	4798      	blx	r3
 80065ac:	60f8      	str	r0, [r7, #12]
      break;
 80065ae:	e112      	b.n	80067d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	7c1b      	ldrb	r3, [r3, #16]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d10d      	bne.n	80065d4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c0:	f107 0208 	add.w	r2, r7, #8
 80065c4:	4610      	mov	r0, r2
 80065c6:	4798      	blx	r3
 80065c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	3301      	adds	r3, #1
 80065ce:	2202      	movs	r2, #2
 80065d0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80065d2:	e100      	b.n	80067d6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065dc:	f107 0208 	add.w	r2, r7, #8
 80065e0:	4610      	mov	r0, r2
 80065e2:	4798      	blx	r3
 80065e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	3301      	adds	r3, #1
 80065ea:	2202      	movs	r2, #2
 80065ec:	701a      	strb	r2, [r3, #0]
      break;
 80065ee:	e0f2      	b.n	80067d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	885b      	ldrh	r3, [r3, #2]
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b05      	cmp	r3, #5
 80065f8:	f200 80ac 	bhi.w	8006754 <USBD_GetDescriptor+0x204>
 80065fc:	a201      	add	r2, pc, #4	; (adr r2, 8006604 <USBD_GetDescriptor+0xb4>)
 80065fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006602:	bf00      	nop
 8006604:	0800661d 	.word	0x0800661d
 8006608:	08006651 	.word	0x08006651
 800660c:	08006685 	.word	0x08006685
 8006610:	080066b9 	.word	0x080066b9
 8006614:	080066ed 	.word	0x080066ed
 8006618:	08006721 	.word	0x08006721
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00b      	beq.n	8006640 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	7c12      	ldrb	r2, [r2, #16]
 8006634:	f107 0108 	add.w	r1, r7, #8
 8006638:	4610      	mov	r0, r2
 800663a:	4798      	blx	r3
 800663c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800663e:	e091      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fab2 	bl	8006bac <USBD_CtlError>
            err++;
 8006648:	7afb      	ldrb	r3, [r7, #11]
 800664a:	3301      	adds	r3, #1
 800664c:	72fb      	strb	r3, [r7, #11]
          break;
 800664e:	e089      	b.n	8006764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00b      	beq.n	8006674 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	7c12      	ldrb	r2, [r2, #16]
 8006668:	f107 0108 	add.w	r1, r7, #8
 800666c:	4610      	mov	r0, r2
 800666e:	4798      	blx	r3
 8006670:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006672:	e077      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fa98 	bl	8006bac <USBD_CtlError>
            err++;
 800667c:	7afb      	ldrb	r3, [r7, #11]
 800667e:	3301      	adds	r3, #1
 8006680:	72fb      	strb	r3, [r7, #11]
          break;
 8006682:	e06f      	b.n	8006764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00b      	beq.n	80066a8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	7c12      	ldrb	r2, [r2, #16]
 800669c:	f107 0108 	add.w	r1, r7, #8
 80066a0:	4610      	mov	r0, r2
 80066a2:	4798      	blx	r3
 80066a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80066a6:	e05d      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80066a8:	6839      	ldr	r1, [r7, #0]
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fa7e 	bl	8006bac <USBD_CtlError>
            err++;
 80066b0:	7afb      	ldrb	r3, [r7, #11]
 80066b2:	3301      	adds	r3, #1
 80066b4:	72fb      	strb	r3, [r7, #11]
          break;
 80066b6:	e055      	b.n	8006764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00b      	beq.n	80066dc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	7c12      	ldrb	r2, [r2, #16]
 80066d0:	f107 0108 	add.w	r1, r7, #8
 80066d4:	4610      	mov	r0, r2
 80066d6:	4798      	blx	r3
 80066d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80066da:	e043      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80066dc:	6839      	ldr	r1, [r7, #0]
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 fa64 	bl	8006bac <USBD_CtlError>
            err++;
 80066e4:	7afb      	ldrb	r3, [r7, #11]
 80066e6:	3301      	adds	r3, #1
 80066e8:	72fb      	strb	r3, [r7, #11]
          break;
 80066ea:	e03b      	b.n	8006764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00b      	beq.n	8006710 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	7c12      	ldrb	r2, [r2, #16]
 8006704:	f107 0108 	add.w	r1, r7, #8
 8006708:	4610      	mov	r0, r2
 800670a:	4798      	blx	r3
 800670c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800670e:	e029      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006710:	6839      	ldr	r1, [r7, #0]
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fa4a 	bl	8006bac <USBD_CtlError>
            err++;
 8006718:	7afb      	ldrb	r3, [r7, #11]
 800671a:	3301      	adds	r3, #1
 800671c:	72fb      	strb	r3, [r7, #11]
          break;
 800671e:	e021      	b.n	8006764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00b      	beq.n	8006744 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	7c12      	ldrb	r2, [r2, #16]
 8006738:	f107 0108 	add.w	r1, r7, #8
 800673c:	4610      	mov	r0, r2
 800673e:	4798      	blx	r3
 8006740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006742:	e00f      	b.n	8006764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006744:	6839      	ldr	r1, [r7, #0]
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fa30 	bl	8006bac <USBD_CtlError>
            err++;
 800674c:	7afb      	ldrb	r3, [r7, #11]
 800674e:	3301      	adds	r3, #1
 8006750:	72fb      	strb	r3, [r7, #11]
          break;
 8006752:	e007      	b.n	8006764 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006754:	6839      	ldr	r1, [r7, #0]
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fa28 	bl	8006bac <USBD_CtlError>
          err++;
 800675c:	7afb      	ldrb	r3, [r7, #11]
 800675e:	3301      	adds	r3, #1
 8006760:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006762:	bf00      	nop
      }
      break;
 8006764:	e037      	b.n	80067d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	7c1b      	ldrb	r3, [r3, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d109      	bne.n	8006782 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006776:	f107 0208 	add.w	r2, r7, #8
 800677a:	4610      	mov	r0, r2
 800677c:	4798      	blx	r3
 800677e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006780:	e029      	b.n	80067d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006782:	6839      	ldr	r1, [r7, #0]
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fa11 	bl	8006bac <USBD_CtlError>
        err++;
 800678a:	7afb      	ldrb	r3, [r7, #11]
 800678c:	3301      	adds	r3, #1
 800678e:	72fb      	strb	r3, [r7, #11]
      break;
 8006790:	e021      	b.n	80067d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	7c1b      	ldrb	r3, [r3, #16]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10d      	bne.n	80067b6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	f107 0208 	add.w	r2, r7, #8
 80067a6:	4610      	mov	r0, r2
 80067a8:	4798      	blx	r3
 80067aa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	3301      	adds	r3, #1
 80067b0:	2207      	movs	r2, #7
 80067b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80067b4:	e00f      	b.n	80067d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80067b6:	6839      	ldr	r1, [r7, #0]
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 f9f7 	bl	8006bac <USBD_CtlError>
        err++;
 80067be:	7afb      	ldrb	r3, [r7, #11]
 80067c0:	3301      	adds	r3, #1
 80067c2:	72fb      	strb	r3, [r7, #11]
      break;
 80067c4:	e007      	b.n	80067d6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80067c6:	6839      	ldr	r1, [r7, #0]
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f9ef 	bl	8006bac <USBD_CtlError>
      err++;
 80067ce:	7afb      	ldrb	r3, [r7, #11]
 80067d0:	3301      	adds	r3, #1
 80067d2:	72fb      	strb	r3, [r7, #11]
      break;
 80067d4:	bf00      	nop
  }

  if (err != 0U)
 80067d6:	7afb      	ldrb	r3, [r7, #11]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d11e      	bne.n	800681a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	88db      	ldrh	r3, [r3, #6]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d016      	beq.n	8006812 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80067e4:	893b      	ldrh	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00e      	beq.n	8006808 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	88da      	ldrh	r2, [r3, #6]
 80067ee:	893b      	ldrh	r3, [r7, #8]
 80067f0:	4293      	cmp	r3, r2
 80067f2:	bf28      	it	cs
 80067f4:	4613      	movcs	r3, r2
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80067fa:	893b      	ldrh	r3, [r7, #8]
 80067fc:	461a      	mov	r2, r3
 80067fe:	68f9      	ldr	r1, [r7, #12]
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 fa44 	bl	8006c8e <USBD_CtlSendData>
 8006806:	e009      	b.n	800681c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006808:	6839      	ldr	r1, [r7, #0]
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f9ce 	bl	8006bac <USBD_CtlError>
 8006810:	e004      	b.n	800681c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fa78 	bl	8006d08 <USBD_CtlSendStatus>
 8006818:	e000      	b.n	800681c <USBD_GetDescriptor+0x2cc>
    return;
 800681a:	bf00      	nop
  }
}
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop

08006824 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	889b      	ldrh	r3, [r3, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d131      	bne.n	800689a <USBD_SetAddress+0x76>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	88db      	ldrh	r3, [r3, #6]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d12d      	bne.n	800689a <USBD_SetAddress+0x76>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	885b      	ldrh	r3, [r3, #2]
 8006842:	2b7f      	cmp	r3, #127	; 0x7f
 8006844:	d829      	bhi.n	800689a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	885b      	ldrh	r3, [r3, #2]
 800684a:	b2db      	uxtb	r3, r3
 800684c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006850:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b03      	cmp	r3, #3
 800685c:	d104      	bne.n	8006868 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800685e:	6839      	ldr	r1, [r7, #0]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 f9a3 	bl	8006bac <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006866:	e01d      	b.n	80068a4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	7bfa      	ldrb	r2, [r7, #15]
 800686c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006870:	7bfb      	ldrb	r3, [r7, #15]
 8006872:	4619      	mov	r1, r3
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 fdf5 	bl	8007464 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 fa44 	bl	8006d08 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006880:	7bfb      	ldrb	r3, [r7, #15]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d004      	beq.n	8006890 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800688e:	e009      	b.n	80068a4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006898:	e004      	b.n	80068a4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800689a:	6839      	ldr	r1, [r7, #0]
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f985 	bl	8006bac <USBD_CtlError>
  }
}
 80068a2:	bf00      	nop
 80068a4:	bf00      	nop
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	885b      	ldrh	r3, [r3, #2]
 80068be:	b2da      	uxtb	r2, r3
 80068c0:	4b4c      	ldr	r3, [pc, #304]	; (80069f4 <USBD_SetConfig+0x148>)
 80068c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80068c4:	4b4b      	ldr	r3, [pc, #300]	; (80069f4 <USBD_SetConfig+0x148>)
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d905      	bls.n	80068d8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80068cc:	6839      	ldr	r1, [r7, #0]
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f96c 	bl	8006bac <USBD_CtlError>
    return USBD_FAIL;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e088      	b.n	80069ea <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d002      	beq.n	80068ea <USBD_SetConfig+0x3e>
 80068e4:	2b03      	cmp	r3, #3
 80068e6:	d025      	beq.n	8006934 <USBD_SetConfig+0x88>
 80068e8:	e071      	b.n	80069ce <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80068ea:	4b42      	ldr	r3, [pc, #264]	; (80069f4 <USBD_SetConfig+0x148>)
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d01c      	beq.n	800692c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80068f2:	4b40      	ldr	r3, [pc, #256]	; (80069f4 <USBD_SetConfig+0x148>)
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	461a      	mov	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80068fc:	4b3d      	ldr	r3, [pc, #244]	; (80069f4 <USBD_SetConfig+0x148>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	4619      	mov	r1, r3
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f7ff f948 	bl	8005b98 <USBD_SetClassConfig>
 8006908:	4603      	mov	r3, r0
 800690a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800690c:	7bfb      	ldrb	r3, [r7, #15]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d004      	beq.n	800691c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006912:	6839      	ldr	r1, [r7, #0]
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f949 	bl	8006bac <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800691a:	e065      	b.n	80069e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f9f3 	bl	8006d08 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2203      	movs	r2, #3
 8006926:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800692a:	e05d      	b.n	80069e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f9eb 	bl	8006d08 <USBD_CtlSendStatus>
      break;
 8006932:	e059      	b.n	80069e8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006934:	4b2f      	ldr	r3, [pc, #188]	; (80069f4 <USBD_SetConfig+0x148>)
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d112      	bne.n	8006962 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006944:	4b2b      	ldr	r3, [pc, #172]	; (80069f4 <USBD_SetConfig+0x148>)
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	461a      	mov	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800694e:	4b29      	ldr	r3, [pc, #164]	; (80069f4 <USBD_SetConfig+0x148>)
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	4619      	mov	r1, r3
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7ff f93b 	bl	8005bd0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f9d4 	bl	8006d08 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006960:	e042      	b.n	80069e8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006962:	4b24      	ldr	r3, [pc, #144]	; (80069f4 <USBD_SetConfig+0x148>)
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	429a      	cmp	r2, r3
 800696e:	d02a      	beq.n	80069c6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	4619      	mov	r1, r3
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff f929 	bl	8005bd0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800697e:	4b1d      	ldr	r3, [pc, #116]	; (80069f4 <USBD_SetConfig+0x148>)
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	461a      	mov	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006988:	4b1a      	ldr	r3, [pc, #104]	; (80069f4 <USBD_SetConfig+0x148>)
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	4619      	mov	r1, r3
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7ff f902 	bl	8005b98 <USBD_SetClassConfig>
 8006994:	4603      	mov	r3, r0
 8006996:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006998:	7bfb      	ldrb	r3, [r7, #15]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00f      	beq.n	80069be <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800699e:	6839      	ldr	r1, [r7, #0]
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f903 	bl	8006bac <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff f90e 	bl	8005bd0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80069bc:	e014      	b.n	80069e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f9a2 	bl	8006d08 <USBD_CtlSendStatus>
      break;
 80069c4:	e010      	b.n	80069e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f99e 	bl	8006d08 <USBD_CtlSendStatus>
      break;
 80069cc:	e00c      	b.n	80069e8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80069ce:	6839      	ldr	r1, [r7, #0]
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 f8eb 	bl	8006bac <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80069d6:	4b07      	ldr	r3, [pc, #28]	; (80069f4 <USBD_SetConfig+0x148>)
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	4619      	mov	r1, r3
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f7ff f8f7 	bl	8005bd0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80069e2:	2303      	movs	r3, #3
 80069e4:	73fb      	strb	r3, [r7, #15]
      break;
 80069e6:	bf00      	nop
  }

  return ret;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	20000199 	.word	0x20000199

080069f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	88db      	ldrh	r3, [r3, #6]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d004      	beq.n	8006a14 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006a0a:	6839      	ldr	r1, [r7, #0]
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 f8cd 	bl	8006bac <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006a12:	e023      	b.n	8006a5c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	dc02      	bgt.n	8006a26 <USBD_GetConfig+0x2e>
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	dc03      	bgt.n	8006a2c <USBD_GetConfig+0x34>
 8006a24:	e015      	b.n	8006a52 <USBD_GetConfig+0x5a>
 8006a26:	2b03      	cmp	r3, #3
 8006a28:	d00b      	beq.n	8006a42 <USBD_GetConfig+0x4a>
 8006a2a:	e012      	b.n	8006a52 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	3308      	adds	r3, #8
 8006a36:	2201      	movs	r2, #1
 8006a38:	4619      	mov	r1, r3
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f927 	bl	8006c8e <USBD_CtlSendData>
        break;
 8006a40:	e00c      	b.n	8006a5c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	3304      	adds	r3, #4
 8006a46:	2201      	movs	r2, #1
 8006a48:	4619      	mov	r1, r3
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 f91f 	bl	8006c8e <USBD_CtlSendData>
        break;
 8006a50:	e004      	b.n	8006a5c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006a52:	6839      	ldr	r1, [r7, #0]
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 f8a9 	bl	8006bac <USBD_CtlError>
        break;
 8006a5a:	bf00      	nop
}
 8006a5c:	bf00      	nop
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	3b01      	subs	r3, #1
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d81e      	bhi.n	8006aba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	88db      	ldrh	r3, [r3, #6]
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d004      	beq.n	8006a8e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006a84:	6839      	ldr	r1, [r7, #0]
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f890 	bl	8006bac <USBD_CtlError>
        break;
 8006a8c:	e01a      	b.n	8006ac4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d005      	beq.n	8006aaa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f043 0202 	orr.w	r2, r3, #2
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	330c      	adds	r3, #12
 8006aae:	2202      	movs	r2, #2
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f8eb 	bl	8006c8e <USBD_CtlSendData>
      break;
 8006ab8:	e004      	b.n	8006ac4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006aba:	6839      	ldr	r1, [r7, #0]
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 f875 	bl	8006bac <USBD_CtlError>
      break;
 8006ac2:	bf00      	nop
  }
}
 8006ac4:	bf00      	nop
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	885b      	ldrh	r3, [r3, #2]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d106      	bne.n	8006aec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f90e 	bl	8006d08 <USBD_CtlSendStatus>
  }
}
 8006aec:	bf00      	nop
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d80b      	bhi.n	8006b24 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	885b      	ldrh	r3, [r3, #2]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d10c      	bne.n	8006b2e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f8f3 	bl	8006d08 <USBD_CtlSendStatus>
      }
      break;
 8006b22:	e004      	b.n	8006b2e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f840 	bl	8006bac <USBD_CtlError>
      break;
 8006b2c:	e000      	b.n	8006b30 <USBD_ClrFeature+0x3c>
      break;
 8006b2e:	bf00      	nop
  }
}
 8006b30:	bf00      	nop
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	781a      	ldrb	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	3301      	adds	r3, #1
 8006b52:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	781a      	ldrb	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	f7ff fabb 	bl	80060de <SWAPBYTE>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	3301      	adds	r3, #1
 8006b74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f7ff faae 	bl	80060de <SWAPBYTE>
 8006b82:	4603      	mov	r3, r0
 8006b84:	461a      	mov	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	3301      	adds	r3, #1
 8006b94:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f7ff faa1 	bl	80060de <SWAPBYTE>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	80da      	strh	r2, [r3, #6]
}
 8006ba4:	bf00      	nop
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006bb6:	2180      	movs	r1, #128	; 0x80
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 fbe9 	bl	8007390 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fbe5 	bl	8007390 <USBD_LL_StallEP>
}
 8006bc6:	bf00      	nop
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b086      	sub	sp, #24
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	60b9      	str	r1, [r7, #8]
 8006bd8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d036      	beq.n	8006c52 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006be8:	6938      	ldr	r0, [r7, #16]
 8006bea:	f000 f836 	bl	8006c5a <USBD_GetLen>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	005b      	lsls	r3, r3, #1
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006bfc:	7dfb      	ldrb	r3, [r7, #23]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	4413      	add	r3, r2
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	7812      	ldrb	r2, [r2, #0]
 8006c06:	701a      	strb	r2, [r3, #0]
  idx++;
 8006c08:	7dfb      	ldrb	r3, [r7, #23]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006c0e:	7dfb      	ldrb	r3, [r7, #23]
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	4413      	add	r3, r2
 8006c14:	2203      	movs	r2, #3
 8006c16:	701a      	strb	r2, [r3, #0]
  idx++;
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006c1e:	e013      	b.n	8006c48 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006c20:	7dfb      	ldrb	r3, [r7, #23]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	4413      	add	r3, r2
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	7812      	ldrb	r2, [r2, #0]
 8006c2a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	613b      	str	r3, [r7, #16]
    idx++;
 8006c32:	7dfb      	ldrb	r3, [r7, #23]
 8006c34:	3301      	adds	r3, #1
 8006c36:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006c38:	7dfb      	ldrb	r3, [r7, #23]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	2200      	movs	r2, #0
 8006c40:	701a      	strb	r2, [r3, #0]
    idx++;
 8006c42:	7dfb      	ldrb	r3, [r7, #23]
 8006c44:	3301      	adds	r3, #1
 8006c46:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1e7      	bne.n	8006c20 <USBD_GetString+0x52>
 8006c50:	e000      	b.n	8006c54 <USBD_GetString+0x86>
    return;
 8006c52:	bf00      	nop
  }
}
 8006c54:	3718      	adds	r7, #24
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006c5a:	b480      	push	{r7}
 8006c5c:	b085      	sub	sp, #20
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006c6a:	e005      	b.n	8006c78 <USBD_GetLen+0x1e>
  {
    len++;
 8006c6c:	7bfb      	ldrb	r3, [r7, #15]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	3301      	adds	r3, #1
 8006c76:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1f5      	bne.n	8006c6c <USBD_GetLen+0x12>
  }

  return len;
 8006c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b084      	sub	sp, #16
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	60f8      	str	r0, [r7, #12]
 8006c96:	60b9      	str	r1, [r7, #8]
 8006c98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 fbf4 	bl	80074a2 <USBD_LL_Transmit>

  return USBD_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f000 fbe3 	bl	80074a2 <USBD_LL_Transmit>

  return USBD_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b084      	sub	sp, #16
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	60f8      	str	r0, [r7, #12]
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f000 fbf3 	bl	80074e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2204      	movs	r2, #4
 8006d14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006d18:	2300      	movs	r3, #0
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fbbf 	bl	80074a2 <USBD_LL_Transmit>

  return USBD_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b082      	sub	sp, #8
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2205      	movs	r2, #5
 8006d3a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2200      	movs	r2, #0
 8006d42:	2100      	movs	r1, #0
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 fbcd 	bl	80074e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	490e      	ldr	r1, [pc, #56]	; (8006d94 <MX_USB_DEVICE_Init+0x40>)
 8006d5c:	480e      	ldr	r0, [pc, #56]	; (8006d98 <MX_USB_DEVICE_Init+0x44>)
 8006d5e:	f7fe fead 	bl	8005abc <USBD_Init>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006d68:	f7fa fd62 	bl	8001830 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8006d6c:	490b      	ldr	r1, [pc, #44]	; (8006d9c <MX_USB_DEVICE_Init+0x48>)
 8006d6e:	480a      	ldr	r0, [pc, #40]	; (8006d98 <MX_USB_DEVICE_Init+0x44>)
 8006d70:	f7fe fed4 	bl	8005b1c <USBD_RegisterClass>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006d7a:	f7fa fd59 	bl	8001830 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006d7e:	4806      	ldr	r0, [pc, #24]	; (8006d98 <MX_USB_DEVICE_Init+0x44>)
 8006d80:	f7fe fef3 	bl	8005b6a <USBD_Start>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d001      	beq.n	8006d8e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8006d8a:	f7fa fd51 	bl	8001830 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006d8e:	bf00      	nop
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	20000118 	.word	0x20000118
 8006d98:	200001fc 	.word	0x200001fc
 8006d9c:	20000010 	.word	0x20000010

08006da0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	4603      	mov	r3, r0
 8006da8:	6039      	str	r1, [r7, #0]
 8006daa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	2212      	movs	r2, #18
 8006db0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006db2:	4b03      	ldr	r3, [pc, #12]	; (8006dc0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	20000134 	.word	0x20000134

08006dc4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	6039      	str	r1, [r7, #0]
 8006dce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2204      	movs	r2, #4
 8006dd4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006dd6:	4b03      	ldr	r3, [pc, #12]	; (8006de4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	20000148 	.word	0x20000148

08006de8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	4603      	mov	r3, r0
 8006df0:	6039      	str	r1, [r7, #0]
 8006df2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006df4:	79fb      	ldrb	r3, [r7, #7]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d105      	bne.n	8006e06 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	4907      	ldr	r1, [pc, #28]	; (8006e1c <USBD_FS_ProductStrDescriptor+0x34>)
 8006dfe:	4808      	ldr	r0, [pc, #32]	; (8006e20 <USBD_FS_ProductStrDescriptor+0x38>)
 8006e00:	f7ff fee5 	bl	8006bce <USBD_GetString>
 8006e04:	e004      	b.n	8006e10 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	4904      	ldr	r1, [pc, #16]	; (8006e1c <USBD_FS_ProductStrDescriptor+0x34>)
 8006e0a:	4805      	ldr	r0, [pc, #20]	; (8006e20 <USBD_FS_ProductStrDescriptor+0x38>)
 8006e0c:	f7ff fedf 	bl	8006bce <USBD_GetString>
  }
  return USBD_StrDesc;
 8006e10:	4b02      	ldr	r3, [pc, #8]	; (8006e1c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	200004cc 	.word	0x200004cc
 8006e20:	08007620 	.word	0x08007620

08006e24 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	6039      	str	r1, [r7, #0]
 8006e2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006e30:	683a      	ldr	r2, [r7, #0]
 8006e32:	4904      	ldr	r1, [pc, #16]	; (8006e44 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006e34:	4804      	ldr	r0, [pc, #16]	; (8006e48 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006e36:	f7ff feca 	bl	8006bce <USBD_GetString>
  return USBD_StrDesc;
 8006e3a:	4b02      	ldr	r3, [pc, #8]	; (8006e44 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3708      	adds	r7, #8
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	200004cc 	.word	0x200004cc
 8006e48:	08007638 	.word	0x08007638

08006e4c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	4603      	mov	r3, r0
 8006e54:	6039      	str	r1, [r7, #0]
 8006e56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	221a      	movs	r2, #26
 8006e5c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006e5e:	f000 f843 	bl	8006ee8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006e62:	4b02      	ldr	r3, [pc, #8]	; (8006e6c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3708      	adds	r7, #8
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	2000014c 	.word	0x2000014c

08006e70 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	4603      	mov	r3, r0
 8006e78:	6039      	str	r1, [r7, #0]
 8006e7a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006e7c:	79fb      	ldrb	r3, [r7, #7]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d105      	bne.n	8006e8e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006e82:	683a      	ldr	r2, [r7, #0]
 8006e84:	4907      	ldr	r1, [pc, #28]	; (8006ea4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006e86:	4808      	ldr	r0, [pc, #32]	; (8006ea8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006e88:	f7ff fea1 	bl	8006bce <USBD_GetString>
 8006e8c:	e004      	b.n	8006e98 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006e8e:	683a      	ldr	r2, [r7, #0]
 8006e90:	4904      	ldr	r1, [pc, #16]	; (8006ea4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006e92:	4805      	ldr	r0, [pc, #20]	; (8006ea8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006e94:	f7ff fe9b 	bl	8006bce <USBD_GetString>
  }
  return USBD_StrDesc;
 8006e98:	4b02      	ldr	r3, [pc, #8]	; (8006ea4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	200004cc 	.word	0x200004cc
 8006ea8:	0800764c 	.word	0x0800764c

08006eac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	6039      	str	r1, [r7, #0]
 8006eb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d105      	bne.n	8006eca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	4907      	ldr	r1, [pc, #28]	; (8006ee0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ec2:	4808      	ldr	r0, [pc, #32]	; (8006ee4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006ec4:	f7ff fe83 	bl	8006bce <USBD_GetString>
 8006ec8:	e004      	b.n	8006ed4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006eca:	683a      	ldr	r2, [r7, #0]
 8006ecc:	4904      	ldr	r1, [pc, #16]	; (8006ee0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ece:	4805      	ldr	r0, [pc, #20]	; (8006ee4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006ed0:	f7ff fe7d 	bl	8006bce <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ed4:	4b02      	ldr	r3, [pc, #8]	; (8006ee0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	200004cc 	.word	0x200004cc
 8006ee4:	08007658 	.word	0x08007658

08006ee8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006eee:	4b0f      	ldr	r3, [pc, #60]	; (8006f2c <Get_SerialNum+0x44>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006ef4:	4b0e      	ldr	r3, [pc, #56]	; (8006f30 <Get_SerialNum+0x48>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006efa:	4b0e      	ldr	r3, [pc, #56]	; (8006f34 <Get_SerialNum+0x4c>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4413      	add	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d009      	beq.n	8006f22 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006f0e:	2208      	movs	r2, #8
 8006f10:	4909      	ldr	r1, [pc, #36]	; (8006f38 <Get_SerialNum+0x50>)
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f000 f814 	bl	8006f40 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006f18:	2204      	movs	r2, #4
 8006f1a:	4908      	ldr	r1, [pc, #32]	; (8006f3c <Get_SerialNum+0x54>)
 8006f1c:	68b8      	ldr	r0, [r7, #8]
 8006f1e:	f000 f80f 	bl	8006f40 <IntToUnicode>
  }
}
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	1fff7a10 	.word	0x1fff7a10
 8006f30:	1fff7a14 	.word	0x1fff7a14
 8006f34:	1fff7a18 	.word	0x1fff7a18
 8006f38:	2000014e 	.word	0x2000014e
 8006f3c:	2000015e 	.word	0x2000015e

08006f40 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006f52:	2300      	movs	r3, #0
 8006f54:	75fb      	strb	r3, [r7, #23]
 8006f56:	e027      	b.n	8006fa8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	0f1b      	lsrs	r3, r3, #28
 8006f5c:	2b09      	cmp	r3, #9
 8006f5e:	d80b      	bhi.n	8006f78 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	0f1b      	lsrs	r3, r3, #28
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	7dfb      	ldrb	r3, [r7, #23]
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	440b      	add	r3, r1
 8006f70:	3230      	adds	r2, #48	; 0x30
 8006f72:	b2d2      	uxtb	r2, r2
 8006f74:	701a      	strb	r2, [r3, #0]
 8006f76:	e00a      	b.n	8006f8e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	0f1b      	lsrs	r3, r3, #28
 8006f7c:	b2da      	uxtb	r2, r3
 8006f7e:	7dfb      	ldrb	r3, [r7, #23]
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	4619      	mov	r1, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	440b      	add	r3, r1
 8006f88:	3237      	adds	r2, #55	; 0x37
 8006f8a:	b2d2      	uxtb	r2, r2
 8006f8c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	011b      	lsls	r3, r3, #4
 8006f92:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006f94:	7dfb      	ldrb	r3, [r7, #23]
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	3301      	adds	r3, #1
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006fa2:	7dfb      	ldrb	r3, [r7, #23]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	75fb      	strb	r3, [r7, #23]
 8006fa8:	7dfa      	ldrb	r2, [r7, #23]
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d3d3      	bcc.n	8006f58 <IntToUnicode+0x18>
  }
}
 8006fb0:	bf00      	nop
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
	...

08006fc0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b08a      	sub	sp, #40	; 0x28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fc8:	f107 0314 	add.w	r3, r7, #20
 8006fcc:	2200      	movs	r2, #0
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	605a      	str	r2, [r3, #4]
 8006fd2:	609a      	str	r2, [r3, #8]
 8006fd4:	60da      	str	r2, [r3, #12]
 8006fd6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006fe0:	d13a      	bne.n	8007058 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	613b      	str	r3, [r7, #16]
 8006fe6:	4b1e      	ldr	r3, [pc, #120]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fea:	4a1d      	ldr	r2, [pc, #116]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8006fec:	f043 0301 	orr.w	r3, r3, #1
 8006ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ff2:	4b1b      	ldr	r3, [pc, #108]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff6:	f003 0301 	and.w	r3, r3, #1
 8006ffa:	613b      	str	r3, [r7, #16]
 8006ffc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006ffe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007004:	2302      	movs	r3, #2
 8007006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007008:	2300      	movs	r3, #0
 800700a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800700c:	2303      	movs	r3, #3
 800700e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007010:	230a      	movs	r3, #10
 8007012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007014:	f107 0314 	add.w	r3, r7, #20
 8007018:	4619      	mov	r1, r3
 800701a:	4812      	ldr	r0, [pc, #72]	; (8007064 <HAL_PCD_MspInit+0xa4>)
 800701c:	f7fa fe9e 	bl	8001d5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007020:	4b0f      	ldr	r3, [pc, #60]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8007022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007024:	4a0e      	ldr	r2, [pc, #56]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8007026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800702a:	6353      	str	r3, [r2, #52]	; 0x34
 800702c:	2300      	movs	r3, #0
 800702e:	60fb      	str	r3, [r7, #12]
 8007030:	4b0b      	ldr	r3, [pc, #44]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8007032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007034:	4a0a      	ldr	r2, [pc, #40]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 8007036:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800703a:	6453      	str	r3, [r2, #68]	; 0x44
 800703c:	4b08      	ldr	r3, [pc, #32]	; (8007060 <HAL_PCD_MspInit+0xa0>)
 800703e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007044:	60fb      	str	r3, [r7, #12]
 8007046:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007048:	2200      	movs	r2, #0
 800704a:	2100      	movs	r1, #0
 800704c:	2043      	movs	r0, #67	; 0x43
 800704e:	f7fa fe4e 	bl	8001cee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007052:	2043      	movs	r0, #67	; 0x43
 8007054:	f7fa fe67 	bl	8001d26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007058:	bf00      	nop
 800705a:	3728      	adds	r7, #40	; 0x28
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	40023800 	.word	0x40023800
 8007064:	40020000 	.word	0x40020000

08007068 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800707c:	4619      	mov	r1, r3
 800707e:	4610      	mov	r0, r2
 8007080:	f7fe fdbe 	bl	8005c00 <USBD_LL_SetupStage>
}
 8007084:	bf00      	nop
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	460b      	mov	r3, r1
 8007096:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800709e:	78fa      	ldrb	r2, [r7, #3]
 80070a0:	6879      	ldr	r1, [r7, #4]
 80070a2:	4613      	mov	r3, r2
 80070a4:	00db      	lsls	r3, r3, #3
 80070a6:	1a9b      	subs	r3, r3, r2
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	440b      	add	r3, r1
 80070ac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	78fb      	ldrb	r3, [r7, #3]
 80070b4:	4619      	mov	r1, r3
 80070b6:	f7fe fdf8 	bl	8005caa <USBD_LL_DataOutStage>
}
 80070ba:	bf00      	nop
 80070bc:	3708      	adds	r7, #8
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b082      	sub	sp, #8
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	460b      	mov	r3, r1
 80070cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80070d4:	78fa      	ldrb	r2, [r7, #3]
 80070d6:	6879      	ldr	r1, [r7, #4]
 80070d8:	4613      	mov	r3, r2
 80070da:	00db      	lsls	r3, r3, #3
 80070dc:	1a9b      	subs	r3, r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	440b      	add	r3, r1
 80070e2:	3348      	adds	r3, #72	; 0x48
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	78fb      	ldrb	r3, [r7, #3]
 80070e8:	4619      	mov	r1, r3
 80070ea:	f7fe fe41 	bl	8005d70 <USBD_LL_DataInStage>
}
 80070ee:	bf00      	nop
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b082      	sub	sp, #8
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007104:	4618      	mov	r0, r3
 8007106:	f7fe ff55 	bl	8005fb4 <USBD_LL_SOF>
}
 800710a:	bf00      	nop
 800710c:	3708      	adds	r7, #8
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b084      	sub	sp, #16
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800711a:	2301      	movs	r3, #1
 800711c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	2b02      	cmp	r3, #2
 8007124:	d001      	beq.n	800712a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007126:	f7fa fb83 	bl	8001830 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007130:	7bfa      	ldrb	r2, [r7, #15]
 8007132:	4611      	mov	r1, r2
 8007134:	4618      	mov	r0, r3
 8007136:	f7fe feff 	bl	8005f38 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007140:	4618      	mov	r0, r3
 8007142:	f7fe feab 	bl	8005e9c <USBD_LL_Reset>
}
 8007146:	bf00      	nop
 8007148:	3710      	adds	r7, #16
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
	...

08007150 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800715e:	4618      	mov	r0, r3
 8007160:	f7fe fefa 	bl	8005f58 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	6812      	ldr	r2, [r2, #0]
 8007172:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007176:	f043 0301 	orr.w	r3, r3, #1
 800717a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d005      	beq.n	8007190 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007184:	4b04      	ldr	r3, [pc, #16]	; (8007198 <HAL_PCD_SuspendCallback+0x48>)
 8007186:	691b      	ldr	r3, [r3, #16]
 8007188:	4a03      	ldr	r2, [pc, #12]	; (8007198 <HAL_PCD_SuspendCallback+0x48>)
 800718a:	f043 0306 	orr.w	r3, r3, #6
 800718e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007190:	bf00      	nop
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	e000ed00 	.word	0xe000ed00

0800719c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fe feea 	bl	8005f84 <USBD_LL_Resume>
}
 80071b0:	bf00      	nop
 80071b2:	3708      	adds	r7, #8
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	460b      	mov	r3, r1
 80071c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071ca:	78fa      	ldrb	r2, [r7, #3]
 80071cc:	4611      	mov	r1, r2
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe ff38 	bl	8006044 <USBD_LL_IsoOUTIncomplete>
}
 80071d4:	bf00      	nop
 80071d6:	3708      	adds	r7, #8
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	460b      	mov	r3, r1
 80071e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071ee:	78fa      	ldrb	r2, [r7, #3]
 80071f0:	4611      	mov	r1, r2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7fe ff00 	bl	8005ff8 <USBD_LL_IsoINIncomplete>
}
 80071f8:	bf00      	nop
 80071fa:	3708      	adds	r7, #8
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}

08007200 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800720e:	4618      	mov	r0, r3
 8007210:	f7fe ff3e 	bl	8006090 <USBD_LL_DevConnected>
}
 8007214:	bf00      	nop
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe ff3b 	bl	80060a6 <USBD_LL_DevDisconnected>
}
 8007230:	bf00      	nop
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d13c      	bne.n	80072c2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007248:	4a20      	ldr	r2, [pc, #128]	; (80072cc <USBD_LL_Init+0x94>)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a1e      	ldr	r2, [pc, #120]	; (80072cc <USBD_LL_Init+0x94>)
 8007254:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007258:	4b1c      	ldr	r3, [pc, #112]	; (80072cc <USBD_LL_Init+0x94>)
 800725a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800725e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007260:	4b1a      	ldr	r3, [pc, #104]	; (80072cc <USBD_LL_Init+0x94>)
 8007262:	2204      	movs	r2, #4
 8007264:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007266:	4b19      	ldr	r3, [pc, #100]	; (80072cc <USBD_LL_Init+0x94>)
 8007268:	2202      	movs	r2, #2
 800726a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800726c:	4b17      	ldr	r3, [pc, #92]	; (80072cc <USBD_LL_Init+0x94>)
 800726e:	2200      	movs	r2, #0
 8007270:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007272:	4b16      	ldr	r3, [pc, #88]	; (80072cc <USBD_LL_Init+0x94>)
 8007274:	2202      	movs	r2, #2
 8007276:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007278:	4b14      	ldr	r3, [pc, #80]	; (80072cc <USBD_LL_Init+0x94>)
 800727a:	2200      	movs	r2, #0
 800727c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800727e:	4b13      	ldr	r3, [pc, #76]	; (80072cc <USBD_LL_Init+0x94>)
 8007280:	2200      	movs	r2, #0
 8007282:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007284:	4b11      	ldr	r3, [pc, #68]	; (80072cc <USBD_LL_Init+0x94>)
 8007286:	2200      	movs	r2, #0
 8007288:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800728a:	4b10      	ldr	r3, [pc, #64]	; (80072cc <USBD_LL_Init+0x94>)
 800728c:	2200      	movs	r2, #0
 800728e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007290:	4b0e      	ldr	r3, [pc, #56]	; (80072cc <USBD_LL_Init+0x94>)
 8007292:	2200      	movs	r2, #0
 8007294:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007296:	480d      	ldr	r0, [pc, #52]	; (80072cc <USBD_LL_Init+0x94>)
 8007298:	f7fa ff16 	bl	80020c8 <HAL_PCD_Init>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d001      	beq.n	80072a6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80072a2:	f7fa fac5 	bl	8001830 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80072a6:	2180      	movs	r1, #128	; 0x80
 80072a8:	4808      	ldr	r0, [pc, #32]	; (80072cc <USBD_LL_Init+0x94>)
 80072aa:	f7fc f85c 	bl	8003366 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80072ae:	2240      	movs	r2, #64	; 0x40
 80072b0:	2100      	movs	r1, #0
 80072b2:	4806      	ldr	r0, [pc, #24]	; (80072cc <USBD_LL_Init+0x94>)
 80072b4:	f7fc f810 	bl	80032d8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80072b8:	2280      	movs	r2, #128	; 0x80
 80072ba:	2101      	movs	r1, #1
 80072bc:	4803      	ldr	r0, [pc, #12]	; (80072cc <USBD_LL_Init+0x94>)
 80072be:	f7fc f80b 	bl	80032d8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3708      	adds	r7, #8
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	200006cc 	.word	0x200006cc

080072d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072d8:	2300      	movs	r3, #0
 80072da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80072dc:	2300      	movs	r3, #0
 80072de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fb f80b 	bl	8002302 <HAL_PCD_Start>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 f930 	bl	8007558 <USBD_Get_USB_Status>
 80072f8:	4603      	mov	r3, r0
 80072fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80072fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	4608      	mov	r0, r1
 8007310:	4611      	mov	r1, r2
 8007312:	461a      	mov	r2, r3
 8007314:	4603      	mov	r3, r0
 8007316:	70fb      	strb	r3, [r7, #3]
 8007318:	460b      	mov	r3, r1
 800731a:	70bb      	strb	r3, [r7, #2]
 800731c:	4613      	mov	r3, r2
 800731e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007320:	2300      	movs	r3, #0
 8007322:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800732e:	78bb      	ldrb	r3, [r7, #2]
 8007330:	883a      	ldrh	r2, [r7, #0]
 8007332:	78f9      	ldrb	r1, [r7, #3]
 8007334:	f7fb fbef 	bl	8002b16 <HAL_PCD_EP_Open>
 8007338:	4603      	mov	r3, r0
 800733a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	4618      	mov	r0, r3
 8007340:	f000 f90a 	bl	8007558 <USBD_Get_USB_Status>
 8007344:	4603      	mov	r3, r0
 8007346:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007348:	7bbb      	ldrb	r3, [r7, #14]
}
 800734a:	4618      	mov	r0, r3
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	460b      	mov	r3, r1
 800735c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007362:	2300      	movs	r3, #0
 8007364:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800736c:	78fa      	ldrb	r2, [r7, #3]
 800736e:	4611      	mov	r1, r2
 8007370:	4618      	mov	r0, r3
 8007372:	f7fb fc38 	bl	8002be6 <HAL_PCD_EP_Close>
 8007376:	4603      	mov	r3, r0
 8007378:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800737a:	7bfb      	ldrb	r3, [r7, #15]
 800737c:	4618      	mov	r0, r3
 800737e:	f000 f8eb 	bl	8007558 <USBD_Get_USB_Status>
 8007382:	4603      	mov	r3, r0
 8007384:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007386:	7bbb      	ldrb	r3, [r7, #14]
}
 8007388:	4618      	mov	r0, r3
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	460b      	mov	r3, r1
 800739a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800739c:	2300      	movs	r3, #0
 800739e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80073aa:	78fa      	ldrb	r2, [r7, #3]
 80073ac:	4611      	mov	r1, r2
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fb fcf8 	bl	8002da4 <HAL_PCD_EP_SetStall>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 f8cc 	bl	8007558 <USBD_Get_USB_Status>
 80073c0:	4603      	mov	r3, r0
 80073c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80073c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b084      	sub	sp, #16
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
 80073d6:	460b      	mov	r3, r1
 80073d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80073de:	2300      	movs	r3, #0
 80073e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80073e8:	78fa      	ldrb	r2, [r7, #3]
 80073ea:	4611      	mov	r1, r2
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7fb fd3d 	bl	8002e6c <HAL_PCD_EP_ClrStall>
 80073f2:	4603      	mov	r3, r0
 80073f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 f8ad 	bl	8007558 <USBD_Get_USB_Status>
 80073fe:	4603      	mov	r3, r0
 8007400:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007402:	7bbb      	ldrb	r3, [r7, #14]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800740c:	b480      	push	{r7}
 800740e:	b085      	sub	sp, #20
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	460b      	mov	r3, r1
 8007416:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800741e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007420:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007424:	2b00      	cmp	r3, #0
 8007426:	da0b      	bge.n	8007440 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007428:	78fb      	ldrb	r3, [r7, #3]
 800742a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800742e:	68f9      	ldr	r1, [r7, #12]
 8007430:	4613      	mov	r3, r2
 8007432:	00db      	lsls	r3, r3, #3
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	333e      	adds	r3, #62	; 0x3e
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	e00b      	b.n	8007458 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	4613      	mov	r3, r2
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	1a9b      	subs	r3, r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	440b      	add	r3, r1
 8007452:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007456:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	460b      	mov	r3, r1
 800746e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007470:	2300      	movs	r3, #0
 8007472:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007474:	2300      	movs	r3, #0
 8007476:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800747e:	78fa      	ldrb	r2, [r7, #3]
 8007480:	4611      	mov	r1, r2
 8007482:	4618      	mov	r0, r3
 8007484:	f7fb fb22 	bl	8002acc <HAL_PCD_SetAddress>
 8007488:	4603      	mov	r3, r0
 800748a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800748c:	7bfb      	ldrb	r3, [r7, #15]
 800748e:	4618      	mov	r0, r3
 8007490:	f000 f862 	bl	8007558 <USBD_Get_USB_Status>
 8007494:	4603      	mov	r3, r0
 8007496:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007498:	7bbb      	ldrb	r3, [r7, #14]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b086      	sub	sp, #24
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	60f8      	str	r0, [r7, #12]
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	603b      	str	r3, [r7, #0]
 80074ae:	460b      	mov	r3, r1
 80074b0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80074c0:	7af9      	ldrb	r1, [r7, #11]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	f7fb fc23 	bl	8002d10 <HAL_PCD_EP_Transmit>
 80074ca:	4603      	mov	r3, r0
 80074cc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80074ce:	7dfb      	ldrb	r3, [r7, #23]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 f841 	bl	8007558 <USBD_Get_USB_Status>
 80074d6:	4603      	mov	r3, r0
 80074d8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80074da:	7dbb      	ldrb	r3, [r7, #22]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	607a      	str	r2, [r7, #4]
 80074ee:	603b      	str	r3, [r7, #0]
 80074f0:	460b      	mov	r3, r1
 80074f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074f4:	2300      	movs	r3, #0
 80074f6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007502:	7af9      	ldrb	r1, [r7, #11]
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	f7fb fbb7 	bl	8002c7a <HAL_PCD_EP_Receive>
 800750c:	4603      	mov	r3, r0
 800750e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007510:	7dfb      	ldrb	r3, [r7, #23]
 8007512:	4618      	mov	r0, r3
 8007514:	f000 f820 	bl	8007558 <USBD_Get_USB_Status>
 8007518:	4603      	mov	r3, r0
 800751a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800751c:	7dbb      	ldrb	r3, [r7, #22]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3718      	adds	r7, #24
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
	...

08007528 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007530:	4b03      	ldr	r3, [pc, #12]	; (8007540 <USBD_static_malloc+0x18>)
}
 8007532:	4618      	mov	r0, r3
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	2000019c 	.word	0x2000019c

08007544 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]

}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	4603      	mov	r3, r0
 8007560:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007562:	2300      	movs	r3, #0
 8007564:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007566:	79fb      	ldrb	r3, [r7, #7]
 8007568:	2b03      	cmp	r3, #3
 800756a:	d817      	bhi.n	800759c <USBD_Get_USB_Status+0x44>
 800756c:	a201      	add	r2, pc, #4	; (adr r2, 8007574 <USBD_Get_USB_Status+0x1c>)
 800756e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007572:	bf00      	nop
 8007574:	08007585 	.word	0x08007585
 8007578:	0800758b 	.word	0x0800758b
 800757c:	08007591 	.word	0x08007591
 8007580:	08007597 	.word	0x08007597
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]
    break;
 8007588:	e00b      	b.n	80075a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800758a:	2303      	movs	r3, #3
 800758c:	73fb      	strb	r3, [r7, #15]
    break;
 800758e:	e008      	b.n	80075a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007590:	2301      	movs	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
    break;
 8007594:	e005      	b.n	80075a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007596:	2303      	movs	r3, #3
 8007598:	73fb      	strb	r3, [r7, #15]
    break;
 800759a:	e002      	b.n	80075a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800759c:	2303      	movs	r3, #3
 800759e:	73fb      	strb	r3, [r7, #15]
    break;
 80075a0:	bf00      	nop
  }
  return usb_status;
 80075a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <__libc_init_array>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	4d0d      	ldr	r5, [pc, #52]	; (80075e8 <__libc_init_array+0x38>)
 80075b4:	4c0d      	ldr	r4, [pc, #52]	; (80075ec <__libc_init_array+0x3c>)
 80075b6:	1b64      	subs	r4, r4, r5
 80075b8:	10a4      	asrs	r4, r4, #2
 80075ba:	2600      	movs	r6, #0
 80075bc:	42a6      	cmp	r6, r4
 80075be:	d109      	bne.n	80075d4 <__libc_init_array+0x24>
 80075c0:	4d0b      	ldr	r5, [pc, #44]	; (80075f0 <__libc_init_array+0x40>)
 80075c2:	4c0c      	ldr	r4, [pc, #48]	; (80075f4 <__libc_init_array+0x44>)
 80075c4:	f000 f820 	bl	8007608 <_init>
 80075c8:	1b64      	subs	r4, r4, r5
 80075ca:	10a4      	asrs	r4, r4, #2
 80075cc:	2600      	movs	r6, #0
 80075ce:	42a6      	cmp	r6, r4
 80075d0:	d105      	bne.n	80075de <__libc_init_array+0x2e>
 80075d2:	bd70      	pop	{r4, r5, r6, pc}
 80075d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075d8:	4798      	blx	r3
 80075da:	3601      	adds	r6, #1
 80075dc:	e7ee      	b.n	80075bc <__libc_init_array+0xc>
 80075de:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e2:	4798      	blx	r3
 80075e4:	3601      	adds	r6, #1
 80075e6:	e7f2      	b.n	80075ce <__libc_init_array+0x1e>
 80075e8:	08007688 	.word	0x08007688
 80075ec:	08007688 	.word	0x08007688
 80075f0:	08007688 	.word	0x08007688
 80075f4:	0800768c 	.word	0x0800768c

080075f8 <memset>:
 80075f8:	4402      	add	r2, r0
 80075fa:	4603      	mov	r3, r0
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d100      	bne.n	8007602 <memset+0xa>
 8007600:	4770      	bx	lr
 8007602:	f803 1b01 	strb.w	r1, [r3], #1
 8007606:	e7f9      	b.n	80075fc <memset+0x4>

08007608 <_init>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	bf00      	nop
 800760c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760e:	bc08      	pop	{r3}
 8007610:	469e      	mov	lr, r3
 8007612:	4770      	bx	lr

08007614 <_fini>:
 8007614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007616:	bf00      	nop
 8007618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800761a:	bc08      	pop	{r3}
 800761c:	469e      	mov	lr, r3
 800761e:	4770      	bx	lr
