{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727982905017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727982905020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 15:15:04 2024 " "Processing started: Thu Oct 03 15:15:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727982905020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727982905020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrainSim -c TrainSim " "Command: quartus_sta TrainSim -c TrainSim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727982905020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727982905181 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1727982905867 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 6 " "Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1727982905867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982905905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982905905 ""}
{ "Info" "ISTA_SDC_FOUND" "TrainSim.sdc " "Reading SDC File: 'TrainSim.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727982906512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906527 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727982906530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727982906530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727982906530 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727982906530 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982906530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906534 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727982906534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727982906534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727982906534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727982906534 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982906534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982906538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982906538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982906538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982906538 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727982906538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727982906542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982906545 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1727982906546 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727982906575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727982906627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727982906627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.886 " "Worst-case setup slack is -15.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.886            -234.856 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -15.886            -234.856 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.387            -478.866 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -14.387            -478.866 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795             -15.536 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.795             -15.536 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.198               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.321               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.362               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.712               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    1.611               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.578 " "Worst-case recovery slack is -8.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.578              -8.578 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.578              -8.578 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.527              -8.527 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.527              -8.527 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538              -9.213 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.538              -9.213 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.108 " "Worst-case removal slack is 1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    1.108               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.177               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    6.177               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.311               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.311               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.257 " "Worst-case minimum pulse width slack is -1.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257             -27.627 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -1.257             -27.627 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.066 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -3.066 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.628 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.628 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.510 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.510 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.458               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.458               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.468               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.468               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clk_50  " "    9.670               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982906720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982906720 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727982906756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727982906784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727982908132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982908326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982908326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982908326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982908326 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727982908326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982908330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727982908355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727982908355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.720 " "Worst-case setup slack is -15.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.720            -231.880 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -15.720            -231.880 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.233            -439.369 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.233            -439.369 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721             -15.254 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.721             -15.254 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.306               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.306               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982908370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.101               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.380               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.678               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.487               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    1.487               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982908395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.504 " "Worst-case recovery slack is -8.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.504              -8.504 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.504              -8.504 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.502              -8.502 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.502              -8.502 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434              -8.589 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.434              -8.589 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982908412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    1.018               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.240               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    6.240               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.370               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.370               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982908431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.305 " "Worst-case minimum pulse width slack is -1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305             -28.469 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -1.305             -28.469 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.084 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -3.084 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.577 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.577 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.512 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.512 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.444               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.444               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.450               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.450               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clk_50  " "    9.673               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982908446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982908446 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727982908489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727982908768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727982910011 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982910950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982910950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982910950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982910950 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727982910950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982910954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727982910958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727982910958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.384 " "Worst-case setup slack is -10.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.384            -360.650 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.384            -360.650 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.734            -144.313 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -9.734            -144.313 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267              -6.866 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.267              -6.866 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.501               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.501               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.380               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.839               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.763 " "Worst-case recovery slack is -4.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.763              -4.763 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.763              -4.763 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.724              -4.724 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.724              -4.724 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554              -3.318 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.554              -3.318 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.429 " "Worst-case removal slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.429               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.309               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.309               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.390               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.390               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.085 " "Worst-case minimum pulse width slack is -1.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085             -12.741 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -1.085             -12.741 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.110               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.145               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.158               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clk_50  " "    9.336               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911246 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727982911281 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982911577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982911577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982911577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727982911577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727982911577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727982911580 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727982911584 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727982911584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.021 " "Worst-case setup slack is -9.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.021            -133.292 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -9.021            -133.292 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.709            -299.280 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.709            -299.280 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131              -6.104 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.131              -6.104 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.813               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.813               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.336               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.680               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.623 " "Worst-case recovery slack is -4.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.623              -4.623 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.623              -4.623 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582              -4.582 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.582              -4.582 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -2.664 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.445              -2.664 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.340 " "Worst-case removal slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.340               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.228               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.228               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.305               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.305               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.902 " "Worst-case minimum pulse width slack is -0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -10.225 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.902             -10.225 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.130               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.159               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.579               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.579               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clk_50  " "    9.286               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727982911673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727982911673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727982914706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727982914708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5360 " "Peak virtual memory: 5360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727982915115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 15:15:15 2024 " "Processing ended: Thu Oct 03 15:15:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727982915115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727982915115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727982915115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727982915115 ""}
