Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:59:42 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_47/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 1235        0.006        0.000                      0                 1235        2.305        0.000                       0                  1215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.580}        5.160           193.798         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.056        0.000                      0                 1235        0.006        0.000                      0                 1235        2.305        0.000                       0                  1215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 genblk1[3].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.580ns period=5.160ns})
  Destination:            reg_out/reg_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.580ns period=5.160ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.160ns  (vclock rise@5.160ns - vclock rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.055ns (41.853%)  route 2.855ns (58.147%))
  Logic Levels:           18  (CARRY8=10 LUT2=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 7.468 - 5.160 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.794ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.723ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, routed)        1.856     2.802    genblk1[3].reg_in/clk_IBUF_BUFG
    SLICE_X107Y553       FDRE                                         r  genblk1[3].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y553       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.880 r  genblk1[3].reg_in/reg_out_reg[2]/Q
                         net (fo=4, routed)           0.075     2.955    genblk1[3].reg_in/x_reg[3][2]
    SLICE_X107Y553       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.103 r  genblk1[3].reg_in/z__0_carry_i_8/O
                         net (fo=1, routed)           0.022     3.125    conv/mul00/reg_out[0]_i_371_0[2]
    SLICE_X107Y553       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.256 r  conv/mul00/z__0_carry/O[6]
                         net (fo=2, routed)           0.284     3.540    genblk1[4].reg_in/reg_out_reg[0]_i_177[4]
    SLICE_X110Y555       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.638 r  genblk1[4].reg_in/reg_out[0]_i_366/O
                         net (fo=1, routed)           0.022     3.660    conv/add000072/S[4]
    SLICE_X110Y555       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.791 r  conv/add000072/reg_out_reg[0]_i_177/O[6]
                         net (fo=2, routed)           0.564     4.355    conv/add000072/reg_out_reg[0]_i_177_n_9
    SLICE_X113Y556       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.392 r  conv/add000072/reg_out[0]_i_180/O
                         net (fo=1, routed)           0.022     4.414    conv/add000072/reg_out[0]_i_180_n_0
    SLICE_X113Y556       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.573 r  conv/add000072/reg_out_reg[0]_i_69/CO[7]
                         net (fo=1, routed)           0.026     4.599    conv/add000072/reg_out_reg[0]_i_69_n_0
    SLICE_X113Y557       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.655 r  conv/add000072/reg_out_reg[21]_i_41/O[0]
                         net (fo=2, routed)           0.153     4.808    conv/add000072/reg_out_reg[21]_i_41_n_15
    SLICE_X112Y557       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.956 r  conv/add000072/reg_out[21]_i_49/O
                         net (fo=1, routed)           0.009     4.965    conv/add000072/reg_out[21]_i_49_n_0
    SLICE_X112Y557       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.198 r  conv/add000072/reg_out_reg[21]_i_24/O[5]
                         net (fo=2, routed)           0.596     5.794    conv/add000072/reg_out_reg[21]_i_24_n_10
    SLICE_X111Y557       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     5.849 r  conv/add000072/reg_out_reg[16]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.875    conv/add000072/reg_out_reg[16]_i_20_n_0
    SLICE_X111Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.931 r  conv/add000072/reg_out_reg[21]_i_16/O[0]
                         net (fo=2, routed)           0.237     6.168    conv/add000072/reg_out_reg[21]_i_16_n_15
    SLICE_X109Y557       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     6.203 r  conv/add000072/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.009     6.212    conv/add000072/reg_out[21]_i_20_n_0
    SLICE_X109Y557       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.344 r  conv/add000072/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, routed)           0.239     6.583    conv/add000072/reg_out_reg[21]_i_10_n_13
    SLICE_X109Y553       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.706 r  conv/add000072/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.010     6.716    conv/add000072/reg_out[21]_i_13_n_0
    SLICE_X109Y553       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.879 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.214     7.093    conv/add000068/reg_out_reg[21]_0[0]
    SLICE_X108Y551       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     7.144 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     7.169    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X108Y551       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     7.353 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.137     7.490    reg_out/a[21]
    SLICE_X108Y552       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     7.527 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.185     7.712    reg_out/reg_out[21]_i_1_n_0
    SLICE_X109Y552       FDRE                                         r  reg_out/reg_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.160     5.160 r  
    AP13                                              0.000     5.160 r  clk (IN)
                         net (fo=0)                   0.000     5.160    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.505 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.505    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.505 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.792    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.816 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, routed)        1.652     7.468    reg_out/clk_IBUF_BUFG
    SLICE_X109Y552       FDRE                                         r  reg_out/reg_out_reg[14]/C
                         clock pessimism              0.411     7.878    
                         clock uncertainty           -0.035     7.843    
    SLICE_X109Y552       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.769    reg_out/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[125].z_reg[125][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.580ns period=5.160ns})
  Destination:            genblk1[125].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.580ns period=5.160ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Net Delay (Source):      1.662ns (routing 0.723ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.794ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, routed)        1.662     2.318    demux/clk_IBUF_BUFG
    SLICE_X109Y538       FDRE                                         r  demux/genblk1[125].z_reg[125][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y538       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.376 r  demux/genblk1[125].z_reg[125][0]/Q
                         net (fo=1, routed)           0.069     2.445    genblk1[125].reg_in/D[0]
    SLICE_X109Y539       FDRE                                         r  genblk1[125].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, routed)        1.898     2.844    genblk1[125].reg_in/clk_IBUF_BUFG
    SLICE_X109Y539       FDRE                                         r  genblk1[125].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.468     2.376    
    SLICE_X109Y539       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.438    genblk1[125].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.580 }
Period(ns):         5.160
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.160       3.870      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.580       2.305      SLICE_X112Y558  demux/genblk1[19].z_reg[19][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.580       2.305      SLICE_X112Y558  demux/genblk1[19].z_reg[19][3]/C



