-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

-- DATE "04/20/2015 10:32:12"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	gsensor IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	G_SENSOR_INT : IN std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	G_SENSOR_CS_N : OUT std_logic;
	out_red : OUT std_logic;
	out_green : OUT std_logic;
	out_blue : OUT std_logic;
	out_h_sync : OUT std_logic;
	out_v_sync : OUT std_logic
	);
END gsensor;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_red	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_green	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_blue	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_h_sync	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_v_sync	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- G_SENSOR_INT	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF gsensor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_G_SENSOR_INT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_G_SENSOR_CS_N : std_logic;
SIGNAL ww_out_red : std_logic;
SIGNAL ww_out_green : std_logic;
SIGNAL ww_out_blue : std_logic;
SIGNAL ww_out_h_sync : std_logic;
SIGNAL ww_out_v_sync : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_vga|v_sync~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_reset_delay|cont[0]~1_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u_reset_delay|Add0~0_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~1\ : std_logic;
SIGNAL \u_reset_delay|Add0~2_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~3\ : std_logic;
SIGNAL \u_reset_delay|Add0~4_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~5\ : std_logic;
SIGNAL \u_reset_delay|Add0~6_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~7\ : std_logic;
SIGNAL \u_reset_delay|Add0~8_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~9\ : std_logic;
SIGNAL \u_reset_delay|Add0~10_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~11\ : std_logic;
SIGNAL \u_reset_delay|Add0~12_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~13\ : std_logic;
SIGNAL \u_reset_delay|Add0~14_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~15\ : std_logic;
SIGNAL \u_reset_delay|Add0~16_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~17\ : std_logic;
SIGNAL \u_reset_delay|Add0~18_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~19\ : std_logic;
SIGNAL \u_reset_delay|Add0~20_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~21\ : std_logic;
SIGNAL \u_reset_delay|Add0~22_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~23\ : std_logic;
SIGNAL \u_reset_delay|Add0~24_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~25\ : std_logic;
SIGNAL \u_reset_delay|Add0~26_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~27\ : std_logic;
SIGNAL \u_reset_delay|Add0~28_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~29\ : std_logic;
SIGNAL \u_reset_delay|Add0~30_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~31\ : std_logic;
SIGNAL \u_reset_delay|Add0~32_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~33\ : std_logic;
SIGNAL \u_reset_delay|Add0~34_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~35\ : std_logic;
SIGNAL \u_reset_delay|Add0~36_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~37\ : std_logic;
SIGNAL \u_reset_delay|Add0~38_combout\ : std_logic;
SIGNAL \u_reset_delay|cont[20]~0_combout\ : std_logic;
SIGNAL \u_reset_delay|oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[0]~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[2]~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[3]~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|LessThan0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~0_combout\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~q\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~13_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~q\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~q\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~15_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~45_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~16\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~17_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~18\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~19_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~20\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~21_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~22\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~23_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~24\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~25_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~26\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~27_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~28\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~29_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~30\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~31_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~32\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~33_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~34\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~35_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~36\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~37_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~38\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~39_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~40\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~41_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~42\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~43_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~q\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[0]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[1]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[2]~feeder_combout\ : std_logic;
SIGNAL \G_SENSOR_INT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~12_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~q\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~q\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Add0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux4~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~10_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|read_back_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~q\ : std_logic;
SIGNAL \u_spi_ee_config|Mux3~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~11_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux10~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[6]~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux11~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux8~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux2~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~9_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux9~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~14_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux5~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux6~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux7~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ : std_logic;
SIGNAL \u_vga|Add24~0_combout\ : std_logic;
SIGNAL \u_vga|Add24~1\ : std_logic;
SIGNAL \u_vga|Add24~2_combout\ : std_logic;
SIGNAL \u_vga|Add24~3\ : std_logic;
SIGNAL \u_vga|Add24~4_combout\ : std_logic;
SIGNAL \u_vga|Add24~5\ : std_logic;
SIGNAL \u_vga|Add24~6_combout\ : std_logic;
SIGNAL \u_vga|Equal14~1_combout\ : std_logic;
SIGNAL \u_vga|Add24~7\ : std_logic;
SIGNAL \u_vga|Add24~8_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add24~9\ : std_logic;
SIGNAL \u_vga|Add24~10_combout\ : std_logic;
SIGNAL \u_vga|Add24~11\ : std_logic;
SIGNAL \u_vga|Add24~12_combout\ : std_logic;
SIGNAL \u_vga|Add24~13\ : std_logic;
SIGNAL \u_vga|Add24~14_combout\ : std_logic;
SIGNAL \u_vga|Add24~15\ : std_logic;
SIGNAL \u_vga|Add24~16_combout\ : std_logic;
SIGNAL \u_vga|Add24~17\ : std_logic;
SIGNAL \u_vga|Add24~18_combout\ : std_logic;
SIGNAL \u_vga|Equal14~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~8_combout\ : std_logic;
SIGNAL \u_vga|Add24~19\ : std_logic;
SIGNAL \u_vga|Add24~20_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~33_combout\ : std_logic;
SIGNAL \u_vga|Add25~7\ : std_logic;
SIGNAL \u_vga|Add25~8_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~11_combout\ : std_logic;
SIGNAL \u_vga|Equal1~0_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[1]~1_combout\ : std_logic;
SIGNAL \u_vga|Add25~9\ : std_logic;
SIGNAL \u_vga|Add25~10_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add25~11\ : std_logic;
SIGNAL \u_vga|Add25~12_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~6_combout\ : std_logic;
SIGNAL \u_vga|Add25~13\ : std_logic;
SIGNAL \u_vga|Add25~14_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~5_combout\ : std_logic;
SIGNAL \u_vga|Add25~15\ : std_logic;
SIGNAL \u_vga|Add25~16_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~4_combout\ : std_logic;
SIGNAL \u_vga|Add25~17\ : std_logic;
SIGNAL \u_vga|Add25~18_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[9]~3_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~12_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~16_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~34_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~35_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~36_combout\ : std_logic;
SIGNAL \u_vga|Add25~19\ : std_logic;
SIGNAL \u_vga|Add25~20_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[10]~2_combout\ : std_logic;
SIGNAL \u_vga|Add25~0_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~9_combout\ : std_logic;
SIGNAL \u_vga|Add25~1\ : std_logic;
SIGNAL \u_vga|Add25~2_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~8_combout\ : std_logic;
SIGNAL \u_vga|Add25~3\ : std_logic;
SIGNAL \u_vga|Add25~4_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~7_combout\ : std_logic;
SIGNAL \u_vga|Add25~5\ : std_logic;
SIGNAL \u_vga|Add25~6_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~22_combout\ : std_logic;
SIGNAL \u_vga|Equal13~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~23_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~24_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~13_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~20_combout\ : std_logic;
SIGNAL \u_vga|Equal13~4_combout\ : std_logic;
SIGNAL \u_vga|LessThan11~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~21_combout\ : std_logic;
SIGNAL \u_vga|Equal13~5_combout\ : std_logic;
SIGNAL \u_vga|Equal18~0_combout\ : std_logic;
SIGNAL \u_vga|Equal18~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~38_combout\ : std_logic;
SIGNAL \u_vga|wr_en_b_roc~1_combout\ : std_logic;
SIGNAL \u_vga|Equal14~2_combout\ : std_logic;
SIGNAL \u_vga|Equal14~3_combout\ : std_logic;
SIGNAL \u_vga|wr_en_b_roc~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_b_roc~q\ : std_logic;
SIGNAL \u_vga|rd_en_b_roc~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_vga|Mux1~147_combout\ : std_logic;
SIGNAL \u_vga|Mux1~148_combout\ : std_logic;
SIGNAL \u_vga|Mux1~154_combout\ : std_logic;
SIGNAL \u_vga|Mux1~155_combout\ : std_logic;
SIGNAL \u_vga|Mux1~151_combout\ : std_logic;
SIGNAL \u_vga|Mux1~152_combout\ : std_logic;
SIGNAL \u_vga|Mux1~149_combout\ : std_logic;
SIGNAL \u_vga|Mux1~150_combout\ : std_logic;
SIGNAL \u_vga|Mux1~153_combout\ : std_logic;
SIGNAL \u_vga|Mux1~156_combout\ : std_logic;
SIGNAL \u_vga|Mux1~137_combout\ : std_logic;
SIGNAL \u_vga|Mux1~138_combout\ : std_logic;
SIGNAL \u_vga|Mux1~141_combout\ : std_logic;
SIGNAL \u_vga|Mux1~142_combout\ : std_logic;
SIGNAL \u_vga|Mux1~139_combout\ : std_logic;
SIGNAL \u_vga|Mux1~140_combout\ : std_logic;
SIGNAL \u_vga|Mux1~143_combout\ : std_logic;
SIGNAL \u_vga|Mux1~144_combout\ : std_logic;
SIGNAL \u_vga|Mux1~145_combout\ : std_logic;
SIGNAL \u_vga|Mux1~146_combout\ : std_logic;
SIGNAL \u_vga|Mux1~157_combout\ : std_logic;
SIGNAL \u_vga|Mux1~158_combout\ : std_logic;
SIGNAL \u_vga|Mux1~159_combout\ : std_logic;
SIGNAL \u_vga|Mux1~160_combout\ : std_logic;
SIGNAL \u_vga|Mux1~161_combout\ : std_logic;
SIGNAL \u_vga|Mux1~162_combout\ : std_logic;
SIGNAL \u_vga|Mux1~163_combout\ : std_logic;
SIGNAL \u_vga|Mux1~164_combout\ : std_logic;
SIGNAL \u_vga|Mux1~165_combout\ : std_logic;
SIGNAL \u_vga|Mux1~166_combout\ : std_logic;
SIGNAL \u_vga|Mux1~167_combout\ : std_logic;
SIGNAL \u_vga|Mux1~127_combout\ : std_logic;
SIGNAL \u_vga|Mux1~128_combout\ : std_logic;
SIGNAL \u_vga|Mux1~129_combout\ : std_logic;
SIGNAL \u_vga|Mux1~130_combout\ : std_logic;
SIGNAL \u_vga|Mux1~131_combout\ : std_logic;
SIGNAL \u_vga|Mux1~132_combout\ : std_logic;
SIGNAL \u_vga|Mux1~133_combout\ : std_logic;
SIGNAL \u_vga|Mux1~134_combout\ : std_logic;
SIGNAL \u_vga|Mux1~135_combout\ : std_logic;
SIGNAL \u_vga|Mux1~136_combout\ : std_logic;
SIGNAL \u_vga|Mux1~168_combout\ : std_logic;
SIGNAL \u_vga|Mux1~111_combout\ : std_logic;
SIGNAL \u_vga|Mux1~112_combout\ : std_logic;
SIGNAL \u_vga|Mux1~108_combout\ : std_logic;
SIGNAL \u_vga|Mux1~109_combout\ : std_logic;
SIGNAL \u_vga|Mux1~106_combout\ : std_logic;
SIGNAL \u_vga|Mux1~107_combout\ : std_logic;
SIGNAL \u_vga|Mux1~110_combout\ : std_logic;
SIGNAL \u_vga|Mux1~104_combout\ : std_logic;
SIGNAL \u_vga|Mux1~105_combout\ : std_logic;
SIGNAL \u_vga|Mux1~113_combout\ : std_logic;
SIGNAL \u_vga|Mux1~101_combout\ : std_logic;
SIGNAL \u_vga|Mux1~102_combout\ : std_logic;
SIGNAL \u_vga|Mux1~96_combout\ : std_logic;
SIGNAL \u_vga|Mux1~97_combout\ : std_logic;
SIGNAL \u_vga|Mux1~98_combout\ : std_logic;
SIGNAL \u_vga|Mux1~99_combout\ : std_logic;
SIGNAL \u_vga|Mux1~100_combout\ : std_logic;
SIGNAL \u_vga|Mux1~94_combout\ : std_logic;
SIGNAL \u_vga|Mux1~95_combout\ : std_logic;
SIGNAL \u_vga|Mux1~103_combout\ : std_logic;
SIGNAL \u_vga|Mux1~114_combout\ : std_logic;
SIGNAL \u_vga|Mux1~84_combout\ : std_logic;
SIGNAL \u_vga|Mux1~85_combout\ : std_logic;
SIGNAL \u_vga|Mux1~88_combout\ : std_logic;
SIGNAL \u_vga|Mux1~89_combout\ : std_logic;
SIGNAL \u_vga|Mux1~86_combout\ : std_logic;
SIGNAL \u_vga|Mux1~87_combout\ : std_logic;
SIGNAL \u_vga|Mux1~90_combout\ : std_logic;
SIGNAL \u_vga|Mux1~91_combout\ : std_logic;
SIGNAL \u_vga|Mux1~92_combout\ : std_logic;
SIGNAL \u_vga|Mux1~93_combout\ : std_logic;
SIGNAL \u_vga|Mux1~122_combout\ : std_logic;
SIGNAL \u_vga|Mux1~123_combout\ : std_logic;
SIGNAL \u_vga|Mux1~115_combout\ : std_logic;
SIGNAL \u_vga|Mux1~116_combout\ : std_logic;
SIGNAL \u_vga|Mux1~117_combout\ : std_logic;
SIGNAL \u_vga|Mux1~118_combout\ : std_logic;
SIGNAL \u_vga|Mux1~119_combout\ : std_logic;
SIGNAL \u_vga|Mux1~120_combout\ : std_logic;
SIGNAL \u_vga|Mux1~121_combout\ : std_logic;
SIGNAL \u_vga|Mux1~124_combout\ : std_logic;
SIGNAL \u_vga|Mux1~125_combout\ : std_logic;
SIGNAL \u_vga|Mux1~44_combout\ : std_logic;
SIGNAL \u_vga|Mux1~45_combout\ : std_logic;
SIGNAL \u_vga|Mux1~46_combout\ : std_logic;
SIGNAL \u_vga|Mux1~47_combout\ : std_logic;
SIGNAL \u_vga|Mux1~48_combout\ : std_logic;
SIGNAL \u_vga|Mux1~49_combout\ : std_logic;
SIGNAL \u_vga|Mux1~50_combout\ : std_logic;
SIGNAL \u_vga|Mux1~42_combout\ : std_logic;
SIGNAL \u_vga|Mux1~43_combout\ : std_logic;
SIGNAL \u_vga|Mux1~51_combout\ : std_logic;
SIGNAL \u_vga|Mux1~73_combout\ : std_logic;
SIGNAL \u_vga|Mux1~74_combout\ : std_logic;
SIGNAL \u_vga|Mux1~80_combout\ : std_logic;
SIGNAL \u_vga|Mux1~81_combout\ : std_logic;
SIGNAL \u_vga|Mux1~77_combout\ : std_logic;
SIGNAL \u_vga|Mux1~78_combout\ : std_logic;
SIGNAL \u_vga|Mux1~75_combout\ : std_logic;
SIGNAL \u_vga|Mux1~76_combout\ : std_logic;
SIGNAL \u_vga|Mux1~79_combout\ : std_logic;
SIGNAL \u_vga|Mux1~82_combout\ : std_logic;
SIGNAL \u_vga|Mux1~69_combout\ : std_logic;
SIGNAL \u_vga|Mux1~70_combout\ : std_logic;
SIGNAL \u_vga|Mux1~62_combout\ : std_logic;
SIGNAL \u_vga|Mux1~63_combout\ : std_logic;
SIGNAL \u_vga|Mux1~64_combout\ : std_logic;
SIGNAL \u_vga|Mux1~65_combout\ : std_logic;
SIGNAL \u_vga|Mux1~66_combout\ : std_logic;
SIGNAL \u_vga|Mux1~67_combout\ : std_logic;
SIGNAL \u_vga|Mux1~68_combout\ : std_logic;
SIGNAL \u_vga|Mux1~71_combout\ : std_logic;
SIGNAL \u_vga|Mux1~56_combout\ : std_logic;
SIGNAL \u_vga|Mux1~57_combout\ : std_logic;
SIGNAL \u_vga|Mux1~54_combout\ : std_logic;
SIGNAL \u_vga|Mux1~55_combout\ : std_logic;
SIGNAL \u_vga|Mux1~58_combout\ : std_logic;
SIGNAL \u_vga|Mux1~59_combout\ : std_logic;
SIGNAL \u_vga|Mux1~60_combout\ : std_logic;
SIGNAL \u_vga|Mux1~52_combout\ : std_logic;
SIGNAL \u_vga|Mux1~53_combout\ : std_logic;
SIGNAL \u_vga|Mux1~61_combout\ : std_logic;
SIGNAL \u_vga|Mux1~72_combout\ : std_logic;
SIGNAL \u_vga|Mux1~83_combout\ : std_logic;
SIGNAL \u_vga|Mux1~126_combout\ : std_logic;
SIGNAL \u_vga|Mux1~38_combout\ : std_logic;
SIGNAL \u_vga|Mux1~39_combout\ : std_logic;
SIGNAL \u_vga|Mux1~31_combout\ : std_logic;
SIGNAL \u_vga|Mux1~32_combout\ : std_logic;
SIGNAL \u_vga|Mux1~35_combout\ : std_logic;
SIGNAL \u_vga|Mux1~36_combout\ : std_logic;
SIGNAL \u_vga|Mux1~33_combout\ : std_logic;
SIGNAL \u_vga|Mux1~34_combout\ : std_logic;
SIGNAL \u_vga|Mux1~37_combout\ : std_logic;
SIGNAL \u_vga|Mux1~40_combout\ : std_logic;
SIGNAL \u_vga|Mux1~10_combout\ : std_logic;
SIGNAL \u_vga|Mux1~11_combout\ : std_logic;
SIGNAL \u_vga|Mux1~12_combout\ : std_logic;
SIGNAL \u_vga|Mux1~13_combout\ : std_logic;
SIGNAL \u_vga|Mux1~14_combout\ : std_logic;
SIGNAL \u_vga|Mux1~15_combout\ : std_logic;
SIGNAL \u_vga|Mux1~16_combout\ : std_logic;
SIGNAL \u_vga|Mux1~17_combout\ : std_logic;
SIGNAL \u_vga|Mux1~18_combout\ : std_logic;
SIGNAL \u_vga|Mux1~19_combout\ : std_logic;
SIGNAL \u_vga|Mux1~27_combout\ : std_logic;
SIGNAL \u_vga|Mux1~28_combout\ : std_logic;
SIGNAL \u_vga|Mux1~20_combout\ : std_logic;
SIGNAL \u_vga|Mux1~21_combout\ : std_logic;
SIGNAL \u_vga|Mux1~24_combout\ : std_logic;
SIGNAL \u_vga|Mux1~25_combout\ : std_logic;
SIGNAL \u_vga|Mux1~22_combout\ : std_logic;
SIGNAL \u_vga|Mux1~23_combout\ : std_logic;
SIGNAL \u_vga|Mux1~26_combout\ : std_logic;
SIGNAL \u_vga|Mux1~29_combout\ : std_logic;
SIGNAL \u_vga|Mux1~30_combout\ : std_logic;
SIGNAL \u_vga|Mux1~7_combout\ : std_logic;
SIGNAL \u_vga|Mux1~8_combout\ : std_logic;
SIGNAL \u_vga|Mux1~4_combout\ : std_logic;
SIGNAL \u_vga|Mux1~5_combout\ : std_logic;
SIGNAL \u_vga|Mux1~2_combout\ : std_logic;
SIGNAL \u_vga|Mux1~3_combout\ : std_logic;
SIGNAL \u_vga|Mux1~6_combout\ : std_logic;
SIGNAL \u_vga|Mux1~0_combout\ : std_logic;
SIGNAL \u_vga|Mux1~1_combout\ : std_logic;
SIGNAL \u_vga|Mux1~9_combout\ : std_logic;
SIGNAL \u_vga|Mux1~41_combout\ : std_logic;
SIGNAL \u_vga|Mux1~169_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~2_combout\ : std_logic;
SIGNAL \u_vga|Equal13~2_combout\ : std_logic;
SIGNAL \u_vga|Equal13~1_combout\ : std_logic;
SIGNAL \u_vga|Equal13~3_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add21~1\ : std_logic;
SIGNAL \u_vga|Add21~3\ : std_logic;
SIGNAL \u_vga|Add21~5\ : std_logic;
SIGNAL \u_vga|Add21~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~32_combout\ : std_logic;
SIGNAL \u_vga|Add21~0_combout\ : std_logic;
SIGNAL \u_vga|Add21~4_combout\ : std_logic;
SIGNAL \u_vga|Add21~2_combout\ : std_logic;
SIGNAL \u_vga|LessThan15~0_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~13_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~15_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~7_combout\ : std_logic;
SIGNAL \u_vga|Add21~7\ : std_logic;
SIGNAL \u_vga|Add21~8_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~14_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~16\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~17_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~18\ : std_logic;
SIGNAL \u_vga|current_submarine_line[6]~19_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~9_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~6_combout\ : std_logic;
SIGNAL \u_vga|Add21~9\ : std_logic;
SIGNAL \u_vga|Add21~11\ : std_logic;
SIGNAL \u_vga|Add21~12_combout\ : std_logic;
SIGNAL \u_vga|Add21~10_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[6]~20\ : std_logic;
SIGNAL \u_vga|current_submarine_line[7]~21_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~10_combout\ : std_logic;
SIGNAL \u_vga|Add21~13\ : std_logic;
SIGNAL \u_vga|Add21~14_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[7]~22\ : std_logic;
SIGNAL \u_vga|current_submarine_line[8]~23_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~11_combout\ : std_logic;
SIGNAL \u_vga|Add21~15\ : std_logic;
SIGNAL \u_vga|Add21~16_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~2_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[8]~24\ : std_logic;
SIGNAL \u_vga|current_submarine_line[9]~25_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~12_combout\ : std_logic;
SIGNAL \u_vga|Add21~17\ : std_logic;
SIGNAL \u_vga|Add21~18_combout\ : std_logic;
SIGNAL \u_vga|Add21~19\ : std_logic;
SIGNAL \u_vga|Add21~20_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~3_combout\ : std_logic;
SIGNAL \u_vga|red_signal~7_combout\ : std_logic;
SIGNAL \u_vga|red_signal~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~19_combout\ : std_logic;
SIGNAL \u_vga|red_signal~3_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~15_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~29_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~30_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~28_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~31_combout\ : std_logic;
SIGNAL \u_vga|v_sync~q\ : std_logic;
SIGNAL \u_vga|v_sync~clkctrl_outclk\ : std_logic;
SIGNAL \u_vga|Add14~16_combout\ : std_logic;
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add13~0_combout\ : std_logic;
SIGNAL \u_vga|Add13~2\ : std_logic;
SIGNAL \u_vga|Add13~4\ : std_logic;
SIGNAL \u_vga|Add13~6\ : std_logic;
SIGNAL \u_vga|Add13~8\ : std_logic;
SIGNAL \u_vga|Add13~10\ : std_logic;
SIGNAL \u_vga|Add13~12\ : std_logic;
SIGNAL \u_vga|Add13~14\ : std_logic;
SIGNAL \u_vga|Add13~16\ : std_logic;
SIGNAL \u_vga|Add13~17_combout\ : std_logic;
SIGNAL \u_vga|Add13~15_combout\ : std_logic;
SIGNAL \u_vga|Add13~13_combout\ : std_logic;
SIGNAL \u_vga|Add13~11_combout\ : std_logic;
SIGNAL \u_vga|Add13~9_combout\ : std_logic;
SIGNAL \u_vga|Add13~7_combout\ : std_logic;
SIGNAL \u_vga|Add13~5_combout\ : std_logic;
SIGNAL \u_vga|Add13~3_combout\ : std_logic;
SIGNAL \u_vga|Add14~0_combout\ : std_logic;
SIGNAL \u_vga|Add13~1_combout\ : std_logic;
SIGNAL \u_vga|Add15~1_cout\ : std_logic;
SIGNAL \u_vga|Add15~3_cout\ : std_logic;
SIGNAL \u_vga|Add15~4_combout\ : std_logic;
SIGNAL \u_vga|Add14~1\ : std_logic;
SIGNAL \u_vga|Add14~2_combout\ : std_logic;
SIGNAL \u_vga|Add15~5\ : std_logic;
SIGNAL \u_vga|Add15~6_combout\ : std_logic;
SIGNAL \u_vga|Add14~3\ : std_logic;
SIGNAL \u_vga|Add14~4_combout\ : std_logic;
SIGNAL \u_vga|Add15~7\ : std_logic;
SIGNAL \u_vga|Add15~8_combout\ : std_logic;
SIGNAL \u_vga|Add14~5\ : std_logic;
SIGNAL \u_vga|Add14~6_combout\ : std_logic;
SIGNAL \u_vga|Add15~9\ : std_logic;
SIGNAL \u_vga|Add15~10_combout\ : std_logic;
SIGNAL \u_vga|Add14~7\ : std_logic;
SIGNAL \u_vga|Add14~8_combout\ : std_logic;
SIGNAL \u_vga|Add15~11\ : std_logic;
SIGNAL \u_vga|Add15~12_combout\ : std_logic;
SIGNAL \u_vga|Add14~9\ : std_logic;
SIGNAL \u_vga|Add14~10_combout\ : std_logic;
SIGNAL \u_vga|Add15~13\ : std_logic;
SIGNAL \u_vga|Add15~14_combout\ : std_logic;
SIGNAL \u_vga|Add14~11\ : std_logic;
SIGNAL \u_vga|Add14~12_combout\ : std_logic;
SIGNAL \u_vga|Add15~15\ : std_logic;
SIGNAL \u_vga|Add15~16_combout\ : std_logic;
SIGNAL \u_vga|Add14~13\ : std_logic;
SIGNAL \u_vga|Add14~14_combout\ : std_logic;
SIGNAL \u_vga|Add15~17\ : std_logic;
SIGNAL \u_vga|Add15~18_combout\ : std_logic;
SIGNAL \u_vga|Add14~15\ : std_logic;
SIGNAL \u_vga|Add14~17\ : std_logic;
SIGNAL \u_vga|Add14~18_combout\ : std_logic;
SIGNAL \u_vga|Add15~19\ : std_logic;
SIGNAL \u_vga|Add15~20_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][10]~1_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][9]~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][12]~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][7]~5_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][11]~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][6]~7_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][10]~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][5]~9_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][4]~11_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][8]~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][3]~13_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][7]~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][6]~15_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~11\ : std_logic;
SIGNAL \u_vga|left_boat[1]~13\ : std_logic;
SIGNAL \u_vga|left_boat[2]~15\ : std_logic;
SIGNAL \u_vga|left_boat[3]~17\ : std_logic;
SIGNAL \u_vga|left_boat[4]~19\ : std_logic;
SIGNAL \u_vga|left_boat[5]~21\ : std_logic;
SIGNAL \u_vga|left_boat[6]~23\ : std_logic;
SIGNAL \u_vga|left_boat[7]~25\ : std_logic;
SIGNAL \u_vga|left_boat[8]~27\ : std_logic;
SIGNAL \u_vga|left_boat[9]~28_combout\ : std_logic;
SIGNAL \u_vga|Add17~1\ : std_logic;
SIGNAL \u_vga|Add17~3\ : std_logic;
SIGNAL \u_vga|Add17~5\ : std_logic;
SIGNAL \u_vga|Add17~7\ : std_logic;
SIGNAL \u_vga|Add17~9\ : std_logic;
SIGNAL \u_vga|Add17~11\ : std_logic;
SIGNAL \u_vga|Add17~13\ : std_logic;
SIGNAL \u_vga|Add17~14_combout\ : std_logic;
SIGNAL \u_vga|left_boat[8]~26_combout\ : std_logic;
SIGNAL \u_vga|Add17~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[7]~24_combout\ : std_logic;
SIGNAL \u_vga|Add17~10_combout\ : std_logic;
SIGNAL \u_vga|left_boat[6]~22_combout\ : std_logic;
SIGNAL \u_vga|Add17~8_combout\ : std_logic;
SIGNAL \u_vga|left_boat[5]~20_combout\ : std_logic;
SIGNAL \u_vga|Add17~6_combout\ : std_logic;
SIGNAL \u_vga|left_boat[4]~18_combout\ : std_logic;
SIGNAL \u_vga|Add17~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[3]~16_combout\ : std_logic;
SIGNAL \u_vga|Add17~2_combout\ : std_logic;
SIGNAL \u_vga|left_boat[2]~14_combout\ : std_logic;
SIGNAL \u_vga|Add17~0_combout\ : std_logic;
SIGNAL \u_vga|left_boat[1]~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan6~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~18_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~7\ : std_logic;
SIGNAL \u_vga|right_boat[5]~9\ : std_logic;
SIGNAL \u_vga|right_boat[6]~11\ : std_logic;
SIGNAL \u_vga|right_boat[7]~13\ : std_logic;
SIGNAL \u_vga|right_boat[8]~15\ : std_logic;
SIGNAL \u_vga|right_boat[9]~16_combout\ : std_logic;
SIGNAL \u_vga|right_boat[8]~14_combout\ : std_logic;
SIGNAL \u_vga|right_boat[7]~12_combout\ : std_logic;
SIGNAL \u_vga|right_boat[6]~10_combout\ : std_logic;
SIGNAL \u_vga|right_boat[5]~8_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~6_combout\ : std_logic;
SIGNAL \u_vga|right_boat[3]~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan7~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~17_combout\ : std_logic;
SIGNAL \u_vga|red_signal~2_combout\ : std_logic;
SIGNAL \u_vga|red_signal~4_combout\ : std_logic;
SIGNAL \u_vga|LessThan12~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan12~1_combout\ : std_logic;
SIGNAL \u_vga|red_signal~5_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~5_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~7_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~6_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~5_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~7_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~6_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[5]~10_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[5]~11_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~7\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~8_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~9\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~12_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~13\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~14_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~15\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~16_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~17\ : std_logic;
SIGNAL \u_vga|current_submarine[5]~18_combout\ : std_logic;
SIGNAL \u_vga|Equal2~0_combout\ : std_logic;
SIGNAL \u_vga|Equal7~0_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~0_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~q\ : std_logic;
SIGNAL \u_vga|Add8~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket[0]~1_combout\ : std_logic;
SIGNAL \u_vga|Add8~1\ : std_logic;
SIGNAL \u_vga|Add8~2_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~2_combout\ : std_logic;
SIGNAL \u_vga|Add8~3\ : std_logic;
SIGNAL \u_vga|Add8~4_combout\ : std_logic;
SIGNAL \u_vga|Add8~5\ : std_logic;
SIGNAL \u_vga|Add8~6_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~3_combout\ : std_logic;
SIGNAL \u_vga|Equal8~0_combout\ : std_logic;
SIGNAL \u_vga|Add8~7\ : std_logic;
SIGNAL \u_vga|Add8~8_combout\ : std_logic;
SIGNAL \u_vga|Add8~9\ : std_logic;
SIGNAL \u_vga|Add8~10_combout\ : std_logic;
SIGNAL \u_vga|Add8~11\ : std_logic;
SIGNAL \u_vga|Add8~12_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~4_combout\ : std_logic;
SIGNAL \u_vga|Equal8~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~2_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~0_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~1_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~q\ : std_logic;
SIGNAL \u_vga|Add0~0_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~1_combout\ : std_logic;
SIGNAL \u_vga|Add0~1\ : std_logic;
SIGNAL \u_vga|Add0~2_combout\ : std_logic;
SIGNAL \u_vga|Add0~3\ : std_logic;
SIGNAL \u_vga|Add0~4_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add0~5\ : std_logic;
SIGNAL \u_vga|Add0~6_combout\ : std_logic;
SIGNAL \u_vga|Add0~7\ : std_logic;
SIGNAL \u_vga|Add0~8_combout\ : std_logic;
SIGNAL \u_vga|Add0~9\ : std_logic;
SIGNAL \u_vga|Add0~10_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~2_combout\ : std_logic;
SIGNAL \u_vga|Equal9~0_combout\ : std_logic;
SIGNAL \u_vga|Add0~11\ : std_logic;
SIGNAL \u_vga|Add0~12_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|Equal9~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~0_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~3_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~1_combout\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~1_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[0]~4_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[1]~0_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~1_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~2_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[3]~3_combout\ : std_logic;
SIGNAL \u_vga|LessThan0~0_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~1_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~9_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~7_combout\ : std_logic;
SIGNAL \u_vga|submarines[17]~18_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~3_combout\ : std_logic;
SIGNAL \u_vga|submarines[21]~17_combout\ : std_logic;
SIGNAL \u_vga|Mux0~13_combout\ : std_logic;
SIGNAL \u_vga|submarines[25]~16_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~8_combout\ : std_logic;
SIGNAL \u_vga|submarines[29]~19_combout\ : std_logic;
SIGNAL \u_vga|Mux0~14_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[27]~28_combout\ : std_logic;
SIGNAL \u_vga|submarines[19]~30_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[23]~29_combout\ : std_logic;
SIGNAL \u_vga|Mux0~20_combout\ : std_logic;
SIGNAL \u_vga|submarines[31]~31_combout\ : std_logic;
SIGNAL \u_vga|Mux0~21_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~10_combout\ : std_logic;
SIGNAL \u_vga|submarines[22]~20_combout\ : std_logic;
SIGNAL \u_vga|submarines[26]~21_combout\ : std_logic;
SIGNAL \u_vga|submarines[18]~22_combout\ : std_logic;
SIGNAL \u_vga|Mux0~15_combout\ : std_logic;
SIGNAL \u_vga|submarines[30]~23_combout\ : std_logic;
SIGNAL \u_vga|Mux0~16_combout\ : std_logic;
SIGNAL \u_vga|submarines[20]~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[28]~27_combout\ : std_logic;
SIGNAL \u_vga|submarines[16]~26_combout\ : std_logic;
SIGNAL \u_vga|submarines[24]~25_combout\ : std_logic;
SIGNAL \u_vga|Mux0~17_combout\ : std_logic;
SIGNAL \u_vga|Mux0~18_combout\ : std_logic;
SIGNAL \u_vga|Mux0~19_combout\ : std_logic;
SIGNAL \u_vga|Mux0~22_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~12_combout\ : std_logic;
SIGNAL \u_vga|submarines[8]~34_combout\ : std_logic;
SIGNAL \u_vga|submarines[10]~33_combout\ : std_logic;
SIGNAL \u_vga|Mux0~23_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[9]~32_combout\ : std_logic;
SIGNAL \u_vga|submarines[11]~35_combout\ : std_logic;
SIGNAL \u_vga|Mux0~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[2]~41_combout\ : std_logic;
SIGNAL \u_vga|submarines[0]~42_combout\ : std_logic;
SIGNAL \u_vga|Mux0~27_combout\ : std_logic;
SIGNAL \u_vga|submarines[1]~40_combout\ : std_logic;
SIGNAL \u_vga|submarines[3]~43_combout\ : std_logic;
SIGNAL \u_vga|Mux0~28_combout\ : std_logic;
SIGNAL \u_vga|submarines[4]~38_combout\ : std_logic;
SIGNAL \u_vga|submarines[5]~37_combout\ : std_logic;
SIGNAL \u_vga|Mux0~25_combout\ : std_logic;
SIGNAL \u_vga|submarines[6]~36_combout\ : std_logic;
SIGNAL \u_vga|submarines[7]~39_combout\ : std_logic;
SIGNAL \u_vga|Mux0~26_combout\ : std_logic;
SIGNAL \u_vga|Mux0~29_combout\ : std_logic;
SIGNAL \u_vga|submarines[13]~45_combout\ : std_logic;
SIGNAL \u_vga|submarines[12]~46_combout\ : std_logic;
SIGNAL \u_vga|Mux0~30_combout\ : std_logic;
SIGNAL \u_vga|submarines[14]~44_combout\ : std_logic;
SIGNAL \u_vga|submarines[15]~47_combout\ : std_logic;
SIGNAL \u_vga|Mux0~31_combout\ : std_logic;
SIGNAL \u_vga|Mux0~32_combout\ : std_logic;
SIGNAL \u_vga|Mux0~33_combout\ : std_logic;
SIGNAL \u_vga|tmp_random~0_combout\ : std_logic;
SIGNAL \u_vga|old_random[4]~4_combout\ : std_logic;
SIGNAL \u_vga|old_random[7]~2_combout\ : std_logic;
SIGNAL \u_vga|old_random[5]~3_combout\ : std_logic;
SIGNAL \u_vga|Equal10~3_combout\ : std_logic;
SIGNAL \u_vga|old_random[1]~7_combout\ : std_logic;
SIGNAL \u_vga|old_random[3]~5_combout\ : std_logic;
SIGNAL \u_vga|old_random[2]~6_combout\ : std_logic;
SIGNAL \u_vga|Equal10~1_combout\ : std_logic;
SIGNAL \u_vga|old_random[0]~8_combout\ : std_logic;
SIGNAL \u_vga|Equal10~0_combout\ : std_logic;
SIGNAL \u_vga|Equal10~2_combout\ : std_logic;
SIGNAL \u_vga|old_random[7]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add10~1\ : std_logic;
SIGNAL \u_vga|Add10~3\ : std_logic;
SIGNAL \u_vga|Add10~5\ : std_logic;
SIGNAL \u_vga|Add10~6_combout\ : std_logic;
SIGNAL \u_vga|Add10~7\ : std_logic;
SIGNAL \u_vga|Add10~8_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~12_combout\ : std_logic;
SIGNAL \u_vga|Add10~9\ : std_logic;
SIGNAL \u_vga|Add10~11\ : std_logic;
SIGNAL \u_vga|Add10~12_combout\ : std_logic;
SIGNAL \u_vga|Add10~2_combout\ : std_logic;
SIGNAL \u_vga|Add10~4_combout\ : std_logic;
SIGNAL \u_vga|Equal11~0_combout\ : std_logic;
SIGNAL \u_vga|Add10~0_combout\ : std_logic;
SIGNAL \u_vga|Equal11~1_combout\ : std_logic;
SIGNAL \u_vga|Add10~10_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~8_combout\ : std_logic;
SIGNAL \u_vga|Add11~1\ : std_logic;
SIGNAL \u_vga|Add11~3\ : std_logic;
SIGNAL \u_vga|Add11~5\ : std_logic;
SIGNAL \u_vga|Add11~7\ : std_logic;
SIGNAL \u_vga|Add11~9\ : std_logic;
SIGNAL \u_vga|Add11~11\ : std_logic;
SIGNAL \u_vga|Add11~13\ : std_logic;
SIGNAL \u_vga|Add11~14_combout\ : std_logic;
SIGNAL \u_vga|Add11~10_combout\ : std_logic;
SIGNAL \u_vga|Add11~8_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~13_combout\ : std_logic;
SIGNAL \u_vga|Add11~4_combout\ : std_logic;
SIGNAL \u_vga|Add11~6_combout\ : std_logic;
SIGNAL \u_vga|Equal12~1_combout\ : std_logic;
SIGNAL \u_vga|Add11~0_combout\ : std_logic;
SIGNAL \u_vga|Add11~2_combout\ : std_logic;
SIGNAL \u_vga|Equal12~0_combout\ : std_logic;
SIGNAL \u_vga|Add11~12_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~9_combout\ : std_logic;
SIGNAL \u_vga|Add11~15\ : std_logic;
SIGNAL \u_vga|Add11~16_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~10_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~11_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~5_combout\ : std_logic;
SIGNAL \u_vga|submarines[38]~1_combout\ : std_logic;
SIGNAL \u_vga|submarines[36]~2_combout\ : std_logic;
SIGNAL \u_vga|Mux0~2_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[39]~3_combout\ : std_logic;
SIGNAL \u_vga|submarines[37]~0_combout\ : std_logic;
SIGNAL \u_vga|Mux0~3_combout\ : std_logic;
SIGNAL \u_vga|submarines[46]~13_combout\ : std_logic;
SIGNAL \u_vga|submarines[44]~14_combout\ : std_logic;
SIGNAL \u_vga|Mux0~9_combout\ : std_logic;
SIGNAL \u_vga|submarines[47]~15_combout\ : std_logic;
SIGNAL \u_vga|submarines[45]~12_combout\ : std_logic;
SIGNAL \u_vga|Mux0~10_combout\ : std_logic;
SIGNAL \u_vga|submarines[35]~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[33]~9_combout\ : std_logic;
SIGNAL \u_vga|submarines[32]~10_combout\ : std_logic;
SIGNAL \u_vga|Mux0~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[34]~8_combout\ : std_logic;
SIGNAL \u_vga|Mux0~7_combout\ : std_logic;
SIGNAL \u_vga|submarines[42]~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[40]~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[41]~5_combout\ : std_logic;
SIGNAL \u_vga|Mux0~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[43]~7_combout\ : std_logic;
SIGNAL \u_vga|Mux0~5_combout\ : std_logic;
SIGNAL \u_vga|Mux0~8_combout\ : std_logic;
SIGNAL \u_vga|Mux0~11_combout\ : std_logic;
SIGNAL \u_vga|Mux0~12_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~0_combout\ : std_logic;
SIGNAL \u_vga|ask_read~0_combout\ : std_logic;
SIGNAL \u_vga|ask_read~q\ : std_logic;
SIGNAL \u_vga|first_part~0_combout\ : std_logic;
SIGNAL \u_vga|first_part~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~2_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~3_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~q\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~0_combout\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~q\ : std_logic;
SIGNAL \u_vga|vga_gen~9_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~37_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~0_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~1_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~q\ : std_logic;
SIGNAL \u_vga|first_data_sub[11]~1_combout\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~2_combout\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~3_combout\ : std_logic;
SIGNAL \u_vga|sign_g_y~feeder_combout\ : std_logic;
SIGNAL \u_vga|sign_g_y~q\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~10_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~5_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~7_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~6\ : std_logic;
SIGNAL \u_vga|address_a_sub[1]~8_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~10_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[1]~9\ : std_logic;
SIGNAL \u_vga|address_a_sub[2]~11_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~13_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[2]~12\ : std_logic;
SIGNAL \u_vga|address_a_sub[3]~14_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~16_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[3]~15\ : std_logic;
SIGNAL \u_vga|address_a_sub[4]~17_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~19_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~7_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~17_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~8\ : std_logic;
SIGNAL \u_vga|address_b_sub[1]~9_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[1]~10\ : std_logic;
SIGNAL \u_vga|address_b_sub[2]~11_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[2]~12\ : std_logic;
SIGNAL \u_vga|address_b_sub[3]~13_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[3]~14\ : std_logic;
SIGNAL \u_vga|address_b_sub[4]~15_combout\ : std_logic;
SIGNAL \u_vga|Equal2~1_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub[11]~10_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[4]~15_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[0]~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~28_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[11]~15_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~2_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[26]~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~12_combout\ : std_logic;
SIGNAL \u_vga|Equal3~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~10_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~9_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~6_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~4_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~7_combout\ : std_logic;
SIGNAL \u_vga|Equal3~1_combout\ : std_logic;
SIGNAL \u_vga|Equal3~2_combout\ : std_logic;
SIGNAL \u_vga|Add1~1\ : std_logic;
SIGNAL \u_vga|Add1~3\ : std_logic;
SIGNAL \u_vga|Add1~5\ : std_logic;
SIGNAL \u_vga|Add1~7\ : std_logic;
SIGNAL \u_vga|Add1~9\ : std_logic;
SIGNAL \u_vga|Add1~11\ : std_logic;
SIGNAL \u_vga|Add1~13\ : std_logic;
SIGNAL \u_vga|Add1~15\ : std_logic;
SIGNAL \u_vga|Add1~17\ : std_logic;
SIGNAL \u_vga|Add1~19\ : std_logic;
SIGNAL \u_vga|Add1~20_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~47_combout\ : std_logic;
SIGNAL \u_vga|Equal4~0_combout\ : std_logic;
SIGNAL \u_vga|Equal4~1_combout\ : std_logic;
SIGNAL \u_vga|Add2~1\ : std_logic;
SIGNAL \u_vga|Add2~3\ : std_logic;
SIGNAL \u_vga|Add2~5\ : std_logic;
SIGNAL \u_vga|Add2~7\ : std_logic;
SIGNAL \u_vga|Add2~9\ : std_logic;
SIGNAL \u_vga|Add2~11\ : std_logic;
SIGNAL \u_vga|Add2~13\ : std_logic;
SIGNAL \u_vga|Add2~15\ : std_logic;
SIGNAL \u_vga|Add2~17\ : std_logic;
SIGNAL \u_vga|Add2~19\ : std_logic;
SIGNAL \u_vga|Add2~20_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~48_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~49_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~50_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[26]~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~17_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~18_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~22_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[19]~5_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~19_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~20_combout\ : std_logic;
SIGNAL \u_vga|Add1~6_combout\ : std_logic;
SIGNAL \u_vga|Add2~6_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~21_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~36_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~37_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[9]~24_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~11_combout\ : std_logic;
SIGNAL \u_vga|Add2~4_combout\ : std_logic;
SIGNAL \u_vga|Add1~4_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~39_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~38_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~40_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~25_combout\ : std_logic;
SIGNAL \u_vga|Add1~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~41_combout\ : std_logic;
SIGNAL \u_vga|Add2~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~42_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~43_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~26_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~13_combout\ : std_logic;
SIGNAL \u_vga|Add2~0_combout\ : std_logic;
SIGNAL \u_vga|Add1~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~45_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~44_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~46_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~27_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~3_combout\ : std_logic;
SIGNAL \u_vga|Add2~21\ : std_logic;
SIGNAL \u_vga|Add2~22_combout\ : std_logic;
SIGNAL \u_vga|Add1~21\ : std_logic;
SIGNAL \u_vga|Add1~22_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~14_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[11]~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~23_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~0_combout\ : std_logic;
SIGNAL \u_vga|Add1~18_combout\ : std_logic;
SIGNAL \u_vga|Add2~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~22_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~23_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~5_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~25_combout\ : std_logic;
SIGNAL \u_vga|Add2~16_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~26_combout\ : std_logic;
SIGNAL \u_vga|Add1~16_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~27_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~24_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[23]~3_combout\ : std_logic;
SIGNAL \u_vga|Add2~14_combout\ : std_logic;
SIGNAL \u_vga|Add1~14_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~28_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[22]~7_combout\ : std_logic;
SIGNAL \u_vga|Add2~12_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~30_combout\ : std_logic;
SIGNAL \u_vga|Add1~12_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~31_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[21]~4_combout\ : std_logic;
SIGNAL \u_vga|Add2~10_combout\ : std_logic;
SIGNAL \u_vga|Add1~10_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~32_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~33_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[20]~6_combout\ : std_logic;
SIGNAL \u_vga|Add2~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~34_combout\ : std_logic;
SIGNAL \u_vga|Add1~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~35_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~30_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[9]~1_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~11_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~12_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[7]~feeder_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~17_combout\ : std_logic;
SIGNAL \u_vga|Add5~9\ : std_logic;
SIGNAL \u_vga|Add5~10_combout\ : std_logic;
SIGNAL \u_vga|Add4~7\ : std_logic;
SIGNAL \u_vga|Add4~9\ : std_logic;
SIGNAL \u_vga|Add4~10_combout\ : std_logic;
SIGNAL \u_vga|Add5~27_combout\ : std_logic;
SIGNAL \u_vga|Add5~28_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~19_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~20_combout\ : std_logic;
SIGNAL \u_vga|Add5~11\ : std_logic;
SIGNAL \u_vga|Add5~12_combout\ : std_logic;
SIGNAL \u_vga|Add4~11\ : std_logic;
SIGNAL \u_vga|Add4~12_combout\ : std_logic;
SIGNAL \u_vga|Add5~25_combout\ : std_logic;
SIGNAL \u_vga|Add5~26_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~18_combout\ : std_logic;
SIGNAL \u_vga|Add5~13\ : std_logic;
SIGNAL \u_vga|Add5~14_combout\ : std_logic;
SIGNAL \u_vga|Add4~13\ : std_logic;
SIGNAL \u_vga|Add4~14_combout\ : std_logic;
SIGNAL \u_vga|Add5~23_combout\ : std_logic;
SIGNAL \u_vga|Add5~24_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~15_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~16_combout\ : std_logic;
SIGNAL \u_vga|Add4~15\ : std_logic;
SIGNAL \u_vga|Add4~17\ : std_logic;
SIGNAL \u_vga|Add4~18_combout\ : std_logic;
SIGNAL \u_vga|Add5~15\ : std_logic;
SIGNAL \u_vga|Add5~17\ : std_logic;
SIGNAL \u_vga|Add5~18_combout\ : std_logic;
SIGNAL \u_vga|Add5~20_combout\ : std_logic;
SIGNAL \u_vga|Add5~21_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~13_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~14_combout\ : std_logic;
SIGNAL \u_vga|Add5~16_combout\ : std_logic;
SIGNAL \u_vga|Add4~16_combout\ : std_logic;
SIGNAL \u_vga|Add5~22_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~2_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[7]~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[6]~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[5]~16_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~7_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~29_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~30_combout\ : std_logic;
SIGNAL \u_vga|Add4~1\ : std_logic;
SIGNAL \u_vga|Add4~3\ : std_logic;
SIGNAL \u_vga|Add4~5\ : std_logic;
SIGNAL \u_vga|Add4~6_combout\ : std_logic;
SIGNAL \u_vga|Add5~1\ : std_logic;
SIGNAL \u_vga|Add5~3\ : std_logic;
SIGNAL \u_vga|Add5~5\ : std_logic;
SIGNAL \u_vga|Add5~6_combout\ : std_logic;
SIGNAL \u_vga|Add5~31_combout\ : std_logic;
SIGNAL \u_vga|Add5~32_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~23_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~24_combout\ : std_logic;
SIGNAL \u_vga|Add5~7\ : std_logic;
SIGNAL \u_vga|Add5~8_combout\ : std_logic;
SIGNAL \u_vga|Add4~8_combout\ : std_logic;
SIGNAL \u_vga|Add5~29_combout\ : std_logic;
SIGNAL \u_vga|Add5~30_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[3]~14_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~5_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~25_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~26_combout\ : std_logic;
SIGNAL \u_vga|Add5~4_combout\ : std_logic;
SIGNAL \u_vga|Add4~4_combout\ : std_logic;
SIGNAL \u_vga|Add5~33_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[2]~13_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[1]~feeder_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~6_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~27_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~28_combout\ : std_logic;
SIGNAL \u_vga|Add5~2_combout\ : std_logic;
SIGNAL \u_vga|Add4~2_combout\ : std_logic;
SIGNAL \u_vga|Add5~34_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[1]~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~21_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~22_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~0_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~1_combout\ : std_logic;
SIGNAL \u_vga|Equal5~0_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~2_combout\ : std_logic;
SIGNAL \u_vga|Equal5~1_combout\ : std_logic;
SIGNAL \u_vga|Equal5~2_combout\ : std_logic;
SIGNAL \u_vga|Add4~19\ : std_logic;
SIGNAL \u_vga|Add4~20_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~31_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~32_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~33_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~34_combout\ : std_logic;
SIGNAL \u_vga|Add4~21\ : std_logic;
SIGNAL \u_vga|Add4~22_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~9_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~35_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~36_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~3_combout\ : std_logic;
SIGNAL \u_vga|Add4~0_combout\ : std_logic;
SIGNAL \u_vga|Add5~0_combout\ : std_logic;
SIGNAL \u_vga|Add5~35_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[0]~11_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub[9]~12_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~1_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~2_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~3_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~4_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~5_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~6_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~7_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~8_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~9_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~11_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~6_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan13~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~18_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~0_combout\ : std_logic;
SIGNAL \u_vga|red_signal~6_combout\ : std_logic;
SIGNAL \u_vga|red_signal~9_combout\ : std_logic;
SIGNAL \u_vga|red_signal~10_combout\ : std_logic;
SIGNAL \u_vga|red_signal~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~11_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~1_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~2_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~3_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~4_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~5_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~7_combout\ : std_logic;
SIGNAL \u_vga|Add20~1\ : std_logic;
SIGNAL \u_vga|Add20~3\ : std_logic;
SIGNAL \u_vga|Add20~5\ : std_logic;
SIGNAL \u_vga|Add20~7\ : std_logic;
SIGNAL \u_vga|Add20~9\ : std_logic;
SIGNAL \u_vga|Add20~10_combout\ : std_logic;
SIGNAL \u_vga|Add20~8_combout\ : std_logic;
SIGNAL \u_vga|Add20~6_combout\ : std_logic;
SIGNAL \u_vga|Add20~4_combout\ : std_logic;
SIGNAL \u_vga|Add20~2_combout\ : std_logic;
SIGNAL \u_vga|Add20~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~8_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~9_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan17~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan16~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~18_combout\ : std_logic;
SIGNAL \u_vga|red_signal~1_combout\ : std_logic;
SIGNAL \u_vga|Add19~1\ : std_logic;
SIGNAL \u_vga|Add19~3\ : std_logic;
SIGNAL \u_vga|Add19~5\ : std_logic;
SIGNAL \u_vga|Add19~7\ : std_logic;
SIGNAL \u_vga|Add19~9\ : std_logic;
SIGNAL \u_vga|Add19~10_combout\ : std_logic;
SIGNAL \u_vga|Add19~8_combout\ : std_logic;
SIGNAL \u_vga|Add19~6_combout\ : std_logic;
SIGNAL \u_vga|Add19~4_combout\ : std_logic;
SIGNAL \u_vga|Add19~2_combout\ : std_logic;
SIGNAL \u_vga|Add19~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan14~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~18_combout\ : std_logic;
SIGNAL \u_vga|red_signal~11_combout\ : std_logic;
SIGNAL \u_vga|red_signal~12_combout\ : std_logic;
SIGNAL \u_vga|red_signal~13_combout\ : std_logic;
SIGNAL \u_vga|red_signal~q\ : std_logic;
SIGNAL \u_vga|horizontal_en~q\ : std_logic;
SIGNAL \u_vga|vertical_en~q\ : std_logic;
SIGNAL \u_vga|video_en~0_combout\ : std_logic;
SIGNAL \u_vga|video_en~q\ : std_logic;
SIGNAL \u_vga|out_red~0_combout\ : std_logic;
SIGNAL \u_vga|out_red~q\ : std_logic;
SIGNAL \u_vga|LessThan15~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan15~2_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~1_combout\ : std_logic;
SIGNAL \u_vga|green_signal~0_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~0_combout\ : std_logic;
SIGNAL \u_vga|green_signal~1_combout\ : std_logic;
SIGNAL \u_vga|green_signal~2_combout\ : std_logic;
SIGNAL \u_vga|green_signal~3_combout\ : std_logic;
SIGNAL \u_vga|green_signal~4_combout\ : std_logic;
SIGNAL \u_vga|green_signal~5_combout\ : std_logic;
SIGNAL \u_vga|green_signal~6_combout\ : std_logic;
SIGNAL \u_vga|green_signal~q\ : std_logic;
SIGNAL \u_vga|out_green~0_combout\ : std_logic;
SIGNAL \u_vga|out_green~q\ : std_logic;
SIGNAL \u_vga|blue_signal~2_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~q\ : std_logic;
SIGNAL \u_vga|out_blue~0_combout\ : std_logic;
SIGNAL \u_vga|out_blue~q\ : std_logic;
SIGNAL \u_vga|vga_gen~25_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~26_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~27_combout\ : std_logic;
SIGNAL \u_vga|h_sync~q\ : std_logic;
SIGNAL \u_vga|out_h_sync~q\ : std_logic;
SIGNAL \u_vga|out_v_sync~q\ : std_logic;
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|q_a\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|right_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_spi_ee_config|read_idle_count\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_vga|current_submarine_line\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|q_b\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_vga|left_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_vga|data_a_sub\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_vga|address_a_sub\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|address_b_sub\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|current_submarine\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|first_data_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spi_ee_config|clear_status_d\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spi_ee_config|ini_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|old_random\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_reset_delay|cont\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u_vga|v_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|h_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|second_row_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|first_row_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_spi_ee_config|p2s_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|old_magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_vga|magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YL_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|nb_submarines\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|submarines\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \u_vga|cycle_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|tmp_random\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|second_data_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|address_tmp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_spi_ee_config|low_byte_dataY\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|current_rocket\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|tmp_read_data_sub\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_reset_delay|ALT_INV_cont\ : std_logic_vector(20 DOWNTO 20);
SIGNAL \u_reset_delay|ALT_INV_oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spi_ee_config|ALT_INV_spi_go~q\ : std_logic;
SIGNAL \u_vga|ALT_INV_ask_read~q\ : std_logic;
SIGNAL \u_vga|ALT_INV_v_sync~clkctrl_outclk\ : std_logic;
SIGNAL \u_vga|ALT_INV_update_submarines~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_G_SENSOR_INT <= G_SENSOR_INT;
I2C_SCLK <= ww_I2C_SCLK;
G_SENSOR_CS_N <= ww_G_SENSOR_CS_N;
out_red <= ww_out_red;
out_green <= ww_out_green;
out_blue <= ww_out_blue;
out_h_sync <= ww_out_h_sync;
out_v_sync <= ww_out_v_sync;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_vga|data_a_sub\(27) & \u_vga|data_a_sub\(25) & \u_vga|data_a_sub\(24) & \u_vga|data_a_sub\(23) & \u_vga|data_a_sub\(22) & \u_vga|data_a_sub\(21) & 
\u_vga|data_a_sub\(20) & \u_vga|data_a_sub\(11) & \u_vga|data_a_sub\(9) & \u_vga|data_a_sub\(8) & \u_vga|data_a_sub\(7) & \u_vga|data_a_sub\(6) & \u_vga|data_a_sub\(5) & \u_vga|data_a_sub\(4) & \u_vga|data_a_sub\(3) & 
\u_vga|data_a_sub\(2) & \u_vga|data_a_sub\(1) & \u_vga|data_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_sub\(4) & \u_vga|address_a_sub\(3) & \u_vga|address_a_sub\(2) & \u_vga|address_a_sub\(1) & \u_vga|address_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_sub\(4) & \u_vga|address_b_sub\(3) & \u_vga|address_b_sub\(2) & \u_vga|address_b_sub\(1) & \u_vga|address_b_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & 
\~GND~combout\ & vcc & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & \~GND~combout\ & vcc & 
\~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & vcc & vcc & vcc & vcc);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ <= (vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(3);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(3);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_vga|data_a_sub\(26) & \u_vga|data_a_sub\(19) & \u_vga|data_a_sub\(18) & 
\u_vga|data_a_sub\(17) & \u_vga|data_a_sub\(16) & \u_vga|data_a_sub\(10));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u_vga|address_a_sub\(4) & \u_vga|address_a_sub\(3) & \u_vga|address_a_sub\(2) & \u_vga|address_a_sub\(1) & \u_vga|address_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\u_vga|address_b_sub\(4) & \u_vga|address_b_sub\(3) & \u_vga|address_b_sub\(2) & \u_vga|address_b_sub\(1) & \u_vga|address_b_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);

\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(4);

\u_vga|v_sync~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_vga|v_sync~q\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\u_reset_delay|ALT_INV_cont\(20) <= NOT \u_reset_delay|cont\(20);
\u_reset_delay|ALT_INV_oRST_xhdl1~q\ <= NOT \u_reset_delay|oRST_xhdl1~q\;
\u_spi_ee_config|ALT_INV_spi_go~q\ <= NOT \u_spi_ee_config|spi_go~q\;
\u_vga|ALT_INV_ask_read~q\ <= NOT \u_vga|ask_read~q\;
\u_vga|ALT_INV_v_sync~clkctrl_outclk\ <= NOT \u_vga|v_sync~clkctrl_outclk\;
\u_vga|ALT_INV_update_submarines~q\ <= NOT \u_vga|update_submarines~q\;

-- Location: IOOBUF_X0_Y24_N23
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X0_Y24_N16
\G_SENSOR_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|ALT_INV_spi_go~q\,
	devoe => ww_devoe,
	o => ww_G_SENSOR_CS_N);

-- Location: IOOBUF_X45_Y0_N16
\out_red~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_red~q\,
	devoe => ww_devoe,
	o => ww_out_red);

-- Location: IOOBUF_X40_Y0_N16
\out_green~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_green~q\,
	devoe => ww_devoe,
	o => ww_out_green);

-- Location: IOOBUF_X36_Y0_N9
\out_blue~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_blue~q\,
	devoe => ww_devoe,
	o => ww_out_blue);

-- Location: IOOBUF_X36_Y0_N23
\out_h_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_h_sync~q\,
	devoe => ww_devoe,
	o => ww_out_h_sync);

-- Location: IOOBUF_X34_Y0_N2
\out_v_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_v_sync~q\,
	devoe => ww_devoe,
	o => ww_out_v_sync);

-- Location: IOOBUF_X0_Y23_N2
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\,
	oe => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\,
	devoe => ww_devoe,
	o => I2C_SDAT);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G15
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X35_Y24_N4
\u_reset_delay|cont[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[0]~1_combout\ = !\u_reset_delay|cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(0),
	combout => \u_reset_delay|cont[0]~1_combout\);

-- Location: IOIBUF_X53_Y14_N1
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X35_Y24_N5
\u_reset_delay|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(0));

-- Location: LCCOMB_X35_Y24_N12
\u_reset_delay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~0_combout\ = (\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) $ (VCC))) # (!\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) & VCC))
-- \u_reset_delay|Add0~1\ = CARRY((\u_reset_delay|cont\(1) & \u_reset_delay|cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(1),
	datab => \u_reset_delay|cont\(0),
	datad => VCC,
	combout => \u_reset_delay|Add0~0_combout\,
	cout => \u_reset_delay|Add0~1\);

-- Location: FF_X35_Y24_N13
\u_reset_delay|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(1));

-- Location: LCCOMB_X35_Y24_N14
\u_reset_delay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~2_combout\ = (\u_reset_delay|cont\(2) & (!\u_reset_delay|Add0~1\)) # (!\u_reset_delay|cont\(2) & ((\u_reset_delay|Add0~1\) # (GND)))
-- \u_reset_delay|Add0~3\ = CARRY((!\u_reset_delay|Add0~1\) # (!\u_reset_delay|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(2),
	datad => VCC,
	cin => \u_reset_delay|Add0~1\,
	combout => \u_reset_delay|Add0~2_combout\,
	cout => \u_reset_delay|Add0~3\);

-- Location: FF_X35_Y24_N15
\u_reset_delay|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(2));

-- Location: LCCOMB_X35_Y24_N16
\u_reset_delay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~4_combout\ = (\u_reset_delay|cont\(3) & (\u_reset_delay|Add0~3\ $ (GND))) # (!\u_reset_delay|cont\(3) & (!\u_reset_delay|Add0~3\ & VCC))
-- \u_reset_delay|Add0~5\ = CARRY((\u_reset_delay|cont\(3) & !\u_reset_delay|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(3),
	datad => VCC,
	cin => \u_reset_delay|Add0~3\,
	combout => \u_reset_delay|Add0~4_combout\,
	cout => \u_reset_delay|Add0~5\);

-- Location: FF_X35_Y24_N17
\u_reset_delay|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(3));

-- Location: LCCOMB_X35_Y24_N18
\u_reset_delay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~6_combout\ = (\u_reset_delay|cont\(4) & (!\u_reset_delay|Add0~5\)) # (!\u_reset_delay|cont\(4) & ((\u_reset_delay|Add0~5\) # (GND)))
-- \u_reset_delay|Add0~7\ = CARRY((!\u_reset_delay|Add0~5\) # (!\u_reset_delay|cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(4),
	datad => VCC,
	cin => \u_reset_delay|Add0~5\,
	combout => \u_reset_delay|Add0~6_combout\,
	cout => \u_reset_delay|Add0~7\);

-- Location: FF_X35_Y24_N19
\u_reset_delay|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(4));

-- Location: LCCOMB_X35_Y24_N20
\u_reset_delay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~8_combout\ = (\u_reset_delay|cont\(5) & (\u_reset_delay|Add0~7\ $ (GND))) # (!\u_reset_delay|cont\(5) & (!\u_reset_delay|Add0~7\ & VCC))
-- \u_reset_delay|Add0~9\ = CARRY((\u_reset_delay|cont\(5) & !\u_reset_delay|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(5),
	datad => VCC,
	cin => \u_reset_delay|Add0~7\,
	combout => \u_reset_delay|Add0~8_combout\,
	cout => \u_reset_delay|Add0~9\);

-- Location: FF_X35_Y24_N21
\u_reset_delay|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(5));

-- Location: LCCOMB_X35_Y24_N22
\u_reset_delay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~10_combout\ = (\u_reset_delay|cont\(6) & (!\u_reset_delay|Add0~9\)) # (!\u_reset_delay|cont\(6) & ((\u_reset_delay|Add0~9\) # (GND)))
-- \u_reset_delay|Add0~11\ = CARRY((!\u_reset_delay|Add0~9\) # (!\u_reset_delay|cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(6),
	datad => VCC,
	cin => \u_reset_delay|Add0~9\,
	combout => \u_reset_delay|Add0~10_combout\,
	cout => \u_reset_delay|Add0~11\);

-- Location: FF_X35_Y24_N23
\u_reset_delay|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(6));

-- Location: LCCOMB_X35_Y24_N24
\u_reset_delay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~12_combout\ = (\u_reset_delay|cont\(7) & (\u_reset_delay|Add0~11\ $ (GND))) # (!\u_reset_delay|cont\(7) & (!\u_reset_delay|Add0~11\ & VCC))
-- \u_reset_delay|Add0~13\ = CARRY((\u_reset_delay|cont\(7) & !\u_reset_delay|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(7),
	datad => VCC,
	cin => \u_reset_delay|Add0~11\,
	combout => \u_reset_delay|Add0~12_combout\,
	cout => \u_reset_delay|Add0~13\);

-- Location: FF_X35_Y24_N25
\u_reset_delay|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(7));

-- Location: LCCOMB_X35_Y24_N26
\u_reset_delay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~14_combout\ = (\u_reset_delay|cont\(8) & (!\u_reset_delay|Add0~13\)) # (!\u_reset_delay|cont\(8) & ((\u_reset_delay|Add0~13\) # (GND)))
-- \u_reset_delay|Add0~15\ = CARRY((!\u_reset_delay|Add0~13\) # (!\u_reset_delay|cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(8),
	datad => VCC,
	cin => \u_reset_delay|Add0~13\,
	combout => \u_reset_delay|Add0~14_combout\,
	cout => \u_reset_delay|Add0~15\);

-- Location: FF_X35_Y24_N27
\u_reset_delay|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(8));

-- Location: LCCOMB_X35_Y24_N28
\u_reset_delay|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~16_combout\ = (\u_reset_delay|cont\(9) & (\u_reset_delay|Add0~15\ $ (GND))) # (!\u_reset_delay|cont\(9) & (!\u_reset_delay|Add0~15\ & VCC))
-- \u_reset_delay|Add0~17\ = CARRY((\u_reset_delay|cont\(9) & !\u_reset_delay|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(9),
	datad => VCC,
	cin => \u_reset_delay|Add0~15\,
	combout => \u_reset_delay|Add0~16_combout\,
	cout => \u_reset_delay|Add0~17\);

-- Location: FF_X35_Y24_N29
\u_reset_delay|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(9));

-- Location: LCCOMB_X35_Y24_N30
\u_reset_delay|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~18_combout\ = (\u_reset_delay|cont\(10) & (!\u_reset_delay|Add0~17\)) # (!\u_reset_delay|cont\(10) & ((\u_reset_delay|Add0~17\) # (GND)))
-- \u_reset_delay|Add0~19\ = CARRY((!\u_reset_delay|Add0~17\) # (!\u_reset_delay|cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(10),
	datad => VCC,
	cin => \u_reset_delay|Add0~17\,
	combout => \u_reset_delay|Add0~18_combout\,
	cout => \u_reset_delay|Add0~19\);

-- Location: FF_X35_Y24_N31
\u_reset_delay|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(10));

-- Location: LCCOMB_X35_Y23_N0
\u_reset_delay|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~20_combout\ = (\u_reset_delay|cont\(11) & (\u_reset_delay|Add0~19\ $ (GND))) # (!\u_reset_delay|cont\(11) & (!\u_reset_delay|Add0~19\ & VCC))
-- \u_reset_delay|Add0~21\ = CARRY((\u_reset_delay|cont\(11) & !\u_reset_delay|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(11),
	datad => VCC,
	cin => \u_reset_delay|Add0~19\,
	combout => \u_reset_delay|Add0~20_combout\,
	cout => \u_reset_delay|Add0~21\);

-- Location: FF_X35_Y23_N1
\u_reset_delay|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(11));

-- Location: LCCOMB_X35_Y23_N2
\u_reset_delay|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~22_combout\ = (\u_reset_delay|cont\(12) & (!\u_reset_delay|Add0~21\)) # (!\u_reset_delay|cont\(12) & ((\u_reset_delay|Add0~21\) # (GND)))
-- \u_reset_delay|Add0~23\ = CARRY((!\u_reset_delay|Add0~21\) # (!\u_reset_delay|cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(12),
	datad => VCC,
	cin => \u_reset_delay|Add0~21\,
	combout => \u_reset_delay|Add0~22_combout\,
	cout => \u_reset_delay|Add0~23\);

-- Location: FF_X35_Y23_N3
\u_reset_delay|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(12));

-- Location: LCCOMB_X35_Y23_N4
\u_reset_delay|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~24_combout\ = (\u_reset_delay|cont\(13) & (\u_reset_delay|Add0~23\ $ (GND))) # (!\u_reset_delay|cont\(13) & (!\u_reset_delay|Add0~23\ & VCC))
-- \u_reset_delay|Add0~25\ = CARRY((\u_reset_delay|cont\(13) & !\u_reset_delay|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(13),
	datad => VCC,
	cin => \u_reset_delay|Add0~23\,
	combout => \u_reset_delay|Add0~24_combout\,
	cout => \u_reset_delay|Add0~25\);

-- Location: FF_X35_Y23_N5
\u_reset_delay|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~24_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(13));

-- Location: LCCOMB_X35_Y23_N6
\u_reset_delay|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~26_combout\ = (\u_reset_delay|cont\(14) & (!\u_reset_delay|Add0~25\)) # (!\u_reset_delay|cont\(14) & ((\u_reset_delay|Add0~25\) # (GND)))
-- \u_reset_delay|Add0~27\ = CARRY((!\u_reset_delay|Add0~25\) # (!\u_reset_delay|cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(14),
	datad => VCC,
	cin => \u_reset_delay|Add0~25\,
	combout => \u_reset_delay|Add0~26_combout\,
	cout => \u_reset_delay|Add0~27\);

-- Location: FF_X35_Y23_N7
\u_reset_delay|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(14));

-- Location: LCCOMB_X35_Y23_N8
\u_reset_delay|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~28_combout\ = (\u_reset_delay|cont\(15) & (\u_reset_delay|Add0~27\ $ (GND))) # (!\u_reset_delay|cont\(15) & (!\u_reset_delay|Add0~27\ & VCC))
-- \u_reset_delay|Add0~29\ = CARRY((\u_reset_delay|cont\(15) & !\u_reset_delay|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(15),
	datad => VCC,
	cin => \u_reset_delay|Add0~27\,
	combout => \u_reset_delay|Add0~28_combout\,
	cout => \u_reset_delay|Add0~29\);

-- Location: FF_X35_Y23_N9
\u_reset_delay|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~28_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(15));

-- Location: LCCOMB_X35_Y23_N10
\u_reset_delay|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~30_combout\ = (\u_reset_delay|cont\(16) & (!\u_reset_delay|Add0~29\)) # (!\u_reset_delay|cont\(16) & ((\u_reset_delay|Add0~29\) # (GND)))
-- \u_reset_delay|Add0~31\ = CARRY((!\u_reset_delay|Add0~29\) # (!\u_reset_delay|cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(16),
	datad => VCC,
	cin => \u_reset_delay|Add0~29\,
	combout => \u_reset_delay|Add0~30_combout\,
	cout => \u_reset_delay|Add0~31\);

-- Location: FF_X35_Y23_N11
\u_reset_delay|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~30_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(16));

-- Location: LCCOMB_X35_Y23_N12
\u_reset_delay|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~32_combout\ = (\u_reset_delay|cont\(17) & (\u_reset_delay|Add0~31\ $ (GND))) # (!\u_reset_delay|cont\(17) & (!\u_reset_delay|Add0~31\ & VCC))
-- \u_reset_delay|Add0~33\ = CARRY((\u_reset_delay|cont\(17) & !\u_reset_delay|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(17),
	datad => VCC,
	cin => \u_reset_delay|Add0~31\,
	combout => \u_reset_delay|Add0~32_combout\,
	cout => \u_reset_delay|Add0~33\);

-- Location: FF_X35_Y23_N13
\u_reset_delay|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~32_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(17));

-- Location: LCCOMB_X35_Y23_N14
\u_reset_delay|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~34_combout\ = (\u_reset_delay|cont\(18) & (!\u_reset_delay|Add0~33\)) # (!\u_reset_delay|cont\(18) & ((\u_reset_delay|Add0~33\) # (GND)))
-- \u_reset_delay|Add0~35\ = CARRY((!\u_reset_delay|Add0~33\) # (!\u_reset_delay|cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(18),
	datad => VCC,
	cin => \u_reset_delay|Add0~33\,
	combout => \u_reset_delay|Add0~34_combout\,
	cout => \u_reset_delay|Add0~35\);

-- Location: FF_X35_Y23_N15
\u_reset_delay|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~34_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(18));

-- Location: LCCOMB_X35_Y23_N16
\u_reset_delay|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~36_combout\ = (\u_reset_delay|cont\(19) & (\u_reset_delay|Add0~35\ $ (GND))) # (!\u_reset_delay|cont\(19) & (!\u_reset_delay|Add0~35\ & VCC))
-- \u_reset_delay|Add0~37\ = CARRY((\u_reset_delay|cont\(19) & !\u_reset_delay|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(19),
	datad => VCC,
	cin => \u_reset_delay|Add0~35\,
	combout => \u_reset_delay|Add0~36_combout\,
	cout => \u_reset_delay|Add0~37\);

-- Location: FF_X35_Y23_N17
\u_reset_delay|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~36_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(19));

-- Location: LCCOMB_X35_Y23_N18
\u_reset_delay|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~38_combout\ = \u_reset_delay|Add0~37\ $ (\u_reset_delay|cont\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_reset_delay|cont\(20),
	cin => \u_reset_delay|Add0~37\,
	combout => \u_reset_delay|Add0~38_combout\);

-- Location: LCCOMB_X35_Y23_N28
\u_reset_delay|cont[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[20]~0_combout\ = (\u_reset_delay|cont\(20)) # (\u_reset_delay|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(20),
	datad => \u_reset_delay|Add0~38_combout\,
	combout => \u_reset_delay|cont[20]~0_combout\);

-- Location: FF_X35_Y23_N29
\u_reset_delay|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[20]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(20));

-- Location: FF_X35_Y24_N1
\u_reset_delay|oRST_xhdl1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_reset_delay|cont\(20),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|oRST_xhdl1~q\);

-- Location: PLL_4
\u_spipll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 150,
	c0_initial => 121,
	c0_low => 150,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 150,
	c1_initial => 101,
	c1_low => 150,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "200000",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "166667",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5611,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \u_reset_delay|ALT_INV_oRST_xhdl1~q\,
	fbin => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y24_N28
\u_spi_ee_config|u_spi_controller|spi_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(0) $ (\u_spi_ee_config|u_spi_controller|spi_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datab => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\);

-- Location: FF_X24_Y24_N29
\u_spi_ee_config|u_spi_controller|spi_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(1));

-- Location: LCCOMB_X24_Y24_N2
\u_spi_ee_config|u_spi_controller|spi_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(2) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\);

-- Location: FF_X24_Y24_N3
\u_spi_ee_config|u_spi_controller|spi_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(2));

-- Location: LCCOMB_X23_Y24_N14
\u_spi_ee_config|u_spi_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(0) & (\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	combout => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y24_N14
\u_spi_ee_config|ini_index[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[0]~2_combout\ = \u_spi_ee_config|ini_index\(0) $ (((!\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|spi_go~q\ & \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|LessThan0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|ini_index[0]~2_combout\);

-- Location: FF_X24_Y24_N15
\u_spi_ee_config|ini_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[0]~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(0));

-- Location: LCCOMB_X24_Y24_N30
\u_spi_ee_config|ini_index[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~0_combout\ = (\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & (\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~0_combout\);

-- Location: LCCOMB_X25_Y24_N12
\u_spi_ee_config|ini_index[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~1_combout\ = \u_spi_ee_config|ini_index\(1) $ (\u_spi_ee_config|ini_index[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~1_combout\);

-- Location: FF_X25_Y24_N13
\u_spi_ee_config|ini_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[1]~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(1));

-- Location: LCCOMB_X25_Y24_N22
\u_spi_ee_config|ini_index[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[2]~3_combout\ = \u_spi_ee_config|ini_index\(2) $ (((\u_spi_ee_config|ini_index\(1) & \u_spi_ee_config|ini_index[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(1),
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[2]~3_combout\);

-- Location: FF_X25_Y24_N23
\u_spi_ee_config|ini_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[2]~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(2));

-- Location: LCCOMB_X25_Y24_N16
\u_spi_ee_config|ini_index[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[3]~4_combout\ = \u_spi_ee_config|ini_index\(3) $ (((\u_spi_ee_config|ini_index\(1) & (\u_spi_ee_config|ini_index[1]~0_combout\ & \u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(1),
	datab => \u_spi_ee_config|ini_index[1]~0_combout\,
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|ini_index[3]~4_combout\);

-- Location: FF_X25_Y24_N17
\u_spi_ee_config|ini_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[3]~4_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(3));

-- Location: LCCOMB_X26_Y24_N24
\u_spi_ee_config|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|LessThan0~0_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2)) # ((\u_spi_ee_config|ini_index\(0) & \u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y24_N22
\u_spi_ee_config|high_byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~0_combout\ = (\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|LessThan0~0_combout\ & \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|high_byte~0_combout\);

-- Location: IOIBUF_X0_Y23_N1
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LCCOMB_X23_Y24_N4
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\ = \I2C_SDAT~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2C_SDAT~input_o\,
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\);

-- Location: LCCOMB_X35_Y24_N0
\u_spi_ee_config|p2s_data[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~8_combout\ = (!\u_spi_ee_config|spi_go~q\ & (\u_reset_delay|oRST_xhdl1~q\ & !\u_spi_ee_config|p2s_data[15]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datac => \u_reset_delay|oRST_xhdl1~q\,
	datad => \u_spi_ee_config|p2s_data[15]~12_combout\,
	combout => \u_spi_ee_config|p2s_data[15]~8_combout\);

-- Location: FF_X26_Y24_N25
\u_spi_ee_config|p2s_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|LessThan0~0_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(15));

-- Location: LCCOMB_X23_Y24_N22
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_reset_delay|oRST_xhdl1~q\ & \u_spi_ee_config|p2s_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_reset_delay|oRST_xhdl1~q\,
	datad => \u_spi_ee_config|p2s_data\(15),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\);

-- Location: FF_X23_Y24_N5
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0));

-- Location: FF_X23_Y24_N21
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1));

-- Location: LCCOMB_X23_Y24_N12
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\);

-- Location: FF_X23_Y24_N13
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2));

-- Location: LCCOMB_X23_Y24_N10
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\);

-- Location: FF_X23_Y24_N11
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3));

-- Location: LCCOMB_X23_Y24_N0
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\);

-- Location: FF_X23_Y24_N1
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4));

-- Location: LCCOMB_X23_Y24_N26
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\);

-- Location: FF_X23_Y24_N27
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5));

-- Location: FF_X23_Y24_N9
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6));

-- Location: LCCOMB_X23_Y24_N8
\u_spi_ee_config|read_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~0_combout\ = (\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6) & !\u_spi_ee_config|read_back~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	datad => \u_spi_ee_config|read_back~q\,
	combout => \u_spi_ee_config|read_ready~0_combout\);

-- Location: LCCOMB_X24_Y24_N10
\u_spi_ee_config|read_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~1_combout\ = (\u_spi_ee_config|high_byte~0_combout\ & ((\u_reset_delay|oRST_xhdl1~q\ & ((\u_spi_ee_config|read_ready~0_combout\))) # (!\u_reset_delay|oRST_xhdl1~q\ & (\u_spi_ee_config|read_ready~q\)))) # 
-- (!\u_spi_ee_config|high_byte~0_combout\ & (((\u_spi_ee_config|read_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~0_combout\,
	datab => \u_reset_delay|oRST_xhdl1~q\,
	datac => \u_spi_ee_config|read_ready~q\,
	datad => \u_spi_ee_config|read_ready~0_combout\,
	combout => \u_spi_ee_config|read_ready~1_combout\);

-- Location: FF_X24_Y24_N11
\u_spi_ee_config|read_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_ready~q\);

-- Location: LCCOMB_X24_Y24_N20
\u_spi_ee_config|p2s_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~13_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|read_ready~q\) # (\u_spi_ee_config|high_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_ready~q\,
	datab => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~13_combout\);

-- Location: LCCOMB_X24_Y24_N4
\u_spi_ee_config|read_back~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~1_combout\ = (\u_spi_ee_config|high_byte~0_combout\ & (!\u_spi_ee_config|spi_go~q\ & ((\u_spi_ee_config|p2s_data~13_combout\)))) # (!\u_spi_ee_config|high_byte~0_combout\ & ((\u_spi_ee_config|read_back~q\) # 
-- ((!\u_spi_ee_config|spi_go~q\ & \u_spi_ee_config|p2s_data~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back~q\,
	datad => \u_spi_ee_config|p2s_data~13_combout\,
	combout => \u_spi_ee_config|read_back~1_combout\);

-- Location: FF_X24_Y24_N5
\u_spi_ee_config|read_back\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_back~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back~q\);

-- Location: LCCOMB_X24_Y24_N16
\u_spi_ee_config|high_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~1_combout\ = \u_spi_ee_config|high_byte~q\ $ (((\u_spi_ee_config|high_byte~0_combout\ & \u_spi_ee_config|read_back~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~0_combout\,
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|high_byte~q\,
	combout => \u_spi_ee_config|high_byte~1_combout\);

-- Location: FF_X24_Y24_N17
\u_spi_ee_config|high_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|high_byte~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte~q\);

-- Location: LCCOMB_X23_Y25_N2
\u_spi_ee_config|read_idle_count[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[0]~15_combout\ = \u_spi_ee_config|read_idle_count\(0) $ (VCC)
-- \u_spi_ee_config|read_idle_count[0]~16\ = CARRY(\u_spi_ee_config|read_idle_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(0),
	datad => VCC,
	combout => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	cout => \u_spi_ee_config|read_idle_count[0]~16\);

-- Location: LCCOMB_X24_Y24_N0
\u_spi_ee_config|read_idle_count[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~45_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & !\u_spi_ee_config|read_back~q\)) # (!\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|read_idle_count[14]~45_combout\);

-- Location: FF_X23_Y25_N3
\u_spi_ee_config|read_idle_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(0));

-- Location: LCCOMB_X23_Y25_N4
\u_spi_ee_config|read_idle_count[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[1]~17_combout\ = (\u_spi_ee_config|read_idle_count\(1) & (!\u_spi_ee_config|read_idle_count[0]~16\)) # (!\u_spi_ee_config|read_idle_count\(1) & ((\u_spi_ee_config|read_idle_count[0]~16\) # (GND)))
-- \u_spi_ee_config|read_idle_count[1]~18\ = CARRY((!\u_spi_ee_config|read_idle_count[0]~16\) # (!\u_spi_ee_config|read_idle_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(1),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[0]~16\,
	combout => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	cout => \u_spi_ee_config|read_idle_count[1]~18\);

-- Location: FF_X23_Y25_N5
\u_spi_ee_config|read_idle_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(1));

-- Location: LCCOMB_X23_Y25_N6
\u_spi_ee_config|read_idle_count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[2]~19_combout\ = (\u_spi_ee_config|read_idle_count\(2) & (\u_spi_ee_config|read_idle_count[1]~18\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(2) & (!\u_spi_ee_config|read_idle_count[1]~18\ & VCC))
-- \u_spi_ee_config|read_idle_count[2]~20\ = CARRY((\u_spi_ee_config|read_idle_count\(2) & !\u_spi_ee_config|read_idle_count[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(2),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[1]~18\,
	combout => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	cout => \u_spi_ee_config|read_idle_count[2]~20\);

-- Location: FF_X23_Y25_N7
\u_spi_ee_config|read_idle_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(2));

-- Location: LCCOMB_X23_Y25_N8
\u_spi_ee_config|read_idle_count[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[3]~21_combout\ = (\u_spi_ee_config|read_idle_count\(3) & (!\u_spi_ee_config|read_idle_count[2]~20\)) # (!\u_spi_ee_config|read_idle_count\(3) & ((\u_spi_ee_config|read_idle_count[2]~20\) # (GND)))
-- \u_spi_ee_config|read_idle_count[3]~22\ = CARRY((!\u_spi_ee_config|read_idle_count[2]~20\) # (!\u_spi_ee_config|read_idle_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(3),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[2]~20\,
	combout => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	cout => \u_spi_ee_config|read_idle_count[3]~22\);

-- Location: FF_X23_Y25_N9
\u_spi_ee_config|read_idle_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(3));

-- Location: LCCOMB_X23_Y25_N10
\u_spi_ee_config|read_idle_count[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[4]~23_combout\ = (\u_spi_ee_config|read_idle_count\(4) & (\u_spi_ee_config|read_idle_count[3]~22\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(4) & (!\u_spi_ee_config|read_idle_count[3]~22\ & VCC))
-- \u_spi_ee_config|read_idle_count[4]~24\ = CARRY((\u_spi_ee_config|read_idle_count\(4) & !\u_spi_ee_config|read_idle_count[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(4),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[3]~22\,
	combout => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	cout => \u_spi_ee_config|read_idle_count[4]~24\);

-- Location: FF_X23_Y25_N11
\u_spi_ee_config|read_idle_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(4));

-- Location: LCCOMB_X23_Y25_N12
\u_spi_ee_config|read_idle_count[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[5]~25_combout\ = (\u_spi_ee_config|read_idle_count\(5) & (!\u_spi_ee_config|read_idle_count[4]~24\)) # (!\u_spi_ee_config|read_idle_count\(5) & ((\u_spi_ee_config|read_idle_count[4]~24\) # (GND)))
-- \u_spi_ee_config|read_idle_count[5]~26\ = CARRY((!\u_spi_ee_config|read_idle_count[4]~24\) # (!\u_spi_ee_config|read_idle_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(5),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[4]~24\,
	combout => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	cout => \u_spi_ee_config|read_idle_count[5]~26\);

-- Location: FF_X23_Y25_N13
\u_spi_ee_config|read_idle_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(5));

-- Location: LCCOMB_X23_Y25_N14
\u_spi_ee_config|read_idle_count[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[6]~27_combout\ = (\u_spi_ee_config|read_idle_count\(6) & (\u_spi_ee_config|read_idle_count[5]~26\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(6) & (!\u_spi_ee_config|read_idle_count[5]~26\ & VCC))
-- \u_spi_ee_config|read_idle_count[6]~28\ = CARRY((\u_spi_ee_config|read_idle_count\(6) & !\u_spi_ee_config|read_idle_count[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(6),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[5]~26\,
	combout => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	cout => \u_spi_ee_config|read_idle_count[6]~28\);

-- Location: FF_X23_Y25_N15
\u_spi_ee_config|read_idle_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(6));

-- Location: LCCOMB_X23_Y25_N16
\u_spi_ee_config|read_idle_count[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[7]~29_combout\ = (\u_spi_ee_config|read_idle_count\(7) & (!\u_spi_ee_config|read_idle_count[6]~28\)) # (!\u_spi_ee_config|read_idle_count\(7) & ((\u_spi_ee_config|read_idle_count[6]~28\) # (GND)))
-- \u_spi_ee_config|read_idle_count[7]~30\ = CARRY((!\u_spi_ee_config|read_idle_count[6]~28\) # (!\u_spi_ee_config|read_idle_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(7),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[6]~28\,
	combout => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	cout => \u_spi_ee_config|read_idle_count[7]~30\);

-- Location: FF_X23_Y25_N17
\u_spi_ee_config|read_idle_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(7));

-- Location: LCCOMB_X23_Y25_N18
\u_spi_ee_config|read_idle_count[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[8]~31_combout\ = (\u_spi_ee_config|read_idle_count\(8) & (\u_spi_ee_config|read_idle_count[7]~30\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(8) & (!\u_spi_ee_config|read_idle_count[7]~30\ & VCC))
-- \u_spi_ee_config|read_idle_count[8]~32\ = CARRY((\u_spi_ee_config|read_idle_count\(8) & !\u_spi_ee_config|read_idle_count[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(8),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[7]~30\,
	combout => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	cout => \u_spi_ee_config|read_idle_count[8]~32\);

-- Location: FF_X23_Y25_N19
\u_spi_ee_config|read_idle_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(8));

-- Location: LCCOMB_X23_Y25_N20
\u_spi_ee_config|read_idle_count[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[9]~33_combout\ = (\u_spi_ee_config|read_idle_count\(9) & (!\u_spi_ee_config|read_idle_count[8]~32\)) # (!\u_spi_ee_config|read_idle_count\(9) & ((\u_spi_ee_config|read_idle_count[8]~32\) # (GND)))
-- \u_spi_ee_config|read_idle_count[9]~34\ = CARRY((!\u_spi_ee_config|read_idle_count[8]~32\) # (!\u_spi_ee_config|read_idle_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(9),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[8]~32\,
	combout => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	cout => \u_spi_ee_config|read_idle_count[9]~34\);

-- Location: FF_X23_Y25_N21
\u_spi_ee_config|read_idle_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(9));

-- Location: LCCOMB_X23_Y25_N22
\u_spi_ee_config|read_idle_count[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[10]~35_combout\ = (\u_spi_ee_config|read_idle_count\(10) & (\u_spi_ee_config|read_idle_count[9]~34\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(10) & (!\u_spi_ee_config|read_idle_count[9]~34\ & VCC))
-- \u_spi_ee_config|read_idle_count[10]~36\ = CARRY((\u_spi_ee_config|read_idle_count\(10) & !\u_spi_ee_config|read_idle_count[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(10),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[9]~34\,
	combout => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	cout => \u_spi_ee_config|read_idle_count[10]~36\);

-- Location: FF_X23_Y25_N23
\u_spi_ee_config|read_idle_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(10));

-- Location: LCCOMB_X23_Y25_N24
\u_spi_ee_config|read_idle_count[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[11]~37_combout\ = (\u_spi_ee_config|read_idle_count\(11) & (!\u_spi_ee_config|read_idle_count[10]~36\)) # (!\u_spi_ee_config|read_idle_count\(11) & ((\u_spi_ee_config|read_idle_count[10]~36\) # (GND)))
-- \u_spi_ee_config|read_idle_count[11]~38\ = CARRY((!\u_spi_ee_config|read_idle_count[10]~36\) # (!\u_spi_ee_config|read_idle_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(11),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[10]~36\,
	combout => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	cout => \u_spi_ee_config|read_idle_count[11]~38\);

-- Location: FF_X23_Y25_N25
\u_spi_ee_config|read_idle_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(11));

-- Location: LCCOMB_X23_Y25_N26
\u_spi_ee_config|read_idle_count[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[12]~39_combout\ = (\u_spi_ee_config|read_idle_count\(12) & (\u_spi_ee_config|read_idle_count[11]~38\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(12) & (!\u_spi_ee_config|read_idle_count[11]~38\ & VCC))
-- \u_spi_ee_config|read_idle_count[12]~40\ = CARRY((\u_spi_ee_config|read_idle_count\(12) & !\u_spi_ee_config|read_idle_count[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(12),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[11]~38\,
	combout => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	cout => \u_spi_ee_config|read_idle_count[12]~40\);

-- Location: FF_X23_Y25_N27
\u_spi_ee_config|read_idle_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(12));

-- Location: LCCOMB_X23_Y25_N28
\u_spi_ee_config|read_idle_count[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[13]~41_combout\ = (\u_spi_ee_config|read_idle_count\(13) & (!\u_spi_ee_config|read_idle_count[12]~40\)) # (!\u_spi_ee_config|read_idle_count\(13) & ((\u_spi_ee_config|read_idle_count[12]~40\) # (GND)))
-- \u_spi_ee_config|read_idle_count[13]~42\ = CARRY((!\u_spi_ee_config|read_idle_count[12]~40\) # (!\u_spi_ee_config|read_idle_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(13),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[12]~40\,
	combout => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	cout => \u_spi_ee_config|read_idle_count[13]~42\);

-- Location: FF_X23_Y25_N29
\u_spi_ee_config|read_idle_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(13));

-- Location: LCCOMB_X23_Y25_N30
\u_spi_ee_config|read_idle_count[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~43_combout\ = \u_spi_ee_config|read_idle_count\(14) $ (!\u_spi_ee_config|read_idle_count[13]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(14),
	cin => \u_spi_ee_config|read_idle_count[13]~42\,
	combout => \u_spi_ee_config|read_idle_count[14]~43_combout\);

-- Location: FF_X23_Y25_N31
\u_spi_ee_config|read_idle_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[14]~43_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(14));

-- Location: LCCOMB_X35_Y24_N10
\u_spi_ee_config|read_back~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~0_combout\ = (!\u_spi_ee_config|high_byte~q\ & !\u_spi_ee_config|read_ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|read_ready~q\,
	combout => \u_spi_ee_config|read_back~0_combout\);

-- Location: LCCOMB_X35_Y24_N6
\u_spi_ee_config|clear_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~0_combout\ = (\u_spi_ee_config|read_back~0_combout\ & (!\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|spi_go~0_combout\ & \u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_back~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|spi_go~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|clear_status~0_combout\);

-- Location: LCCOMB_X24_Y24_N18
\u_spi_ee_config|clear_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~1_combout\ = (\u_spi_ee_config|clear_status~0_combout\) # ((\u_spi_ee_config|clear_status~q\ & ((\u_spi_ee_config|read_back~q\) # (!\u_spi_ee_config|high_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|clear_status~0_combout\,
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|clear_status~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|clear_status~1_combout\);

-- Location: FF_X24_Y24_N19
\u_spi_ee_config|clear_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status~q\);

-- Location: LCCOMB_X21_Y24_N6
\u_spi_ee_config|clear_status_d[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[0]~feeder_combout\ = \u_spi_ee_config|clear_status~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status~q\,
	combout => \u_spi_ee_config|clear_status_d[0]~feeder_combout\);

-- Location: FF_X21_Y24_N7
\u_spi_ee_config|clear_status_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[0]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(0));

-- Location: LCCOMB_X21_Y24_N12
\u_spi_ee_config|clear_status_d[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[1]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(0),
	combout => \u_spi_ee_config|clear_status_d[1]~feeder_combout\);

-- Location: FF_X21_Y24_N13
\u_spi_ee_config|clear_status_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[1]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(1));

-- Location: LCCOMB_X21_Y24_N26
\u_spi_ee_config|clear_status_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[2]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(1),
	combout => \u_spi_ee_config|clear_status_d[2]~feeder_combout\);

-- Location: FF_X21_Y24_N27
\u_spi_ee_config|clear_status_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[2]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(2));

-- Location: FF_X21_Y24_N17
\u_spi_ee_config|clear_status_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|clear_status_d\(2),
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(3));

-- Location: IOIBUF_X20_Y34_N15
\G_SENSOR_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_G_SENSOR_INT,
	o => \G_SENSOR_INT~input_o\);

-- Location: LCCOMB_X21_Y24_N16
\u_spi_ee_config|spi_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~0_combout\ = (!\u_spi_ee_config|read_idle_count\(14) & ((\u_spi_ee_config|clear_status_d\(3)) # (!\G_SENSOR_INT~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(14),
	datac => \u_spi_ee_config|clear_status_d\(3),
	datad => \G_SENSOR_INT~input_o\,
	combout => \u_spi_ee_config|spi_go~0_combout\);

-- Location: LCCOMB_X35_Y24_N8
\u_spi_ee_config|p2s_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~12_combout\ = (!\u_spi_ee_config|high_byte~q\ & (!\u_spi_ee_config|read_ready~q\ & (\u_spi_ee_config|spi_go~0_combout\ & \u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~q\,
	datab => \u_spi_ee_config|read_ready~q\,
	datac => \u_spi_ee_config|spi_go~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data[15]~12_combout\);

-- Location: LCCOMB_X24_Y24_N8
\u_spi_ee_config|spi_go~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~1_combout\ = (\u_spi_ee_config|spi_go~q\ & ((!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\))) # (!\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|p2s_data[15]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|p2s_data[15]~12_combout\,
	datac => \u_spi_ee_config|spi_go~q\,
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|spi_go~1_combout\);

-- Location: FF_X24_Y24_N9
\u_spi_ee_config|spi_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|spi_go~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|spi_go~q\);

-- Location: LCCOMB_X24_Y24_N12
\u_spi_ee_config|u_spi_controller|spi_count_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ = (!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & ((\u_spi_ee_config|u_spi_controller|spi_count_en~q\) # (\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datad => \u_spi_ee_config|spi_go~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\);

-- Location: FF_X24_Y24_N13
\u_spi_ee_config|u_spi_controller|spi_count_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count_en~q\);

-- Location: LCCOMB_X24_Y24_N6
\u_spi_ee_config|u_spi_controller|spi_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & !\u_spi_ee_config|u_spi_controller|spi_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\);

-- Location: FF_X24_Y24_N7
\u_spi_ee_config|u_spi_controller|spi_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(0));

-- Location: LCCOMB_X23_Y24_N28
\u_spi_ee_config|u_spi_controller|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Add0~0_combout\ = \u_spi_ee_config|u_spi_controller|spi_count\(3) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & (\u_spi_ee_config|u_spi_controller|spi_count\(1) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	combout => \u_spi_ee_config|u_spi_controller|Add0~0_combout\);

-- Location: LCCOMB_X25_Y24_N10
\u_spi_ee_config|u_spi_controller|spi_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ = (\u_spi_ee_config|u_spi_controller|Add0~0_combout\ & \u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|Add0~0_combout\,
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\);

-- Location: FF_X25_Y24_N11
\u_spi_ee_config|u_spi_controller|spi_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(3));

-- Location: LCCOMB_X25_Y24_N14
\u_spi_ee_config|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux4~0_combout\ = (\u_spi_ee_config|ini_index\(3)) # ((\u_spi_ee_config|ini_index\(0) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux4~0_combout\);

-- Location: LCCOMB_X25_Y24_N20
\u_spi_ee_config|p2s_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~10_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|high_byte~q\)) # (!\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|Mux4~0_combout\,
	combout => \u_spi_ee_config|p2s_data~10_combout\);

-- Location: FF_X25_Y24_N21
\u_spi_ee_config|p2s_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~10_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(8));

-- Location: FF_X25_Y24_N19
\u_spi_ee_config|high_byte_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|high_byte~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte_d~q\);

-- Location: FF_X24_Y24_N25
\u_spi_ee_config|read_back_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|read_back~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back_d~q\);

-- Location: LCCOMB_X24_Y24_N24
\u_spi_ee_config|low_byte_dataY[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~0_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|read_back_d~q\ & \u_reset_delay|oRST_xhdl1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|LessThan0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back_d~q\,
	datad => \u_reset_delay|oRST_xhdl1~q\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~0_combout\);

-- Location: LCCOMB_X25_Y24_N26
\u_spi_ee_config|direction~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|direction~0_combout\ = \u_spi_ee_config|direction~q\ $ (((\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|high_byte_d~q\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|direction~0_combout\);

-- Location: FF_X25_Y24_N27
\u_spi_ee_config|direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|direction~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|direction~q\);

-- Location: LCCOMB_X25_Y24_N0
\u_spi_ee_config|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux3~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(1))))) # (!\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) $ 
-- (\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux3~0_combout\);

-- Location: LCCOMB_X25_Y24_N30
\u_spi_ee_config|p2s_data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~11_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|direction~q\ & (!\u_spi_ee_config|read_back~0_combout\))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datab => \u_spi_ee_config|read_back~0_combout\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|Mux3~0_combout\,
	combout => \u_spi_ee_config|p2s_data~11_combout\);

-- Location: FF_X25_Y24_N31
\u_spi_ee_config|p2s_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~11_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(9));

-- Location: LCCOMB_X26_Y24_N30
\u_spi_ee_config|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux10~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(3) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux10~0_combout\);

-- Location: LCCOMB_X24_Y24_N26
\u_spi_ee_config|p2s_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[6]~6_combout\ = (!\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|LessThan0~0_combout\ & \u_reset_delay|oRST_xhdl1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_reset_delay|oRST_xhdl1~q\,
	combout => \u_spi_ee_config|p2s_data[6]~6_combout\);

-- Location: FF_X26_Y24_N31
\u_spi_ee_config|p2s_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux10~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(1));

-- Location: LCCOMB_X26_Y24_N16
\u_spi_ee_config|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux11~0_combout\ = (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(0))) # (!\u_spi_ee_config|ini_index\(2) & ((\u_spi_ee_config|ini_index\(0)) # (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux11~0_combout\);

-- Location: FF_X26_Y24_N17
\u_spi_ee_config|p2s_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux11~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(0));

-- Location: LCCOMB_X26_Y24_N2
\u_spi_ee_config|u_spi_controller|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & ((\u_spi_ee_config|u_spi_controller|spi_count\(0) & ((\u_spi_ee_config|p2s_data\(0)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & 
-- (\u_spi_ee_config|p2s_data\(1))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & (!\u_spi_ee_config|u_spi_controller|spi_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datac => \u_spi_ee_config|p2s_data\(1),
	datad => \u_spi_ee_config|p2s_data\(0),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\);

-- Location: LCCOMB_X25_Y24_N8
\u_spi_ee_config|u_spi_controller|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|u_spi_controller|Mux0~4_combout\)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- ((\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & ((\u_spi_ee_config|p2s_data\(9)))) # (!\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & (\u_spi_ee_config|p2s_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(8),
	datac => \u_spi_ee_config|p2s_data\(9),
	datad => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\);

-- Location: LCCOMB_X26_Y24_N12
\u_spi_ee_config|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux8~0_combout\ = (\u_spi_ee_config|ini_index\(2) & (((\u_spi_ee_config|ini_index\(3))) # (!\u_spi_ee_config|ini_index\(0)))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(0)) # 
-- (\u_spi_ee_config|ini_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux8~0_combout\);

-- Location: FF_X26_Y24_N13
\u_spi_ee_config|p2s_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux8~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(3));

-- Location: LCCOMB_X25_Y24_N28
\u_spi_ee_config|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux2~0_combout\ = (!\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|ini_index\(2))) # (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y24_N2
\u_spi_ee_config|p2s_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~9_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|direction~q\ & (!\u_spi_ee_config|read_back~0_combout\))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (((!\u_spi_ee_config|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datab => \u_spi_ee_config|read_back~0_combout\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|Mux2~0_combout\,
	combout => \u_spi_ee_config|p2s_data~9_combout\);

-- Location: FF_X25_Y24_N3
\u_spi_ee_config|p2s_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~9_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(10));

-- Location: LCCOMB_X26_Y24_N14
\u_spi_ee_config|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux9~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(2) $ (\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux9~0_combout\);

-- Location: FF_X26_Y24_N15
\u_spi_ee_config|p2s_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux9~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(2));

-- Location: LCCOMB_X26_Y24_N8
\u_spi_ee_config|u_spi_controller|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(0) & ((\u_spi_ee_config|u_spi_controller|spi_count\(3) & ((\u_spi_ee_config|p2s_data\(2)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (\u_spi_ee_config|p2s_data\(10))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & (((!\u_spi_ee_config|u_spi_controller|spi_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(10),
	datab => \u_spi_ee_config|p2s_data\(2),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\);

-- Location: LCCOMB_X26_Y24_N10
\u_spi_ee_config|p2s_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~14_combout\ = (\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) & !\u_spi_ee_config|ini_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(0),
	combout => \u_spi_ee_config|p2s_data~14_combout\);

-- Location: FF_X26_Y24_N11
\u_spi_ee_config|p2s_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~14_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(11));

-- Location: LCCOMB_X26_Y24_N4
\u_spi_ee_config|u_spi_controller|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & (((\u_spi_ee_config|u_spi_controller|spi_count\(0)) # (\u_spi_ee_config|p2s_data\(11))))) # (!\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & 
-- (\u_spi_ee_config|p2s_data\(3) & (!\u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(3),
	datab => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(11),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\);

-- Location: LCCOMB_X23_Y24_N6
\u_spi_ee_config|u_spi_controller|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|Mux0~5_combout\ & ((\u_spi_ee_config|u_spi_controller|spi_count\(2))))) # 
-- (!\u_spi_ee_config|u_spi_controller|spi_count\(1) & (((\u_spi_ee_config|u_spi_controller|Mux0~3_combout\) # (!\u_spi_ee_config|u_spi_controller|spi_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\,
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\);

-- Location: LCCOMB_X26_Y24_N20
\u_spi_ee_config|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux5~0_combout\ = (\u_spi_ee_config|ini_index\(0) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & !\u_spi_ee_config|ini_index\(1))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) $ 
-- (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux5~0_combout\);

-- Location: FF_X26_Y24_N21
\u_spi_ee_config|p2s_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux5~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(6));

-- Location: LCCOMB_X26_Y24_N22
\u_spi_ee_config|u_spi_controller|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|p2s_data\(6) & (\u_spi_ee_config|u_spi_controller|spi_count\(0)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (((!\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(6),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(15),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\);

-- Location: LCCOMB_X26_Y24_N0
\u_spi_ee_config|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux6~0_combout\ = (!\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) $ (!\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux6~0_combout\);

-- Location: FF_X26_Y24_N1
\u_spi_ee_config|p2s_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux6~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(5));

-- Location: LCCOMB_X26_Y24_N28
\u_spi_ee_config|p2s_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~7_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2)) # (\u_spi_ee_config|ini_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(0),
	combout => \u_spi_ee_config|p2s_data~7_combout\);

-- Location: FF_X26_Y24_N29
\u_spi_ee_config|p2s_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~7_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(12));

-- Location: LCCOMB_X26_Y24_N18
\u_spi_ee_config|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux7~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (((!\u_spi_ee_config|ini_index\(3) & \u_spi_ee_config|ini_index\(1))))) # (!\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) & 
-- !\u_spi_ee_config|ini_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux7~0_combout\);

-- Location: FF_X26_Y24_N19
\u_spi_ee_config|p2s_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux7~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(4));

-- Location: LCCOMB_X26_Y24_N6
\u_spi_ee_config|u_spi_controller|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(4))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- ((\u_spi_ee_config|p2s_data\(12)) # ((!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(12),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(4),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y24_N26
\u_spi_ee_config|u_spi_controller|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~0_combout\) # ((\u_spi_ee_config|p2s_data\(5) & !\u_spi_ee_config|u_spi_controller|spi_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|p2s_data\(5),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y24_N18
\u_spi_ee_config|u_spi_controller|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & ((\u_spi_ee_config|u_spi_controller|spi_count\(2)) # ((\u_spi_ee_config|u_spi_controller|Mux0~7_combout\)))) # 
-- (!\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & (!\u_spi_ee_config|u_spi_controller|spi_count\(2) & ((\u_spi_ee_config|u_spi_controller|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datac => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\,
	datad => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\);

-- Location: LCCOMB_X23_Y24_N30
\u_spi_ee_config|u_spi_controller|temp_xhdl7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & ((!\u_spi_ee_config|p2s_data\(15)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datad => \u_spi_ee_config|p2s_data\(15),
	combout => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\);

-- Location: CLKCTRL_G19
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y24_N24
\u_spi_ee_config|u_spi_controller|oSPI_CLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ = (GLOBAL(\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\)) # (!\u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\);

-- Location: LCCOMB_X28_Y20_N6
\u_vga|Add24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~0_combout\ = \u_vga|h_cnt\(0) $ (VCC)
-- \u_vga|Add24~1\ = CARRY(\u_vga|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add24~0_combout\,
	cout => \u_vga|Add24~1\);

-- Location: FF_X28_Y20_N29
\u_vga|h_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add24~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(0));

-- Location: LCCOMB_X28_Y20_N8
\u_vga|Add24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~2_combout\ = (\u_vga|h_cnt\(1) & (!\u_vga|Add24~1\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|Add24~1\) # (GND)))
-- \u_vga|Add24~3\ = CARRY((!\u_vga|Add24~1\) # (!\u_vga|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add24~1\,
	combout => \u_vga|Add24~2_combout\,
	cout => \u_vga|Add24~3\);

-- Location: FF_X28_Y20_N3
\u_vga|h_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add24~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(1));

-- Location: LCCOMB_X28_Y20_N10
\u_vga|Add24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~4_combout\ = (\u_vga|h_cnt\(2) & (\u_vga|Add24~3\ $ (GND))) # (!\u_vga|h_cnt\(2) & (!\u_vga|Add24~3\ & VCC))
-- \u_vga|Add24~5\ = CARRY((\u_vga|h_cnt\(2) & !\u_vga|Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add24~3\,
	combout => \u_vga|Add24~4_combout\,
	cout => \u_vga|Add24~5\);

-- Location: FF_X28_Y20_N11
\u_vga|h_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(2));

-- Location: LCCOMB_X28_Y20_N12
\u_vga|Add24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~6_combout\ = (\u_vga|h_cnt\(3) & (!\u_vga|Add24~5\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|Add24~5\) # (GND)))
-- \u_vga|Add24~7\ = CARRY((!\u_vga|Add24~5\) # (!\u_vga|h_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add24~5\,
	combout => \u_vga|Add24~6_combout\,
	cout => \u_vga|Add24~7\);

-- Location: FF_X28_Y20_N5
\u_vga|h_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add24~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(3));

-- Location: LCCOMB_X28_Y20_N28
\u_vga|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~1_combout\ = (\u_vga|h_cnt\(2) & (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(0) & \u_vga|h_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|Equal14~1_combout\);

-- Location: LCCOMB_X28_Y20_N14
\u_vga|Add24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~8_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|Add24~7\ $ (GND))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add24~7\ & VCC))
-- \u_vga|Add24~9\ = CARRY((\u_vga|h_cnt\(4) & !\u_vga|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add24~7\,
	combout => \u_vga|Add24~8_combout\,
	cout => \u_vga|Add24~9\);

-- Location: LCCOMB_X23_Y19_N0
\u_vga|h_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~0_combout\ = (\u_vga|Add24~8_combout\ & (((!\u_vga|Equal14~1_combout\) # (!\u_vga|vga_gen~8_combout\)) # (!\u_vga|h_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|vga_gen~8_combout\,
	datac => \u_vga|Equal14~1_combout\,
	datad => \u_vga|Add24~8_combout\,
	combout => \u_vga|h_cnt~0_combout\);

-- Location: FF_X23_Y19_N1
\u_vga|h_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(4));

-- Location: LCCOMB_X28_Y20_N16
\u_vga|Add24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~10_combout\ = (\u_vga|h_cnt\(5) & (!\u_vga|Add24~9\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Add24~9\) # (GND)))
-- \u_vga|Add24~11\ = CARRY((!\u_vga|Add24~9\) # (!\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add24~9\,
	combout => \u_vga|Add24~10_combout\,
	cout => \u_vga|Add24~11\);

-- Location: FF_X28_Y20_N17
\u_vga|h_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(5));

-- Location: LCCOMB_X28_Y20_N18
\u_vga|Add24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~12_combout\ = (\u_vga|h_cnt\(6) & (\u_vga|Add24~11\ $ (GND))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add24~11\ & VCC))
-- \u_vga|Add24~13\ = CARRY((\u_vga|h_cnt\(6) & !\u_vga|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add24~11\,
	combout => \u_vga|Add24~12_combout\,
	cout => \u_vga|Add24~13\);

-- Location: FF_X28_Y20_N19
\u_vga|h_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(6));

-- Location: LCCOMB_X28_Y20_N20
\u_vga|Add24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~14_combout\ = (\u_vga|h_cnt\(7) & (!\u_vga|Add24~13\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|Add24~13\) # (GND)))
-- \u_vga|Add24~15\ = CARRY((!\u_vga|Add24~13\) # (!\u_vga|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add24~13\,
	combout => \u_vga|Add24~14_combout\,
	cout => \u_vga|Add24~15\);

-- Location: FF_X28_Y20_N21
\u_vga|h_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(7));

-- Location: LCCOMB_X28_Y20_N22
\u_vga|Add24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~16_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|Add24~15\ $ (GND))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add24~15\ & VCC))
-- \u_vga|Add24~17\ = CARRY((\u_vga|h_cnt\(8) & !\u_vga|Add24~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add24~15\,
	combout => \u_vga|Add24~16_combout\,
	cout => \u_vga|Add24~17\);

-- Location: FF_X28_Y20_N23
\u_vga|h_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(8));

-- Location: LCCOMB_X28_Y20_N24
\u_vga|Add24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~18_combout\ = (\u_vga|h_cnt\(9) & (!\u_vga|Add24~17\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|Add24~17\) # (GND)))
-- \u_vga|Add24~19\ = CARRY((!\u_vga|Add24~17\) # (!\u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add24~17\,
	combout => \u_vga|Add24~18_combout\,
	cout => \u_vga|Add24~19\);

-- Location: FF_X28_Y20_N25
\u_vga|h_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add24~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(9));

-- Location: LCCOMB_X28_Y20_N2
\u_vga|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~0_combout\ = (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(6) & !\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(6),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Equal14~0_combout\);

-- Location: LCCOMB_X31_Y19_N26
\u_vga|vga_gen~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~8_combout\ = (!\u_vga|h_cnt\(9) & (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(8) & \u_vga|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Equal14~0_combout\,
	combout => \u_vga|vga_gen~8_combout\);

-- Location: LCCOMB_X28_Y20_N26
\u_vga|Add24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~20_combout\ = \u_vga|Add24~19\ $ (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|h_cnt\(10),
	cin => \u_vga|Add24~19\,
	combout => \u_vga|Add24~20_combout\);

-- Location: LCCOMB_X23_Y19_N26
\u_vga|h_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~1_combout\ = (\u_vga|Add24~20_combout\ & (((!\u_vga|h_cnt\(10)) # (!\u_vga|vga_gen~8_combout\)) # (!\u_vga|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~1_combout\,
	datab => \u_vga|vga_gen~8_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|Add24~20_combout\,
	combout => \u_vga|h_cnt~1_combout\);

-- Location: FF_X23_Y19_N27
\u_vga|h_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(10));

-- Location: LCCOMB_X23_Y19_N20
\u_vga|vga_gen~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~33_combout\ = ((!\u_vga|Equal14~1_combout\ & \u_vga|vga_gen~8_combout\)) # (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~1_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|vga_gen~8_combout\,
	combout => \u_vga|vga_gen~33_combout\);

-- Location: LCCOMB_X28_Y18_N12
\u_vga|Add25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~6_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|Add25~5\)) # (!\u_vga|v_cnt\(3) & ((\u_vga|Add25~5\) # (GND)))
-- \u_vga|Add25~7\ = CARRY((!\u_vga|Add25~5\) # (!\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add25~5\,
	combout => \u_vga|Add25~6_combout\,
	cout => \u_vga|Add25~7\);

-- Location: LCCOMB_X28_Y18_N14
\u_vga|Add25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~8_combout\ = (\u_vga|v_cnt\(4) & (\u_vga|Add25~7\ $ (GND))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add25~7\ & VCC))
-- \u_vga|Add25~9\ = CARRY((\u_vga|v_cnt\(4) & !\u_vga|Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add25~7\,
	combout => \u_vga|Add25~8_combout\,
	cout => \u_vga|Add25~9\);

-- Location: LCCOMB_X29_Y18_N18
\u_vga|v_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~11_combout\ = (\u_vga|Add25~8_combout\ & ((\u_vga|vga_gen~33_combout\) # ((\u_vga|vga_gen~35_combout\ & !\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~8_combout\,
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|v_cnt~11_combout\);

-- Location: LCCOMB_X23_Y19_N30
\u_vga|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal1~0_combout\ = ((!\u_vga|vga_gen~8_combout\) # (!\u_vga|h_cnt\(10))) # (!\u_vga|Equal14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~1_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|vga_gen~8_combout\,
	combout => \u_vga|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\u_vga|v_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[1]~1_combout\ = ((!\u_vga|vga_gen~33_combout\ & ((\u_vga|v_cnt\(10)) # (!\u_vga|vga_gen~35_combout\)))) # (!\u_vga|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|v_cnt[1]~1_combout\);

-- Location: FF_X29_Y18_N19
\u_vga|v_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~11_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(4));

-- Location: LCCOMB_X28_Y18_N16
\u_vga|Add25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~10_combout\ = (\u_vga|v_cnt\(5) & (!\u_vga|Add25~9\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add25~9\) # (GND)))
-- \u_vga|Add25~11\ = CARRY((!\u_vga|Add25~9\) # (!\u_vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add25~9\,
	combout => \u_vga|Add25~10_combout\,
	cout => \u_vga|Add25~11\);

-- Location: LCCOMB_X29_Y18_N24
\u_vga|v_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~0_combout\ = (\u_vga|Add25~10_combout\ & ((\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|vga_gen~33_combout\,
	datac => \u_vga|Add25~10_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|v_cnt~0_combout\);

-- Location: FF_X29_Y18_N25
\u_vga|v_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~0_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(5));

-- Location: LCCOMB_X28_Y18_N18
\u_vga|Add25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~12_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|Add25~11\ $ (GND))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add25~11\ & VCC))
-- \u_vga|Add25~13\ = CARRY((\u_vga|v_cnt\(6) & !\u_vga|Add25~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add25~11\,
	combout => \u_vga|Add25~12_combout\,
	cout => \u_vga|Add25~13\);

-- Location: LCCOMB_X29_Y18_N12
\u_vga|v_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~6_combout\ = (\u_vga|Add25~12_combout\ & ((\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|Add25~12_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|v_cnt~6_combout\);

-- Location: FF_X29_Y18_N13
\u_vga|v_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~6_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(6));

-- Location: LCCOMB_X28_Y18_N20
\u_vga|Add25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~14_combout\ = (\u_vga|v_cnt\(7) & (!\u_vga|Add25~13\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|Add25~13\) # (GND)))
-- \u_vga|Add25~15\ = CARRY((!\u_vga|Add25~13\) # (!\u_vga|v_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add25~13\,
	combout => \u_vga|Add25~14_combout\,
	cout => \u_vga|Add25~15\);

-- Location: LCCOMB_X29_Y18_N2
\u_vga|v_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~5_combout\ = (\u_vga|Add25~14_combout\ & ((\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|Add25~14_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|v_cnt~5_combout\);

-- Location: FF_X29_Y18_N3
\u_vga|v_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~5_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(7));

-- Location: LCCOMB_X28_Y18_N22
\u_vga|Add25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~16_combout\ = (\u_vga|v_cnt\(8) & (\u_vga|Add25~15\ $ (GND))) # (!\u_vga|v_cnt\(8) & (!\u_vga|Add25~15\ & VCC))
-- \u_vga|Add25~17\ = CARRY((\u_vga|v_cnt\(8) & !\u_vga|Add25~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add25~15\,
	combout => \u_vga|Add25~16_combout\,
	cout => \u_vga|Add25~17\);

-- Location: LCCOMB_X29_Y18_N14
\u_vga|v_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~4_combout\ = (\u_vga|Add25~16_combout\ & ((\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|Add25~16_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|v_cnt~4_combout\);

-- Location: FF_X29_Y18_N15
\u_vga|v_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~4_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(8));

-- Location: LCCOMB_X28_Y18_N24
\u_vga|Add25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~18_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|Add25~17\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|Add25~17\) # (GND)))
-- \u_vga|Add25~19\ = CARRY((!\u_vga|Add25~17\) # (!\u_vga|v_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add25~17\,
	combout => \u_vga|Add25~18_combout\,
	cout => \u_vga|Add25~19\);

-- Location: LCCOMB_X29_Y18_N4
\u_vga|v_cnt[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[9]~3_combout\ = (\u_vga|v_cnt[1]~1_combout\ & (\u_vga|vga_gen~36_combout\ & (\u_vga|Add25~18_combout\))) # (!\u_vga|v_cnt[1]~1_combout\ & (((\u_vga|v_cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~36_combout\,
	datab => \u_vga|Add25~18_combout\,
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|v_cnt[1]~1_combout\,
	combout => \u_vga|v_cnt[9]~3_combout\);

-- Location: FF_X29_Y18_N5
\u_vga|v_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(9));

-- Location: LCCOMB_X30_Y19_N0
\u_vga|vga_gen~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~12_combout\ = (!\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(1) & !\u_vga|v_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|vga_gen~12_combout\);

-- Location: LCCOMB_X31_Y19_N22
\u_vga|vga_gen~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~16_combout\ = (!\u_vga|v_cnt\(6) & !\u_vga|v_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~16_combout\);

-- Location: LCCOMB_X30_Y19_N12
\u_vga|vga_gen~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~34_combout\ = (\u_vga|vga_gen~16_combout\ & (((\u_vga|vga_gen~12_combout\) # (!\u_vga|v_cnt\(4))) # (!\u_vga|v_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|vga_gen~12_combout\,
	datac => \u_vga|v_cnt\(4),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|vga_gen~34_combout\);

-- Location: LCCOMB_X31_Y19_N2
\u_vga|vga_gen~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~35_combout\ = ((!\u_vga|v_cnt\(8) & ((\u_vga|vga_gen~34_combout\) # (!\u_vga|v_cnt\(7))))) # (!\u_vga|v_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|vga_gen~34_combout\,
	combout => \u_vga|vga_gen~35_combout\);

-- Location: LCCOMB_X29_Y18_N30
\u_vga|vga_gen~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~36_combout\ = (\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|vga_gen~36_combout\);

-- Location: LCCOMB_X28_Y18_N26
\u_vga|Add25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~20_combout\ = \u_vga|v_cnt\(10) $ (!\u_vga|Add25~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	cin => \u_vga|Add25~19\,
	combout => \u_vga|Add25~20_combout\);

-- Location: LCCOMB_X29_Y18_N10
\u_vga|v_cnt[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[10]~2_combout\ = (\u_vga|v_cnt[1]~1_combout\ & (\u_vga|vga_gen~36_combout\ & (\u_vga|Add25~20_combout\))) # (!\u_vga|v_cnt[1]~1_combout\ & (((\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~36_combout\,
	datab => \u_vga|Add25~20_combout\,
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt[1]~1_combout\,
	combout => \u_vga|v_cnt[10]~2_combout\);

-- Location: FF_X29_Y18_N11
\u_vga|v_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(10));

-- Location: LCCOMB_X28_Y18_N6
\u_vga|Add25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~0_combout\ = \u_vga|v_cnt\(0) $ (VCC)
-- \u_vga|Add25~1\ = CARRY(\u_vga|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add25~0_combout\,
	cout => \u_vga|Add25~1\);

-- Location: LCCOMB_X29_Y18_N28
\u_vga|v_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~9_combout\ = (\u_vga|Add25~0_combout\ & ((\u_vga|vga_gen~33_combout\) # ((!\u_vga|v_cnt\(10) & \u_vga|vga_gen~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|vga_gen~33_combout\,
	datac => \u_vga|Add25~0_combout\,
	datad => \u_vga|vga_gen~35_combout\,
	combout => \u_vga|v_cnt~9_combout\);

-- Location: FF_X29_Y18_N29
\u_vga|v_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~9_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(0));

-- Location: LCCOMB_X28_Y18_N8
\u_vga|Add25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~2_combout\ = (\u_vga|v_cnt\(1) & (!\u_vga|Add25~1\)) # (!\u_vga|v_cnt\(1) & ((\u_vga|Add25~1\) # (GND)))
-- \u_vga|Add25~3\ = CARRY((!\u_vga|Add25~1\) # (!\u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add25~1\,
	combout => \u_vga|Add25~2_combout\,
	cout => \u_vga|Add25~3\);

-- Location: LCCOMB_X29_Y18_N0
\u_vga|v_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~8_combout\ = (\u_vga|Add25~2_combout\ & ((\u_vga|vga_gen~33_combout\) # ((\u_vga|vga_gen~35_combout\ & !\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~2_combout\,
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|v_cnt~8_combout\);

-- Location: FF_X29_Y18_N1
\u_vga|v_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~8_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(1));

-- Location: LCCOMB_X28_Y18_N10
\u_vga|Add25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~4_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|Add25~3\ $ (GND))) # (!\u_vga|v_cnt\(2) & (!\u_vga|Add25~3\ & VCC))
-- \u_vga|Add25~5\ = CARRY((\u_vga|v_cnt\(2) & !\u_vga|Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add25~3\,
	combout => \u_vga|Add25~4_combout\,
	cout => \u_vga|Add25~5\);

-- Location: LCCOMB_X29_Y18_N6
\u_vga|v_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~7_combout\ = (\u_vga|Add25~4_combout\ & ((\u_vga|vga_gen~33_combout\) # ((\u_vga|vga_gen~35_combout\ & !\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~4_combout\,
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|v_cnt~7_combout\);

-- Location: FF_X29_Y18_N7
\u_vga|v_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~7_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(2));

-- Location: LCCOMB_X29_Y18_N22
\u_vga|v_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~10_combout\ = (\u_vga|Add25~6_combout\ & ((\u_vga|vga_gen~33_combout\) # ((\u_vga|vga_gen~35_combout\ & !\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~6_combout\,
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|v_cnt~10_combout\);

-- Location: FF_X29_Y18_N23
\u_vga|v_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~10_combout\,
	ena => \u_vga|v_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(3));

-- Location: LCCOMB_X30_Y19_N14
\u_vga|vga_gen~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~22_combout\ = (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(9) & ((\u_vga|v_cnt\(1)) # (\u_vga|v_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(9),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~22_combout\);

-- Location: LCCOMB_X29_Y18_N8
\u_vga|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~0_combout\ = (!\u_vga|v_cnt\(10) & (!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(9) & !\u_vga|v_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|Equal13~0_combout\);

-- Location: LCCOMB_X30_Y19_N24
\u_vga|vga_gen~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~23_combout\ = (!\u_vga|v_cnt\(4) & (\u_vga|vga_gen~22_combout\ & (\u_vga|Equal13~0_combout\ & !\u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|vga_gen~22_combout\,
	datac => \u_vga|Equal13~0_combout\,
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|vga_gen~23_combout\);

-- Location: LCCOMB_X30_Y19_N26
\u_vga|vga_gen~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~24_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|v_cnt\(7) & (!\u_vga|h_cnt\(10) & \u_vga|vga_gen~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|vga_gen~23_combout\,
	combout => \u_vga|vga_gen~24_combout\);

-- Location: LCCOMB_X31_Y19_N12
\u_vga|vga_gen~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~13_combout\ = (!\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(10) & !\u_vga|v_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(8),
	combout => \u_vga|vga_gen~13_combout\);

-- Location: LCCOMB_X30_Y19_N20
\u_vga|vga_gen~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~20_combout\ = (!\u_vga|v_cnt\(3) & (!\u_vga|v_cnt\(5) & !\u_vga|v_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~20_combout\);

-- Location: LCCOMB_X31_Y19_N14
\u_vga|Equal13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~4_combout\ = (\u_vga|v_cnt\(6) & \u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|Equal13~4_combout\);

-- Location: LCCOMB_X31_Y19_N30
\u_vga|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~0_combout\ = (!\u_vga|h_cnt\(10) & (((\u_vga|Equal14~0_combout\) # (!\u_vga|h_cnt\(8))) # (!\u_vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Equal14~0_combout\,
	combout => \u_vga|LessThan11~0_combout\);

-- Location: LCCOMB_X31_Y19_N8
\u_vga|vga_gen~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~21_combout\ = ((\u_vga|vga_gen~13_combout\ & ((\u_vga|vga_gen~20_combout\) # (!\u_vga|Equal13~4_combout\)))) # (!\u_vga|LessThan11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~13_combout\,
	datab => \u_vga|vga_gen~20_combout\,
	datac => \u_vga|Equal13~4_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|vga_gen~21_combout\);

-- Location: LCCOMB_X30_Y19_N4
\u_vga|Equal13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~5_combout\ = (!\u_vga|v_cnt\(4) & \u_vga|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datac => \u_vga|Equal13~0_combout\,
	combout => \u_vga|Equal13~5_combout\);

-- Location: LCCOMB_X30_Y19_N6
\u_vga|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal18~0_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(7) & \u_vga|v_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|Equal18~0_combout\);

-- Location: LCCOMB_X30_Y19_N22
\u_vga|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal18~1_combout\ = (!\u_vga|v_cnt\(6) & (\u_vga|Equal13~5_combout\ & (!\u_vga|v_cnt\(1) & \u_vga|Equal18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Equal13~5_combout\,
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|Equal18~0_combout\,
	combout => \u_vga|Equal18~1_combout\);

-- Location: LCCOMB_X23_Y19_N10
\u_vga|vga_gen~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~38_combout\ = (\u_vga|h_cnt\(10) & (\u_vga|vga_gen~8_combout\ & (\u_vga|Equal14~1_combout\ & \u_vga|Equal18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|vga_gen~8_combout\,
	datac => \u_vga|Equal14~1_combout\,
	datad => \u_vga|Equal18~1_combout\,
	combout => \u_vga|vga_gen~38_combout\);

-- Location: LCCOMB_X23_Y19_N8
\u_vga|wr_en_b_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_b_roc~1_combout\ = !\u_vga|vga_gen~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|vga_gen~38_combout\,
	combout => \u_vga|wr_en_b_roc~1_combout\);

-- Location: LCCOMB_X28_Y20_N4
\u_vga|Equal14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~2_combout\ = (\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(10) & \u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(10),
	datad => \u_vga|h_cnt\(9),
	combout => \u_vga|Equal14~2_combout\);

-- Location: LCCOMB_X29_Y20_N26
\u_vga|Equal14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~3_combout\ = (\u_vga|Equal14~0_combout\ & (\u_vga|Equal14~2_combout\ & (\u_vga|h_cnt\(4) & \u_vga|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~0_combout\,
	datab => \u_vga|Equal14~2_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Equal14~1_combout\,
	combout => \u_vga|Equal14~3_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u_vga|wr_en_b_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_b_roc~0_combout\ = (\u_vga|Equal18~1_combout\ & ((\u_vga|Equal14~3_combout\) # (!\u_vga|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~3_combout\,
	datac => \u_vga|Equal1~0_combout\,
	datad => \u_vga|Equal18~1_combout\,
	combout => \u_vga|wr_en_b_roc~0_combout\);

-- Location: FF_X23_Y19_N9
\u_vga|wr_en_b_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_b_roc~1_combout\,
	ena => \u_vga|wr_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_b_roc~q\);

-- Location: FF_X23_Y19_N11
\u_vga|rd_en_b_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|vga_gen~38_combout\,
	ena => \u_vga|wr_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_b_roc~q\);

-- Location: LCCOMB_X25_Y19_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M9K_X33_Y16_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 194,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 194,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y15_N24
\u_vga|Mux1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~147_combout\ = (\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226)) # ((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(5) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194) & !\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~147_combout\);

-- Location: LCCOMB_X34_Y15_N10
\u_vga|Mux1~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~148_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~147_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230))) # (!\u_vga|Mux1~147_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198)))))) # 
-- (!\u_vga|h_cnt\(2) & (\u_vga|Mux1~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|Mux1~147_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198),
	combout => \u_vga|Mux1~148_combout\);

-- Location: M9K_X33_Y15_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 192,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 192,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y15_N14
\u_vga|Mux1~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~154_combout\ = (\u_vga|h_cnt\(5) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234)) # (\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202) & ((!\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~154_combout\);

-- Location: LCCOMB_X34_Y15_N8
\u_vga|Mux1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~155_combout\ = (\u_vga|Mux1~154_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238)) # (!\u_vga|h_cnt\(2))))) # (!\u_vga|Mux1~154_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206) & 
-- ((\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238),
	datac => \u_vga|Mux1~154_combout\,
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~155_combout\);

-- Location: LCCOMB_X34_Y15_N0
\u_vga|Mux1~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~151_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224)))) # (!\u_vga|h_cnt\(5) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224),
	combout => \u_vga|Mux1~151_combout\);

-- Location: LCCOMB_X34_Y15_N26
\u_vga|Mux1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~152_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~151_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228)))) # (!\u_vga|Mux1~151_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228),
	datad => \u_vga|Mux1~151_combout\,
	combout => \u_vga|Mux1~152_combout\);

-- Location: LCCOMB_X34_Y15_N12
\u_vga|Mux1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~149_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232)))) # (!\u_vga|h_cnt\(5) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232),
	combout => \u_vga|Mux1~149_combout\);

-- Location: LCCOMB_X34_Y15_N6
\u_vga|Mux1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~150_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~149_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236))) # (!\u_vga|Mux1~149_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204)))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236),
	datac => \u_vga|Mux1~149_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204),
	combout => \u_vga|Mux1~150_combout\);

-- Location: LCCOMB_X34_Y15_N20
\u_vga|Mux1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~153_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux1~150_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux1~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~152_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~150_combout\,
	combout => \u_vga|Mux1~153_combout\);

-- Location: LCCOMB_X34_Y15_N2
\u_vga|Mux1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~156_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~153_combout\ & ((\u_vga|Mux1~155_combout\))) # (!\u_vga|Mux1~153_combout\ & (\u_vga|Mux1~148_combout\)))) # (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~148_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux1~155_combout\,
	datad => \u_vga|Mux1~153_combout\,
	combout => \u_vga|Mux1~156_combout\);

-- Location: M9K_X22_Y16_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 193,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 193,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y16_N12
\u_vga|Mux1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~137_combout\ = (\u_vga|h_cnt\(5) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242)) # (\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210) & ((!\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~137_combout\);

-- Location: LCCOMB_X30_Y16_N30
\u_vga|Mux1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~138_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~137_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246)))) # (!\u_vga|Mux1~137_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246),
	datad => \u_vga|Mux1~137_combout\,
	combout => \u_vga|Mux1~138_combout\);

-- Location: LCCOMB_X30_Y16_N20
\u_vga|Mux1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~141_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240))) # (!\u_vga|h_cnt\(5) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208),
	combout => \u_vga|Mux1~141_combout\);

-- Location: LCCOMB_X30_Y16_N6
\u_vga|Mux1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~142_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~141_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244))) # (!\u_vga|Mux1~141_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212)))))) # 
-- (!\u_vga|h_cnt\(2) & (\u_vga|Mux1~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|Mux1~141_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212),
	combout => \u_vga|Mux1~142_combout\);

-- Location: LCCOMB_X30_Y16_N16
\u_vga|Mux1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~139_combout\ = (\u_vga|h_cnt\(5) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248)) # (\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216) & ((!\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~139_combout\);

-- Location: LCCOMB_X30_Y16_N10
\u_vga|Mux1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~140_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~139_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252)))) # (!\u_vga|Mux1~139_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252),
	datad => \u_vga|Mux1~139_combout\,
	combout => \u_vga|Mux1~140_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_vga|Mux1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~143_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux1~140_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~142_combout\,
	datab => \u_vga|Mux1~140_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~143_combout\);

-- Location: LCCOMB_X30_Y16_N18
\u_vga|Mux1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~144_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250)))) # (!\u_vga|h_cnt\(5) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250),
	combout => \u_vga|Mux1~144_combout\);

-- Location: LCCOMB_X30_Y16_N28
\u_vga|Mux1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~145_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~144_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254)))) # (!\u_vga|Mux1~144_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254),
	datad => \u_vga|Mux1~144_combout\,
	combout => \u_vga|Mux1~145_combout\);

-- Location: LCCOMB_X30_Y16_N14
\u_vga|Mux1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~146_combout\ = (\u_vga|Mux1~143_combout\ & (((\u_vga|Mux1~145_combout\) # (!\u_vga|h_cnt\(1))))) # (!\u_vga|Mux1~143_combout\ & (\u_vga|Mux1~138_combout\ & (\u_vga|h_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~138_combout\,
	datab => \u_vga|Mux1~143_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Mux1~145_combout\,
	combout => \u_vga|Mux1~146_combout\);

-- Location: LCCOMB_X23_Y21_N26
\u_vga|Mux1~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~157_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux1~146_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Mux1~156_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~146_combout\,
	combout => \u_vga|Mux1~157_combout\);

-- Location: LCCOMB_X23_Y16_N12
\u_vga|Mux1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~158_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221)))) # (!\u_vga|h_cnt\(2) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221),
	combout => \u_vga|Mux1~158_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u_vga|Mux1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~159_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~158_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223))) # (!\u_vga|Mux1~158_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219)))))) # 
-- (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219),
	datad => \u_vga|Mux1~158_combout\,
	combout => \u_vga|Mux1~159_combout\);

-- Location: LCCOMB_X34_Y15_N28
\u_vga|Mux1~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~160_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(1))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243))) # (!\u_vga|h_cnt\(1) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241),
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|Mux1~160_combout\);

-- Location: LCCOMB_X34_Y15_N30
\u_vga|Mux1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~161_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~160_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247))) # (!\u_vga|Mux1~160_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245)))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245),
	datad => \u_vga|Mux1~160_combout\,
	combout => \u_vga|Mux1~161_combout\);

-- Location: LCCOMB_X34_Y15_N16
\u_vga|Mux1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~162_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213)))) # (!\u_vga|h_cnt\(2) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213),
	combout => \u_vga|Mux1~162_combout\);

-- Location: LCCOMB_X34_Y15_N18
\u_vga|Mux1~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~163_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~162_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215))) # (!\u_vga|Mux1~162_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211)))))) # 
-- (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211),
	datad => \u_vga|Mux1~162_combout\,
	combout => \u_vga|Mux1~163_combout\);

-- Location: LCCOMB_X34_Y15_N4
\u_vga|Mux1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~164_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3)) # ((\u_vga|Mux1~161_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(3) & ((\u_vga|Mux1~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|Mux1~161_combout\,
	datad => \u_vga|Mux1~163_combout\,
	combout => \u_vga|Mux1~164_combout\);

-- Location: M9K_X22_Y15_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 249,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 249,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y19_N16
\u_vga|Mux1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~165_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(2) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253))) # (!\u_vga|h_cnt\(2) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249),
	combout => \u_vga|Mux1~165_combout\);

-- Location: LCCOMB_X23_Y19_N2
\u_vga|Mux1~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~166_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~165_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255)))) # (!\u_vga|Mux1~165_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251))))) # 
-- (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255),
	datad => \u_vga|Mux1~165_combout\,
	combout => \u_vga|Mux1~166_combout\);

-- Location: LCCOMB_X23_Y21_N20
\u_vga|Mux1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~167_combout\ = (\u_vga|Mux1~164_combout\ & (((\u_vga|Mux1~166_combout\) # (!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux1~164_combout\ & (\u_vga|Mux1~159_combout\ & (\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~159_combout\,
	datab => \u_vga|Mux1~164_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~166_combout\,
	combout => \u_vga|Mux1~167_combout\);

-- Location: M9K_X22_Y18_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y16_N16
\u_vga|Mux1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~127_combout\ = (\u_vga|h_cnt\(1) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233))) # (!\u_vga|h_cnt\(5) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201),
	combout => \u_vga|Mux1~127_combout\);

-- Location: LCCOMB_X23_Y16_N10
\u_vga|Mux1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~128_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~127_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235)))) # (!\u_vga|Mux1~127_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203))))) # 
-- (!\u_vga|h_cnt\(1) & (\u_vga|Mux1~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|Mux1~127_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235),
	combout => \u_vga|Mux1~128_combout\);

-- Location: LCCOMB_X23_Y16_N4
\u_vga|Mux1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~129_combout\ = (\u_vga|h_cnt\(1) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229)))) # (!\u_vga|h_cnt\(5) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229),
	combout => \u_vga|Mux1~129_combout\);

-- Location: LCCOMB_X23_Y16_N6
\u_vga|Mux1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~130_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~129_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231))) # (!\u_vga|Mux1~129_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199)))))) # 
-- (!\u_vga|h_cnt\(1) & (\u_vga|Mux1~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|Mux1~129_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199),
	combout => \u_vga|Mux1~130_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u_vga|Mux1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~131_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225))) # (!\u_vga|h_cnt\(5) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193),
	combout => \u_vga|Mux1~131_combout\);

-- Location: LCCOMB_X23_Y16_N26
\u_vga|Mux1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~132_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~131_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227)))) # (!\u_vga|Mux1~131_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195))))) # 
-- (!\u_vga|h_cnt\(1) & (\u_vga|Mux1~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|Mux1~131_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227),
	combout => \u_vga|Mux1~132_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u_vga|Mux1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~133_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~130_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~132_combout\ & !\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~130_combout\,
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|Mux1~132_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~133_combout\);

-- Location: LCCOMB_X23_Y16_N30
\u_vga|Mux1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~134_combout\ = (\u_vga|h_cnt\(1) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237))) # (!\u_vga|h_cnt\(5) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205),
	combout => \u_vga|Mux1~134_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u_vga|Mux1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~135_combout\ = (\u_vga|Mux1~134_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239)) # ((!\u_vga|h_cnt\(1))))) # (!\u_vga|Mux1~134_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207) & 
-- \u_vga|h_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207),
	datac => \u_vga|Mux1~134_combout\,
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|Mux1~135_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u_vga|Mux1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~136_combout\ = (\u_vga|Mux1~133_combout\ & (((\u_vga|Mux1~135_combout\) # (!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux1~133_combout\ & (\u_vga|Mux1~128_combout\ & ((\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~128_combout\,
	datab => \u_vga|Mux1~133_combout\,
	datac => \u_vga|Mux1~135_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~136_combout\);

-- Location: LCCOMB_X23_Y21_N14
\u_vga|Mux1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~168_combout\ = (\u_vga|Mux1~157_combout\ & ((\u_vga|Mux1~167_combout\) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~157_combout\ & (((\u_vga|h_cnt\(0) & \u_vga|Mux1~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~157_combout\,
	datab => \u_vga|Mux1~167_combout\,
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|Mux1~136_combout\,
	combout => \u_vga|Mux1~168_combout\);

-- Location: M9K_X33_Y23_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y23_N16
\u_vga|Mux1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~111_combout\ = (\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14)) # ((\u_vga|h_cnt\(0))))) # (!\u_vga|h_cnt\(1) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12) & !\u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12),
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~111_combout\);

-- Location: LCCOMB_X34_Y23_N26
\u_vga|Mux1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~112_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~111_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15))) # (!\u_vga|Mux1~111_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13)))))) # 
-- (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13),
	datad => \u_vga|Mux1~111_combout\,
	combout => \u_vga|Mux1~112_combout\);

-- Location: LCCOMB_X34_Y23_N2
\u_vga|Mux1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~108_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(0)) # ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2))))) # (!\u_vga|h_cnt\(1) & (!\u_vga|h_cnt\(0) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(0),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_vga|Mux1~108_combout\);

-- Location: LCCOMB_X34_Y23_N20
\u_vga|Mux1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~109_combout\ = (\u_vga|Mux1~108_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3)) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~108_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1) & 
-- \u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3),
	datab => \u_vga|Mux1~108_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~109_combout\);

-- Location: LCCOMB_X34_Y23_N30
\u_vga|Mux1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~106_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(1))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6)))) # (!\u_vga|h_cnt\(1) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|h_cnt\(1),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6),
	combout => \u_vga|Mux1~106_combout\);

-- Location: LCCOMB_X34_Y23_N24
\u_vga|Mux1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~107_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~106_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7))) # (!\u_vga|Mux1~106_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5)))))) # 
-- (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|Mux1~106_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5),
	combout => \u_vga|Mux1~107_combout\);

-- Location: LCCOMB_X34_Y23_N22
\u_vga|Mux1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~110_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(3)) # (\u_vga|Mux1~107_combout\)))) # (!\u_vga|h_cnt\(2) & (\u_vga|Mux1~109_combout\ & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|Mux1~109_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~107_combout\,
	combout => \u_vga|Mux1~110_combout\);

-- Location: M9K_X33_Y19_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N4
\u_vga|Mux1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~104_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(1))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10))) # (!\u_vga|h_cnt\(1) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10),
	datac => \u_vga|h_cnt\(1),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8),
	combout => \u_vga|Mux1~104_combout\);

-- Location: LCCOMB_X34_Y23_N12
\u_vga|Mux1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~105_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~104_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11)))) # (!\u_vga|Mux1~104_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9))))) # 
-- (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|Mux1~104_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11),
	combout => \u_vga|Mux1~105_combout\);

-- Location: LCCOMB_X34_Y23_N28
\u_vga|Mux1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~113_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~110_combout\ & (\u_vga|Mux1~112_combout\)) # (!\u_vga|Mux1~110_combout\ & ((\u_vga|Mux1~105_combout\))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~112_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|Mux1~110_combout\,
	datad => \u_vga|Mux1~105_combout\,
	combout => \u_vga|Mux1~113_combout\);

-- Location: LCCOMB_X34_Y23_N6
\u_vga|Mux1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~101_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(0)) # ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46))))) # (!\u_vga|h_cnt\(1) & (!\u_vga|h_cnt\(0) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(0),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46),
	combout => \u_vga|Mux1~101_combout\);

-- Location: LCCOMB_X34_Y23_N0
\u_vga|Mux1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~102_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~101_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47)))) # (!\u_vga|Mux1~101_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45))))) # 
-- (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45),
	datab => \u_vga|h_cnt\(0),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47),
	datad => \u_vga|Mux1~101_combout\,
	combout => \u_vga|Mux1~102_combout\);

-- Location: LCCOMB_X30_Y16_N4
\u_vga|Mux1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~96_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(0)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42))))) # (!\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40) & (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(0),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42),
	combout => \u_vga|Mux1~96_combout\);

-- Location: LCCOMB_X30_Y16_N22
\u_vga|Mux1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~97_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~96_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43)))) # (!\u_vga|Mux1~96_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41))))) # 
-- (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41),
	datac => \u_vga|Mux1~96_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43),
	combout => \u_vga|Mux1~97_combout\);

-- Location: LCCOMB_X30_Y16_N8
\u_vga|Mux1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~98_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(0)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34))))) # (!\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32) & (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(0),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34),
	combout => \u_vga|Mux1~98_combout\);

-- Location: LCCOMB_X30_Y16_N2
\u_vga|Mux1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~99_combout\ = (\u_vga|Mux1~98_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35)) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~98_combout\ & (((\u_vga|h_cnt\(0) & 
-- \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35),
	datab => \u_vga|Mux1~98_combout\,
	datac => \u_vga|h_cnt\(0),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33),
	combout => \u_vga|Mux1~99_combout\);

-- Location: LCCOMB_X34_Y23_N4
\u_vga|Mux1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~100_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~97_combout\) # ((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(2) & \u_vga|Mux1~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~97_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|Mux1~99_combout\,
	combout => \u_vga|Mux1~100_combout\);

-- Location: LCCOMB_X34_Y23_N8
\u_vga|Mux1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~94_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(1))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38)))) # (!\u_vga|h_cnt\(1) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36),
	datac => \u_vga|h_cnt\(1),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38),
	combout => \u_vga|Mux1~94_combout\);

-- Location: LCCOMB_X34_Y23_N10
\u_vga|Mux1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~95_combout\ = (\u_vga|Mux1~94_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39)) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~94_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37) & 
-- \u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39),
	datab => \u_vga|Mux1~94_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~95_combout\);

-- Location: LCCOMB_X34_Y23_N18
\u_vga|Mux1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~103_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~100_combout\ & (\u_vga|Mux1~102_combout\)) # (!\u_vga|Mux1~100_combout\ & ((\u_vga|Mux1~95_combout\))))) # (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|Mux1~102_combout\,
	datac => \u_vga|Mux1~100_combout\,
	datad => \u_vga|Mux1~95_combout\,
	combout => \u_vga|Mux1~103_combout\);

-- Location: LCCOMB_X34_Y23_N14
\u_vga|Mux1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~114_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(4)) # (\u_vga|Mux1~103_combout\)))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux1~113_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux1~113_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~103_combout\,
	combout => \u_vga|Mux1~114_combout\);

-- Location: M9K_X22_Y17_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N16
\u_vga|Mux1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~84_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21)))) # (!\u_vga|h_cnt\(2) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21),
	combout => \u_vga|Mux1~84_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u_vga|Mux1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~85_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~84_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29)))) # (!\u_vga|Mux1~84_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25))))) # 
-- (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25),
	datab => \u_vga|h_cnt\(3),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29),
	datad => \u_vga|Mux1~84_combout\,
	combout => \u_vga|Mux1~85_combout\);

-- Location: LCCOMB_X23_Y16_N18
\u_vga|Mux1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~88_combout\ = (\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24)) # ((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(2) & \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16),
	combout => \u_vga|Mux1~88_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u_vga|Mux1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~89_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~88_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28))) # (!\u_vga|Mux1~88_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20)))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20),
	datad => \u_vga|Mux1~88_combout\,
	combout => \u_vga|Mux1~89_combout\);

-- Location: LCCOMB_X30_Y16_N24
\u_vga|Mux1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~86_combout\ = (\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26)) # ((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(3) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18) & !\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~86_combout\);

-- Location: LCCOMB_X30_Y16_N26
\u_vga|Mux1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~87_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~86_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30)))) # (!\u_vga|Mux1~86_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30),
	datad => \u_vga|Mux1~86_combout\,
	combout => \u_vga|Mux1~87_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u_vga|Mux1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~90_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|Mux1~87_combout\) # (\u_vga|h_cnt\(0))))) # (!\u_vga|h_cnt\(1) & (\u_vga|Mux1~89_combout\ & ((!\u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~89_combout\,
	datab => \u_vga|Mux1~87_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~90_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u_vga|Mux1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~91_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(2))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(2) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23))) # (!\u_vga|h_cnt\(2) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19),
	combout => \u_vga|Mux1~91_combout\);

-- Location: LCCOMB_X23_Y18_N22
\u_vga|Mux1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~92_combout\ = (\u_vga|Mux1~91_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31))) # (!\u_vga|h_cnt\(3)))) # (!\u_vga|Mux1~91_combout\ & (\u_vga|h_cnt\(3) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~91_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27),
	combout => \u_vga|Mux1~92_combout\);

-- Location: LCCOMB_X23_Y18_N8
\u_vga|Mux1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~93_combout\ = (\u_vga|Mux1~90_combout\ & (((\u_vga|Mux1~92_combout\) # (!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~90_combout\ & (\u_vga|Mux1~85_combout\ & ((\u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~85_combout\,
	datab => \u_vga|Mux1~90_combout\,
	datac => \u_vga|Mux1~92_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~93_combout\);

-- Location: LCCOMB_X23_Y18_N24
\u_vga|Mux1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~122_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(2)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59))))) # (!\u_vga|h_cnt\(3) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51) & (!\u_vga|h_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59),
	combout => \u_vga|Mux1~122_combout\);

-- Location: LCCOMB_X23_Y18_N26
\u_vga|Mux1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~123_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|Mux1~122_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63)))) # (!\u_vga|Mux1~122_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55))))) # 
-- (!\u_vga|h_cnt\(2) & (((\u_vga|Mux1~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55),
	datab => \u_vga|h_cnt\(2),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63),
	datad => \u_vga|Mux1~122_combout\,
	combout => \u_vga|Mux1~123_combout\);

-- Location: LCCOMB_X23_Y18_N18
\u_vga|Mux1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~115_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(3)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54))))) # (!\u_vga|h_cnt\(2) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50) & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54),
	combout => \u_vga|Mux1~115_combout\);

-- Location: LCCOMB_X23_Y18_N28
\u_vga|Mux1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~116_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~115_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62))) # (!\u_vga|Mux1~115_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58)))))) # 
-- (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~115_combout\,
	combout => \u_vga|Mux1~116_combout\);

-- Location: LCCOMB_X23_Y18_N30
\u_vga|Mux1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~117_combout\ = (\u_vga|h_cnt\(2) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57),
	combout => \u_vga|Mux1~117_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u_vga|Mux1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~118_combout\ = (\u_vga|Mux1~117_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61)) # ((!\u_vga|h_cnt\(2))))) # (!\u_vga|Mux1~117_combout\ & (((\u_vga|h_cnt\(2) & 
-- \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~117_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53),
	combout => \u_vga|Mux1~118_combout\);

-- Location: LCCOMB_X23_Y18_N2
\u_vga|Mux1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~119_combout\ = (\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52)) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(2) & (((!\u_vga|h_cnt\(3) & \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48),
	combout => \u_vga|Mux1~119_combout\);

-- Location: LCCOMB_X23_Y18_N20
\u_vga|Mux1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~120_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~119_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60))) # (!\u_vga|Mux1~119_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56)))))) # 
-- (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~119_combout\,
	combout => \u_vga|Mux1~120_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u_vga|Mux1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~121_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(0))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(0) & (\u_vga|Mux1~118_combout\)) # (!\u_vga|h_cnt\(0) & ((\u_vga|Mux1~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~118_combout\,
	datab => \u_vga|Mux1~120_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~121_combout\);

-- Location: LCCOMB_X23_Y18_N12
\u_vga|Mux1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~124_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~121_combout\ & (\u_vga|Mux1~123_combout\)) # (!\u_vga|Mux1~121_combout\ & ((\u_vga|Mux1~116_combout\))))) # (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~123_combout\,
	datab => \u_vga|Mux1~116_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Mux1~121_combout\,
	combout => \u_vga|Mux1~124_combout\);

-- Location: LCCOMB_X23_Y18_N14
\u_vga|Mux1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~125_combout\ = (\u_vga|Mux1~114_combout\ & (((\u_vga|Mux1~124_combout\)) # (!\u_vga|h_cnt\(4)))) # (!\u_vga|Mux1~114_combout\ & (\u_vga|h_cnt\(4) & (\u_vga|Mux1~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~114_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux1~93_combout\,
	datad => \u_vga|Mux1~124_combout\,
	combout => \u_vga|Mux1~125_combout\);

-- Location: M9K_X22_Y22_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 74,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 74,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y23_N12
\u_vga|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~44_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(4)) # ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77))))) # (!\u_vga|h_cnt\(0) & (!\u_vga|h_cnt\(4) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|h_cnt\(4),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76),
	combout => \u_vga|Mux1~44_combout\);

-- Location: LCCOMB_X21_Y23_N6
\u_vga|Mux1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~45_combout\ = (\u_vga|Mux1~44_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93)) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux1~44_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92) & 
-- (\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~44_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93),
	combout => \u_vga|Mux1~45_combout\);

-- Location: M9K_X22_Y19_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 72,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 72,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y23_N8
\u_vga|Mux1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~46_combout\ = (\u_vga|h_cnt\(0) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73)) # ((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(0) & (((!\u_vga|h_cnt\(4) & \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72),
	combout => \u_vga|Mux1~46_combout\);

-- Location: LCCOMB_X21_Y23_N26
\u_vga|Mux1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~47_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~46_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89))) # (!\u_vga|Mux1~46_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux1~46_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88),
	combout => \u_vga|Mux1~47_combout\);

-- Location: LCCOMB_X23_Y20_N12
\u_vga|Mux1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~48_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(2) & (\u_vga|Mux1~45_combout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|Mux1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~45_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux1~47_combout\,
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~48_combout\);

-- Location: LCCOMB_X23_Y20_N6
\u_vga|Mux1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~49_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(0))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(0) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79))) # (!\u_vga|h_cnt\(0) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~49_combout\);

-- Location: LCCOMB_X23_Y20_N8
\u_vga|Mux1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~50_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~49_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95)))) # (!\u_vga|Mux1~49_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~49_combout\,
	combout => \u_vga|Mux1~50_combout\);

-- Location: LCCOMB_X23_Y20_N24
\u_vga|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~42_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(0))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(0) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75)))) # (!\u_vga|h_cnt\(0) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(0),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75),
	combout => \u_vga|Mux1~42_combout\);

-- Location: LCCOMB_X23_Y20_N18
\u_vga|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~43_combout\ = (\u_vga|Mux1~42_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91)) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux1~42_combout\ & (((\u_vga|h_cnt\(4) & 
-- \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91),
	datab => \u_vga|Mux1~42_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90),
	combout => \u_vga|Mux1~43_combout\);

-- Location: LCCOMB_X23_Y20_N26
\u_vga|Mux1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~51_combout\ = (\u_vga|Mux1~48_combout\ & (((\u_vga|Mux1~50_combout\)) # (!\u_vga|h_cnt\(1)))) # (!\u_vga|Mux1~48_combout\ & (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~48_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux1~50_combout\,
	datad => \u_vga|Mux1~43_combout\,
	combout => \u_vga|Mux1~51_combout\);

-- Location: M9K_X22_Y20_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 69,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 69,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N28
\u_vga|Mux1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~73_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(4)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107))))) # (!\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105) & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107),
	combout => \u_vga|Mux1~73_combout\);

-- Location: LCCOMB_X23_Y20_N30
\u_vga|Mux1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~74_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~73_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123))) # (!\u_vga|Mux1~73_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~73_combout\,
	combout => \u_vga|Mux1~74_combout\);

-- Location: LCCOMB_X23_Y20_N16
\u_vga|Mux1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~80_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(1)) # ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125))))) # (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125),
	combout => \u_vga|Mux1~80_combout\);

-- Location: LCCOMB_X23_Y20_N2
\u_vga|Mux1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~81_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~80_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127)))) # (!\u_vga|Mux1~80_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111))))) # 
-- (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127),
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Mux1~80_combout\,
	combout => \u_vga|Mux1~81_combout\);

-- Location: LCCOMB_X23_Y20_N10
\u_vga|Mux1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~77_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(1))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106)))) # (!\u_vga|h_cnt\(1) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104),
	datac => \u_vga|h_cnt\(1),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106),
	combout => \u_vga|Mux1~77_combout\);

-- Location: LCCOMB_X23_Y20_N4
\u_vga|Mux1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~78_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~77_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122))) # (!\u_vga|Mux1~77_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120),
	datad => \u_vga|Mux1~77_combout\,
	combout => \u_vga|Mux1~78_combout\);

-- Location: LCCOMB_X23_Y19_N14
\u_vga|Mux1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~75_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(1)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124))))) # (!\u_vga|h_cnt\(4) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108) & (!\u_vga|h_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(1),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124),
	combout => \u_vga|Mux1~75_combout\);

-- Location: LCCOMB_X23_Y20_N0
\u_vga|Mux1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~76_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~75_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126))) # (!\u_vga|Mux1~75_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110)))))) # 
-- (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110),
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Mux1~75_combout\,
	combout => \u_vga|Mux1~76_combout\);

-- Location: LCCOMB_X23_Y20_N22
\u_vga|Mux1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~79_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(0)) # ((\u_vga|Mux1~76_combout\)))) # (!\u_vga|h_cnt\(2) & (!\u_vga|h_cnt\(0) & (\u_vga|Mux1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|Mux1~78_combout\,
	datad => \u_vga|Mux1~76_combout\,
	combout => \u_vga|Mux1~79_combout\);

-- Location: LCCOMB_X23_Y20_N20
\u_vga|Mux1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~82_combout\ = (\u_vga|Mux1~79_combout\ & (((\u_vga|Mux1~81_combout\) # (!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~79_combout\ & (\u_vga|Mux1~74_combout\ & ((\u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~74_combout\,
	datab => \u_vga|Mux1~81_combout\,
	datac => \u_vga|Mux1~79_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~82_combout\);

-- Location: LCCOMB_X29_Y22_N16
\u_vga|Mux1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~69_combout\ = (\u_vga|h_cnt\(1) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71)) # (\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69) & ((!\u_vga|h_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69),
	datab => \u_vga|h_cnt\(1),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71),
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux1~69_combout\);

-- Location: LCCOMB_X29_Y22_N26
\u_vga|Mux1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~70_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~69_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87)))) # (!\u_vga|Mux1~69_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87),
	datad => \u_vga|Mux1~69_combout\,
	combout => \u_vga|Mux1~70_combout\);

-- Location: M9K_X33_Y22_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 64,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 64,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y22_N2
\u_vga|Mux1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~62_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(1))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67)))) # (!\u_vga|h_cnt\(1) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67),
	combout => \u_vga|Mux1~62_combout\);

-- Location: LCCOMB_X29_Y22_N4
\u_vga|Mux1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~63_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~62_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83)))) # (!\u_vga|Mux1~62_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81))))) # 
-- (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~62_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83),
	combout => \u_vga|Mux1~63_combout\);

-- Location: LCCOMB_X29_Y22_N14
\u_vga|Mux1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~64_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(1))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(1) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70))) # (!\u_vga|h_cnt\(1) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68),
	combout => \u_vga|Mux1~64_combout\);

-- Location: LCCOMB_X29_Y22_N24
\u_vga|Mux1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~65_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~64_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86))) # (!\u_vga|Mux1~64_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86),
	datac => \u_vga|Mux1~64_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84),
	combout => \u_vga|Mux1~65_combout\);

-- Location: LCCOMB_X29_Y22_N18
\u_vga|Mux1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~66_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(1))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(1) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66)))) # (!\u_vga|h_cnt\(1) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66),
	combout => \u_vga|Mux1~66_combout\);

-- Location: LCCOMB_X29_Y22_N20
\u_vga|Mux1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~67_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~66_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82))) # (!\u_vga|Mux1~66_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80)))))) # 
-- (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~66_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80),
	combout => \u_vga|Mux1~67_combout\);

-- Location: LCCOMB_X29_Y22_N22
\u_vga|Mux1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~68_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(2) & (\u_vga|Mux1~65_combout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|Mux1~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Mux1~65_combout\,
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|Mux1~67_combout\,
	combout => \u_vga|Mux1~68_combout\);

-- Location: LCCOMB_X29_Y22_N28
\u_vga|Mux1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~71_combout\ = (\u_vga|Mux1~68_combout\ & ((\u_vga|Mux1~70_combout\) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~68_combout\ & (((\u_vga|Mux1~63_combout\ & \u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~70_combout\,
	datab => \u_vga|Mux1~63_combout\,
	datac => \u_vga|Mux1~68_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~71_combout\);

-- Location: LCCOMB_X23_Y19_N24
\u_vga|Mux1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~56_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100)))) # (!\u_vga|h_cnt\(2) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100),
	combout => \u_vga|Mux1~56_combout\);

-- Location: LCCOMB_X23_Y19_N18
\u_vga|Mux1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~57_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~56_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116)))) # (!\u_vga|Mux1~56_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112),
	datab => \u_vga|h_cnt\(4),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116),
	datad => \u_vga|Mux1~56_combout\,
	combout => \u_vga|Mux1~57_combout\);

-- Location: LCCOMB_X23_Y19_N12
\u_vga|Mux1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~54_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(2) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102)))) # (!\u_vga|h_cnt\(2) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102),
	combout => \u_vga|Mux1~54_combout\);

-- Location: LCCOMB_X23_Y19_N6
\u_vga|Mux1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~55_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~54_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118))) # (!\u_vga|Mux1~54_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118),
	datab => \u_vga|h_cnt\(4),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114),
	datad => \u_vga|Mux1~54_combout\,
	combout => \u_vga|Mux1~55_combout\);

-- Location: LCCOMB_X23_Y19_N4
\u_vga|Mux1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~58_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(0)) # (\u_vga|Mux1~55_combout\)))) # (!\u_vga|h_cnt\(1) & (\u_vga|Mux1~57_combout\ & (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|Mux1~57_combout\,
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|Mux1~55_combout\,
	combout => \u_vga|Mux1~58_combout\);

-- Location: LCCOMB_X29_Y22_N12
\u_vga|Mux1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~59_combout\ = (\u_vga|h_cnt\(2) & ((\u_vga|h_cnt\(4)) # ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103))))) # (!\u_vga|h_cnt\(2) & (!\u_vga|h_cnt\(4) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|h_cnt\(4),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103),
	combout => \u_vga|Mux1~59_combout\);

-- Location: LCCOMB_X29_Y22_N30
\u_vga|Mux1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~60_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~59_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119))) # (!\u_vga|Mux1~59_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115)))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115),
	datad => \u_vga|Mux1~59_combout\,
	combout => \u_vga|Mux1~60_combout\);

-- Location: LCCOMB_X29_Y22_N0
\u_vga|Mux1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~52_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(2) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101))) # (!\u_vga|h_cnt\(2) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~52_combout\);

-- Location: LCCOMB_X29_Y22_N10
\u_vga|Mux1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~53_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~52_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117)))) # (!\u_vga|Mux1~52_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113))))) # 
-- (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117),
	datad => \u_vga|Mux1~52_combout\,
	combout => \u_vga|Mux1~53_combout\);

-- Location: LCCOMB_X29_Y22_N8
\u_vga|Mux1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~61_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~58_combout\ & (\u_vga|Mux1~60_combout\)) # (!\u_vga|Mux1~58_combout\ & ((\u_vga|Mux1~53_combout\))))) # (!\u_vga|h_cnt\(0) & (\u_vga|Mux1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Mux1~58_combout\,
	datac => \u_vga|Mux1~60_combout\,
	datad => \u_vga|Mux1~53_combout\,
	combout => \u_vga|Mux1~61_combout\);

-- Location: LCCOMB_X29_Y22_N6
\u_vga|Mux1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~72_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|Mux1~61_combout\) # (\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux1~71_combout\ & ((!\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux1~71_combout\,
	datac => \u_vga|Mux1~61_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~72_combout\);

-- Location: LCCOMB_X23_Y20_N14
\u_vga|Mux1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~83_combout\ = (\u_vga|Mux1~72_combout\ & (((\u_vga|Mux1~82_combout\) # (!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux1~72_combout\ & (\u_vga|Mux1~51_combout\ & ((\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~51_combout\,
	datab => \u_vga|Mux1~82_combout\,
	datac => \u_vga|Mux1~72_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~83_combout\);

-- Location: LCCOMB_X27_Y21_N26
\u_vga|Mux1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~126_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|Mux1~83_combout\) # (\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(6) & (\u_vga|Mux1~125_combout\ & ((!\u_vga|h_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~125_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux1~83_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux1~126_combout\);

-- Location: LCCOMB_X23_Y22_N2
\u_vga|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~38_combout\ = (\u_vga|h_cnt\(5) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183)) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151) & !\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~38_combout\);

-- Location: LCCOMB_X23_Y22_N12
\u_vga|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~39_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~38_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191))) # (!\u_vga|Mux1~38_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159)))))) # 
-- (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159),
	datad => \u_vga|Mux1~38_combout\,
	combout => \u_vga|Mux1~39_combout\);

-- Location: M9K_X22_Y24_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 128,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 128,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y22_N22
\u_vga|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~31_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167))) # (!\u_vga|h_cnt\(5) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135),
	combout => \u_vga|Mux1~31_combout\);

-- Location: LCCOMB_X23_Y22_N16
\u_vga|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~32_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~31_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175)))) # (!\u_vga|Mux1~31_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143))))) # 
-- (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143),
	datac => \u_vga|Mux1~31_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175),
	combout => \u_vga|Mux1~32_combout\);

-- Location: LCCOMB_X23_Y22_N28
\u_vga|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~35_combout\ = (\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142)) # ((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(5) & \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134),
	combout => \u_vga|Mux1~35_combout\);

-- Location: LCCOMB_X23_Y22_N6
\u_vga|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~36_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~35_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174)))) # (!\u_vga|Mux1~35_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux1~35_combout\,
	combout => \u_vga|Mux1~36_combout\);

-- Location: LCCOMB_X23_Y21_N0
\u_vga|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~33_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158),
	combout => \u_vga|Mux1~33_combout\);

-- Location: LCCOMB_X23_Y22_N26
\u_vga|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~34_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~33_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190))) # (!\u_vga|Mux1~33_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182)))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182),
	datad => \u_vga|Mux1~33_combout\,
	combout => \u_vga|Mux1~34_combout\);

-- Location: LCCOMB_X23_Y22_N0
\u_vga|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~37_combout\ = (\u_vga|h_cnt\(0) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(0) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux1~34_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~36_combout\,
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|Mux1~34_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux1~37_combout\);

-- Location: LCCOMB_X23_Y22_N30
\u_vga|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~40_combout\ = (\u_vga|Mux1~37_combout\ & ((\u_vga|Mux1~39_combout\) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~37_combout\ & (((\u_vga|Mux1~32_combout\ & \u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~39_combout\,
	datab => \u_vga|Mux1~32_combout\,
	datac => \u_vga|Mux1~37_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~40_combout\);

-- Location: M9K_X22_Y21_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 130,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 130,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y23_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 129,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 129,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => GND,
	portbwe => \u_vga|wr_en_b_roc~q\,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y23_N0
\u_vga|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~10_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(4) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156))) # (!\u_vga|h_cnt\(4) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140),
	combout => \u_vga|Mux1~10_combout\);

-- Location: LCCOMB_X21_Y23_N10
\u_vga|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~11_combout\ = (\u_vga|Mux1~10_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188)) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux1~10_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172) & 
-- (\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172),
	datab => \u_vga|Mux1~10_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188),
	combout => \u_vga|Mux1~11_combout\);

-- Location: LCCOMB_X21_Y23_N28
\u_vga|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~12_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(5)) # (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149))))) # (!\u_vga|h_cnt\(4) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133) & (!\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149),
	combout => \u_vga|Mux1~12_combout\);

-- Location: LCCOMB_X21_Y23_N14
\u_vga|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~13_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~12_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181)))) # (!\u_vga|Mux1~12_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181),
	datad => \u_vga|Mux1~12_combout\,
	combout => \u_vga|Mux1~13_combout\);

-- Location: LCCOMB_X21_Y23_N24
\u_vga|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~14_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(4) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148)))) # (!\u_vga|h_cnt\(4) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148),
	combout => \u_vga|Mux1~14_combout\);

-- Location: LCCOMB_X21_Y23_N2
\u_vga|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~15_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~14_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180))) # (!\u_vga|Mux1~14_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164)))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164),
	datad => \u_vga|Mux1~14_combout\,
	combout => \u_vga|Mux1~15_combout\);

-- Location: LCCOMB_X21_Y23_N20
\u_vga|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~16_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~13_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(0) & (((!\u_vga|h_cnt\(3) & \u_vga|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Mux1~13_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~15_combout\,
	combout => \u_vga|Mux1~16_combout\);

-- Location: LCCOMB_X21_Y23_N30
\u_vga|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~17_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(4) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157)))) # (!\u_vga|h_cnt\(4) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157),
	combout => \u_vga|Mux1~17_combout\);

-- Location: LCCOMB_X21_Y23_N16
\u_vga|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~18_combout\ = (\u_vga|Mux1~17_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189))) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Mux1~17_combout\ & (\u_vga|h_cnt\(5) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~17_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189),
	combout => \u_vga|Mux1~18_combout\);

-- Location: LCCOMB_X21_Y23_N18
\u_vga|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~19_combout\ = (\u_vga|Mux1~16_combout\ & (((\u_vga|Mux1~18_combout\) # (!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux1~16_combout\ & (\u_vga|Mux1~11_combout\ & (\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~11_combout\,
	datab => \u_vga|Mux1~16_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~18_combout\,
	combout => \u_vga|Mux1~19_combout\);

-- Location: LCCOMB_X23_Y21_N18
\u_vga|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~27_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153))) # (!\u_vga|h_cnt\(3) & 
-- ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145),
	combout => \u_vga|Mux1~27_combout\);

-- Location: LCCOMB_X23_Y21_N28
\u_vga|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~28_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~27_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185)))) # (!\u_vga|Mux1~27_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux1~27_combout\,
	combout => \u_vga|Mux1~28_combout\);

-- Location: LCCOMB_X23_Y21_N12
\u_vga|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~20_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137),
	combout => \u_vga|Mux1~20_combout\);

-- Location: LCCOMB_X23_Y21_N30
\u_vga|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~21_combout\ = (\u_vga|Mux1~20_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169)) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux1~20_combout\ & (((\u_vga|h_cnt\(5) & 
-- \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~20_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161),
	combout => \u_vga|Mux1~21_combout\);

-- Location: LCCOMB_X23_Y21_N4
\u_vga|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~24_combout\ = (\u_vga|h_cnt\(5) & (\u_vga|h_cnt\(3))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136),
	combout => \u_vga|Mux1~24_combout\);

-- Location: LCCOMB_X23_Y21_N22
\u_vga|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~25_combout\ = (\u_vga|Mux1~24_combout\ & (((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168)) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux1~24_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160) & 
-- (\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160),
	datab => \u_vga|Mux1~24_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168),
	combout => \u_vga|Mux1~25_combout\);

-- Location: LCCOMB_X23_Y21_N24
\u_vga|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~22_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152),
	combout => \u_vga|Mux1~22_combout\);

-- Location: LCCOMB_X23_Y21_N10
\u_vga|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~23_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~22_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184)))) # (!\u_vga|Mux1~22_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176))))) # 
-- (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184),
	datad => \u_vga|Mux1~22_combout\,
	combout => \u_vga|Mux1~23_combout\);

-- Location: LCCOMB_X23_Y21_N16
\u_vga|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~26_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(0)) # (\u_vga|Mux1~23_combout\)))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~25_combout\ & (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~25_combout\,
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|Mux1~23_combout\,
	combout => \u_vga|Mux1~26_combout\);

-- Location: LCCOMB_X23_Y21_N6
\u_vga|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~29_combout\ = (\u_vga|h_cnt\(0) & ((\u_vga|Mux1~26_combout\ & (\u_vga|Mux1~28_combout\)) # (!\u_vga|Mux1~26_combout\ & ((\u_vga|Mux1~21_combout\))))) # (!\u_vga|h_cnt\(0) & (((\u_vga|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Mux1~28_combout\,
	datac => \u_vga|Mux1~21_combout\,
	datad => \u_vga|Mux1~26_combout\,
	combout => \u_vga|Mux1~29_combout\);

-- Location: LCCOMB_X27_Y21_N22
\u_vga|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~30_combout\ = (\u_vga|h_cnt\(1) & (((\u_vga|h_cnt\(2))))) # (!\u_vga|h_cnt\(1) & ((\u_vga|h_cnt\(2) & (\u_vga|Mux1~19_combout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|Mux1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~19_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux1~29_combout\,
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Mux1~30_combout\);

-- Location: LCCOMB_X23_Y22_N24
\u_vga|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~7_combout\ = (\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155)) # ((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(5) & \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155),
	datac => \u_vga|h_cnt\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147),
	combout => \u_vga|Mux1~7_combout\);

-- Location: LCCOMB_X23_Y22_N10
\u_vga|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~8_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~7_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187))) # (!\u_vga|Mux1~7_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179)))))) # (!\u_vga|h_cnt\(5) 
-- & (((\u_vga|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179),
	datad => \u_vga|Mux1~7_combout\,
	combout => \u_vga|Mux1~8_combout\);

-- Location: LCCOMB_X23_Y22_N18
\u_vga|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~4_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~4_combout\);

-- Location: LCCOMB_X23_Y22_N20
\u_vga|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~5_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~4_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170))) # (!\u_vga|Mux1~4_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162)))))) # (!\u_vga|h_cnt\(5) 
-- & (((\u_vga|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux1~4_combout\,
	combout => \u_vga|Mux1~5_combout\);

-- Location: LCCOMB_X23_Y21_N8
\u_vga|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~2_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154),
	combout => \u_vga|Mux1~2_combout\);

-- Location: LCCOMB_X23_Y21_N2
\u_vga|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~3_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~2_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186)))) # (!\u_vga|Mux1~2_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178))))) # (!\u_vga|h_cnt\(5) 
-- & (((\u_vga|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178),
	datac => \u_vga|Mux1~2_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186),
	combout => \u_vga|Mux1~3_combout\);

-- Location: LCCOMB_X23_Y22_N14
\u_vga|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~6_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|Mux1~3_combout\) # (\u_vga|h_cnt\(0))))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~5_combout\ & ((!\u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~5_combout\,
	datac => \u_vga|Mux1~3_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~6_combout\);

-- Location: LCCOMB_X27_Y21_N28
\u_vga|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~0_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139)))) # (!\u_vga|h_cnt\(3) & 
-- (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139),
	combout => \u_vga|Mux1~0_combout\);

-- Location: LCCOMB_X23_Y22_N8
\u_vga|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~1_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171))) # (!\u_vga|Mux1~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163)))))) # (!\u_vga|h_cnt\(5) 
-- & (((\u_vga|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171),
	datab => \u_vga|h_cnt\(5),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163),
	datad => \u_vga|Mux1~0_combout\,
	combout => \u_vga|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y22_N4
\u_vga|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~9_combout\ = (\u_vga|Mux1~6_combout\ & ((\u_vga|Mux1~8_combout\) # ((!\u_vga|h_cnt\(0))))) # (!\u_vga|Mux1~6_combout\ & (((\u_vga|Mux1~1_combout\ & \u_vga|h_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~8_combout\,
	datab => \u_vga|Mux1~6_combout\,
	datac => \u_vga|Mux1~1_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|Mux1~9_combout\);

-- Location: LCCOMB_X27_Y21_N24
\u_vga|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~41_combout\ = (\u_vga|h_cnt\(1) & ((\u_vga|Mux1~30_combout\ & (\u_vga|Mux1~40_combout\)) # (!\u_vga|Mux1~30_combout\ & ((\u_vga|Mux1~9_combout\))))) # (!\u_vga|h_cnt\(1) & (((\u_vga|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~40_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux1~30_combout\,
	datad => \u_vga|Mux1~9_combout\,
	combout => \u_vga|Mux1~41_combout\);

-- Location: LCCOMB_X27_Y21_N20
\u_vga|Mux1~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~169_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux1~126_combout\ & (\u_vga|Mux1~168_combout\)) # (!\u_vga|Mux1~126_combout\ & ((\u_vga|Mux1~41_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~168_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~126_combout\,
	datad => \u_vga|Mux1~41_combout\,
	combout => \u_vga|Mux1~169_combout\);

-- Location: LCCOMB_X30_Y19_N2
\u_vga|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~0_combout\ = (\u_vga|v_cnt\(6) & ((\u_vga|v_cnt\(5)) # ((\u_vga|v_cnt\(3) & \u_vga|v_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(4),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|LessThan3~0_combout\);

-- Location: LCCOMB_X31_Y19_N10
\u_vga|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~1_combout\ = (\u_vga|v_cnt\(8)) # (\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|LessThan3~1_combout\);

-- Location: LCCOMB_X31_Y19_N0
\u_vga|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~2_combout\ = (!\u_vga|v_cnt\(10) & (((!\u_vga|LessThan3~0_combout\ & !\u_vga|LessThan3~1_combout\)) # (!\u_vga|v_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan3~0_combout\,
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|LessThan3~1_combout\,
	combout => \u_vga|LessThan3~2_combout\);

-- Location: FF_X29_Y20_N21
\u_vga|current_submarine_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line~8_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(0));

-- Location: LCCOMB_X29_Y18_N16
\u_vga|Equal13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~2_combout\ = (!\u_vga|v_cnt\(3) & \u_vga|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|Equal13~2_combout\);

-- Location: LCCOMB_X29_Y18_N26
\u_vga|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~1_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|v_cnt\(7) & (\u_vga|v_cnt\(1) & \u_vga|v_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|Equal13~1_combout\);

-- Location: LCCOMB_X29_Y20_N24
\u_vga|Equal13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~3_combout\ = (\u_vga|Equal13~2_combout\ & (!\u_vga|v_cnt\(4) & (\u_vga|Equal13~0_combout\ & \u_vga|Equal13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~2_combout\,
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|Equal13~0_combout\,
	datad => \u_vga|Equal13~1_combout\,
	combout => \u_vga|Equal13~3_combout\);

-- Location: LCCOMB_X29_Y20_N20
\u_vga|current_submarine_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~8_combout\ = (\u_vga|current_submarine_line\(0)) # ((\u_vga|Equal14~3_combout\ & \u_vga|Equal13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~3_combout\,
	datac => \u_vga|current_submarine_line\(0),
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~8_combout\);

-- Location: LCCOMB_X30_Y20_N8
\u_vga|Add21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~0_combout\ = (\u_vga|v_cnt\(0) & ((GND) # (!\u_vga|current_submarine_line~8_combout\))) # (!\u_vga|v_cnt\(0) & (\u_vga|current_submarine_line~8_combout\ $ (GND)))
-- \u_vga|Add21~1\ = CARRY((\u_vga|v_cnt\(0)) # (!\u_vga|current_submarine_line~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(0),
	datab => \u_vga|current_submarine_line~8_combout\,
	datad => VCC,
	combout => \u_vga|Add21~0_combout\,
	cout => \u_vga|Add21~1\);

-- Location: LCCOMB_X30_Y20_N10
\u_vga|Add21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~2_combout\ = (\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\ & (!\u_vga|Add21~1\)) # (!\u_vga|current_submarine_line~8_combout\ & (\u_vga|Add21~1\ & VCC)))) # (!\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\ & 
-- ((\u_vga|Add21~1\) # (GND))) # (!\u_vga|current_submarine_line~8_combout\ & (!\u_vga|Add21~1\))))
-- \u_vga|Add21~3\ = CARRY((\u_vga|v_cnt\(1) & (\u_vga|current_submarine_line~8_combout\ & !\u_vga|Add21~1\)) # (!\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\) # (!\u_vga|Add21~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|current_submarine_line~8_combout\,
	datad => VCC,
	cin => \u_vga|Add21~1\,
	combout => \u_vga|Add21~2_combout\,
	cout => \u_vga|Add21~3\);

-- Location: LCCOMB_X30_Y20_N12
\u_vga|Add21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~4_combout\ = ((\u_vga|v_cnt\(2) $ (\u_vga|current_submarine_line~8_combout\ $ (\u_vga|Add21~3\)))) # (GND)
-- \u_vga|Add21~5\ = CARRY((\u_vga|v_cnt\(2) & ((!\u_vga|Add21~3\) # (!\u_vga|current_submarine_line~8_combout\))) # (!\u_vga|v_cnt\(2) & (!\u_vga|current_submarine_line~8_combout\ & !\u_vga|Add21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|current_submarine_line~8_combout\,
	datad => VCC,
	cin => \u_vga|Add21~3\,
	combout => \u_vga|Add21~4_combout\,
	cout => \u_vga|Add21~5\);

-- Location: LCCOMB_X30_Y20_N14
\u_vga|Add21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~6_combout\ = (\u_vga|v_cnt\(3) & (\u_vga|Add21~5\ & VCC)) # (!\u_vga|v_cnt\(3) & (!\u_vga|Add21~5\))
-- \u_vga|Add21~7\ = CARRY((!\u_vga|v_cnt\(3) & !\u_vga|Add21~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add21~5\,
	combout => \u_vga|Add21~6_combout\,
	cout => \u_vga|Add21~7\);

-- Location: LCCOMB_X29_Y20_N30
\u_vga|vga_gen~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~32_combout\ = (!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|vga_gen~32_combout\);

-- Location: LCCOMB_X34_Y20_N0
\u_vga|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~0_combout\ = (!\u_vga|Add21~0_combout\ & (!\u_vga|Add21~4_combout\ & !\u_vga|Add21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~0_combout\,
	datac => \u_vga|Add21~4_combout\,
	datad => \u_vga|Add21~2_combout\,
	combout => \u_vga|LessThan15~0_combout\);

-- Location: LCCOMB_X32_Y19_N2
\u_vga|current_submarine_line[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[4]~13_combout\ = (\u_vga|Add21~6_combout\) # ((!\u_vga|LessThan15~0_combout\) # (!\u_vga|Equal14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add21~6_combout\,
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|LessThan15~0_combout\,
	combout => \u_vga|current_submarine_line[4]~13_combout\);

-- Location: LCCOMB_X29_Y20_N6
\u_vga|current_submarine_line[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[4]~15_combout\ = (\u_vga|current_submarine_line[4]~14_combout\ & (\u_vga|current_submarine_line~7_combout\ & VCC)) # (!\u_vga|current_submarine_line[4]~14_combout\ & (\u_vga|current_submarine_line~7_combout\ $ (VCC)))
-- \u_vga|current_submarine_line[4]~16\ = CARRY((!\u_vga|current_submarine_line[4]~14_combout\ & \u_vga|current_submarine_line~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line[4]~14_combout\,
	datab => \u_vga|current_submarine_line~7_combout\,
	datad => VCC,
	combout => \u_vga|current_submarine_line[4]~15_combout\,
	cout => \u_vga|current_submarine_line[4]~16\);

-- Location: FF_X29_Y20_N7
\u_vga|current_submarine_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[4]~15_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(4));

-- Location: LCCOMB_X29_Y20_N2
\u_vga|current_submarine_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~7_combout\ = (\u_vga|current_submarine_line\(4) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(4),
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~7_combout\);

-- Location: LCCOMB_X30_Y20_N16
\u_vga|Add21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~8_combout\ = ((\u_vga|current_submarine_line~7_combout\ $ (\u_vga|v_cnt\(4) $ (\u_vga|Add21~7\)))) # (GND)
-- \u_vga|Add21~9\ = CARRY((\u_vga|current_submarine_line~7_combout\ & (\u_vga|v_cnt\(4) & !\u_vga|Add21~7\)) # (!\u_vga|current_submarine_line~7_combout\ & ((\u_vga|v_cnt\(4)) # (!\u_vga|Add21~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~7_combout\,
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add21~7\,
	combout => \u_vga|Add21~8_combout\,
	cout => \u_vga|Add21~9\);

-- Location: LCCOMB_X32_Y19_N28
\u_vga|current_submarine_line[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[4]~14_combout\ = (\u_vga|vga_gen~21_combout\) # ((\u_vga|current_submarine_line[4]~13_combout\) # ((!\u_vga|vga_gen~3_combout\) # (!\u_vga|Add21~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~21_combout\,
	datab => \u_vga|current_submarine_line[4]~13_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|vga_gen~3_combout\,
	combout => \u_vga|current_submarine_line[4]~14_combout\);

-- Location: LCCOMB_X29_Y20_N8
\u_vga|current_submarine_line[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[5]~17_combout\ = (\u_vga|current_submarine_line[4]~16\ & (((!\u_vga|current_submarine_line\(5))) # (!\u_vga|vga_gen~32_combout\))) # (!\u_vga|current_submarine_line[4]~16\ & (((\u_vga|vga_gen~32_combout\ & 
-- \u_vga|current_submarine_line\(5))) # (GND)))
-- \u_vga|current_submarine_line[5]~18\ = CARRY(((!\u_vga|current_submarine_line[4]~16\) # (!\u_vga|current_submarine_line\(5))) # (!\u_vga|vga_gen~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|current_submarine_line\(5),
	datad => VCC,
	cin => \u_vga|current_submarine_line[4]~16\,
	combout => \u_vga|current_submarine_line[5]~17_combout\,
	cout => \u_vga|current_submarine_line[5]~18\);

-- Location: FF_X29_Y20_N9
\u_vga|current_submarine_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[5]~17_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(5));

-- Location: LCCOMB_X29_Y20_N10
\u_vga|current_submarine_line[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[6]~19_combout\ = (\u_vga|current_submarine_line[5]~18\ & (((\u_vga|current_submarine_line\(6)) # (!\u_vga|vga_gen~32_combout\)))) # (!\u_vga|current_submarine_line[5]~18\ & ((((\u_vga|current_submarine_line\(6)) # 
-- (!\u_vga|vga_gen~32_combout\)))))
-- \u_vga|current_submarine_line[6]~20\ = CARRY((!\u_vga|current_submarine_line[5]~18\ & ((\u_vga|current_submarine_line\(6)) # (!\u_vga|vga_gen~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|current_submarine_line\(6),
	datad => VCC,
	cin => \u_vga|current_submarine_line[5]~18\,
	combout => \u_vga|current_submarine_line[6]~19_combout\,
	cout => \u_vga|current_submarine_line[6]~20\);

-- Location: FF_X29_Y20_N11
\u_vga|current_submarine_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[6]~19_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(6));

-- Location: LCCOMB_X29_Y20_N22
\u_vga|current_submarine_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~9_combout\ = (\u_vga|current_submarine_line\(6)) # ((\u_vga|Equal14~3_combout\ & \u_vga|Equal13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(6),
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~9_combout\);

-- Location: LCCOMB_X29_Y20_N28
\u_vga|current_submarine_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~6_combout\ = (\u_vga|current_submarine_line\(5) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~3_combout\,
	datac => \u_vga|current_submarine_line\(5),
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~6_combout\);

-- Location: LCCOMB_X30_Y20_N18
\u_vga|Add21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~10_combout\ = (\u_vga|current_submarine_line~6_combout\ & ((\u_vga|v_cnt\(5) & (!\u_vga|Add21~9\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add21~9\) # (GND))))) # (!\u_vga|current_submarine_line~6_combout\ & ((\u_vga|v_cnt\(5) & (\u_vga|Add21~9\ & 
-- VCC)) # (!\u_vga|v_cnt\(5) & (!\u_vga|Add21~9\))))
-- \u_vga|Add21~11\ = CARRY((\u_vga|current_submarine_line~6_combout\ & ((!\u_vga|Add21~9\) # (!\u_vga|v_cnt\(5)))) # (!\u_vga|current_submarine_line~6_combout\ & (!\u_vga|v_cnt\(5) & !\u_vga|Add21~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~6_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add21~9\,
	combout => \u_vga|Add21~10_combout\,
	cout => \u_vga|Add21~11\);

-- Location: LCCOMB_X30_Y20_N20
\u_vga|Add21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~12_combout\ = ((\u_vga|v_cnt\(6) $ (\u_vga|current_submarine_line~9_combout\ $ (\u_vga|Add21~11\)))) # (GND)
-- \u_vga|Add21~13\ = CARRY((\u_vga|v_cnt\(6) & ((!\u_vga|Add21~11\) # (!\u_vga|current_submarine_line~9_combout\))) # (!\u_vga|v_cnt\(6) & (!\u_vga|current_submarine_line~9_combout\ & !\u_vga|Add21~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|current_submarine_line~9_combout\,
	datad => VCC,
	cin => \u_vga|Add21~11\,
	combout => \u_vga|Add21~12_combout\,
	cout => \u_vga|Add21~13\);

-- Location: LCCOMB_X29_Y20_N12
\u_vga|current_submarine_line[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[7]~21_combout\ = (\u_vga|vga_gen~32_combout\ & ((\u_vga|current_submarine_line\(7) & (!\u_vga|current_submarine_line[6]~20\)) # (!\u_vga|current_submarine_line\(7) & ((\u_vga|current_submarine_line[6]~20\) # (GND))))) # 
-- (!\u_vga|vga_gen~32_combout\ & (((!\u_vga|current_submarine_line[6]~20\))))
-- \u_vga|current_submarine_line[7]~22\ = CARRY(((\u_vga|vga_gen~32_combout\ & !\u_vga|current_submarine_line\(7))) # (!\u_vga|current_submarine_line[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|current_submarine_line\(7),
	datad => VCC,
	cin => \u_vga|current_submarine_line[6]~20\,
	combout => \u_vga|current_submarine_line[7]~21_combout\,
	cout => \u_vga|current_submarine_line[7]~22\);

-- Location: FF_X29_Y20_N13
\u_vga|current_submarine_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[7]~21_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(7));

-- Location: LCCOMB_X29_Y20_N0
\u_vga|current_submarine_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~10_combout\ = (\u_vga|current_submarine_line\(7)) # ((\u_vga|Equal14~3_combout\ & \u_vga|Equal13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(7),
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~10_combout\);

-- Location: LCCOMB_X30_Y20_N22
\u_vga|Add21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~14_combout\ = (\u_vga|current_submarine_line~10_combout\ & ((\u_vga|v_cnt\(7) & (!\u_vga|Add21~13\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|Add21~13\) # (GND))))) # (!\u_vga|current_submarine_line~10_combout\ & ((\u_vga|v_cnt\(7) & (\u_vga|Add21~13\ 
-- & VCC)) # (!\u_vga|v_cnt\(7) & (!\u_vga|Add21~13\))))
-- \u_vga|Add21~15\ = CARRY((\u_vga|current_submarine_line~10_combout\ & ((!\u_vga|Add21~13\) # (!\u_vga|v_cnt\(7)))) # (!\u_vga|current_submarine_line~10_combout\ & (!\u_vga|v_cnt\(7) & !\u_vga|Add21~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~10_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add21~13\,
	combout => \u_vga|Add21~14_combout\,
	cout => \u_vga|Add21~15\);

-- Location: LCCOMB_X29_Y20_N14
\u_vga|current_submarine_line[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[8]~23_combout\ = (\u_vga|current_submarine_line[7]~22\ & (\u_vga|vga_gen~32_combout\ & (\u_vga|current_submarine_line\(8) & VCC))) # (!\u_vga|current_submarine_line[7]~22\ & ((((\u_vga|vga_gen~32_combout\ & 
-- \u_vga|current_submarine_line\(8))))))
-- \u_vga|current_submarine_line[8]~24\ = CARRY((\u_vga|vga_gen~32_combout\ & (\u_vga|current_submarine_line\(8) & !\u_vga|current_submarine_line[7]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|current_submarine_line\(8),
	datad => VCC,
	cin => \u_vga|current_submarine_line[7]~22\,
	combout => \u_vga|current_submarine_line[8]~23_combout\,
	cout => \u_vga|current_submarine_line[8]~24\);

-- Location: FF_X29_Y20_N15
\u_vga|current_submarine_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[8]~23_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(8));

-- Location: LCCOMB_X29_Y20_N18
\u_vga|current_submarine_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~11_combout\ = (\u_vga|current_submarine_line\(8) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~3_combout\,
	datac => \u_vga|current_submarine_line\(8),
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~11_combout\);

-- Location: LCCOMB_X30_Y20_N24
\u_vga|Add21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~16_combout\ = ((\u_vga|v_cnt\(8) $ (\u_vga|current_submarine_line~11_combout\ $ (\u_vga|Add21~15\)))) # (GND)
-- \u_vga|Add21~17\ = CARRY((\u_vga|v_cnt\(8) & ((!\u_vga|Add21~15\) # (!\u_vga|current_submarine_line~11_combout\))) # (!\u_vga|v_cnt\(8) & (!\u_vga|current_submarine_line~11_combout\ & !\u_vga|Add21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|current_submarine_line~11_combout\,
	datad => VCC,
	cin => \u_vga|Add21~15\,
	combout => \u_vga|Add21~16_combout\,
	cout => \u_vga|Add21~17\);

-- Location: LCCOMB_X30_Y20_N0
\u_vga|vga_gen~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~2_combout\ = (!\u_vga|Add21~12_combout\ & (!\u_vga|Add21~10_combout\ & (!\u_vga|Add21~14_combout\ & !\u_vga|Add21~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~12_combout\,
	datab => \u_vga|Add21~10_combout\,
	datac => \u_vga|Add21~14_combout\,
	datad => \u_vga|Add21~16_combout\,
	combout => \u_vga|vga_gen~2_combout\);

-- Location: LCCOMB_X29_Y20_N16
\u_vga|current_submarine_line[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[9]~25_combout\ = \u_vga|current_submarine_line[8]~24\ $ (((\u_vga|vga_gen~32_combout\ & \u_vga|current_submarine_line\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|current_submarine_line\(9),
	cin => \u_vga|current_submarine_line[8]~24\,
	combout => \u_vga|current_submarine_line[9]~25_combout\);

-- Location: FF_X29_Y20_N17
\u_vga|current_submarine_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[9]~25_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(9));

-- Location: LCCOMB_X29_Y20_N4
\u_vga|current_submarine_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~12_combout\ = (\u_vga|current_submarine_line\(9) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine_line\(9),
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~12_combout\);

-- Location: LCCOMB_X30_Y20_N26
\u_vga|Add21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~18_combout\ = (\u_vga|current_submarine_line~12_combout\ & ((\u_vga|v_cnt\(9) & (!\u_vga|Add21~17\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|Add21~17\) # (GND))))) # (!\u_vga|current_submarine_line~12_combout\ & ((\u_vga|v_cnt\(9) & (\u_vga|Add21~17\ 
-- & VCC)) # (!\u_vga|v_cnt\(9) & (!\u_vga|Add21~17\))))
-- \u_vga|Add21~19\ = CARRY((\u_vga|current_submarine_line~12_combout\ & ((!\u_vga|Add21~17\) # (!\u_vga|v_cnt\(9)))) # (!\u_vga|current_submarine_line~12_combout\ & (!\u_vga|v_cnt\(9) & !\u_vga|Add21~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~12_combout\,
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add21~17\,
	combout => \u_vga|Add21~18_combout\,
	cout => \u_vga|Add21~19\);

-- Location: LCCOMB_X30_Y20_N28
\u_vga|Add21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~20_combout\ = \u_vga|Add21~19\ $ (\u_vga|v_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|v_cnt\(10),
	cin => \u_vga|Add21~19\,
	combout => \u_vga|Add21~20_combout\);

-- Location: LCCOMB_X32_Y19_N24
\u_vga|vga_gen~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~3_combout\ = (\u_vga|vga_gen~2_combout\ & (!\u_vga|Add21~18_combout\ & !\u_vga|Add21~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~2_combout\,
	datac => \u_vga|Add21~18_combout\,
	datad => \u_vga|Add21~20_combout\,
	combout => \u_vga|vga_gen~3_combout\);

-- Location: LCCOMB_X32_Y19_N20
\u_vga|red_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~7_combout\ = ((\u_vga|Add21~8_combout\ & ((\u_vga|Add21~6_combout\) # (!\u_vga|LessThan15~0_combout\)))) # (!\u_vga|vga_gen~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~6_combout\,
	datab => \u_vga|vga_gen~3_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|LessThan15~0_combout\,
	combout => \u_vga|red_signal~7_combout\);

-- Location: LCCOMB_X34_Y19_N12
\u_vga|red_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~8_combout\ = (\u_vga|vga_gen~24_combout\ & (((\u_vga|Mux1~169_combout\)))) # (!\u_vga|vga_gen~24_combout\ & ((\u_vga|vga_gen~21_combout\) # ((\u_vga|red_signal~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~24_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|Mux1~169_combout\,
	datad => \u_vga|red_signal~7_combout\,
	combout => \u_vga|red_signal~8_combout\);

-- Location: LCCOMB_X31_Y19_N24
\u_vga|vga_gen~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~18_combout\ = ((!\u_vga|v_cnt\(6) & !\u_vga|v_cnt\(5))) # (!\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~18_combout\);

-- Location: LCCOMB_X31_Y19_N28
\u_vga|vga_gen~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~19_combout\ = ((!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(9) & \u_vga|vga_gen~18_combout\))) # (!\u_vga|LessThan3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|LessThan3~2_combout\,
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|vga_gen~18_combout\,
	combout => \u_vga|vga_gen~19_combout\);

-- Location: LCCOMB_X34_Y19_N0
\u_vga|red_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~3_combout\ = (\u_vga|LessThan11~0_combout\ & ((\u_vga|Equal13~3_combout\) # (!\u_vga|vga_gen~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~19_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|red_signal~3_combout\);

-- Location: LCCOMB_X30_Y19_N10
\u_vga|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~0_combout\ = (\u_vga|v_cnt\(5) & ((\u_vga|v_cnt\(3)) # ((\u_vga|v_cnt\(4)) # (!\u_vga|vga_gen~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(4),
	datad => \u_vga|vga_gen~12_combout\,
	combout => \u_vga|LessThan4~0_combout\);

-- Location: LCCOMB_X30_Y19_N28
\u_vga|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~1_combout\ = ((\u_vga|v_cnt\(7) & ((\u_vga|v_cnt\(6)) # (\u_vga|LessThan4~0_combout\)))) # (!\u_vga|vga_gen~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|LessThan4~0_combout\,
	combout => \u_vga|LessThan4~1_combout\);

-- Location: LCCOMB_X30_Y19_N30
\u_vga|vga_gen~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~15_combout\ = ((!\u_vga|v_cnt\(3) & ((!\u_vga|v_cnt\(1)) # (!\u_vga|v_cnt\(2))))) # (!\u_vga|v_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(3),
	combout => \u_vga|vga_gen~15_combout\);

-- Location: LCCOMB_X28_Y18_N0
\u_vga|update_elements_position~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~4_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(10) & !\u_vga|v_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(8),
	combout => \u_vga|update_elements_position~4_combout\);

-- Location: LCCOMB_X28_Y18_N2
\u_vga|vga_gen~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~29_combout\ = (!\u_vga|v_cnt\(7) & (((!\u_vga|v_cnt\(3)) # (!\u_vga|v_cnt\(5))) # (!\u_vga|v_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(5),
	datad => \u_vga|v_cnt\(3),
	combout => \u_vga|vga_gen~29_combout\);

-- Location: LCCOMB_X28_Y18_N30
\u_vga|vga_gen~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~30_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(7))) # (!\u_vga|v_cnt\(2) & ((\u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~30_combout\);

-- Location: LCCOMB_X28_Y18_N28
\u_vga|vga_gen~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~28_combout\ = (!\u_vga|v_cnt\(6) & (((\u_vga|v_cnt\(1) & \u_vga|v_cnt\(0))) # (!\u_vga|vga_gen~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~20_combout\,
	datab => \u_vga|v_cnt\(1),
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|vga_gen~28_combout\);

-- Location: LCCOMB_X28_Y18_N4
\u_vga|vga_gen~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~31_combout\ = ((\u_vga|vga_gen~29_combout\) # ((\u_vga|vga_gen~30_combout\) # (\u_vga|vga_gen~28_combout\))) # (!\u_vga|update_elements_position~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~4_combout\,
	datab => \u_vga|vga_gen~29_combout\,
	datac => \u_vga|vga_gen~30_combout\,
	datad => \u_vga|vga_gen~28_combout\,
	combout => \u_vga|vga_gen~31_combout\);

-- Location: FF_X28_Y18_N5
\u_vga|v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \u_vga|vga_gen~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_sync~q\);

-- Location: CLKCTRL_G17
\u_vga|v_sync~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_vga|v_sync~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_vga|v_sync~clkctrl_outclk\);

-- Location: FF_X27_Y22_N31
\u_vga|old_magn_g_y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(8));

-- Location: LCCOMB_X28_Y22_N26
\u_vga|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~16_combout\ = (\u_vga|old_magn_g_y\(8) & (\u_vga|Add14~15\ $ (GND))) # (!\u_vga|old_magn_g_y\(8) & (!\u_vga|Add14~15\ & VCC))
-- \u_vga|Add14~17\ = CARRY((\u_vga|old_magn_g_y\(8) & !\u_vga|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_magn_g_y\(8),
	datad => VCC,
	cin => \u_vga|Add14~15\,
	combout => \u_vga|Add14~16_combout\,
	cout => \u_vga|Add14~17\);

-- Location: LCCOMB_X25_Y24_N4
\u_spi_ee_config|oDATA_YH_xhdl2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ = (\u_spi_ee_config|low_byte_dataY[7]~0_combout\ & (\u_spi_ee_config|direction~q\ & \u_spi_ee_config|high_byte_d~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|high_byte_d~q\,
	combout => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\);

-- Location: FF_X25_Y22_N7
\u_spi_ee_config|oDATA_YH_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(1));

-- Location: FF_X25_Y22_N23
\u_spi_ee_config|oDATA_YH_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(0));

-- Location: FF_X23_Y24_N17
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7));

-- Location: LCCOMB_X25_Y24_N18
\u_spi_ee_config|low_byte_dataY[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~1_combout\ = (\u_spi_ee_config|low_byte_dataY[7]~0_combout\ & (!\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|direction~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	datac => \u_spi_ee_config|high_byte_d~q\,
	datad => \u_spi_ee_config|direction~q\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~1_combout\);

-- Location: FF_X25_Y22_N27
\u_spi_ee_config|low_byte_dataY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(7));

-- Location: FF_X25_Y22_N21
\u_spi_ee_config|oDATA_YL_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(7),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(7));

-- Location: LCCOMB_X25_Y22_N30
\u_spi_ee_config|low_byte_dataY[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	combout => \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\);

-- Location: FF_X25_Y22_N31
\u_spi_ee_config|low_byte_dataY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(6));

-- Location: FF_X25_Y22_N19
\u_spi_ee_config|oDATA_YL_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(6),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(6));

-- Location: FF_X23_Y24_N3
\u_spi_ee_config|low_byte_dataY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(5));

-- Location: FF_X25_Y22_N17
\u_spi_ee_config|oDATA_YL_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(5),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(5));

-- Location: LCCOMB_X25_Y22_N4
\u_spi_ee_config|low_byte_dataY[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	combout => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\);

-- Location: FF_X25_Y22_N5
\u_spi_ee_config|low_byte_dataY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(4));

-- Location: FF_X25_Y22_N15
\u_spi_ee_config|oDATA_YL_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(4),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(4));

-- Location: LCCOMB_X23_Y24_N24
\u_spi_ee_config|low_byte_dataY[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\);

-- Location: FF_X23_Y24_N25
\u_spi_ee_config|low_byte_dataY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(3));

-- Location: FF_X25_Y22_N13
\u_spi_ee_config|oDATA_YL_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(3),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(3));

-- Location: LCCOMB_X25_Y22_N28
\u_spi_ee_config|low_byte_dataY[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	combout => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\);

-- Location: FF_X25_Y22_N29
\u_spi_ee_config|low_byte_dataY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(2));

-- Location: FF_X25_Y22_N11
\u_spi_ee_config|oDATA_YL_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(2),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(2));

-- Location: FF_X25_Y22_N25
\u_spi_ee_config|low_byte_dataY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(1));

-- Location: FF_X25_Y22_N9
\u_spi_ee_config|oDATA_YL_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(1));

-- Location: FF_X25_Y22_N3
\u_spi_ee_config|low_byte_dataY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(0));

-- Location: FF_X25_Y22_N1
\u_spi_ee_config|oDATA_YL_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(0));

-- Location: LCCOMB_X25_Y22_N0
\u_vga|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~0_combout\ = \u_spi_ee_config|oDATA_YL_xhdl1\(0) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|oDATA_YL_xhdl1\(0),
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	combout => \u_vga|Add13~0_combout\);

-- Location: LCCOMB_X25_Y22_N6
\u_vga|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~1_combout\ = (\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add13~0_combout\ $ (VCC))) # (!\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add13~0_combout\ & VCC))
-- \u_vga|Add13~2\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) & \u_vga|Add13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_vga|Add13~0_combout\,
	datad => VCC,
	combout => \u_vga|Add13~1_combout\,
	cout => \u_vga|Add13~2\);

-- Location: LCCOMB_X25_Y22_N8
\u_vga|Add13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~3_combout\ = (\u_vga|Add13~2\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(1))))) # (!\u_vga|Add13~2\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(1))) # (GND)))
-- \u_vga|Add13~4\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(1))) # (!\u_vga|Add13~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(1),
	datad => VCC,
	cin => \u_vga|Add13~2\,
	combout => \u_vga|Add13~3_combout\,
	cout => \u_vga|Add13~4\);

-- Location: LCCOMB_X25_Y22_N10
\u_vga|Add13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~5_combout\ = (\u_vga|Add13~4\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2))))) # (!\u_vga|Add13~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2) $ (VCC))))
-- \u_vga|Add13~6\ = CARRY((!\u_vga|Add13~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(2),
	datad => VCC,
	cin => \u_vga|Add13~4\,
	combout => \u_vga|Add13~5_combout\,
	cout => \u_vga|Add13~6\);

-- Location: LCCOMB_X25_Y22_N12
\u_vga|Add13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~7_combout\ = (\u_vga|Add13~6\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(3))))) # (!\u_vga|Add13~6\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(3))) # (GND)))
-- \u_vga|Add13~8\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(3))) # (!\u_vga|Add13~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(3),
	datad => VCC,
	cin => \u_vga|Add13~6\,
	combout => \u_vga|Add13~7_combout\,
	cout => \u_vga|Add13~8\);

-- Location: LCCOMB_X25_Y22_N14
\u_vga|Add13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~9_combout\ = (\u_vga|Add13~8\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4))))) # (!\u_vga|Add13~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4) $ (VCC))))
-- \u_vga|Add13~10\ = CARRY((!\u_vga|Add13~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(4),
	datad => VCC,
	cin => \u_vga|Add13~8\,
	combout => \u_vga|Add13~9_combout\,
	cout => \u_vga|Add13~10\);

-- Location: LCCOMB_X25_Y22_N16
\u_vga|Add13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~11_combout\ = (\u_vga|Add13~10\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(5))))) # (!\u_vga|Add13~10\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(5))) # (GND)))
-- \u_vga|Add13~12\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(5))) # (!\u_vga|Add13~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(5),
	datad => VCC,
	cin => \u_vga|Add13~10\,
	combout => \u_vga|Add13~11_combout\,
	cout => \u_vga|Add13~12\);

-- Location: LCCOMB_X25_Y22_N18
\u_vga|Add13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~13_combout\ = (\u_vga|Add13~12\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(6))))) # (!\u_vga|Add13~12\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (VCC))))
-- \u_vga|Add13~14\ = CARRY((!\u_vga|Add13~12\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(6),
	datad => VCC,
	cin => \u_vga|Add13~12\,
	combout => \u_vga|Add13~13_combout\,
	cout => \u_vga|Add13~14\);

-- Location: LCCOMB_X25_Y22_N20
\u_vga|Add13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~15_combout\ = (\u_vga|Add13~14\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(7))))) # (!\u_vga|Add13~14\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (GND)))
-- \u_vga|Add13~16\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (!\u_vga|Add13~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(7),
	datad => VCC,
	cin => \u_vga|Add13~14\,
	combout => \u_vga|Add13~15_combout\,
	cout => \u_vga|Add13~16\);

-- Location: LCCOMB_X25_Y22_N22
\u_vga|Add13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~17_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_vga|Add13~16\ $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(0),
	cin => \u_vga|Add13~16\,
	combout => \u_vga|Add13~17_combout\);

-- Location: LCCOMB_X28_Y22_N10
\u_vga|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~0_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1) $ (VCC))) # (!\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1) & VCC))
-- \u_vga|Add14~1\ = CARRY((\u_vga|magn_g_y\(0) & \u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datad => VCC,
	combout => \u_vga|Add14~0_combout\,
	cout => \u_vga|Add14~1\);

-- Location: LCCOMB_X27_Y22_N10
\u_vga|Add15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~1_cout\ = CARRY((\u_vga|Add13~1_combout\ & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~1_combout\,
	datab => \u_vga|magn_g_y\(0),
	datad => VCC,
	cout => \u_vga|Add15~1_cout\);

-- Location: LCCOMB_X27_Y22_N12
\u_vga|Add15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~3_cout\ = CARRY((\u_vga|Add13~3_combout\ & (!\u_vga|Add14~0_combout\ & !\u_vga|Add15~1_cout\)) # (!\u_vga|Add13~3_combout\ & ((!\u_vga|Add15~1_cout\) # (!\u_vga|Add14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~3_combout\,
	datab => \u_vga|Add14~0_combout\,
	datad => VCC,
	cin => \u_vga|Add15~1_cout\,
	cout => \u_vga|Add15~3_cout\);

-- Location: LCCOMB_X27_Y22_N14
\u_vga|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~4_combout\ = ((\u_vga|Add13~5_combout\ $ (\u_vga|Add14~2_combout\ $ (!\u_vga|Add15~3_cout\)))) # (GND)
-- \u_vga|Add15~5\ = CARRY((\u_vga|Add13~5_combout\ & ((\u_vga|Add14~2_combout\) # (!\u_vga|Add15~3_cout\))) # (!\u_vga|Add13~5_combout\ & (\u_vga|Add14~2_combout\ & !\u_vga|Add15~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~5_combout\,
	datab => \u_vga|Add14~2_combout\,
	datad => VCC,
	cin => \u_vga|Add15~3_cout\,
	combout => \u_vga|Add15~4_combout\,
	cout => \u_vga|Add15~5\);

-- Location: FF_X27_Y22_N15
\u_vga|magn_g_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(0));

-- Location: LCCOMB_X28_Y22_N12
\u_vga|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~2_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(1) & (\u_vga|Add14~1\ & VCC)) # (!\u_vga|magn_g_y\(1) & (!\u_vga|Add14~1\)))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(1) & (!\u_vga|Add14~1\)) # (!\u_vga|magn_g_y\(1) & 
-- ((\u_vga|Add14~1\) # (GND)))))
-- \u_vga|Add14~3\ = CARRY((\u_vga|magn_g_y\(2) & (!\u_vga|magn_g_y\(1) & !\u_vga|Add14~1\)) # (!\u_vga|magn_g_y\(2) & ((!\u_vga|Add14~1\) # (!\u_vga|magn_g_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|magn_g_y\(1),
	datad => VCC,
	cin => \u_vga|Add14~1\,
	combout => \u_vga|Add14~2_combout\,
	cout => \u_vga|Add14~3\);

-- Location: LCCOMB_X27_Y22_N16
\u_vga|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~6_combout\ = (\u_vga|Add13~7_combout\ & ((\u_vga|Add14~4_combout\ & (\u_vga|Add15~5\ & VCC)) # (!\u_vga|Add14~4_combout\ & (!\u_vga|Add15~5\)))) # (!\u_vga|Add13~7_combout\ & ((\u_vga|Add14~4_combout\ & (!\u_vga|Add15~5\)) # 
-- (!\u_vga|Add14~4_combout\ & ((\u_vga|Add15~5\) # (GND)))))
-- \u_vga|Add15~7\ = CARRY((\u_vga|Add13~7_combout\ & (!\u_vga|Add14~4_combout\ & !\u_vga|Add15~5\)) # (!\u_vga|Add13~7_combout\ & ((!\u_vga|Add15~5\) # (!\u_vga|Add14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~7_combout\,
	datab => \u_vga|Add14~4_combout\,
	datad => VCC,
	cin => \u_vga|Add15~5\,
	combout => \u_vga|Add15~6_combout\,
	cout => \u_vga|Add15~7\);

-- Location: FF_X27_Y22_N17
\u_vga|magn_g_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(1));

-- Location: LCCOMB_X28_Y22_N14
\u_vga|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~4_combout\ = ((\u_vga|magn_g_y\(3) $ (\u_vga|magn_g_y\(2) $ (!\u_vga|Add14~3\)))) # (GND)
-- \u_vga|Add14~5\ = CARRY((\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(2)) # (!\u_vga|Add14~3\))) # (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & !\u_vga|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add14~3\,
	combout => \u_vga|Add14~4_combout\,
	cout => \u_vga|Add14~5\);

-- Location: LCCOMB_X27_Y22_N18
\u_vga|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~8_combout\ = ((\u_vga|Add13~9_combout\ $ (\u_vga|Add14~6_combout\ $ (!\u_vga|Add15~7\)))) # (GND)
-- \u_vga|Add15~9\ = CARRY((\u_vga|Add13~9_combout\ & ((\u_vga|Add14~6_combout\) # (!\u_vga|Add15~7\))) # (!\u_vga|Add13~9_combout\ & (\u_vga|Add14~6_combout\ & !\u_vga|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~9_combout\,
	datab => \u_vga|Add14~6_combout\,
	datad => VCC,
	cin => \u_vga|Add15~7\,
	combout => \u_vga|Add15~8_combout\,
	cout => \u_vga|Add15~9\);

-- Location: FF_X27_Y22_N19
\u_vga|magn_g_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(2));

-- Location: LCCOMB_X28_Y22_N16
\u_vga|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~6_combout\ = (\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(4) & (\u_vga|Add14~5\ & VCC)) # (!\u_vga|magn_g_y\(4) & (!\u_vga|Add14~5\)))) # (!\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(4) & (!\u_vga|Add14~5\)) # (!\u_vga|magn_g_y\(4) & 
-- ((\u_vga|Add14~5\) # (GND)))))
-- \u_vga|Add14~7\ = CARRY((\u_vga|magn_g_y\(3) & (!\u_vga|magn_g_y\(4) & !\u_vga|Add14~5\)) # (!\u_vga|magn_g_y\(3) & ((!\u_vga|Add14~5\) # (!\u_vga|magn_g_y\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(4),
	datad => VCC,
	cin => \u_vga|Add14~5\,
	combout => \u_vga|Add14~6_combout\,
	cout => \u_vga|Add14~7\);

-- Location: LCCOMB_X27_Y22_N20
\u_vga|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~10_combout\ = (\u_vga|Add13~11_combout\ & ((\u_vga|Add14~8_combout\ & (\u_vga|Add15~9\ & VCC)) # (!\u_vga|Add14~8_combout\ & (!\u_vga|Add15~9\)))) # (!\u_vga|Add13~11_combout\ & ((\u_vga|Add14~8_combout\ & (!\u_vga|Add15~9\)) # 
-- (!\u_vga|Add14~8_combout\ & ((\u_vga|Add15~9\) # (GND)))))
-- \u_vga|Add15~11\ = CARRY((\u_vga|Add13~11_combout\ & (!\u_vga|Add14~8_combout\ & !\u_vga|Add15~9\)) # (!\u_vga|Add13~11_combout\ & ((!\u_vga|Add15~9\) # (!\u_vga|Add14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~11_combout\,
	datab => \u_vga|Add14~8_combout\,
	datad => VCC,
	cin => \u_vga|Add15~9\,
	combout => \u_vga|Add15~10_combout\,
	cout => \u_vga|Add15~11\);

-- Location: FF_X27_Y22_N21
\u_vga|magn_g_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(3));

-- Location: LCCOMB_X28_Y22_N18
\u_vga|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~8_combout\ = ((\u_vga|magn_g_y\(4) $ (\u_vga|magn_g_y\(5) $ (!\u_vga|Add14~7\)))) # (GND)
-- \u_vga|Add14~9\ = CARRY((\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(5)) # (!\u_vga|Add14~7\))) # (!\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(5) & !\u_vga|Add14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datad => VCC,
	cin => \u_vga|Add14~7\,
	combout => \u_vga|Add14~8_combout\,
	cout => \u_vga|Add14~9\);

-- Location: LCCOMB_X27_Y22_N22
\u_vga|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~12_combout\ = ((\u_vga|Add14~10_combout\ $ (\u_vga|Add13~13_combout\ $ (!\u_vga|Add15~11\)))) # (GND)
-- \u_vga|Add15~13\ = CARRY((\u_vga|Add14~10_combout\ & ((\u_vga|Add13~13_combout\) # (!\u_vga|Add15~11\))) # (!\u_vga|Add14~10_combout\ & (\u_vga|Add13~13_combout\ & !\u_vga|Add15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add14~10_combout\,
	datab => \u_vga|Add13~13_combout\,
	datad => VCC,
	cin => \u_vga|Add15~11\,
	combout => \u_vga|Add15~12_combout\,
	cout => \u_vga|Add15~13\);

-- Location: FF_X27_Y22_N23
\u_vga|magn_g_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(4));

-- Location: LCCOMB_X28_Y22_N20
\u_vga|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~10_combout\ = (\u_vga|old_magn_g_y\(6) & ((\u_vga|magn_g_y\(5) & (\u_vga|Add14~9\ & VCC)) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add14~9\)))) # (!\u_vga|old_magn_g_y\(6) & ((\u_vga|magn_g_y\(5) & (!\u_vga|Add14~9\)) # (!\u_vga|magn_g_y\(5) & 
-- ((\u_vga|Add14~9\) # (GND)))))
-- \u_vga|Add14~11\ = CARRY((\u_vga|old_magn_g_y\(6) & (!\u_vga|magn_g_y\(5) & !\u_vga|Add14~9\)) # (!\u_vga|old_magn_g_y\(6) & ((!\u_vga|Add14~9\) # (!\u_vga|magn_g_y\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(6),
	datab => \u_vga|magn_g_y\(5),
	datad => VCC,
	cin => \u_vga|Add14~9\,
	combout => \u_vga|Add14~10_combout\,
	cout => \u_vga|Add14~11\);

-- Location: LCCOMB_X27_Y22_N24
\u_vga|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~14_combout\ = (\u_vga|Add13~15_combout\ & ((\u_vga|Add14~12_combout\ & (\u_vga|Add15~13\ & VCC)) # (!\u_vga|Add14~12_combout\ & (!\u_vga|Add15~13\)))) # (!\u_vga|Add13~15_combout\ & ((\u_vga|Add14~12_combout\ & (!\u_vga|Add15~13\)) # 
-- (!\u_vga|Add14~12_combout\ & ((\u_vga|Add15~13\) # (GND)))))
-- \u_vga|Add15~15\ = CARRY((\u_vga|Add13~15_combout\ & (!\u_vga|Add14~12_combout\ & !\u_vga|Add15~13\)) # (!\u_vga|Add13~15_combout\ & ((!\u_vga|Add15~13\) # (!\u_vga|Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~15_combout\,
	datab => \u_vga|Add14~12_combout\,
	datad => VCC,
	cin => \u_vga|Add15~13\,
	combout => \u_vga|Add15~14_combout\,
	cout => \u_vga|Add15~15\);

-- Location: FF_X27_Y22_N25
\u_vga|magn_g_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(5));

-- Location: LCCOMB_X28_Y22_N22
\u_vga|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~12_combout\ = ((\u_vga|old_magn_g_y\(6) $ (\u_vga|old_magn_g_y\(7) $ (!\u_vga|Add14~11\)))) # (GND)
-- \u_vga|Add14~13\ = CARRY((\u_vga|old_magn_g_y\(6) & ((\u_vga|old_magn_g_y\(7)) # (!\u_vga|Add14~11\))) # (!\u_vga|old_magn_g_y\(6) & (\u_vga|old_magn_g_y\(7) & !\u_vga|Add14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(6),
	datab => \u_vga|old_magn_g_y\(7),
	datad => VCC,
	cin => \u_vga|Add14~11\,
	combout => \u_vga|Add14~12_combout\,
	cout => \u_vga|Add14~13\);

-- Location: LCCOMB_X27_Y22_N26
\u_vga|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~16_combout\ = ((\u_vga|Add14~14_combout\ $ (\u_vga|Add13~17_combout\ $ (!\u_vga|Add15~15\)))) # (GND)
-- \u_vga|Add15~17\ = CARRY((\u_vga|Add14~14_combout\ & ((\u_vga|Add13~17_combout\) # (!\u_vga|Add15~15\))) # (!\u_vga|Add14~14_combout\ & (\u_vga|Add13~17_combout\ & !\u_vga|Add15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add14~14_combout\,
	datab => \u_vga|Add13~17_combout\,
	datad => VCC,
	cin => \u_vga|Add15~15\,
	combout => \u_vga|Add15~16_combout\,
	cout => \u_vga|Add15~17\);

-- Location: FF_X27_Y22_N27
\u_vga|old_magn_g_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(6));

-- Location: LCCOMB_X28_Y22_N24
\u_vga|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~14_combout\ = (\u_vga|old_magn_g_y\(8) & ((\u_vga|old_magn_g_y\(7) & (\u_vga|Add14~13\ & VCC)) # (!\u_vga|old_magn_g_y\(7) & (!\u_vga|Add14~13\)))) # (!\u_vga|old_magn_g_y\(8) & ((\u_vga|old_magn_g_y\(7) & (!\u_vga|Add14~13\)) # 
-- (!\u_vga|old_magn_g_y\(7) & ((\u_vga|Add14~13\) # (GND)))))
-- \u_vga|Add14~15\ = CARRY((\u_vga|old_magn_g_y\(8) & (!\u_vga|old_magn_g_y\(7) & !\u_vga|Add14~13\)) # (!\u_vga|old_magn_g_y\(8) & ((!\u_vga|Add14~13\) # (!\u_vga|old_magn_g_y\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(8),
	datab => \u_vga|old_magn_g_y\(7),
	datad => VCC,
	cin => \u_vga|Add14~13\,
	combout => \u_vga|Add14~14_combout\,
	cout => \u_vga|Add14~15\);

-- Location: LCCOMB_X27_Y22_N28
\u_vga|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~18_combout\ = (\u_vga|Add14~16_combout\ & (!\u_vga|Add15~17\)) # (!\u_vga|Add14~16_combout\ & ((\u_vga|Add15~17\) # (GND)))
-- \u_vga|Add15~19\ = CARRY((!\u_vga|Add15~17\) # (!\u_vga|Add14~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add14~16_combout\,
	datad => VCC,
	cin => \u_vga|Add15~17\,
	combout => \u_vga|Add15~18_combout\,
	cout => \u_vga|Add15~19\);

-- Location: FF_X27_Y22_N29
\u_vga|old_magn_g_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add15~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(7));

-- Location: LCCOMB_X28_Y22_N28
\u_vga|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~18_combout\ = \u_vga|Add14~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add14~17\,
	combout => \u_vga|Add14~18_combout\);

-- Location: LCCOMB_X27_Y22_N30
\u_vga|Add15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~20_combout\ = \u_vga|Add15~19\ $ (!\u_vga|Add14~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Add14~18_combout\,
	cin => \u_vga|Add15~19\,
	combout => \u_vga|Add15~20_combout\);

-- Location: LCCOMB_X26_Y23_N8
\u_vga|Mult0|mult_core|romout[1][12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ = (\u_vga|Add15~18_combout\ & ((\u_vga|Add15~16_combout\) # ((\u_vga|Add15~14_combout\ & \u_vga|Add15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\);

-- Location: LCCOMB_X26_Y23_N26
\u_vga|Mult0|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][11]~combout\ = (\u_vga|Add15~18_combout\ & (!\u_vga|Add15~16_combout\ & ((!\u_vga|Add15~12_combout\) # (!\u_vga|Add15~14_combout\)))) # (!\u_vga|Add15~18_combout\ & (\u_vga|Add15~14_combout\ & 
-- ((\u_vga|Add15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X26_Y23_N4
\u_vga|Mult0|mult_core|romout[1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][10]~1_combout\ = (\u_vga|Add15~18_combout\ & (\u_vga|Add15~14_combout\ $ (((\u_vga|Add15~12_combout\ & !\u_vga|Add15~16_combout\))))) # (!\u_vga|Add15~18_combout\ & ((\u_vga|Add15~14_combout\ & (\u_vga|Add15~12_combout\ & 
-- !\u_vga|Add15~16_combout\)) # (!\u_vga|Add15~14_combout\ & ((\u_vga|Add15~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][10]~1_combout\);

-- Location: LCCOMB_X26_Y23_N22
\u_vga|Mult0|mult_core|romout[1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][9]~2_combout\ = (\u_vga|Add15~12_combout\ & (((\u_vga|Add15~16_combout\)))) # (!\u_vga|Add15~12_combout\ & (!\u_vga|Add15~16_combout\ & ((\u_vga|Add15~18_combout\) # (\u_vga|Add15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][9]~2_combout\);

-- Location: LCCOMB_X27_Y24_N0
\u_vga|Mult0|mult_core|romout[0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][12]~4_combout\ = (\u_vga|Add15~10_combout\ & ((\u_vga|Add15~8_combout\) # ((\u_vga|Add15~4_combout\ & \u_vga|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][12]~4_combout\);

-- Location: LCCOMB_X26_Y23_N24
\u_vga|Mult0|mult_core|romout[1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][8]~3_combout\ = (!\u_vga|Add15~14_combout\ & ((\u_vga|Add15~18_combout\) # ((\u_vga|Add15~12_combout\) # (\u_vga|Add15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][8]~3_combout\);

-- Location: LCCOMB_X26_Y23_N10
\u_vga|Mult0|mult_core|romout[1][7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][7]~5_combout\ = (!\u_vga|Add15~12_combout\ & ((\u_vga|Add15~18_combout\) # ((\u_vga|Add15~14_combout\) # (\u_vga|Add15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][7]~5_combout\);

-- Location: LCCOMB_X27_Y24_N10
\u_vga|Mult0|mult_core|romout[0][11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][11]~6_combout\ = (\u_vga|Add15~10_combout\ & (!\u_vga|Add15~8_combout\ & ((!\u_vga|Add15~6_combout\) # (!\u_vga|Add15~4_combout\)))) # (!\u_vga|Add15~10_combout\ & (\u_vga|Add15~8_combout\ & ((\u_vga|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][11]~6_combout\);

-- Location: LCCOMB_X26_Y23_N12
\u_vga|Mult0|mult_core|romout[1][6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][6]~7_combout\ = (\u_vga|Add15~18_combout\) # ((\u_vga|Add15~14_combout\) # ((\u_vga|Add15~12_combout\) # (\u_vga|Add15~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][6]~7_combout\);

-- Location: LCCOMB_X27_Y24_N12
\u_vga|Mult0|mult_core|romout[0][10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][10]~8_combout\ = (\u_vga|Add15~10_combout\ & (\u_vga|Add15~6_combout\ $ (((!\u_vga|Add15~8_combout\ & \u_vga|Add15~4_combout\))))) # (!\u_vga|Add15~10_combout\ & ((\u_vga|Add15~8_combout\ & ((!\u_vga|Add15~6_combout\))) # 
-- (!\u_vga|Add15~8_combout\ & (\u_vga|Add15~4_combout\ & \u_vga|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][10]~8_combout\);

-- Location: LCCOMB_X27_Y24_N30
\u_vga|Mult0|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][9]~10_combout\ = (\u_vga|Add15~8_combout\ & (((\u_vga|Add15~4_combout\)))) # (!\u_vga|Add15~8_combout\ & (!\u_vga|Add15~4_combout\ & ((\u_vga|Add15~10_combout\) # (\u_vga|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X26_Y23_N6
\u_vga|Mult0|mult_core|romout[1][5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][5]~9_combout\ = \u_vga|Add15~18_combout\ $ (((\u_vga|Add15~14_combout\) # ((\u_vga|Add15~12_combout\) # (\u_vga|Add15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~18_combout\,
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][5]~9_combout\);

-- Location: LCCOMB_X26_Y23_N16
\u_vga|Mult0|mult_core|romout[1][4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][4]~11_combout\ = \u_vga|Add15~16_combout\ $ (((\u_vga|Add15~14_combout\) # (\u_vga|Add15~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add15~14_combout\,
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~16_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][4]~11_combout\);

-- Location: LCCOMB_X27_Y24_N24
\u_vga|Mult0|mult_core|romout[0][8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][8]~12_combout\ = (!\u_vga|Add15~6_combout\ & ((\u_vga|Add15~10_combout\) # ((\u_vga|Add15~8_combout\) # (\u_vga|Add15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][8]~12_combout\);

-- Location: LCCOMB_X26_Y23_N2
\u_vga|Mult0|mult_core|romout[1][3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][3]~13_combout\ = \u_vga|Add15~12_combout\ $ (\u_vga|Add15~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add15~12_combout\,
	datad => \u_vga|Add15~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][3]~13_combout\);

-- Location: LCCOMB_X27_Y24_N18
\u_vga|Mult0|mult_core|romout[0][7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][7]~14_combout\ = (!\u_vga|Add15~4_combout\ & ((\u_vga|Add15~10_combout\) # ((\u_vga|Add15~8_combout\) # (\u_vga|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][7]~14_combout\);

-- Location: LCCOMB_X27_Y24_N4
\u_vga|Mult0|mult_core|romout[0][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][6]~15_combout\ = (\u_vga|Add15~10_combout\) # ((\u_vga|Add15~8_combout\) # ((\u_vga|Add15~4_combout\) # (\u_vga|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~10_combout\,
	datab => \u_vga|Add15~8_combout\,
	datac => \u_vga|Add15~4_combout\,
	datad => \u_vga|Add15~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][6]~15_combout\);

-- Location: LCCOMB_X27_Y23_N8
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u_vga|Add15~12_combout\ & \u_vga|Mult0|mult_core|romout[0][6]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~12_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][6]~15_combout\,
	datad => VCC,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X27_Y23_N10
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u_vga|Mult0|mult_core|romout[1][3]~13_combout\ & (!\u_vga|Mult0|mult_core|romout[0][7]~14_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][3]~13_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u_vga|Mult0|mult_core|romout[0][7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][3]~13_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][7]~14_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X27_Y23_N12
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Mult0|mult_core|romout[1][4]~11_combout\ $ (\u_vga|Mult0|mult_core|romout[0][8]~12_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Mult0|mult_core|romout[1][4]~11_combout\ & ((\u_vga|Mult0|mult_core|romout[0][8]~12_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][4]~11_combout\ & (\u_vga|Mult0|mult_core|romout[0][8]~12_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][4]~11_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][8]~12_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X27_Y23_N14
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Mult0|mult_core|romout[0][9]~10_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~9_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][5]~9_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\u_vga|Mult0|mult_core|romout[0][9]~10_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~9_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Mult0|mult_core|romout[1][5]~9_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Mult0|mult_core|romout[0][9]~10_combout\ & (!\u_vga|Mult0|mult_core|romout[1][5]~9_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][9]~10_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\u_vga|Mult0|mult_core|romout[1][5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][9]~10_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][5]~9_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X27_Y23_N16
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Mult0|mult_core|romout[1][6]~7_combout\ $ (\u_vga|Mult0|mult_core|romout[0][10]~8_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Mult0|mult_core|romout[1][6]~7_combout\ & ((\u_vga|Mult0|mult_core|romout[0][10]~8_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][6]~7_combout\ & (\u_vga|Mult0|mult_core|romout[0][10]~8_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][6]~7_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][10]~8_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X27_Y23_N18
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((\u_vga|Mult0|mult_core|romout[0][11]~6_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][11]~6_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((\u_vga|Mult0|mult_core|romout[0][11]~6_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u_vga|Mult0|mult_core|romout[0][11]~6_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & (!\u_vga|Mult0|mult_core|romout[0][11]~6_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|romout[0][11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][7]~5_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][11]~6_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X27_Y23_N20
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Mult0|mult_core|romout[0][12]~4_combout\ $ (\u_vga|Mult0|mult_core|romout[1][8]~3_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Mult0|mult_core|romout[0][12]~4_combout\ & ((\u_vga|Mult0|mult_core|romout[1][8]~3_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u_vga|Mult0|mult_core|romout[0][12]~4_combout\ & (\u_vga|Mult0|mult_core|romout[1][8]~3_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][12]~4_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][8]~3_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X27_Y23_N22
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u_vga|Mult0|mult_core|romout[1][9]~2_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u_vga|Mult0|mult_core|romout[1][9]~2_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u_vga|Mult0|mult_core|romout[1][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][9]~2_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y23_N24
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][10]~1_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X27_Y23_N26
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u_vga|Mult0|mult_core|romout[1][11]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X27_Y23_N28
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (!\u_vga|Mult0|mult_core|romout[1][12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X28_Y23_N0
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u_vga|Add15~20_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\u_vga|Add15~20_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u_vga|Add15~20_combout\ & \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X28_Y23_N2
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u_vga|Add15~20_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u_vga|Add15~20_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X28_Y23_N4
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Add15~20_combout\ $ (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u_vga|Add15~20_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X28_Y23_N6
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Add15~20_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Add15~20_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X28_Y23_N8
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Add15~20_combout\ $ (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u_vga|Add15~20_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X28_Y23_N10
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X28_Y23_N12
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Add15~20_combout\ $ (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Add15~20_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u_vga|Add15~20_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add15~20_combout\,
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X28_Y23_N14
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X29_Y23_N2
\u_vga|left_boat[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[0]~10_combout\ = \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (GND)
-- \u_vga|left_boat[0]~11\ = CARRY(!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	combout => \u_vga|left_boat[0]~10_combout\,
	cout => \u_vga|left_boat[0]~11\);

-- Location: LCCOMB_X29_Y23_N4
\u_vga|left_boat[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[1]~12_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\u_vga|left_boat[0]~11\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[0]~11\))
-- \u_vga|left_boat[1]~13\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # (!\u_vga|left_boat[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[0]~11\,
	combout => \u_vga|left_boat[1]~12_combout\,
	cout => \u_vga|left_boat[1]~13\);

-- Location: LCCOMB_X29_Y23_N6
\u_vga|left_boat[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[2]~14_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u_vga|left_boat[1]~13\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((GND) # 
-- (!\u_vga|left_boat[1]~13\)))
-- \u_vga|left_boat[2]~15\ = CARRY((!\u_vga|left_boat[1]~13\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[1]~13\,
	combout => \u_vga|left_boat[2]~14_combout\,
	cout => \u_vga|left_boat[2]~15\);

-- Location: LCCOMB_X29_Y23_N8
\u_vga|left_boat[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[3]~16_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|left_boat[2]~15\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u_vga|left_boat[2]~15\ & VCC))
-- \u_vga|left_boat[3]~17\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|left_boat[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[2]~15\,
	combout => \u_vga|left_boat[3]~16_combout\,
	cout => \u_vga|left_boat[3]~17\);

-- Location: LCCOMB_X29_Y23_N10
\u_vga|left_boat[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[4]~18_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|left_boat[3]~17\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # 
-- (!\u_vga|left_boat[3]~17\)))
-- \u_vga|left_boat[4]~19\ = CARRY((!\u_vga|left_boat[3]~17\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[3]~17\,
	combout => \u_vga|left_boat[4]~18_combout\,
	cout => \u_vga|left_boat[4]~19\);

-- Location: LCCOMB_X29_Y23_N12
\u_vga|left_boat[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[5]~20_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[4]~19\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\u_vga|left_boat[4]~19\ & VCC))
-- \u_vga|left_boat[5]~21\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|left_boat[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[4]~19\,
	combout => \u_vga|left_boat[5]~20_combout\,
	cout => \u_vga|left_boat[5]~21\);

-- Location: LCCOMB_X29_Y23_N14
\u_vga|left_boat[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[6]~22_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|left_boat[5]~21\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # 
-- (!\u_vga|left_boat[5]~21\)))
-- \u_vga|left_boat[6]~23\ = CARRY((!\u_vga|left_boat[5]~21\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[5]~21\,
	combout => \u_vga|left_boat[6]~22_combout\,
	cout => \u_vga|left_boat[6]~23\);

-- Location: LCCOMB_X29_Y23_N16
\u_vga|left_boat[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[7]~24_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|left_boat[6]~23\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u_vga|left_boat[6]~23\))
-- \u_vga|left_boat[7]~25\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u_vga|left_boat[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[6]~23\,
	combout => \u_vga|left_boat[7]~24_combout\,
	cout => \u_vga|left_boat[7]~25\);

-- Location: LCCOMB_X29_Y23_N18
\u_vga|left_boat[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[8]~26_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|left_boat[7]~25\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # 
-- (!\u_vga|left_boat[7]~25\)))
-- \u_vga|left_boat[8]~27\ = CARRY((!\u_vga|left_boat[7]~25\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[7]~25\,
	combout => \u_vga|left_boat[8]~26_combout\,
	cout => \u_vga|left_boat[8]~27\);

-- Location: LCCOMB_X29_Y23_N20
\u_vga|left_boat[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[9]~28_combout\ = \u_vga|left_boat[8]~27\ $ (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|left_boat[8]~27\,
	combout => \u_vga|left_boat[9]~28_combout\);

-- Location: LCCOMB_X28_Y23_N16
\u_vga|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~0_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u_vga|Add17~1\ = CARRY(\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u_vga|Add17~0_combout\,
	cout => \u_vga|Add17~1\);

-- Location: LCCOMB_X28_Y23_N18
\u_vga|Add17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~2_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u_vga|Add17~1\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|Add17~1\))
-- \u_vga|Add17~3\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|Add17~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|Add17~1\,
	combout => \u_vga|Add17~2_combout\,
	cout => \u_vga|Add17~3\);

-- Location: LCCOMB_X28_Y23_N20
\u_vga|Add17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~4_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # (!\u_vga|Add17~3\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|Add17~3\ $ (GND)))
-- \u_vga|Add17~5\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u_vga|Add17~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|Add17~3\,
	combout => \u_vga|Add17~4_combout\,
	cout => \u_vga|Add17~5\);

-- Location: LCCOMB_X28_Y23_N22
\u_vga|Add17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~6_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u_vga|Add17~5\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|Add17~5\))
-- \u_vga|Add17~7\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|Add17~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|Add17~5\,
	combout => \u_vga|Add17~6_combout\,
	cout => \u_vga|Add17~7\);

-- Location: LCCOMB_X28_Y23_N24
\u_vga|Add17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~8_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # (!\u_vga|Add17~7\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add17~7\ $ (GND)))
-- \u_vga|Add17~9\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u_vga|Add17~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|Add17~7\,
	combout => \u_vga|Add17~8_combout\,
	cout => \u_vga|Add17~9\);

-- Location: LCCOMB_X28_Y23_N26
\u_vga|Add17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~10_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Add17~9\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add17~9\) # (GND)))
-- \u_vga|Add17~11\ = CARRY((!\u_vga|Add17~9\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|Add17~9\,
	combout => \u_vga|Add17~10_combout\,
	cout => \u_vga|Add17~11\);

-- Location: LCCOMB_X28_Y23_N28
\u_vga|Add17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~12_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # (!\u_vga|Add17~11\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|Add17~11\ $ 
-- (GND)))
-- \u_vga|Add17~13\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u_vga|Add17~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|Add17~11\,
	combout => \u_vga|Add17~12_combout\,
	cout => \u_vga|Add17~13\);

-- Location: LCCOMB_X28_Y23_N30
\u_vga|Add17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\u_vga|Add17~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|Add17~13\,
	combout => \u_vga|Add17~14_combout\);

-- Location: FF_X29_Y23_N21
\u_vga|left_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[9]~28_combout\,
	asdata => \u_vga|Add17~14_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(9));

-- Location: FF_X29_Y23_N19
\u_vga|left_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[8]~26_combout\,
	asdata => \u_vga|Add17~12_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(8));

-- Location: FF_X29_Y23_N17
\u_vga|left_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[7]~24_combout\,
	asdata => \u_vga|Add17~10_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(7));

-- Location: FF_X29_Y23_N15
\u_vga|left_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[6]~22_combout\,
	asdata => \u_vga|Add17~8_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(6));

-- Location: FF_X29_Y23_N13
\u_vga|left_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[5]~20_combout\,
	asdata => \u_vga|Add17~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(5));

-- Location: FF_X29_Y23_N11
\u_vga|left_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[4]~18_combout\,
	asdata => \u_vga|Add17~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(4));

-- Location: FF_X29_Y23_N9
\u_vga|left_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[3]~16_combout\,
	asdata => \u_vga|Add17~2_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(3));

-- Location: FF_X29_Y23_N7
\u_vga|left_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[2]~14_combout\,
	asdata => \u_vga|Add17~0_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(2));

-- Location: FF_X29_Y23_N5
\u_vga|left_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[1]~12_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(1));

-- Location: FF_X29_Y23_N3
\u_vga|left_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[0]~10_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(0));

-- Location: LCCOMB_X27_Y21_N0
\u_vga|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~1_cout\ = CARRY((\u_vga|left_boat\(0) & !\u_vga|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(0),
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan6~1_cout\);

-- Location: LCCOMB_X27_Y21_N2
\u_vga|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~3_cout\ = CARRY((\u_vga|left_boat\(1) & (\u_vga|h_cnt\(1) & !\u_vga|LessThan6~1_cout\)) # (!\u_vga|left_boat\(1) & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(1),
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan6~1_cout\,
	cout => \u_vga|LessThan6~3_cout\);

-- Location: LCCOMB_X27_Y21_N4
\u_vga|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~5_cout\ = CARRY((\u_vga|left_boat\(2) & ((!\u_vga|LessThan6~3_cout\) # (!\u_vga|h_cnt\(2)))) # (!\u_vga|left_boat\(2) & (!\u_vga|h_cnt\(2) & !\u_vga|LessThan6~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(2),
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan6~3_cout\,
	cout => \u_vga|LessThan6~5_cout\);

-- Location: LCCOMB_X27_Y21_N6
\u_vga|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~7_cout\ = CARRY((\u_vga|h_cnt\(3) & ((!\u_vga|LessThan6~5_cout\) # (!\u_vga|left_boat\(3)))) # (!\u_vga|h_cnt\(3) & (!\u_vga|left_boat\(3) & !\u_vga|LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|left_boat\(3),
	datad => VCC,
	cin => \u_vga|LessThan6~5_cout\,
	cout => \u_vga|LessThan6~7_cout\);

-- Location: LCCOMB_X27_Y21_N8
\u_vga|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~9_cout\ = CARRY((\u_vga|h_cnt\(4) & (\u_vga|left_boat\(4) & !\u_vga|LessThan6~7_cout\)) # (!\u_vga|h_cnt\(4) & ((\u_vga|left_boat\(4)) # (!\u_vga|LessThan6~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|left_boat\(4),
	datad => VCC,
	cin => \u_vga|LessThan6~7_cout\,
	cout => \u_vga|LessThan6~9_cout\);

-- Location: LCCOMB_X27_Y21_N10
\u_vga|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~11_cout\ = CARRY((\u_vga|left_boat\(5) & (\u_vga|h_cnt\(5) & !\u_vga|LessThan6~9_cout\)) # (!\u_vga|left_boat\(5) & ((\u_vga|h_cnt\(5)) # (!\u_vga|LessThan6~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan6~9_cout\,
	cout => \u_vga|LessThan6~11_cout\);

-- Location: LCCOMB_X27_Y21_N12
\u_vga|LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~13_cout\ = CARRY((\u_vga|left_boat\(6) & ((!\u_vga|LessThan6~11_cout\) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|left_boat\(6) & (!\u_vga|h_cnt\(6) & !\u_vga|LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(6),
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan6~11_cout\,
	cout => \u_vga|LessThan6~13_cout\);

-- Location: LCCOMB_X27_Y21_N14
\u_vga|LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan6~13_cout\) # (!\u_vga|left_boat\(7)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|left_boat\(7) & !\u_vga|LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|LessThan6~13_cout\,
	cout => \u_vga|LessThan6~15_cout\);

-- Location: LCCOMB_X27_Y21_N16
\u_vga|LessThan6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~17_cout\ = CARRY((\u_vga|h_cnt\(8) & (\u_vga|left_boat\(8) & !\u_vga|LessThan6~15_cout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|left_boat\(8)) # (!\u_vga|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|left_boat\(8),
	datad => VCC,
	cin => \u_vga|LessThan6~15_cout\,
	cout => \u_vga|LessThan6~17_cout\);

-- Location: LCCOMB_X27_Y21_N18
\u_vga|LessThan6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~18_combout\ = (\u_vga|left_boat\(9) & ((\u_vga|LessThan6~17_cout\) # (!\u_vga|h_cnt\(9)))) # (!\u_vga|left_boat\(9) & (!\u_vga|h_cnt\(9) & \u_vga|LessThan6~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(9),
	datab => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan6~17_cout\,
	combout => \u_vga|LessThan6~18_combout\);

-- Location: LCCOMB_X29_Y21_N20
\u_vga|right_boat[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[4]~6_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) $ (VCC))) # (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & VCC))
-- \u_vga|right_boat[4]~7\ = CARRY((\u_vga|left_boat\(3) & \u_vga|left_boat\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(4),
	datad => VCC,
	combout => \u_vga|right_boat[4]~6_combout\,
	cout => \u_vga|right_boat[4]~7\);

-- Location: LCCOMB_X29_Y21_N22
\u_vga|right_boat[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[5]~8_combout\ = (\u_vga|left_boat\(5) & (\u_vga|right_boat[4]~7\ & VCC)) # (!\u_vga|left_boat\(5) & (!\u_vga|right_boat[4]~7\))
-- \u_vga|right_boat[5]~9\ = CARRY((!\u_vga|left_boat\(5) & !\u_vga|right_boat[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(5),
	datad => VCC,
	cin => \u_vga|right_boat[4]~7\,
	combout => \u_vga|right_boat[5]~8_combout\,
	cout => \u_vga|right_boat[5]~9\);

-- Location: LCCOMB_X29_Y21_N24
\u_vga|right_boat[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[6]~10_combout\ = (\u_vga|left_boat\(6) & (\u_vga|right_boat[5]~9\ $ (GND))) # (!\u_vga|left_boat\(6) & (!\u_vga|right_boat[5]~9\ & VCC))
-- \u_vga|right_boat[6]~11\ = CARRY((\u_vga|left_boat\(6) & !\u_vga|right_boat[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(6),
	datad => VCC,
	cin => \u_vga|right_boat[5]~9\,
	combout => \u_vga|right_boat[6]~10_combout\,
	cout => \u_vga|right_boat[6]~11\);

-- Location: LCCOMB_X29_Y21_N26
\u_vga|right_boat[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[7]~12_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|right_boat[6]~11\)) # (!\u_vga|left_boat\(7) & ((\u_vga|right_boat[6]~11\) # (GND)))
-- \u_vga|right_boat[7]~13\ = CARRY((!\u_vga|right_boat[6]~11\) # (!\u_vga|left_boat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|right_boat[6]~11\,
	combout => \u_vga|right_boat[7]~12_combout\,
	cout => \u_vga|right_boat[7]~13\);

-- Location: LCCOMB_X29_Y21_N28
\u_vga|right_boat[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[8]~14_combout\ = (\u_vga|left_boat\(8) & (\u_vga|right_boat[7]~13\ $ (GND))) # (!\u_vga|left_boat\(8) & (!\u_vga|right_boat[7]~13\ & VCC))
-- \u_vga|right_boat[8]~15\ = CARRY((\u_vga|left_boat\(8) & !\u_vga|right_boat[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(8),
	datad => VCC,
	cin => \u_vga|right_boat[7]~13\,
	combout => \u_vga|right_boat[8]~14_combout\,
	cout => \u_vga|right_boat[8]~15\);

-- Location: LCCOMB_X29_Y21_N30
\u_vga|right_boat[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[9]~16_combout\ = \u_vga|left_boat\(9) $ (\u_vga|right_boat[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(9),
	cin => \u_vga|right_boat[8]~15\,
	combout => \u_vga|right_boat[9]~16_combout\);

-- Location: FF_X29_Y21_N31
\u_vga|right_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(9));

-- Location: FF_X29_Y21_N29
\u_vga|right_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(8));

-- Location: FF_X29_Y21_N27
\u_vga|right_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(7));

-- Location: FF_X29_Y21_N25
\u_vga|right_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(6));

-- Location: FF_X29_Y21_N23
\u_vga|right_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(5));

-- Location: FF_X29_Y21_N21
\u_vga|right_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(4));

-- Location: LCCOMB_X29_Y23_N0
\u_vga|right_boat[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[3]~18_combout\ = !\u_vga|left_boat\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|left_boat\(3),
	combout => \u_vga|right_boat[3]~18_combout\);

-- Location: FF_X29_Y23_N1
\u_vga|right_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(3));

-- Location: FF_X29_Y21_N5
\u_vga|right_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(2));

-- Location: FF_X29_Y21_N3
\u_vga|right_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(1));

-- Location: FF_X29_Y21_N1
\u_vga|right_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(0));

-- Location: LCCOMB_X29_Y21_N0
\u_vga|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|right_boat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|right_boat\(0),
	datad => VCC,
	cout => \u_vga|LessThan7~1_cout\);

-- Location: LCCOMB_X29_Y21_N2
\u_vga|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|right_boat\(1) & !\u_vga|LessThan7~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|right_boat\(1)) # (!\u_vga|LessThan7~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|right_boat\(1),
	datad => VCC,
	cin => \u_vga|LessThan7~1_cout\,
	cout => \u_vga|LessThan7~3_cout\);

-- Location: LCCOMB_X29_Y21_N4
\u_vga|LessThan7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~5_cout\ = CARRY((\u_vga|h_cnt\(2) & ((!\u_vga|LessThan7~3_cout\) # (!\u_vga|right_boat\(2)))) # (!\u_vga|h_cnt\(2) & (!\u_vga|right_boat\(2) & !\u_vga|LessThan7~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|right_boat\(2),
	datad => VCC,
	cin => \u_vga|LessThan7~3_cout\,
	cout => \u_vga|LessThan7~5_cout\);

-- Location: LCCOMB_X29_Y21_N6
\u_vga|LessThan7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~7_cout\ = CARRY((\u_vga|h_cnt\(3) & (\u_vga|right_boat\(3) & !\u_vga|LessThan7~5_cout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|right_boat\(3)) # (!\u_vga|LessThan7~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|right_boat\(3),
	datad => VCC,
	cin => \u_vga|LessThan7~5_cout\,
	cout => \u_vga|LessThan7~7_cout\);

-- Location: LCCOMB_X29_Y21_N8
\u_vga|LessThan7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan7~7_cout\) # (!\u_vga|right_boat\(4)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|right_boat\(4) & !\u_vga|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|right_boat\(4),
	datad => VCC,
	cin => \u_vga|LessThan7~7_cout\,
	cout => \u_vga|LessThan7~9_cout\);

-- Location: LCCOMB_X29_Y21_N10
\u_vga|LessThan7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~11_cout\ = CARRY((\u_vga|right_boat\(5) & ((!\u_vga|LessThan7~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|right_boat\(5) & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(5),
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan7~9_cout\,
	cout => \u_vga|LessThan7~11_cout\);

-- Location: LCCOMB_X29_Y21_N12
\u_vga|LessThan7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan7~11_cout\) # (!\u_vga|right_boat\(6)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|right_boat\(6) & !\u_vga|LessThan7~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|right_boat\(6),
	datad => VCC,
	cin => \u_vga|LessThan7~11_cout\,
	cout => \u_vga|LessThan7~13_cout\);

-- Location: LCCOMB_X29_Y21_N14
\u_vga|LessThan7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~15_cout\ = CARRY((\u_vga|right_boat\(7) & ((!\u_vga|LessThan7~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|right_boat\(7) & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan7~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(7),
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan7~13_cout\,
	cout => \u_vga|LessThan7~15_cout\);

-- Location: LCCOMB_X29_Y21_N16
\u_vga|LessThan7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan7~15_cout\) # (!\u_vga|right_boat\(8)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|right_boat\(8) & !\u_vga|LessThan7~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|right_boat\(8),
	datad => VCC,
	cin => \u_vga|LessThan7~15_cout\,
	cout => \u_vga|LessThan7~17_cout\);

-- Location: LCCOMB_X29_Y21_N18
\u_vga|LessThan7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~18_combout\ = (\u_vga|right_boat\(9) & (\u_vga|h_cnt\(9) & \u_vga|LessThan7~17_cout\)) # (!\u_vga|right_boat\(9) & ((\u_vga|h_cnt\(9)) # (\u_vga|LessThan7~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(9),
	datab => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan7~17_cout\,
	combout => \u_vga|LessThan7~18_combout\);

-- Location: LCCOMB_X29_Y19_N0
\u_vga|vga_gen~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~14_combout\ = ((\u_vga|h_cnt\(10)) # ((\u_vga|LessThan6~18_combout\) # (\u_vga|LessThan7~18_combout\))) # (!\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|h_cnt\(10),
	datac => \u_vga|LessThan6~18_combout\,
	datad => \u_vga|LessThan7~18_combout\,
	combout => \u_vga|vga_gen~14_combout\);

-- Location: LCCOMB_X30_Y19_N8
\u_vga|vga_gen~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~17_combout\ = (\u_vga|LessThan4~1_combout\) # ((\u_vga|vga_gen~14_combout\) # ((\u_vga|vga_gen~15_combout\ & \u_vga|vga_gen~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|vga_gen~14_combout\,
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|vga_gen~17_combout\);

-- Location: LCCOMB_X34_Y19_N14
\u_vga|red_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~2_combout\ = ((\u_vga|red_signal~q\ & ((\u_vga|LessThan4~1_combout\) # (!\u_vga|LessThan11~0_combout\)))) # (!\u_vga|vga_gen~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~1_combout\,
	datab => \u_vga|LessThan11~0_combout\,
	datac => \u_vga|vga_gen~17_combout\,
	datad => \u_vga|red_signal~q\,
	combout => \u_vga|red_signal~2_combout\);

-- Location: LCCOMB_X34_Y19_N10
\u_vga|red_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~4_combout\ = ((\u_vga|vga_gen~19_combout\ & !\u_vga|Equal13~3_combout\)) # (!\u_vga|LessThan11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~19_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|red_signal~4_combout\);

-- Location: LCCOMB_X32_Y19_N0
\u_vga|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~0_combout\ = (\u_vga|Add21~8_combout\) # ((\u_vga|Add21~6_combout\ & !\u_vga|LessThan15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add21~6_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|LessThan15~0_combout\,
	combout => \u_vga|LessThan12~0_combout\);

-- Location: LCCOMB_X32_Y19_N18
\u_vga|LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~1_combout\ = (\u_vga|Add21~20_combout\) # (((\u_vga|Add21~18_combout\) # (\u_vga|LessThan12~0_combout\)) # (!\u_vga|vga_gen~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~20_combout\,
	datab => \u_vga|vga_gen~2_combout\,
	datac => \u_vga|Add21~18_combout\,
	datad => \u_vga|LessThan12~0_combout\,
	combout => \u_vga|LessThan12~1_combout\);

-- Location: LCCOMB_X35_Y19_N10
\u_vga|red_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~5_combout\ = (\u_vga|red_signal~4_combout\ & (!\u_vga|LessThan12~1_combout\ & (!\u_vga|vga_gen~21_combout\ & \u_vga|red_signal~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~4_combout\,
	datab => \u_vga|LessThan12~1_combout\,
	datac => \u_vga|vga_gen~21_combout\,
	datad => \u_vga|red_signal~2_combout\,
	combout => \u_vga|red_signal~5_combout\);

-- Location: LCCOMB_X30_Y20_N30
\u_vga|vga_gen~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~6_combout\ = (!\u_vga|Add21~14_combout\ & !\u_vga|Add21~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add21~14_combout\,
	datad => \u_vga|Add21~16_combout\,
	combout => \u_vga|vga_gen~6_combout\);

-- Location: LCCOMB_X30_Y20_N2
\u_vga|vga_gen~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~4_combout\ = (!\u_vga|h_cnt\(3) & (!\u_vga|Add21~4_combout\ & (!\u_vga|h_cnt\(10) & !\u_vga|Add21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Add21~4_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|Add21~2_combout\,
	combout => \u_vga|vga_gen~4_combout\);

-- Location: LCCOMB_X30_Y20_N4
\u_vga|vga_gen~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~5_combout\ = (!\u_vga|Add21~12_combout\ & (!\u_vga|Add21~10_combout\ & (!\u_vga|Add21~8_combout\ & \u_vga|vga_gen~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~12_combout\,
	datab => \u_vga|Add21~10_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|vga_gen~4_combout\,
	combout => \u_vga|vga_gen~5_combout\);

-- Location: LCCOMB_X30_Y20_N6
\u_vga|vga_gen~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~7_combout\ = (\u_vga|vga_gen~6_combout\ & (\u_vga|vga_gen~5_combout\ & (!\u_vga|Add21~18_combout\ & !\u_vga|Add21~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~6_combout\,
	datab => \u_vga|vga_gen~5_combout\,
	datac => \u_vga|Add21~18_combout\,
	datad => \u_vga|Add21~20_combout\,
	combout => \u_vga|vga_gen~7_combout\);

-- Location: LCCOMB_X30_Y19_N16
\u_vga|update_elements_position~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~6_combout\ = (\u_vga|v_cnt\(1) & (\u_vga|v_cnt\(5) & \u_vga|v_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(4),
	combout => \u_vga|update_elements_position~6_combout\);

-- Location: LCCOMB_X31_Y19_N6
\u_vga|update_elements_position~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~5_combout\ = (!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(10) & (\u_vga|v_cnt\(9) & \u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|update_elements_position~5_combout\);

-- Location: LCCOMB_X30_Y19_N18
\u_vga|update_elements_position~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~7_combout\ = (\u_vga|Equal18~0_combout\ & (\u_vga|update_elements_position~6_combout\ & (!\u_vga|Equal1~0_combout\ & \u_vga|update_elements_position~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal18~0_combout\,
	datab => \u_vga|update_elements_position~6_combout\,
	datac => \u_vga|Equal1~0_combout\,
	datad => \u_vga|update_elements_position~5_combout\,
	combout => \u_vga|update_elements_position~7_combout\);

-- Location: LCCOMB_X31_Y18_N0
\u_vga|current_submarine[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[0]~6_combout\ = \u_vga|current_submarine\(0) $ (VCC)
-- \u_vga|current_submarine[0]~7\ = CARRY(\u_vga|current_submarine\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(0),
	datad => VCC,
	combout => \u_vga|current_submarine[0]~6_combout\,
	cout => \u_vga|current_submarine[0]~7\);

-- Location: LCCOMB_X31_Y18_N16
\u_vga|current_submarine[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[5]~10_combout\ = (\u_vga|update_elements_position~7_combout\) # (!\u_vga|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~7_combout\,
	datad => \u_vga|Equal7~0_combout\,
	combout => \u_vga|current_submarine[5]~10_combout\);

-- Location: LCCOMB_X31_Y18_N26
\u_vga|current_submarine[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[5]~11_combout\ = (\u_vga|update_elements_position~7_combout\) # ((\u_vga|update_submarines~q\ & !\u_vga|v_sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~7_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	combout => \u_vga|current_submarine[5]~11_combout\);

-- Location: FF_X31_Y18_N1
\u_vga|current_submarine[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[0]~6_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(0));

-- Location: LCCOMB_X31_Y18_N2
\u_vga|current_submarine[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~8_combout\ = (\u_vga|current_submarine\(1) & (!\u_vga|current_submarine[0]~7\)) # (!\u_vga|current_submarine\(1) & ((\u_vga|current_submarine[0]~7\) # (GND)))
-- \u_vga|current_submarine[1]~9\ = CARRY((!\u_vga|current_submarine[0]~7\) # (!\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datad => VCC,
	cin => \u_vga|current_submarine[0]~7\,
	combout => \u_vga|current_submarine[1]~8_combout\,
	cout => \u_vga|current_submarine[1]~9\);

-- Location: FF_X31_Y18_N3
\u_vga|current_submarine[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[1]~8_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(1));

-- Location: LCCOMB_X31_Y18_N4
\u_vga|current_submarine[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[2]~12_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine[1]~9\ $ (GND))) # (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine[1]~9\ & VCC))
-- \u_vga|current_submarine[2]~13\ = CARRY((\u_vga|current_submarine\(2) & !\u_vga|current_submarine[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(2),
	datad => VCC,
	cin => \u_vga|current_submarine[1]~9\,
	combout => \u_vga|current_submarine[2]~12_combout\,
	cout => \u_vga|current_submarine[2]~13\);

-- Location: FF_X31_Y18_N5
\u_vga|current_submarine[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[2]~12_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(2));

-- Location: LCCOMB_X31_Y18_N6
\u_vga|current_submarine[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[3]~14_combout\ = (\u_vga|current_submarine\(3) & (!\u_vga|current_submarine[2]~13\)) # (!\u_vga|current_submarine\(3) & ((\u_vga|current_submarine[2]~13\) # (GND)))
-- \u_vga|current_submarine[3]~15\ = CARRY((!\u_vga|current_submarine[2]~13\) # (!\u_vga|current_submarine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datad => VCC,
	cin => \u_vga|current_submarine[2]~13\,
	combout => \u_vga|current_submarine[3]~14_combout\,
	cout => \u_vga|current_submarine[3]~15\);

-- Location: FF_X31_Y18_N7
\u_vga|current_submarine[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[3]~14_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(3));

-- Location: LCCOMB_X31_Y18_N8
\u_vga|current_submarine[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[4]~16_combout\ = (\u_vga|current_submarine\(4) & (\u_vga|current_submarine[3]~15\ $ (GND))) # (!\u_vga|current_submarine\(4) & (!\u_vga|current_submarine[3]~15\ & VCC))
-- \u_vga|current_submarine[4]~17\ = CARRY((\u_vga|current_submarine\(4) & !\u_vga|current_submarine[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(4),
	datad => VCC,
	cin => \u_vga|current_submarine[3]~15\,
	combout => \u_vga|current_submarine[4]~16_combout\,
	cout => \u_vga|current_submarine[4]~17\);

-- Location: FF_X31_Y18_N9
\u_vga|current_submarine[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[4]~16_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(4));

-- Location: LCCOMB_X31_Y18_N10
\u_vga|current_submarine[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[5]~18_combout\ = \u_vga|current_submarine\(5) $ (\u_vga|current_submarine[4]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	cin => \u_vga|current_submarine[4]~17\,
	combout => \u_vga|current_submarine[5]~18_combout\);

-- Location: FF_X31_Y18_N11
\u_vga|current_submarine[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[5]~18_combout\,
	sclr => \u_vga|current_submarine[5]~10_combout\,
	ena => \u_vga|current_submarine[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(5));

-- Location: LCCOMB_X31_Y18_N22
\u_vga|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~0_combout\ = (!\u_vga|current_submarine\(3) & (!\u_vga|current_submarine\(2) & !\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\u_vga|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal7~0_combout\ = (((!\u_vga|current_submarine\(0)) # (!\u_vga|Equal2~0_combout\)) # (!\u_vga|current_submarine\(4))) # (!\u_vga|current_submarine\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	datab => \u_vga|current_submarine\(4),
	datac => \u_vga|Equal2~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|Equal7~0_combout\);

-- Location: LCCOMB_X31_Y18_N18
\u_vga|update_submarines~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_submarines~0_combout\ = (\u_vga|update_elements_position~7_combout\) # ((\u_vga|update_submarines~q\ & ((\u_vga|v_sync~q\) # (\u_vga|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~7_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|Equal7~0_combout\,
	combout => \u_vga|update_submarines~0_combout\);

-- Location: FF_X32_Y16_N19
\u_vga|update_submarines\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|update_submarines~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_submarines~q\);

-- Location: LCCOMB_X34_Y16_N18
\u_vga|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~0_combout\ = \u_vga|current_rocket\(0) $ (VCC)
-- \u_vga|Add8~1\ = CARRY(\u_vga|current_rocket\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(0),
	datad => VCC,
	combout => \u_vga|Add8~0_combout\,
	cout => \u_vga|Add8~1\);

-- Location: LCCOMB_X34_Y16_N8
\u_vga|current_rocket~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~0_combout\ = (\u_vga|Add8~0_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add8~0_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~0_combout\);

-- Location: LCCOMB_X31_Y16_N6
\u_vga|current_rocket[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket[0]~1_combout\ = (\u_vga|update_rockets~q\ & (!\u_vga|update_elements_position~7_combout\ & (!\u_vga|v_sync~q\ & !\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~q\,
	datab => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|current_rocket[0]~1_combout\);

-- Location: FF_X34_Y16_N9
\u_vga|current_rocket[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~0_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(0));

-- Location: LCCOMB_X34_Y16_N20
\u_vga|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~2_combout\ = (\u_vga|current_rocket\(1) & (!\u_vga|Add8~1\)) # (!\u_vga|current_rocket\(1) & ((\u_vga|Add8~1\) # (GND)))
-- \u_vga|Add8~3\ = CARRY((!\u_vga|Add8~1\) # (!\u_vga|current_rocket\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(1),
	datad => VCC,
	cin => \u_vga|Add8~1\,
	combout => \u_vga|Add8~2_combout\,
	cout => \u_vga|Add8~3\);

-- Location: LCCOMB_X34_Y16_N2
\u_vga|current_rocket~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~2_combout\ = (\u_vga|Add8~2_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add8~2_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~2_combout\);

-- Location: FF_X34_Y16_N3
\u_vga|current_rocket[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~2_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(1));

-- Location: LCCOMB_X34_Y16_N22
\u_vga|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~4_combout\ = (\u_vga|current_rocket\(2) & (\u_vga|Add8~3\ $ (GND))) # (!\u_vga|current_rocket\(2) & (!\u_vga|Add8~3\ & VCC))
-- \u_vga|Add8~5\ = CARRY((\u_vga|current_rocket\(2) & !\u_vga|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(2),
	datad => VCC,
	cin => \u_vga|Add8~3\,
	combout => \u_vga|Add8~4_combout\,
	cout => \u_vga|Add8~5\);

-- Location: FF_X34_Y16_N23
\u_vga|current_rocket[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add8~4_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(2));

-- Location: LCCOMB_X34_Y16_N24
\u_vga|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~6_combout\ = (\u_vga|current_rocket\(3) & (!\u_vga|Add8~5\)) # (!\u_vga|current_rocket\(3) & ((\u_vga|Add8~5\) # (GND)))
-- \u_vga|Add8~7\ = CARRY((!\u_vga|Add8~5\) # (!\u_vga|current_rocket\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(3),
	datad => VCC,
	cin => \u_vga|Add8~5\,
	combout => \u_vga|Add8~6_combout\,
	cout => \u_vga|Add8~7\);

-- Location: LCCOMB_X34_Y16_N12
\u_vga|current_rocket~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~3_combout\ = (\u_vga|Add8~6_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add8~6_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~3_combout\);

-- Location: FF_X34_Y16_N13
\u_vga|current_rocket[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~3_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(3));

-- Location: LCCOMB_X34_Y16_N6
\u_vga|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal8~0_combout\ = (\u_vga|current_rocket\(2)) # (((\u_vga|current_rocket\(0)) # (!\u_vga|current_rocket\(3))) # (!\u_vga|current_rocket\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(2),
	datab => \u_vga|current_rocket\(1),
	datac => \u_vga|current_rocket\(0),
	datad => \u_vga|current_rocket\(3),
	combout => \u_vga|Equal8~0_combout\);

-- Location: LCCOMB_X34_Y16_N26
\u_vga|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~8_combout\ = (\u_vga|current_rocket\(4) & (\u_vga|Add8~7\ $ (GND))) # (!\u_vga|current_rocket\(4) & (!\u_vga|Add8~7\ & VCC))
-- \u_vga|Add8~9\ = CARRY((\u_vga|current_rocket\(4) & !\u_vga|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(4),
	datad => VCC,
	cin => \u_vga|Add8~7\,
	combout => \u_vga|Add8~8_combout\,
	cout => \u_vga|Add8~9\);

-- Location: FF_X34_Y16_N27
\u_vga|current_rocket[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add8~8_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(4));

-- Location: LCCOMB_X34_Y16_N28
\u_vga|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~10_combout\ = (\u_vga|current_rocket\(5) & (!\u_vga|Add8~9\)) # (!\u_vga|current_rocket\(5) & ((\u_vga|Add8~9\) # (GND)))
-- \u_vga|Add8~11\ = CARRY((!\u_vga|Add8~9\) # (!\u_vga|current_rocket\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(5),
	datad => VCC,
	cin => \u_vga|Add8~9\,
	combout => \u_vga|Add8~10_combout\,
	cout => \u_vga|Add8~11\);

-- Location: FF_X34_Y16_N29
\u_vga|current_rocket[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add8~10_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(5));

-- Location: LCCOMB_X34_Y16_N30
\u_vga|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add8~12_combout\ = \u_vga|Add8~11\ $ (!\u_vga|current_rocket\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|current_rocket\(6),
	cin => \u_vga|Add8~11\,
	combout => \u_vga|Add8~12_combout\);

-- Location: LCCOMB_X34_Y16_N16
\u_vga|current_rocket~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~4_combout\ = (\u_vga|Add8~12_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add8~12_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~4_combout\);

-- Location: FF_X34_Y16_N17
\u_vga|current_rocket[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~4_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(6));

-- Location: LCCOMB_X34_Y16_N10
\u_vga|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal8~1_combout\ = (\u_vga|Equal8~0_combout\) # (((\u_vga|current_rocket\(4)) # (\u_vga|current_rocket\(5))) # (!\u_vga|current_rocket\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal8~0_combout\,
	datab => \u_vga|current_rocket\(6),
	datac => \u_vga|current_rocket\(4),
	datad => \u_vga|current_rocket\(5),
	combout => \u_vga|Equal8~1_combout\);

-- Location: LCCOMB_X31_Y16_N22
\u_vga|generate_subarine~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~2_combout\ = (!\u_vga|update_submarines~q\ & (!\u_vga|Equal8~1_combout\ & !\u_vga|v_sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|Equal8~1_combout\,
	datad => \u_vga|v_sync~q\,
	combout => \u_vga|generate_subarine~2_combout\);

-- Location: LCCOMB_X31_Y18_N20
\u_vga|update_rockets~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~0_combout\ = (\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\ & !\u_vga|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|Equal7~0_combout\,
	combout => \u_vga|update_rockets~0_combout\);

-- Location: LCCOMB_X31_Y16_N4
\u_vga|update_rockets~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~1_combout\ = (!\u_vga|update_elements_position~7_combout\ & ((\u_vga|update_rockets~0_combout\) # ((!\u_vga|generate_subarine~2_combout\ & \u_vga|update_rockets~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~2_combout\,
	datab => \u_vga|update_rockets~0_combout\,
	datac => \u_vga|update_rockets~q\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|update_rockets~1_combout\);

-- Location: FF_X31_Y16_N5
\u_vga|update_rockets\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_rockets~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_rockets~q\);

-- Location: LCCOMB_X29_Y19_N6
\u_vga|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~0_combout\ = \u_vga|cycle_cnt\(0) $ (VCC)
-- \u_vga|Add0~1\ = CARRY(\u_vga|cycle_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add0~0_combout\,
	cout => \u_vga|Add0~1\);

-- Location: LCCOMB_X29_Y19_N4
\u_vga|cycle_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~1_combout\ = (\u_vga|Add0~0_combout\ & !\u_vga|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add0~0_combout\,
	datad => \u_vga|Equal9~1_combout\,
	combout => \u_vga|cycle_cnt~1_combout\);

-- Location: FF_X29_Y19_N5
\u_vga|cycle_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~1_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(0));

-- Location: LCCOMB_X29_Y19_N8
\u_vga|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~2_combout\ = (\u_vga|cycle_cnt\(1) & (!\u_vga|Add0~1\)) # (!\u_vga|cycle_cnt\(1) & ((\u_vga|Add0~1\) # (GND)))
-- \u_vga|Add0~3\ = CARRY((!\u_vga|Add0~1\) # (!\u_vga|cycle_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add0~1\,
	combout => \u_vga|Add0~2_combout\,
	cout => \u_vga|Add0~3\);

-- Location: FF_X29_Y19_N9
\u_vga|cycle_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~2_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(1));

-- Location: LCCOMB_X29_Y19_N10
\u_vga|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~4_combout\ = (\u_vga|cycle_cnt\(2) & (\u_vga|Add0~3\ $ (GND))) # (!\u_vga|cycle_cnt\(2) & (!\u_vga|Add0~3\ & VCC))
-- \u_vga|Add0~5\ = CARRY((\u_vga|cycle_cnt\(2) & !\u_vga|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add0~3\,
	combout => \u_vga|Add0~4_combout\,
	cout => \u_vga|Add0~5\);

-- Location: LCCOMB_X29_Y19_N26
\u_vga|cycle_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~0_combout\ = (\u_vga|Add0~4_combout\ & !\u_vga|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add0~4_combout\,
	datad => \u_vga|Equal9~1_combout\,
	combout => \u_vga|cycle_cnt~0_combout\);

-- Location: FF_X29_Y19_N27
\u_vga|cycle_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~0_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(2));

-- Location: LCCOMB_X29_Y19_N12
\u_vga|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~6_combout\ = (\u_vga|cycle_cnt\(3) & (!\u_vga|Add0~5\)) # (!\u_vga|cycle_cnt\(3) & ((\u_vga|Add0~5\) # (GND)))
-- \u_vga|Add0~7\ = CARRY((!\u_vga|Add0~5\) # (!\u_vga|cycle_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add0~5\,
	combout => \u_vga|Add0~6_combout\,
	cout => \u_vga|Add0~7\);

-- Location: FF_X29_Y19_N13
\u_vga|cycle_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~6_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(3));

-- Location: LCCOMB_X29_Y19_N14
\u_vga|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~8_combout\ = (\u_vga|cycle_cnt\(4) & (\u_vga|Add0~7\ $ (GND))) # (!\u_vga|cycle_cnt\(4) & (!\u_vga|Add0~7\ & VCC))
-- \u_vga|Add0~9\ = CARRY((\u_vga|cycle_cnt\(4) & !\u_vga|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add0~7\,
	combout => \u_vga|Add0~8_combout\,
	cout => \u_vga|Add0~9\);

-- Location: FF_X29_Y19_N15
\u_vga|cycle_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~8_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(4));

-- Location: LCCOMB_X29_Y19_N16
\u_vga|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~10_combout\ = (\u_vga|cycle_cnt\(5) & (!\u_vga|Add0~9\)) # (!\u_vga|cycle_cnt\(5) & ((\u_vga|Add0~9\) # (GND)))
-- \u_vga|Add0~11\ = CARRY((!\u_vga|Add0~9\) # (!\u_vga|cycle_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add0~9\,
	combout => \u_vga|Add0~10_combout\,
	cout => \u_vga|Add0~11\);

-- Location: LCCOMB_X29_Y19_N30
\u_vga|cycle_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~2_combout\ = (\u_vga|Add0~10_combout\ & !\u_vga|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add0~10_combout\,
	datad => \u_vga|Equal9~1_combout\,
	combout => \u_vga|cycle_cnt~2_combout\);

-- Location: FF_X29_Y19_N31
\u_vga|cycle_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~2_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(5));

-- Location: LCCOMB_X29_Y19_N28
\u_vga|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal9~0_combout\ = (\u_vga|cycle_cnt\(2) & (!\u_vga|cycle_cnt\(1) & (!\u_vga|cycle_cnt\(0) & !\u_vga|cycle_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datab => \u_vga|cycle_cnt\(1),
	datac => \u_vga|cycle_cnt\(0),
	datad => \u_vga|cycle_cnt\(3),
	combout => \u_vga|Equal9~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\u_vga|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~12_combout\ = \u_vga|Add0~11\ $ (!\u_vga|cycle_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|cycle_cnt\(6),
	cin => \u_vga|Add0~11\,
	combout => \u_vga|Add0~12_combout\);

-- Location: LCCOMB_X29_Y19_N24
\u_vga|cycle_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~3_combout\ = (\u_vga|Add0~12_combout\ & !\u_vga|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add0~12_combout\,
	datad => \u_vga|Equal9~1_combout\,
	combout => \u_vga|cycle_cnt~3_combout\);

-- Location: FF_X29_Y19_N25
\u_vga|cycle_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~3_combout\,
	ena => \u_vga|update_elements_position~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(6));

-- Location: LCCOMB_X29_Y19_N2
\u_vga|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal9~1_combout\ = (\u_vga|cycle_cnt\(5) & (\u_vga|Equal9~0_combout\ & (!\u_vga|cycle_cnt\(4) & \u_vga|cycle_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(5),
	datab => \u_vga|Equal9~0_combout\,
	datac => \u_vga|cycle_cnt\(4),
	datad => \u_vga|cycle_cnt\(6),
	combout => \u_vga|Equal9~1_combout\);

-- Location: LCCOMB_X32_Y16_N30
\u_vga|generate_subarine~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~0_combout\ = (!\u_vga|v_sync~q\ & (\u_vga|ask_read~q\ & !\u_vga|update_submarines~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|ask_read~q\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|generate_subarine~0_combout\);

-- Location: LCCOMB_X31_Y16_N20
\u_vga|generate_subarine~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~1_combout\ = (\u_vga|generate_subarine~q\ & ((\u_vga|update_rockets~q\) # ((!\u_vga|generate_subarine~0_combout\) # (!\u_vga|Equal9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~q\,
	datab => \u_vga|Equal9~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|generate_subarine~1_combout\);

-- Location: LCCOMB_X31_Y16_N10
\u_vga|generate_subarine~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~3_combout\ = (!\u_vga|update_elements_position~7_combout\ & ((\u_vga|generate_subarine~1_combout\) # ((\u_vga|generate_subarine~2_combout\ & \u_vga|update_rockets~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~7_combout\,
	datab => \u_vga|generate_subarine~1_combout\,
	datac => \u_vga|generate_subarine~2_combout\,
	datad => \u_vga|update_rockets~q\,
	combout => \u_vga|generate_subarine~3_combout\);

-- Location: FF_X31_Y16_N11
\u_vga|generate_subarine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|generate_subarine~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|generate_subarine~q\);

-- Location: LCCOMB_X31_Y16_N14
\u_vga|wr_en_a_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~1_combout\ = (!\u_vga|update_rockets~q\ & (\u_vga|Equal9~1_combout\ & \u_vga|generate_subarine~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~q\,
	datac => \u_vga|Equal9~1_combout\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|wr_en_a_sub~1_combout\);

-- Location: LCCOMB_X31_Y16_N18
\u_vga|tmp_random[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~1_combout\ = (!\u_vga|v_sync~q\ & (!\u_vga|update_submarines~q\ & (\u_vga|wr_en_a_sub~1_combout\ & !\u_vga|update_elements_position~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|wr_en_a_sub~1_combout\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|tmp_random[0]~1_combout\);

-- Location: LCCOMB_X27_Y18_N12
\u_vga|nb_submarines[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[0]~4_combout\ = \u_vga|nb_submarines\(0) $ (((\u_vga|ask_read~q\ & \u_vga|tmp_random[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datac => \u_vga|nb_submarines\(0),
	datad => \u_vga|tmp_random[0]~1_combout\,
	combout => \u_vga|nb_submarines[0]~4_combout\);

-- Location: FF_X27_Y18_N13
\u_vga|nb_submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(0));

-- Location: LCCOMB_X27_Y18_N24
\u_vga|nb_submarines[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[1]~0_combout\ = \u_vga|nb_submarines\(1) $ (((\u_vga|ask_read~q\ & (\u_vga|tmp_random[0]~1_combout\ & \u_vga|nb_submarines\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|tmp_random[0]~1_combout\,
	datac => \u_vga|nb_submarines\(1),
	datad => \u_vga|nb_submarines\(0),
	combout => \u_vga|nb_submarines[1]~0_combout\);

-- Location: FF_X27_Y18_N25
\u_vga|nb_submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(1));

-- Location: LCCOMB_X27_Y18_N6
\u_vga|nb_submarines[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[2]~1_combout\ = (\u_vga|nb_submarines\(0) & (\u_vga|tmp_random[0]~1_combout\ & (\u_vga|ask_read~q\ & \u_vga|nb_submarines\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(0),
	datab => \u_vga|tmp_random[0]~1_combout\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|nb_submarines\(1),
	combout => \u_vga|nb_submarines[2]~1_combout\);

-- Location: LCCOMB_X27_Y18_N18
\u_vga|nb_submarines[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[2]~2_combout\ = \u_vga|nb_submarines\(2) $ (\u_vga|nb_submarines[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|nb_submarines\(2),
	datad => \u_vga|nb_submarines[2]~1_combout\,
	combout => \u_vga|nb_submarines[2]~2_combout\);

-- Location: FF_X27_Y18_N19
\u_vga|nb_submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(2));

-- Location: LCCOMB_X27_Y18_N4
\u_vga|nb_submarines[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[3]~3_combout\ = \u_vga|nb_submarines\(3) $ (((\u_vga|nb_submarines[2]~1_combout\ & \u_vga|nb_submarines\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines[2]~1_combout\,
	datab => \u_vga|nb_submarines\(2),
	datac => \u_vga|nb_submarines\(3),
	combout => \u_vga|nb_submarines[3]~3_combout\);

-- Location: FF_X27_Y18_N5
\u_vga|nb_submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(3));

-- Location: LCCOMB_X27_Y18_N30
\u_vga|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan0~0_combout\ = ((!\u_vga|nb_submarines\(2) & !\u_vga|nb_submarines\(1))) # (!\u_vga|nb_submarines\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|nb_submarines\(2),
	datac => \u_vga|nb_submarines\(3),
	datad => \u_vga|nb_submarines\(1),
	combout => \u_vga|LessThan0~0_combout\);

-- Location: LCCOMB_X27_Y18_N16
\u_vga|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~1_combout\ = (\u_vga|Decoder0~0_combout\ & (!\u_vga|ask_read~q\ & \u_vga|tmp_random[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~0_combout\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|tmp_random[0]~1_combout\,
	combout => \u_vga|Decoder0~1_combout\);

-- Location: LCCOMB_X28_Y22_N8
\u_vga|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~9_combout\ = (\u_vga|Decoder0~1_combout\ & (\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder0~9_combout\);

-- Location: LCCOMB_X27_Y19_N6
\u_vga|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~7_combout\ = (!\u_vga|magn_g_y\(2) & !\u_vga|magn_g_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder0~7_combout\);

-- Location: LCCOMB_X26_Y18_N12
\u_vga|submarines[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[17]~18_combout\ = (\u_vga|submarines\(17)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~7_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(17),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[17]~18_combout\);

-- Location: FF_X26_Y18_N13
\u_vga|submarines[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(17));

-- Location: LCCOMB_X26_Y18_N4
\u_vga|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~3_combout\ = (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & !\u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder0~3_combout\);

-- Location: LCCOMB_X26_Y18_N18
\u_vga|submarines[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[21]~17_combout\ = (\u_vga|submarines\(21)) # ((\u_vga|Decoder0~3_combout\ & \u_vga|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|submarines\(21),
	datad => \u_vga|Decoder0~9_combout\,
	combout => \u_vga|submarines[21]~17_combout\);

-- Location: FF_X26_Y18_N19
\u_vga|submarines[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(21));

-- Location: LCCOMB_X26_Y18_N22
\u_vga|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~13_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3)) # (!\u_vga|submarines\(21))))) # (!\u_vga|magn_g_y\(2) & (!\u_vga|submarines\(17) & ((!\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(17),
	datab => \u_vga|submarines\(21),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~13_combout\);

-- Location: LCCOMB_X26_Y18_N16
\u_vga|submarines[25]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[25]~16_combout\ = (\u_vga|submarines\(25)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~7_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(25),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[25]~16_combout\);

-- Location: FF_X26_Y18_N17
\u_vga|submarines[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[25]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(25));

-- Location: LCCOMB_X26_Y18_N14
\u_vga|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~8_combout\ = (\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & !\u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder0~8_combout\);

-- Location: LCCOMB_X26_Y18_N24
\u_vga|submarines[29]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[29]~19_combout\ = (\u_vga|submarines\(29)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|submarines\(29),
	datad => \u_vga|Decoder0~9_combout\,
	combout => \u_vga|submarines[29]~19_combout\);

-- Location: FF_X26_Y18_N25
\u_vga|submarines[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[29]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(29));

-- Location: LCCOMB_X26_Y18_N26
\u_vga|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~14_combout\ = (\u_vga|Mux0~13_combout\ & (((!\u_vga|magn_g_y\(3)) # (!\u_vga|submarines\(29))))) # (!\u_vga|Mux0~13_combout\ & (!\u_vga|submarines\(25) & ((\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~13_combout\,
	datab => \u_vga|submarines\(25),
	datac => \u_vga|submarines\(29),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~14_combout\);

-- Location: LCCOMB_X27_Y19_N4
\u_vga|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~6_combout\ = (!\u_vga|magn_g_y\(2) & \u_vga|magn_g_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y18_N30
\u_vga|submarines[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[27]~28_combout\ = (\u_vga|submarines\(27)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~6_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~6_combout\,
	datac => \u_vga|submarines\(27),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[27]~28_combout\);

-- Location: FF_X26_Y18_N31
\u_vga|submarines[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(27));

-- Location: LCCOMB_X26_Y18_N10
\u_vga|submarines[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[19]~30_combout\ = (\u_vga|submarines\(19)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~6_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~6_combout\,
	datac => \u_vga|submarines\(19),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[19]~30_combout\);

-- Location: FF_X26_Y18_N11
\u_vga|submarines[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[19]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(19));

-- Location: LCCOMB_X26_Y16_N12
\u_vga|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~4_combout\ = (\u_vga|magn_g_y\(2) & \u_vga|magn_g_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder0~4_combout\);

-- Location: LCCOMB_X26_Y18_N0
\u_vga|submarines[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[23]~29_combout\ = (\u_vga|submarines\(23)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~4_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~4_combout\,
	datac => \u_vga|submarines\(23),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[23]~29_combout\);

-- Location: FF_X26_Y18_N1
\u_vga|submarines[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(23));

-- Location: LCCOMB_X26_Y18_N20
\u_vga|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~20_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3)) # (!\u_vga|submarines\(23))))) # (!\u_vga|magn_g_y\(2) & (!\u_vga|submarines\(19) & ((!\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(19),
	datab => \u_vga|submarines\(23),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~20_combout\);

-- Location: LCCOMB_X26_Y18_N6
\u_vga|submarines[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[31]~31_combout\ = (\u_vga|submarines\(31)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|Decoder0~4_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|Decoder0~4_combout\,
	datac => \u_vga|submarines\(31),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[31]~31_combout\);

-- Location: FF_X26_Y18_N7
\u_vga|submarines[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(31));

-- Location: LCCOMB_X26_Y18_N8
\u_vga|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~21_combout\ = (\u_vga|Mux0~20_combout\ & (((!\u_vga|magn_g_y\(3)) # (!\u_vga|submarines\(31))))) # (!\u_vga|Mux0~20_combout\ & (!\u_vga|submarines\(27) & ((\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(27),
	datab => \u_vga|Mux0~20_combout\,
	datac => \u_vga|submarines\(31),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~21_combout\);

-- Location: LCCOMB_X28_Y22_N2
\u_vga|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~10_combout\ = (\u_vga|Decoder0~1_combout\ & (\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder0~10_combout\);

-- Location: LCCOMB_X26_Y17_N0
\u_vga|submarines[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[22]~20_combout\ = (\u_vga|submarines\(22)) # ((\u_vga|Decoder0~4_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(22),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[22]~20_combout\);

-- Location: FF_X26_Y17_N1
\u_vga|submarines[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[22]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(22));

-- Location: LCCOMB_X26_Y17_N26
\u_vga|submarines[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[26]~21_combout\ = (\u_vga|submarines\(26)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(26),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[26]~21_combout\);

-- Location: FF_X26_Y17_N27
\u_vga|submarines[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(26));

-- Location: LCCOMB_X26_Y17_N20
\u_vga|submarines[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[18]~22_combout\ = (\u_vga|submarines\(18)) # ((\u_vga|Decoder0~6_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(18),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[18]~22_combout\);

-- Location: FF_X26_Y17_N21
\u_vga|submarines[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[18]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(18));

-- Location: LCCOMB_X26_Y17_N30
\u_vga|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~15_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3) & (!\u_vga|submarines\(26))) # (!\u_vga|magn_g_y\(3) & ((!\u_vga|submarines\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(26),
	datac => \u_vga|submarines\(18),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~15_combout\);

-- Location: LCCOMB_X26_Y17_N24
\u_vga|submarines[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[30]~23_combout\ = (\u_vga|submarines\(30)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(30),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[30]~23_combout\);

-- Location: FF_X26_Y17_N25
\u_vga|submarines[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[30]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(30));

-- Location: LCCOMB_X26_Y17_N18
\u_vga|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~16_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~15_combout\ & ((!\u_vga|submarines\(30)))) # (!\u_vga|Mux0~15_combout\ & (!\u_vga|submarines\(22))))) # (!\u_vga|magn_g_y\(2) & (((\u_vga|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(22),
	datac => \u_vga|Mux0~15_combout\,
	datad => \u_vga|submarines\(30),
	combout => \u_vga|Mux0~16_combout\);

-- Location: LCCOMB_X26_Y17_N28
\u_vga|submarines[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[20]~24_combout\ = (\u_vga|submarines\(20)) # ((\u_vga|Decoder0~3_combout\ & \u_vga|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|submarines\(20),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[20]~24_combout\);

-- Location: FF_X26_Y17_N29
\u_vga|submarines[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(20));

-- Location: LCCOMB_X26_Y17_N4
\u_vga|submarines[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[28]~27_combout\ = (\u_vga|submarines\(28)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|submarines\(28),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[28]~27_combout\);

-- Location: FF_X26_Y17_N5
\u_vga|submarines[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[28]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(28));

-- Location: LCCOMB_X26_Y17_N8
\u_vga|submarines[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[16]~26_combout\ = (\u_vga|submarines\(16)) # ((\u_vga|Decoder0~7_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(16),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[16]~26_combout\);

-- Location: FF_X26_Y17_N9
\u_vga|submarines[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(16));

-- Location: LCCOMB_X26_Y17_N6
\u_vga|submarines[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[24]~25_combout\ = (\u_vga|submarines\(24)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(24),
	datad => \u_vga|Decoder0~10_combout\,
	combout => \u_vga|submarines[24]~25_combout\);

-- Location: FF_X26_Y17_N7
\u_vga|submarines[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[24]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(24));

-- Location: LCCOMB_X26_Y17_N2
\u_vga|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~17_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3) & ((!\u_vga|submarines\(24)))) # (!\u_vga|magn_g_y\(3) & (!\u_vga|submarines\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(16),
	datac => \u_vga|submarines\(24),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~17_combout\);

-- Location: LCCOMB_X26_Y17_N22
\u_vga|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~18_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~17_combout\ & ((!\u_vga|submarines\(28)))) # (!\u_vga|Mux0~17_combout\ & (!\u_vga|submarines\(20))))) # (!\u_vga|magn_g_y\(2) & (((\u_vga|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(20),
	datac => \u_vga|submarines\(28),
	datad => \u_vga|Mux0~17_combout\,
	combout => \u_vga|Mux0~18_combout\);

-- Location: LCCOMB_X26_Y18_N28
\u_vga|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~19_combout\ = (\u_vga|magn_g_y\(0) & (((\u_vga|magn_g_y\(1))))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|magn_g_y\(1) & (\u_vga|Mux0~16_combout\)) # (!\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~16_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux0~18_combout\,
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Mux0~19_combout\);

-- Location: LCCOMB_X26_Y18_N2
\u_vga|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~22_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~19_combout\ & ((\u_vga|Mux0~21_combout\))) # (!\u_vga|Mux0~19_combout\ & (\u_vga|Mux0~14_combout\)))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~14_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux0~21_combout\,
	datad => \u_vga|Mux0~19_combout\,
	combout => \u_vga|Mux0~22_combout\);

-- Location: LCCOMB_X28_Y22_N30
\u_vga|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~12_combout\ = (\u_vga|Decoder0~1_combout\ & (!\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder0~12_combout\);

-- Location: LCCOMB_X27_Y19_N28
\u_vga|submarines[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[8]~34_combout\ = (\u_vga|submarines\(8)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|Decoder0~12_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|submarines\(8),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[8]~34_combout\);

-- Location: FF_X27_Y19_N29
\u_vga|submarines[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[8]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(8));

-- Location: LCCOMB_X27_Y19_N10
\u_vga|submarines[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[10]~33_combout\ = (\u_vga|submarines\(10)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(10),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[10]~33_combout\);

-- Location: FF_X27_Y19_N11
\u_vga|submarines[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(10));

-- Location: LCCOMB_X27_Y19_N22
\u_vga|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~23_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|magn_g_y\(1) & ((!\u_vga|submarines\(10)))) # (!\u_vga|magn_g_y\(1) & (!\u_vga|submarines\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(8),
	datad => \u_vga|submarines\(10),
	combout => \u_vga|Mux0~23_combout\);

-- Location: LCCOMB_X28_Y22_N4
\u_vga|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~11_combout\ = (\u_vga|Decoder0~1_combout\ & (!\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder0~11_combout\);

-- Location: LCCOMB_X27_Y19_N16
\u_vga|submarines[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[9]~32_combout\ = (\u_vga|submarines\(9)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|Decoder0~11_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(9),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[9]~32_combout\);

-- Location: FF_X27_Y19_N17
\u_vga|submarines[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[9]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(9));

-- Location: LCCOMB_X27_Y19_N8
\u_vga|submarines[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[11]~35_combout\ = (\u_vga|submarines\(11)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|Decoder0~11_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(11),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[11]~35_combout\);

-- Location: FF_X27_Y19_N9
\u_vga|submarines[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(11));

-- Location: LCCOMB_X27_Y19_N2
\u_vga|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~24_combout\ = (\u_vga|Mux0~23_combout\ & (((!\u_vga|magn_g_y\(0)) # (!\u_vga|submarines\(11))))) # (!\u_vga|Mux0~23_combout\ & (!\u_vga|submarines\(9) & ((\u_vga|magn_g_y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~23_combout\,
	datab => \u_vga|submarines\(9),
	datac => \u_vga|submarines\(11),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~24_combout\);

-- Location: LCCOMB_X27_Y19_N14
\u_vga|submarines[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[2]~41_combout\ = (\u_vga|submarines\(2)) # ((\u_vga|Decoder0~6_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(2),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[2]~41_combout\);

-- Location: FF_X27_Y19_N15
\u_vga|submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[2]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(2));

-- Location: LCCOMB_X27_Y19_N0
\u_vga|submarines[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[0]~42_combout\ = (\u_vga|submarines\(0)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|Decoder0~12_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|submarines\(0),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[0]~42_combout\);

-- Location: FF_X27_Y19_N1
\u_vga|submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(0));

-- Location: LCCOMB_X27_Y19_N18
\u_vga|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~27_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|magn_g_y\(1) & (!\u_vga|submarines\(2))) # (!\u_vga|magn_g_y\(1) & ((!\u_vga|submarines\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(2),
	datad => \u_vga|submarines\(0),
	combout => \u_vga|Mux0~27_combout\);

-- Location: LCCOMB_X27_Y19_N12
\u_vga|submarines[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[1]~40_combout\ = (\u_vga|submarines\(1)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|Decoder0~11_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(1),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[1]~40_combout\);

-- Location: FF_X27_Y19_N13
\u_vga|submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(1));

-- Location: LCCOMB_X27_Y19_N20
\u_vga|submarines[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[3]~43_combout\ = (\u_vga|submarines\(3)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|Decoder0~11_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(3),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[3]~43_combout\);

-- Location: FF_X27_Y19_N21
\u_vga|submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(3));

-- Location: LCCOMB_X27_Y19_N30
\u_vga|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~28_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~27_combout\ & ((!\u_vga|submarines\(3)))) # (!\u_vga|Mux0~27_combout\ & (!\u_vga|submarines\(1))))) # (!\u_vga|magn_g_y\(0) & (\u_vga|Mux0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|Mux0~27_combout\,
	datac => \u_vga|submarines\(1),
	datad => \u_vga|submarines\(3),
	combout => \u_vga|Mux0~28_combout\);

-- Location: LCCOMB_X26_Y19_N12
\u_vga|submarines[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[4]~38_combout\ = (\u_vga|submarines\(4)) # ((\u_vga|Decoder0~3_combout\ & \u_vga|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|submarines\(4),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[4]~38_combout\);

-- Location: FF_X26_Y19_N13
\u_vga|submarines[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(4));

-- Location: LCCOMB_X26_Y19_N26
\u_vga|submarines[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[5]~37_combout\ = (\u_vga|submarines\(5)) # ((\u_vga|Decoder0~3_combout\ & \u_vga|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(5),
	combout => \u_vga|submarines[5]~37_combout\);

-- Location: FF_X26_Y19_N27
\u_vga|submarines[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(5));

-- Location: LCCOMB_X26_Y19_N22
\u_vga|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~25_combout\ = (\u_vga|magn_g_y\(0) & (((\u_vga|magn_g_y\(1)) # (!\u_vga|submarines\(5))))) # (!\u_vga|magn_g_y\(0) & (!\u_vga|submarines\(4) & ((!\u_vga|magn_g_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(4),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(5),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Mux0~25_combout\);

-- Location: LCCOMB_X26_Y19_N8
\u_vga|submarines[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[6]~36_combout\ = (\u_vga|submarines\(6)) # ((\u_vga|Decoder0~4_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(6),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[6]~36_combout\);

-- Location: FF_X26_Y19_N9
\u_vga|submarines[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[6]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(6));

-- Location: LCCOMB_X26_Y19_N24
\u_vga|submarines[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[7]~39_combout\ = (\u_vga|submarines\(7)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|Decoder0~11_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(7),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[7]~39_combout\);

-- Location: FF_X26_Y19_N25
\u_vga|submarines[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(7));

-- Location: LCCOMB_X26_Y19_N2
\u_vga|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~26_combout\ = (\u_vga|Mux0~25_combout\ & (((!\u_vga|submarines\(7))) # (!\u_vga|magn_g_y\(1)))) # (!\u_vga|Mux0~25_combout\ & (\u_vga|magn_g_y\(1) & (!\u_vga|submarines\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~25_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(6),
	datad => \u_vga|submarines\(7),
	combout => \u_vga|Mux0~26_combout\);

-- Location: LCCOMB_X27_Y19_N24
\u_vga|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~29_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3)) # ((\u_vga|Mux0~26_combout\)))) # (!\u_vga|magn_g_y\(2) & (!\u_vga|magn_g_y\(3) & (\u_vga|Mux0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|Mux0~28_combout\,
	datad => \u_vga|Mux0~26_combout\,
	combout => \u_vga|Mux0~29_combout\);

-- Location: LCCOMB_X26_Y19_N30
\u_vga|submarines[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[13]~45_combout\ = (\u_vga|submarines\(13)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(13),
	combout => \u_vga|submarines[13]~45_combout\);

-- Location: FF_X26_Y19_N31
\u_vga|submarines[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(13));

-- Location: LCCOMB_X26_Y19_N16
\u_vga|submarines[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[12]~46_combout\ = (\u_vga|submarines\(12)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|submarines\(12),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[12]~46_combout\);

-- Location: FF_X26_Y19_N17
\u_vga|submarines[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[12]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(12));

-- Location: LCCOMB_X26_Y19_N10
\u_vga|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~30_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & (!\u_vga|submarines\(13))) # (!\u_vga|magn_g_y\(0) & ((!\u_vga|submarines\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(13),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(12),
	combout => \u_vga|Mux0~30_combout\);

-- Location: LCCOMB_X26_Y19_N4
\u_vga|submarines[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[14]~44_combout\ = (\u_vga|submarines\(14)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(14),
	datad => \u_vga|Decoder0~12_combout\,
	combout => \u_vga|submarines[14]~44_combout\);

-- Location: FF_X26_Y19_N5
\u_vga|submarines[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(14));

-- Location: LCCOMB_X26_Y19_N28
\u_vga|submarines[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[15]~47_combout\ = (\u_vga|submarines\(15)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|Decoder0~11_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|submarines\(15),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[15]~47_combout\);

-- Location: FF_X26_Y19_N29
\u_vga|submarines[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[15]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(15));

-- Location: LCCOMB_X26_Y19_N6
\u_vga|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~31_combout\ = (\u_vga|Mux0~30_combout\ & (((!\u_vga|submarines\(15))) # (!\u_vga|magn_g_y\(1)))) # (!\u_vga|Mux0~30_combout\ & (\u_vga|magn_g_y\(1) & (!\u_vga|submarines\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~30_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(14),
	datad => \u_vga|submarines\(15),
	combout => \u_vga|Mux0~31_combout\);

-- Location: LCCOMB_X27_Y19_N26
\u_vga|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~32_combout\ = (\u_vga|Mux0~29_combout\ & (((\u_vga|Mux0~31_combout\) # (!\u_vga|magn_g_y\(3))))) # (!\u_vga|Mux0~29_combout\ & (\u_vga|Mux0~24_combout\ & ((\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~24_combout\,
	datab => \u_vga|Mux0~29_combout\,
	datac => \u_vga|Mux0~31_combout\,
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~32_combout\);

-- Location: LCCOMB_X27_Y18_N20
\u_vga|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~33_combout\ = (!\u_vga|magn_g_y\(5) & ((\u_vga|magn_g_y\(4) & (\u_vga|Mux0~22_combout\)) # (!\u_vga|magn_g_y\(4) & ((\u_vga|Mux0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~22_combout\,
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|Mux0~32_combout\,
	combout => \u_vga|Mux0~33_combout\);

-- Location: LCCOMB_X27_Y18_N26
\u_vga|tmp_random~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random~0_combout\ = (!\u_vga|magn_g_y\(5) & \u_vga|magn_g_y\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|magn_g_y\(4),
	combout => \u_vga|tmp_random~0_combout\);

-- Location: LCCOMB_X28_Y16_N2
\u_vga|old_random[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[4]~4_combout\ = !\u_vga|tmp_random~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random~0_combout\,
	combout => \u_vga|old_random[4]~4_combout\);

-- Location: LCCOMB_X27_Y18_N14
\u_vga|old_random[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[7]~2_combout\ = (!\u_vga|ask_read~q\ & (\u_vga|tmp_random[0]~1_combout\ & (!\u_vga|update_elements_position~11_combout\ & \u_vga|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|tmp_random[0]~1_combout\,
	datac => \u_vga|update_elements_position~11_combout\,
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|old_random[7]~2_combout\);

-- Location: FF_X28_Y16_N3
\u_vga|old_random[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[4]~4_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(4));

-- Location: LCCOMB_X26_Y17_N10
\u_vga|old_random[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[5]~3_combout\ = !\u_vga|magn_g_y\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(5),
	combout => \u_vga|old_random[5]~3_combout\);

-- Location: FF_X26_Y17_N11
\u_vga|old_random[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[5]~3_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(5));

-- Location: LCCOMB_X26_Y20_N26
\u_vga|Equal10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~3_combout\ = (\u_vga|magn_g_y\(5) & (((\u_vga|old_random\(4) & !\u_vga|old_random\(5))))) # (!\u_vga|magn_g_y\(5) & (\u_vga|old_random\(5) & (\u_vga|magn_g_y\(4) $ (\u_vga|old_random\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|old_random\(4),
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|old_random\(5),
	combout => \u_vga|Equal10~3_combout\);

-- Location: LCCOMB_X26_Y20_N0
\u_vga|old_random[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[1]~7_combout\ = !\u_vga|magn_g_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|old_random[1]~7_combout\);

-- Location: FF_X26_Y20_N1
\u_vga|old_random[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[1]~7_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(1));

-- Location: LCCOMB_X28_Y16_N12
\u_vga|old_random[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[3]~5_combout\ = !\u_vga|magn_g_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|old_random[3]~5_combout\);

-- Location: FF_X28_Y16_N13
\u_vga|old_random[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[3]~5_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(3));

-- Location: LCCOMB_X26_Y17_N12
\u_vga|old_random[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[2]~6_combout\ = !\u_vga|magn_g_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(2),
	combout => \u_vga|old_random[2]~6_combout\);

-- Location: FF_X26_Y17_N13
\u_vga|old_random[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[2]~6_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(2));

-- Location: LCCOMB_X26_Y20_N22
\u_vga|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~1_combout\ = (\u_vga|magn_g_y\(2) & (!\u_vga|old_random\(2) & (\u_vga|old_random\(3) $ (\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & (\u_vga|old_random\(2) & (\u_vga|old_random\(3) $ (\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|old_random\(3),
	datac => \u_vga|old_random\(2),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Equal10~1_combout\);

-- Location: LCCOMB_X27_Y20_N24
\u_vga|old_random[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[0]~8_combout\ = !\u_vga|magn_g_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(0),
	combout => \u_vga|old_random[0]~8_combout\);

-- Location: FF_X27_Y20_N25
\u_vga|old_random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[0]~8_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(0));

-- Location: LCCOMB_X27_Y20_N2
\u_vga|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~0_combout\ = \u_vga|old_random\(0) $ (!\u_vga|magn_g_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(0),
	datac => \u_vga|magn_g_y\(0),
	combout => \u_vga|Equal10~0_combout\);

-- Location: LCCOMB_X26_Y20_N24
\u_vga|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~2_combout\ = (\u_vga|Equal10~1_combout\ & (!\u_vga|Equal10~0_combout\ & (\u_vga|magn_g_y\(1) $ (\u_vga|old_random\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|old_random\(1),
	datac => \u_vga|Equal10~1_combout\,
	datad => \u_vga|Equal10~0_combout\,
	combout => \u_vga|Equal10~2_combout\);

-- Location: LCCOMB_X26_Y17_N16
\u_vga|old_random[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[7]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_vga|old_random[7]~feeder_combout\);

-- Location: FF_X26_Y17_N17
\u_vga|old_random[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[7]~feeder_combout\,
	ena => \u_vga|old_random[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(7));

-- Location: LCCOMB_X26_Y20_N8
\u_vga|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~0_combout\ = (\u_vga|old_random\(0) & (!\u_vga|old_random\(1) & VCC)) # (!\u_vga|old_random\(0) & (\u_vga|old_random\(1) $ (GND)))
-- \u_vga|Add10~1\ = CARRY((!\u_vga|old_random\(0) & !\u_vga|old_random\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(0),
	datab => \u_vga|old_random\(1),
	datad => VCC,
	combout => \u_vga|Add10~0_combout\,
	cout => \u_vga|Add10~1\);

-- Location: LCCOMB_X26_Y20_N10
\u_vga|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~2_combout\ = (\u_vga|old_random\(2) & ((\u_vga|Add10~1\) # (GND))) # (!\u_vga|old_random\(2) & (!\u_vga|Add10~1\))
-- \u_vga|Add10~3\ = CARRY((\u_vga|old_random\(2)) # (!\u_vga|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(2),
	datad => VCC,
	cin => \u_vga|Add10~1\,
	combout => \u_vga|Add10~2_combout\,
	cout => \u_vga|Add10~3\);

-- Location: LCCOMB_X26_Y20_N12
\u_vga|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~4_combout\ = (\u_vga|old_random\(3) & (!\u_vga|Add10~3\ & VCC)) # (!\u_vga|old_random\(3) & (\u_vga|Add10~3\ $ (GND)))
-- \u_vga|Add10~5\ = CARRY((!\u_vga|old_random\(3) & !\u_vga|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(3),
	datad => VCC,
	cin => \u_vga|Add10~3\,
	combout => \u_vga|Add10~4_combout\,
	cout => \u_vga|Add10~5\);

-- Location: LCCOMB_X26_Y20_N14
\u_vga|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~6_combout\ = (\u_vga|old_random\(4) & ((\u_vga|Add10~5\) # (GND))) # (!\u_vga|old_random\(4) & (!\u_vga|Add10~5\))
-- \u_vga|Add10~7\ = CARRY((\u_vga|old_random\(4)) # (!\u_vga|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(4),
	datad => VCC,
	cin => \u_vga|Add10~5\,
	combout => \u_vga|Add10~6_combout\,
	cout => \u_vga|Add10~7\);

-- Location: LCCOMB_X26_Y20_N16
\u_vga|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~8_combout\ = (\u_vga|old_random\(5) & (!\u_vga|Add10~7\ & VCC)) # (!\u_vga|old_random\(5) & (\u_vga|Add10~7\ $ (GND)))
-- \u_vga|Add10~9\ = CARRY((!\u_vga|old_random\(5) & !\u_vga|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(5),
	datad => VCC,
	cin => \u_vga|Add10~7\,
	combout => \u_vga|Add10~8_combout\,
	cout => \u_vga|Add10~9\);

-- Location: LCCOMB_X26_Y20_N30
\u_vga|update_elements_position~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~12_combout\ = (\u_vga|magn_g_y\(5) & (((!\u_vga|Add10~6_combout\ & \u_vga|Add10~8_combout\)))) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add10~8_combout\ & (\u_vga|magn_g_y\(4) $ (!\u_vga|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|Add10~6_combout\,
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|Add10~8_combout\,
	combout => \u_vga|update_elements_position~12_combout\);

-- Location: LCCOMB_X26_Y20_N18
\u_vga|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~10_combout\ = (\u_vga|old_random\(7) & ((\u_vga|Add10~9\) # (GND))) # (!\u_vga|old_random\(7) & (!\u_vga|Add10~9\))
-- \u_vga|Add10~11\ = CARRY((\u_vga|old_random\(7)) # (!\u_vga|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add10~9\,
	combout => \u_vga|Add10~10_combout\,
	cout => \u_vga|Add10~11\);

-- Location: LCCOMB_X26_Y20_N20
\u_vga|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add10~12_combout\ = \u_vga|old_random\(7) $ (\u_vga|Add10~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(7),
	cin => \u_vga|Add10~11\,
	combout => \u_vga|Add10~12_combout\);

-- Location: LCCOMB_X26_Y20_N2
\u_vga|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~0_combout\ = (\u_vga|Add10~2_combout\ & (\u_vga|magn_g_y\(2) & (\u_vga|magn_g_y\(3) $ (!\u_vga|Add10~4_combout\)))) # (!\u_vga|Add10~2_combout\ & (!\u_vga|magn_g_y\(2) & (\u_vga|magn_g_y\(3) $ (!\u_vga|Add10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add10~2_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|Add10~4_combout\,
	combout => \u_vga|Equal11~0_combout\);

-- Location: LCCOMB_X26_Y20_N4
\u_vga|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~1_combout\ = (\u_vga|Equal11~0_combout\ & (\u_vga|Equal10~0_combout\ & (\u_vga|magn_g_y\(1) $ (!\u_vga|Add10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Equal11~0_combout\,
	datac => \u_vga|Add10~0_combout\,
	datad => \u_vga|Equal10~0_combout\,
	combout => \u_vga|Equal11~1_combout\);

-- Location: LCCOMB_X26_Y20_N6
\u_vga|update_elements_position~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~8_combout\ = (\u_vga|update_elements_position~12_combout\ & (!\u_vga|Add10~12_combout\ & (\u_vga|Equal11~1_combout\ & !\u_vga|Add10~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~12_combout\,
	datab => \u_vga|Add10~12_combout\,
	datac => \u_vga|Equal11~1_combout\,
	datad => \u_vga|Add10~10_combout\,
	combout => \u_vga|update_elements_position~8_combout\);

-- Location: LCCOMB_X27_Y20_N4
\u_vga|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~0_combout\ = \u_vga|old_random\(0) $ (GND)
-- \u_vga|Add11~1\ = CARRY(!\u_vga|old_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(0),
	datad => VCC,
	combout => \u_vga|Add11~0_combout\,
	cout => \u_vga|Add11~1\);

-- Location: LCCOMB_X27_Y20_N6
\u_vga|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~2_combout\ = (\u_vga|old_random\(1) & (!\u_vga|Add11~1\)) # (!\u_vga|old_random\(1) & (\u_vga|Add11~1\ & VCC))
-- \u_vga|Add11~3\ = CARRY((\u_vga|old_random\(1) & !\u_vga|Add11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(1),
	datad => VCC,
	cin => \u_vga|Add11~1\,
	combout => \u_vga|Add11~2_combout\,
	cout => \u_vga|Add11~3\);

-- Location: LCCOMB_X27_Y20_N8
\u_vga|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~4_combout\ = (\u_vga|old_random\(2) & (\u_vga|Add11~3\ $ (GND))) # (!\u_vga|old_random\(2) & ((GND) # (!\u_vga|Add11~3\)))
-- \u_vga|Add11~5\ = CARRY((!\u_vga|Add11~3\) # (!\u_vga|old_random\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(2),
	datad => VCC,
	cin => \u_vga|Add11~3\,
	combout => \u_vga|Add11~4_combout\,
	cout => \u_vga|Add11~5\);

-- Location: LCCOMB_X27_Y20_N10
\u_vga|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~6_combout\ = (\u_vga|old_random\(3) & (!\u_vga|Add11~5\)) # (!\u_vga|old_random\(3) & (\u_vga|Add11~5\ & VCC))
-- \u_vga|Add11~7\ = CARRY((\u_vga|old_random\(3) & !\u_vga|Add11~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(3),
	datad => VCC,
	cin => \u_vga|Add11~5\,
	combout => \u_vga|Add11~6_combout\,
	cout => \u_vga|Add11~7\);

-- Location: LCCOMB_X27_Y20_N12
\u_vga|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~8_combout\ = (\u_vga|old_random\(4) & (\u_vga|Add11~7\ $ (GND))) # (!\u_vga|old_random\(4) & ((GND) # (!\u_vga|Add11~7\)))
-- \u_vga|Add11~9\ = CARRY((!\u_vga|Add11~7\) # (!\u_vga|old_random\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(4),
	datad => VCC,
	cin => \u_vga|Add11~7\,
	combout => \u_vga|Add11~8_combout\,
	cout => \u_vga|Add11~9\);

-- Location: LCCOMB_X27_Y20_N14
\u_vga|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~10_combout\ = (\u_vga|old_random\(5) & (!\u_vga|Add11~9\)) # (!\u_vga|old_random\(5) & (\u_vga|Add11~9\ & VCC))
-- \u_vga|Add11~11\ = CARRY((\u_vga|old_random\(5) & !\u_vga|Add11~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(5),
	datad => VCC,
	cin => \u_vga|Add11~9\,
	combout => \u_vga|Add11~10_combout\,
	cout => \u_vga|Add11~11\);

-- Location: LCCOMB_X27_Y20_N16
\u_vga|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~12_combout\ = (\u_vga|old_random\(7) & (\u_vga|Add11~11\ $ (GND))) # (!\u_vga|old_random\(7) & ((GND) # (!\u_vga|Add11~11\)))
-- \u_vga|Add11~13\ = CARRY((!\u_vga|Add11~11\) # (!\u_vga|old_random\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add11~11\,
	combout => \u_vga|Add11~12_combout\,
	cout => \u_vga|Add11~13\);

-- Location: LCCOMB_X27_Y20_N18
\u_vga|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~14_combout\ = (\u_vga|old_random\(7) & (!\u_vga|Add11~13\)) # (!\u_vga|old_random\(7) & (\u_vga|Add11~13\ & VCC))
-- \u_vga|Add11~15\ = CARRY((\u_vga|old_random\(7) & !\u_vga|Add11~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add11~13\,
	combout => \u_vga|Add11~14_combout\,
	cout => \u_vga|Add11~15\);

-- Location: LCCOMB_X27_Y20_N22
\u_vga|update_elements_position~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~13_combout\ = (\u_vga|magn_g_y\(5) & (((\u_vga|Add11~10_combout\ & !\u_vga|Add11~8_combout\)))) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add11~10_combout\ & (\u_vga|magn_g_y\(4) $ (!\u_vga|Add11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|Add11~10_combout\,
	datad => \u_vga|Add11~8_combout\,
	combout => \u_vga|update_elements_position~13_combout\);

-- Location: LCCOMB_X27_Y20_N0
\u_vga|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~1_combout\ = (\u_vga|magn_g_y\(2) & (\u_vga|Add11~4_combout\ & (\u_vga|magn_g_y\(3) $ (!\u_vga|Add11~6_combout\)))) # (!\u_vga|magn_g_y\(2) & (!\u_vga|Add11~4_combout\ & (\u_vga|magn_g_y\(3) $ (!\u_vga|Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|Add11~4_combout\,
	datad => \u_vga|Add11~6_combout\,
	combout => \u_vga|Equal12~1_combout\);

-- Location: LCCOMB_X27_Y20_N30
\u_vga|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~0_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|Add11~0_combout\ & (\u_vga|magn_g_y\(1) $ (!\u_vga|Add11~2_combout\)))) # (!\u_vga|magn_g_y\(0) & (!\u_vga|Add11~0_combout\ & (\u_vga|magn_g_y\(1) $ (!\u_vga|Add11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|Add11~0_combout\,
	datad => \u_vga|Add11~2_combout\,
	combout => \u_vga|Equal12~0_combout\);

-- Location: LCCOMB_X27_Y20_N26
\u_vga|update_elements_position~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~9_combout\ = (\u_vga|update_elements_position~13_combout\ & (\u_vga|Equal12~1_combout\ & (\u_vga|Equal12~0_combout\ & !\u_vga|Add11~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~13_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|Equal12~0_combout\,
	datad => \u_vga|Add11~12_combout\,
	combout => \u_vga|update_elements_position~9_combout\);

-- Location: LCCOMB_X27_Y20_N20
\u_vga|Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~16_combout\ = \u_vga|Add11~15\ $ (!\u_vga|old_random\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|old_random\(7),
	cin => \u_vga|Add11~15\,
	combout => \u_vga|Add11~16_combout\);

-- Location: LCCOMB_X27_Y20_N28
\u_vga|update_elements_position~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~10_combout\ = (\u_vga|update_elements_position~8_combout\) # ((!\u_vga|Add11~14_combout\ & (\u_vga|update_elements_position~9_combout\ & !\u_vga|Add11~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~8_combout\,
	datab => \u_vga|Add11~14_combout\,
	datac => \u_vga|update_elements_position~9_combout\,
	datad => \u_vga|Add11~16_combout\,
	combout => \u_vga|update_elements_position~10_combout\);

-- Location: LCCOMB_X26_Y20_N28
\u_vga|update_elements_position~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~11_combout\ = (\u_vga|update_elements_position~10_combout\) # ((\u_vga|Equal10~3_combout\ & (\u_vga|Equal10~2_combout\ & \u_vga|old_random\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal10~3_combout\,
	datab => \u_vga|Equal10~2_combout\,
	datac => \u_vga|old_random\(7),
	datad => \u_vga|update_elements_position~10_combout\,
	combout => \u_vga|update_elements_position~11_combout\);

-- Location: LCCOMB_X26_Y16_N30
\u_vga|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~5_combout\ = (\u_vga|Decoder0~1_combout\ & (\u_vga|magn_g_y\(5) & !\u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Decoder0~5_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u_vga|submarines[38]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[38]~1_combout\ = (\u_vga|submarines\(38)) # ((\u_vga|Decoder0~5_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(38),
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|submarines[38]~1_combout\);

-- Location: FF_X26_Y16_N3
\u_vga|submarines[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[38]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(38));

-- Location: LCCOMB_X26_Y16_N28
\u_vga|submarines[36]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[36]~2_combout\ = (\u_vga|submarines\(36)) # ((\u_vga|Decoder0~5_combout\ & \u_vga|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|submarines\(36),
	datad => \u_vga|Decoder0~3_combout\,
	combout => \u_vga|submarines[36]~2_combout\);

-- Location: FF_X26_Y16_N29
\u_vga|submarines[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[36]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(36));

-- Location: LCCOMB_X26_Y16_N22
\u_vga|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~2_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0)) # ((!\u_vga|submarines\(38))))) # (!\u_vga|magn_g_y\(1) & (!\u_vga|magn_g_y\(0) & ((!\u_vga|submarines\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(38),
	datad => \u_vga|submarines\(36),
	combout => \u_vga|Mux0~2_combout\);

-- Location: LCCOMB_X26_Y16_N18
\u_vga|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~2_combout\ = (\u_vga|Decoder0~1_combout\ & (\u_vga|magn_g_y\(5) & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Decoder0~2_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u_vga|submarines[39]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[39]~3_combout\ = (\u_vga|submarines\(39)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|Decoder0~2_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|Decoder0~2_combout\,
	datac => \u_vga|submarines\(39),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[39]~3_combout\);

-- Location: FF_X26_Y16_N25
\u_vga|submarines[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[39]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(39));

-- Location: LCCOMB_X26_Y16_N8
\u_vga|submarines[37]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[37]~0_combout\ = (\u_vga|submarines\(37)) # ((\u_vga|Decoder0~2_combout\ & \u_vga|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~2_combout\,
	datac => \u_vga|submarines\(37),
	datad => \u_vga|Decoder0~3_combout\,
	combout => \u_vga|submarines[37]~0_combout\);

-- Location: FF_X26_Y16_N9
\u_vga|submarines[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[37]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(37));

-- Location: LCCOMB_X26_Y16_N26
\u_vga|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~3_combout\ = (\u_vga|Mux0~2_combout\ & (((!\u_vga|magn_g_y\(0))) # (!\u_vga|submarines\(39)))) # (!\u_vga|Mux0~2_combout\ & (((!\u_vga|submarines\(37) & \u_vga|magn_g_y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~2_combout\,
	datab => \u_vga|submarines\(39),
	datac => \u_vga|submarines\(37),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~3_combout\);

-- Location: LCCOMB_X26_Y16_N6
\u_vga|submarines[46]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[46]~13_combout\ = (\u_vga|submarines\(46)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(46),
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|submarines[46]~13_combout\);

-- Location: FF_X26_Y16_N7
\u_vga|submarines[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[46]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(46));

-- Location: LCCOMB_X26_Y16_N0
\u_vga|submarines[44]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[44]~14_combout\ = (\u_vga|submarines\(44)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|submarines\(44),
	datad => \u_vga|Decoder0~5_combout\,
	combout => \u_vga|submarines[44]~14_combout\);

-- Location: FF_X26_Y16_N1
\u_vga|submarines[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[44]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(44));

-- Location: LCCOMB_X26_Y16_N10
\u_vga|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~9_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0))) # (!\u_vga|submarines\(46)))) # (!\u_vga|magn_g_y\(1) & (((!\u_vga|submarines\(44) & !\u_vga|magn_g_y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(46),
	datab => \u_vga|submarines\(44),
	datac => \u_vga|magn_g_y\(1),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~9_combout\);

-- Location: LCCOMB_X26_Y16_N20
\u_vga|submarines[47]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[47]~15_combout\ = (\u_vga|submarines\(47)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|Decoder0~2_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|Decoder0~2_combout\,
	datac => \u_vga|submarines\(47),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[47]~15_combout\);

-- Location: FF_X26_Y16_N21
\u_vga|submarines[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[47]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(47));

-- Location: LCCOMB_X26_Y16_N4
\u_vga|submarines[45]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[45]~12_combout\ = (\u_vga|submarines\(45)) # ((\u_vga|Decoder0~8_combout\ & \u_vga|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|Decoder0~2_combout\,
	datac => \u_vga|submarines\(45),
	combout => \u_vga|submarines[45]~12_combout\);

-- Location: FF_X26_Y16_N5
\u_vga|submarines[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[45]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(45));

-- Location: LCCOMB_X26_Y16_N14
\u_vga|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~10_combout\ = (\u_vga|Mux0~9_combout\ & (((!\u_vga|magn_g_y\(0))) # (!\u_vga|submarines\(47)))) # (!\u_vga|Mux0~9_combout\ & (((!\u_vga|submarines\(45) & \u_vga|magn_g_y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~9_combout\,
	datab => \u_vga|submarines\(47),
	datac => \u_vga|submarines\(45),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~10_combout\);

-- Location: LCCOMB_X28_Y16_N28
\u_vga|submarines[35]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[35]~11_combout\ = (\u_vga|submarines\(35)) # ((\u_vga|Decoder0~2_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~2_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(35),
	datad => \u_vga|Decoder0~6_combout\,
	combout => \u_vga|submarines[35]~11_combout\);

-- Location: FF_X28_Y16_N29
\u_vga|submarines[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[35]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(35));

-- Location: LCCOMB_X28_Y16_N14
\u_vga|submarines[33]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[33]~9_combout\ = (\u_vga|submarines\(33)) # ((\u_vga|Decoder0~2_combout\ & (\u_vga|Decoder0~7_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~2_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(33),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[33]~9_combout\);

-- Location: FF_X28_Y16_N15
\u_vga|submarines[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[33]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(33));

-- Location: LCCOMB_X28_Y16_N16
\u_vga|submarines[32]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[32]~10_combout\ = (\u_vga|submarines\(32)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|Decoder0~7_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(32),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[32]~10_combout\);

-- Location: FF_X28_Y16_N17
\u_vga|submarines[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[32]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(32));

-- Location: LCCOMB_X28_Y16_N26
\u_vga|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~6_combout\ = (\u_vga|magn_g_y\(1) & (\u_vga|magn_g_y\(0))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & (!\u_vga|submarines\(33))) # (!\u_vga|magn_g_y\(0) & ((!\u_vga|submarines\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(33),
	datad => \u_vga|submarines\(32),
	combout => \u_vga|Mux0~6_combout\);

-- Location: LCCOMB_X28_Y16_N20
\u_vga|submarines[34]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[34]~8_combout\ = (\u_vga|submarines\(34)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|Decoder0~5_combout\ & !\u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|submarines\(34),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[34]~8_combout\);

-- Location: FF_X28_Y16_N21
\u_vga|submarines[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[34]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(34));

-- Location: LCCOMB_X28_Y16_N30
\u_vga|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~7_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~6_combout\ & (!\u_vga|submarines\(35))) # (!\u_vga|Mux0~6_combout\ & ((!\u_vga|submarines\(34)))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(35),
	datac => \u_vga|Mux0~6_combout\,
	datad => \u_vga|submarines\(34),
	combout => \u_vga|Mux0~7_combout\);

-- Location: LCCOMB_X28_Y16_N8
\u_vga|submarines[42]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[42]~4_combout\ = (\u_vga|submarines\(42)) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|Decoder0~5_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|submarines\(42),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[42]~4_combout\);

-- Location: FF_X28_Y16_N9
\u_vga|submarines[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[42]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(42));

-- Location: LCCOMB_X28_Y16_N4
\u_vga|submarines[40]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[40]~6_combout\ = (\u_vga|submarines\(40)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|Decoder0~7_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(40),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[40]~6_combout\);

-- Location: FF_X28_Y16_N5
\u_vga|submarines[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[40]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(40));

-- Location: LCCOMB_X28_Y16_N10
\u_vga|submarines[41]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[41]~5_combout\ = (\u_vga|submarines\(41)) # ((\u_vga|Decoder0~2_combout\ & (\u_vga|Decoder0~7_combout\ & \u_vga|magn_g_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~2_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|submarines\(41),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|submarines[41]~5_combout\);

-- Location: FF_X28_Y16_N11
\u_vga|submarines[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[41]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(41));

-- Location: LCCOMB_X28_Y16_N22
\u_vga|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~4_combout\ = (\u_vga|magn_g_y\(1) & (\u_vga|magn_g_y\(0))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & ((!\u_vga|submarines\(41)))) # (!\u_vga|magn_g_y\(0) & (!\u_vga|submarines\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(40),
	datad => \u_vga|submarines\(41),
	combout => \u_vga|Mux0~4_combout\);

-- Location: LCCOMB_X28_Y16_N0
\u_vga|submarines[43]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[43]~7_combout\ = (\u_vga|submarines\(43)) # ((\u_vga|Decoder0~2_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~2_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(43),
	datad => \u_vga|Decoder0~6_combout\,
	combout => \u_vga|submarines[43]~7_combout\);

-- Location: FF_X28_Y16_N1
\u_vga|submarines[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[43]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(43));

-- Location: LCCOMB_X28_Y16_N18
\u_vga|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~5_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~4_combout\ & ((!\u_vga|submarines\(43)))) # (!\u_vga|Mux0~4_combout\ & (!\u_vga|submarines\(42))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(42),
	datac => \u_vga|Mux0~4_combout\,
	datad => \u_vga|submarines\(43),
	combout => \u_vga|Mux0~5_combout\);

-- Location: LCCOMB_X28_Y16_N24
\u_vga|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~8_combout\ = (\u_vga|magn_g_y\(2) & (\u_vga|magn_g_y\(3))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3) & ((\u_vga|Mux0~5_combout\))) # (!\u_vga|magn_g_y\(3) & (\u_vga|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|Mux0~7_combout\,
	datad => \u_vga|Mux0~5_combout\,
	combout => \u_vga|Mux0~8_combout\);

-- Location: LCCOMB_X26_Y16_N16
\u_vga|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~11_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~8_combout\ & ((\u_vga|Mux0~10_combout\))) # (!\u_vga|Mux0~8_combout\ & (\u_vga|Mux0~3_combout\)))) # (!\u_vga|magn_g_y\(2) & (((\u_vga|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~3_combout\,
	datab => \u_vga|Mux0~10_combout\,
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|Mux0~8_combout\,
	combout => \u_vga|Mux0~11_combout\);

-- Location: LCCOMB_X27_Y18_N8
\u_vga|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~12_combout\ = (\u_vga|magn_g_y\(5) & \u_vga|Mux0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(5),
	datad => \u_vga|Mux0~11_combout\,
	combout => \u_vga|Mux0~12_combout\);

-- Location: LCCOMB_X27_Y18_N28
\u_vga|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~0_combout\ = (\u_vga|LessThan0~0_combout\ & (!\u_vga|update_elements_position~11_combout\ & ((\u_vga|Mux0~33_combout\) # (\u_vga|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan0~0_combout\,
	datab => \u_vga|Mux0~33_combout\,
	datac => \u_vga|update_elements_position~11_combout\,
	datad => \u_vga|Mux0~12_combout\,
	combout => \u_vga|Decoder0~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\u_vga|ask_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|ask_read~0_combout\ = (\u_vga|Decoder0~0_combout\) # ((!\u_vga|LessThan0~0_combout\ & \u_vga|ask_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan0~0_combout\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|Decoder0~0_combout\,
	combout => \u_vga|ask_read~0_combout\);

-- Location: FF_X30_Y15_N25
\u_vga|ask_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|ask_read~0_combout\,
	sclr => \u_vga|ask_read~q\,
	ena => \u_vga|tmp_random[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|ask_read~q\);

-- Location: LCCOMB_X32_Y16_N4
\u_vga|first_part~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_part~0_combout\ = \u_vga|first_part~q\ $ (((!\u_vga|v_sync~q\ & (!\u_vga|update_elements_position~7_combout\ & \u_vga|update_submarines~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|first_part~q\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|first_part~0_combout\);

-- Location: FF_X32_Y16_N25
\u_vga|first_part\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|first_part~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_part~q\);

-- Location: LCCOMB_X32_Y18_N24
\u_vga|wr_en_a_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~0_combout\ = (!\u_vga|update_elements_position~7_combout\ & ((\u_vga|update_submarines~q\ & ((\u_vga|first_part~q\))) # (!\u_vga|update_submarines~q\ & (\u_vga|ask_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|wr_en_a_sub~0_combout\);

-- Location: LCCOMB_X31_Y16_N8
\u_vga|wr_en_a_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~2_combout\ = (!\u_vga|update_submarines~q\ & (((!\u_vga|ask_read~q\ & !\u_vga|Decoder0~0_combout\)) # (!\u_vga|wr_en_a_sub~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|wr_en_a_sub~1_combout\,
	datac => \u_vga|Decoder0~0_combout\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|wr_en_a_sub~2_combout\);

-- Location: LCCOMB_X31_Y16_N2
\u_vga|wr_en_a_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~3_combout\ = (\u_vga|update_elements_position~7_combout\) # ((!\u_vga|wr_en_a_sub~2_combout\ & !\u_vga|v_sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|wr_en_a_sub~2_combout\,
	datad => \u_vga|v_sync~q\,
	combout => \u_vga|wr_en_a_sub~3_combout\);

-- Location: FF_X32_Y18_N25
\u_vga|wr_en_a_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_sub~0_combout\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_sub~q\);

-- Location: LCCOMB_X32_Y18_N10
\u_vga|rd_en_a_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_a_sub~0_combout\ = !\u_vga|wr_en_a_sub~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|wr_en_a_sub~0_combout\,
	combout => \u_vga|rd_en_a_sub~0_combout\);

-- Location: FF_X32_Y18_N11
\u_vga|rd_en_a_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|rd_en_a_sub~0_combout\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_a_sub~q\);

-- Location: LCCOMB_X34_Y21_N24
\u_vga|vga_gen~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~9_combout\ = (\u_vga|Add21~0_combout\ & (!\u_vga|h_cnt\(1) & (!\u_vga|h_cnt\(2) & !\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~0_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|vga_gen~9_combout\);

-- Location: LCCOMB_X34_Y21_N10
\u_vga|vga_gen~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~10_combout\ = (\u_vga|vga_gen~9_combout\ & (\u_vga|vga_gen~8_combout\ & !\u_vga|Add21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~9_combout\,
	datac => \u_vga|vga_gen~8_combout\,
	datad => \u_vga|Add21~6_combout\,
	combout => \u_vga|vga_gen~10_combout\);

-- Location: LCCOMB_X32_Y19_N26
\u_vga|vga_gen~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~37_combout\ = (\u_vga|vga_gen~4_combout\ & (!\u_vga|Add21~8_combout\ & (\u_vga|vga_gen~10_combout\ & \u_vga|vga_gen~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~4_combout\,
	datab => \u_vga|Add21~8_combout\,
	datac => \u_vga|vga_gen~10_combout\,
	datad => \u_vga|vga_gen~3_combout\,
	combout => \u_vga|vga_gen~37_combout\);

-- Location: LCCOMB_X32_Y19_N8
\u_vga|rd_en_b_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_sub~0_combout\ = (\u_vga|rd_en_b_sub~q\) # ((\u_vga|Equal13~3_combout\ & \u_vga|Equal14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|rd_en_b_sub~q\,
	combout => \u_vga|rd_en_b_sub~0_combout\);

-- Location: LCCOMB_X32_Y19_N6
\u_vga|rd_en_b_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_sub~1_combout\ = ((\u_vga|rd_en_b_sub~0_combout\ & ((\u_vga|vga_gen~21_combout\) # (!\u_vga|vga_gen~37_combout\)))) # (!\u_vga|current_submarine_line[4]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~37_combout\,
	datab => \u_vga|rd_en_b_sub~0_combout\,
	datac => \u_vga|vga_gen~21_combout\,
	datad => \u_vga|current_submarine_line[4]~14_combout\,
	combout => \u_vga|rd_en_b_sub~1_combout\);

-- Location: FF_X32_Y19_N7
\u_vga|rd_en_b_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|rd_en_b_sub~1_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_b_sub~q\);

-- Location: LCCOMB_X32_Y17_N18
\u_vga|first_data_sub[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[11]~1_combout\ = (\u_vga|first_part~q\) # (!\u_vga|update_submarines~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_sub[11]~1_combout\);

-- Location: LCCOMB_X27_Y18_N10
\u_vga|tmp_random[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~2_combout\ = (!\u_vga|ask_read~q\ & (\u_vga|LessThan0~0_combout\ & \u_vga|tmp_random[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datac => \u_vga|LessThan0~0_combout\,
	datad => \u_vga|tmp_random[0]~1_combout\,
	combout => \u_vga|tmp_random[0]~2_combout\);

-- Location: LCCOMB_X27_Y18_N22
\u_vga|tmp_random[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~3_combout\ = (\u_vga|tmp_random[0]~2_combout\ & ((\u_vga|magn_g_y\(0)))) # (!\u_vga|tmp_random[0]~2_combout\ & (\u_vga|tmp_random\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random[0]~2_combout\,
	datac => \u_vga|tmp_random\(0),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|tmp_random[0]~3_combout\);

-- Location: FF_X27_Y18_N23
\u_vga|tmp_random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_random[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_random\(0));

-- Location: LCCOMB_X29_Y23_N22
\u_vga|sign_g_y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|sign_g_y~feeder_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	combout => \u_vga|sign_g_y~feeder_combout\);

-- Location: FF_X29_Y23_N23
\u_vga|sign_g_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|sign_g_y~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|sign_g_y~q\);

-- Location: LCCOMB_X32_Y17_N6
\u_vga|data_a_sub[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~10_combout\ = (\u_vga|tmp_random\(0) & ((!\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	datab => \u_vga|tmp_random\(0),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[10]~10_combout\);

-- Location: LCCOMB_X32_Y18_N14
\u_vga|address_a_sub[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[0]~5_combout\ = \u_vga|current_submarine\(1) $ (VCC)
-- \u_vga|address_a_sub[0]~6\ = CARRY(\u_vga|current_submarine\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(1),
	datad => VCC,
	combout => \u_vga|address_a_sub[0]~5_combout\,
	cout => \u_vga|address_a_sub[0]~6\);

-- Location: FF_X32_Y16_N21
\u_vga|address_tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(1),
	sload => VCC,
	ena => \u_vga|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(1));

-- Location: LCCOMB_X32_Y16_N20
\u_vga|address_a_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~7_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(1)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datac => \u_vga|address_tmp\(1),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~7_combout\);

-- Location: FF_X32_Y18_N15
\u_vga|address_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[0]~5_combout\,
	asdata => \u_vga|address_a_sub~7_combout\,
	sclr => \u_vga|update_elements_position~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(0));

-- Location: LCCOMB_X32_Y18_N16
\u_vga|address_a_sub[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[1]~8_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|first_part~q\ & (\u_vga|address_a_sub[0]~6\ & VCC)) # (!\u_vga|first_part~q\ & (!\u_vga|address_a_sub[0]~6\)))) # (!\u_vga|current_submarine\(2) & ((\u_vga|first_part~q\ & 
-- (!\u_vga|address_a_sub[0]~6\)) # (!\u_vga|first_part~q\ & ((\u_vga|address_a_sub[0]~6\) # (GND)))))
-- \u_vga|address_a_sub[1]~9\ = CARRY((\u_vga|current_submarine\(2) & (!\u_vga|first_part~q\ & !\u_vga|address_a_sub[0]~6\)) # (!\u_vga|current_submarine\(2) & ((!\u_vga|address_a_sub[0]~6\) # (!\u_vga|first_part~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_sub[0]~6\,
	combout => \u_vga|address_a_sub[1]~8_combout\,
	cout => \u_vga|address_a_sub[1]~9\);

-- Location: FF_X27_Y18_N1
\u_vga|address_tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(2),
	sload => VCC,
	ena => \u_vga|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(2));

-- Location: LCCOMB_X27_Y18_N0
\u_vga|address_a_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~10_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(2)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|magn_g_y\(2),
	datac => \u_vga|address_tmp\(2),
	combout => \u_vga|address_a_sub~10_combout\);

-- Location: FF_X32_Y18_N17
\u_vga|address_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[1]~8_combout\,
	asdata => \u_vga|address_a_sub~10_combout\,
	sclr => \u_vga|update_elements_position~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(1));

-- Location: LCCOMB_X32_Y18_N18
\u_vga|address_a_sub[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[2]~11_combout\ = ((\u_vga|current_submarine\(3) $ (\u_vga|first_part~q\ $ (!\u_vga|address_a_sub[1]~9\)))) # (GND)
-- \u_vga|address_a_sub[2]~12\ = CARRY((\u_vga|current_submarine\(3) & ((\u_vga|first_part~q\) # (!\u_vga|address_a_sub[1]~9\))) # (!\u_vga|current_submarine\(3) & (\u_vga|first_part~q\ & !\u_vga|address_a_sub[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_sub[1]~9\,
	combout => \u_vga|address_a_sub[2]~11_combout\,
	cout => \u_vga|address_a_sub[2]~12\);

-- Location: FF_X27_Y18_N3
\u_vga|address_tmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(3),
	sload => VCC,
	ena => \u_vga|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(3));

-- Location: LCCOMB_X27_Y18_N2
\u_vga|address_a_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~13_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(3)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|address_tmp\(3),
	combout => \u_vga|address_a_sub~13_combout\);

-- Location: FF_X32_Y18_N19
\u_vga|address_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[2]~11_combout\,
	asdata => \u_vga|address_a_sub~13_combout\,
	sclr => \u_vga|update_elements_position~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(2));

-- Location: LCCOMB_X32_Y18_N20
\u_vga|address_a_sub[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[3]~14_combout\ = (\u_vga|current_submarine\(4) & ((\u_vga|first_part~q\ & (\u_vga|address_a_sub[2]~12\ & VCC)) # (!\u_vga|first_part~q\ & (!\u_vga|address_a_sub[2]~12\)))) # (!\u_vga|current_submarine\(4) & ((\u_vga|first_part~q\ & 
-- (!\u_vga|address_a_sub[2]~12\)) # (!\u_vga|first_part~q\ & ((\u_vga|address_a_sub[2]~12\) # (GND)))))
-- \u_vga|address_a_sub[3]~15\ = CARRY((\u_vga|current_submarine\(4) & (!\u_vga|first_part~q\ & !\u_vga|address_a_sub[2]~12\)) # (!\u_vga|current_submarine\(4) & ((!\u_vga|address_a_sub[2]~12\) # (!\u_vga|first_part~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(4),
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_sub[2]~12\,
	combout => \u_vga|address_a_sub[3]~14_combout\,
	cout => \u_vga|address_a_sub[3]~15\);

-- Location: FF_X27_Y18_N27
\u_vga|address_tmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_random~0_combout\,
	ena => \u_vga|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(4));

-- Location: LCCOMB_X32_Y18_N4
\u_vga|address_a_sub~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~16_combout\ = (\u_vga|ask_read~q\ & (((\u_vga|address_tmp\(4))))) # (!\u_vga|ask_read~q\ & (!\u_vga|magn_g_y\(5) & (\u_vga|magn_g_y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|address_tmp\(4),
	combout => \u_vga|address_a_sub~16_combout\);

-- Location: FF_X32_Y18_N21
\u_vga|address_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[3]~14_combout\,
	asdata => \u_vga|address_a_sub~16_combout\,
	sclr => \u_vga|update_elements_position~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(3));

-- Location: LCCOMB_X32_Y18_N22
\u_vga|address_a_sub[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[4]~17_combout\ = \u_vga|current_submarine\(5) $ (\u_vga|address_a_sub[3]~15\ $ (!\u_vga|first_part~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	datad => \u_vga|first_part~q\,
	cin => \u_vga|address_a_sub[3]~15\,
	combout => \u_vga|address_a_sub[4]~17_combout\);

-- Location: FF_X32_Y16_N23
\u_vga|address_tmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(5),
	sload => VCC,
	ena => \u_vga|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(5));

-- Location: LCCOMB_X32_Y16_N22
\u_vga|address_a_sub~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~19_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(5)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|address_tmp\(5),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~19_combout\);

-- Location: FF_X32_Y18_N23
\u_vga|address_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[4]~17_combout\,
	asdata => \u_vga|address_a_sub~19_combout\,
	sclr => \u_vga|update_elements_position~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|wr_en_a_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(4));

-- Location: LCCOMB_X34_Y18_N10
\u_vga|address_b_sub[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~7_combout\ = \u_vga|address_b_sub\(0) $ (VCC)
-- \u_vga|address_b_sub[0]~8\ = CARRY(\u_vga|address_b_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_b_sub\(0),
	datad => VCC,
	combout => \u_vga|address_b_sub[0]~7_combout\,
	cout => \u_vga|address_b_sub[0]~8\);

-- Location: LCCOMB_X34_Y18_N8
\u_vga|address_b_sub[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~17_combout\ = (\u_vga|LessThan3~2_combout\ & (((\u_vga|Equal13~3_combout\ & \u_vga|Equal14~3_combout\)) # (!\u_vga|current_submarine_line[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan3~2_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|Equal14~3_combout\,
	datad => \u_vga|current_submarine_line[4]~14_combout\,
	combout => \u_vga|address_b_sub[0]~17_combout\);

-- Location: FF_X34_Y18_N11
\u_vga|address_b_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[0]~7_combout\,
	sclr => \u_vga|current_submarine_line[4]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(0));

-- Location: LCCOMB_X34_Y18_N12
\u_vga|address_b_sub[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[1]~9_combout\ = (\u_vga|address_b_sub\(1) & (!\u_vga|address_b_sub[0]~8\)) # (!\u_vga|address_b_sub\(1) & ((\u_vga|address_b_sub[0]~8\) # (GND)))
-- \u_vga|address_b_sub[1]~10\ = CARRY((!\u_vga|address_b_sub[0]~8\) # (!\u_vga|address_b_sub\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_b_sub\(1),
	datad => VCC,
	cin => \u_vga|address_b_sub[0]~8\,
	combout => \u_vga|address_b_sub[1]~9_combout\,
	cout => \u_vga|address_b_sub[1]~10\);

-- Location: FF_X34_Y18_N13
\u_vga|address_b_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[1]~9_combout\,
	sclr => \u_vga|current_submarine_line[4]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(1));

-- Location: LCCOMB_X34_Y18_N14
\u_vga|address_b_sub[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[2]~11_combout\ = (\u_vga|address_b_sub\(2) & (\u_vga|address_b_sub[1]~10\ $ (GND))) # (!\u_vga|address_b_sub\(2) & (!\u_vga|address_b_sub[1]~10\ & VCC))
-- \u_vga|address_b_sub[2]~12\ = CARRY((\u_vga|address_b_sub\(2) & !\u_vga|address_b_sub[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(2),
	datad => VCC,
	cin => \u_vga|address_b_sub[1]~10\,
	combout => \u_vga|address_b_sub[2]~11_combout\,
	cout => \u_vga|address_b_sub[2]~12\);

-- Location: FF_X34_Y18_N15
\u_vga|address_b_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[2]~11_combout\,
	sclr => \u_vga|current_submarine_line[4]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(2));

-- Location: LCCOMB_X34_Y18_N16
\u_vga|address_b_sub[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[3]~13_combout\ = (\u_vga|address_b_sub\(3) & (!\u_vga|address_b_sub[2]~12\)) # (!\u_vga|address_b_sub\(3) & ((\u_vga|address_b_sub[2]~12\) # (GND)))
-- \u_vga|address_b_sub[3]~14\ = CARRY((!\u_vga|address_b_sub[2]~12\) # (!\u_vga|address_b_sub\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(3),
	datad => VCC,
	cin => \u_vga|address_b_sub[2]~12\,
	combout => \u_vga|address_b_sub[3]~13_combout\,
	cout => \u_vga|address_b_sub[3]~14\);

-- Location: FF_X34_Y18_N17
\u_vga|address_b_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[3]~13_combout\,
	sclr => \u_vga|current_submarine_line[4]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(3));

-- Location: LCCOMB_X34_Y18_N18
\u_vga|address_b_sub[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[4]~15_combout\ = \u_vga|address_b_sub\(4) $ (!\u_vga|address_b_sub[3]~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(4),
	cin => \u_vga|address_b_sub[3]~14\,
	combout => \u_vga|address_b_sub[4]~15_combout\);

-- Location: FF_X34_Y18_N19
\u_vga|address_b_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[4]~15_combout\,
	sclr => \u_vga|current_submarine_line[4]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(4));

-- Location: LCCOMB_X31_Y18_N14
\u_vga|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~1_combout\ = (!\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & (\u_vga|Equal2~0_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	datab => \u_vga|current_submarine\(4),
	datac => \u_vga|Equal2~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|Equal2~1_combout\);

-- Location: LCCOMB_X32_Y16_N24
\u_vga|second_data_sub[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub[11]~10_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|first_part~q\) # (\u_vga|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|first_part~q\,
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_sub[11]~10_combout\);

-- Location: LCCOMB_X32_Y17_N4
\u_vga|data_a_sub[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[4]~15_combout\ = (\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	datab => \u_vga|tmp_random\(0),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[4]~15_combout\);

-- Location: LCCOMB_X32_Y16_N16
\u_vga|tmp_read_data_sub[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[0]~1_combout\ = (!\u_vga|v_sync~q\ & (!\u_vga|update_elements_position~7_combout\ & (\u_vga|first_part~q\ & \u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|first_part~q\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|tmp_read_data_sub[0]~1_combout\);

-- Location: FF_X31_Y17_N19
\u_vga|tmp_read_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(3));

-- Location: M9K_X33_Y17_N0
\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_sub~q\,
	portare => \u_vga|rd_en_a_sub~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_sub~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N26
\u_vga|data_a_sub~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~28_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)) # (!\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|data_a_sub~28_combout\);

-- Location: LCCOMB_X31_Y16_N16
\u_vga|first_data_sub[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[11]~15_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|first_part~q\) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|ask_read~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_sub[11]~15_combout\);

-- Location: FF_X32_Y20_N7
\u_vga|tmp_read_data_sub[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(27));

-- Location: LCCOMB_X32_Y20_N6
\u_vga|first_data_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~2_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	datac => \u_vga|tmp_read_data_sub\(27),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~2_combout\);

-- Location: LCCOMB_X32_Y17_N0
\u_vga|data_a_sub[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[26]~8_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26))) # (!\u_vga|tmp_random\(0) & ((!\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	datab => \u_vga|tmp_random\(0),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[26]~8_combout\);

-- Location: FF_X32_Y20_N11
\u_vga|tmp_read_data_sub[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(17));

-- Location: LCCOMB_X32_Y20_N10
\u_vga|first_data_sub~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~12_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datac => \u_vga|tmp_read_data_sub\(17),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~12_combout\);

-- Location: LCCOMB_X32_Y20_N30
\u_vga|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~0_combout\ = (!\u_vga|first_data_sub~12_combout\ & (!\u_vga|first_data_sub~11_combout\ & (!\u_vga|first_data_sub~13_combout\ & !\u_vga|first_data_sub~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datab => \u_vga|first_data_sub~11_combout\,
	datac => \u_vga|first_data_sub~13_combout\,
	datad => \u_vga|first_data_sub~5_combout\,
	combout => \u_vga|Equal3~0_combout\);

-- Location: FF_X32_Y20_N23
\u_vga|tmp_read_data_sub[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(19));

-- Location: LCCOMB_X32_Y20_N22
\u_vga|first_data_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~10_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	datac => \u_vga|tmp_read_data_sub\(19),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~10_combout\);

-- Location: FF_X32_Y20_N21
\u_vga|tmp_read_data_sub[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(20));

-- Location: LCCOMB_X32_Y20_N20
\u_vga|first_data_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~9_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	datac => \u_vga|tmp_read_data_sub\(20),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~9_combout\);

-- Location: FF_X32_Y20_N15
\u_vga|tmp_read_data_sub[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(23));

-- Location: LCCOMB_X32_Y20_N14
\u_vga|first_data_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~6_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	datac => \u_vga|tmp_read_data_sub\(23),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~6_combout\);

-- Location: FF_X32_Y20_N27
\u_vga|tmp_read_data_sub[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(21));

-- Location: LCCOMB_X32_Y20_N26
\u_vga|first_data_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~8_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	datac => \u_vga|tmp_read_data_sub\(21),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~8_combout\);

-- Location: FF_X32_Y20_N3
\u_vga|tmp_read_data_sub[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(25));

-- Location: LCCOMB_X32_Y20_N2
\u_vga|first_data_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~4_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	datac => \u_vga|tmp_read_data_sub\(25),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~4_combout\);

-- Location: FF_X32_Y20_N17
\u_vga|tmp_read_data_sub[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(22));

-- Location: LCCOMB_X32_Y20_N16
\u_vga|first_data_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~7_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	datac => \u_vga|tmp_read_data_sub\(22),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~7_combout\);

-- Location: LCCOMB_X31_Y22_N28
\u_vga|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~1_combout\ = (\u_vga|first_data_sub~6_combout\ & (\u_vga|first_data_sub~8_combout\ & (\u_vga|first_data_sub~4_combout\ & \u_vga|first_data_sub~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datab => \u_vga|first_data_sub~8_combout\,
	datac => \u_vga|first_data_sub~4_combout\,
	datad => \u_vga|first_data_sub~7_combout\,
	combout => \u_vga|Equal3~1_combout\);

-- Location: LCCOMB_X31_Y22_N30
\u_vga|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~2_combout\ = (\u_vga|Equal3~0_combout\ & (\u_vga|first_data_sub~10_combout\ & (\u_vga|first_data_sub~9_combout\ & \u_vga|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal3~0_combout\,
	datab => \u_vga|first_data_sub~10_combout\,
	datac => \u_vga|first_data_sub~9_combout\,
	datad => \u_vga|Equal3~1_combout\,
	combout => \u_vga|Equal3~2_combout\);

-- Location: LCCOMB_X31_Y22_N4
\u_vga|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~0_combout\ = \u_vga|first_data_sub~13_combout\ $ (VCC)
-- \u_vga|Add1~1\ = CARRY(\u_vga|first_data_sub~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~13_combout\,
	datad => VCC,
	combout => \u_vga|Add1~0_combout\,
	cout => \u_vga|Add1~1\);

-- Location: LCCOMB_X31_Y22_N6
\u_vga|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~2_combout\ = (\u_vga|first_data_sub~12_combout\ & (!\u_vga|Add1~1\)) # (!\u_vga|first_data_sub~12_combout\ & ((\u_vga|Add1~1\) # (GND)))
-- \u_vga|Add1~3\ = CARRY((!\u_vga|Add1~1\) # (!\u_vga|first_data_sub~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datad => VCC,
	cin => \u_vga|Add1~1\,
	combout => \u_vga|Add1~2_combout\,
	cout => \u_vga|Add1~3\);

-- Location: LCCOMB_X31_Y22_N8
\u_vga|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~4_combout\ = (\u_vga|first_data_sub~11_combout\ & (\u_vga|Add1~3\ $ (GND))) # (!\u_vga|first_data_sub~11_combout\ & (!\u_vga|Add1~3\ & VCC))
-- \u_vga|Add1~5\ = CARRY((\u_vga|first_data_sub~11_combout\ & !\u_vga|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~11_combout\,
	datad => VCC,
	cin => \u_vga|Add1~3\,
	combout => \u_vga|Add1~4_combout\,
	cout => \u_vga|Add1~5\);

-- Location: LCCOMB_X31_Y22_N10
\u_vga|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~6_combout\ = (\u_vga|first_data_sub~10_combout\ & (!\u_vga|Add1~5\)) # (!\u_vga|first_data_sub~10_combout\ & ((\u_vga|Add1~5\) # (GND)))
-- \u_vga|Add1~7\ = CARRY((!\u_vga|Add1~5\) # (!\u_vga|first_data_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~10_combout\,
	datad => VCC,
	cin => \u_vga|Add1~5\,
	combout => \u_vga|Add1~6_combout\,
	cout => \u_vga|Add1~7\);

-- Location: LCCOMB_X31_Y22_N12
\u_vga|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~8_combout\ = (\u_vga|first_data_sub~9_combout\ & (\u_vga|Add1~7\ $ (GND))) # (!\u_vga|first_data_sub~9_combout\ & (!\u_vga|Add1~7\ & VCC))
-- \u_vga|Add1~9\ = CARRY((\u_vga|first_data_sub~9_combout\ & !\u_vga|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|Add1~7\,
	combout => \u_vga|Add1~8_combout\,
	cout => \u_vga|Add1~9\);

-- Location: LCCOMB_X31_Y22_N14
\u_vga|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~10_combout\ = (\u_vga|first_data_sub~8_combout\ & (!\u_vga|Add1~9\)) # (!\u_vga|first_data_sub~8_combout\ & ((\u_vga|Add1~9\) # (GND)))
-- \u_vga|Add1~11\ = CARRY((!\u_vga|Add1~9\) # (!\u_vga|first_data_sub~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|Add1~9\,
	combout => \u_vga|Add1~10_combout\,
	cout => \u_vga|Add1~11\);

-- Location: LCCOMB_X31_Y22_N16
\u_vga|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~12_combout\ = (\u_vga|first_data_sub~7_combout\ & (\u_vga|Add1~11\ $ (GND))) # (!\u_vga|first_data_sub~7_combout\ & (!\u_vga|Add1~11\ & VCC))
-- \u_vga|Add1~13\ = CARRY((\u_vga|first_data_sub~7_combout\ & !\u_vga|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|Add1~11\,
	combout => \u_vga|Add1~12_combout\,
	cout => \u_vga|Add1~13\);

-- Location: LCCOMB_X31_Y22_N18
\u_vga|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~14_combout\ = (\u_vga|first_data_sub~6_combout\ & (!\u_vga|Add1~13\)) # (!\u_vga|first_data_sub~6_combout\ & ((\u_vga|Add1~13\) # (GND)))
-- \u_vga|Add1~15\ = CARRY((!\u_vga|Add1~13\) # (!\u_vga|first_data_sub~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|Add1~13\,
	combout => \u_vga|Add1~14_combout\,
	cout => \u_vga|Add1~15\);

-- Location: LCCOMB_X31_Y22_N20
\u_vga|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~16_combout\ = (\u_vga|first_data_sub~5_combout\ & (\u_vga|Add1~15\ $ (GND))) # (!\u_vga|first_data_sub~5_combout\ & (!\u_vga|Add1~15\ & VCC))
-- \u_vga|Add1~17\ = CARRY((\u_vga|first_data_sub~5_combout\ & !\u_vga|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add1~15\,
	combout => \u_vga|Add1~16_combout\,
	cout => \u_vga|Add1~17\);

-- Location: LCCOMB_X31_Y22_N22
\u_vga|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~18_combout\ = (\u_vga|first_data_sub~4_combout\ & (!\u_vga|Add1~17\)) # (!\u_vga|first_data_sub~4_combout\ & ((\u_vga|Add1~17\) # (GND)))
-- \u_vga|Add1~19\ = CARRY((!\u_vga|Add1~17\) # (!\u_vga|first_data_sub~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add1~17\,
	combout => \u_vga|Add1~18_combout\,
	cout => \u_vga|Add1~19\);

-- Location: LCCOMB_X31_Y22_N24
\u_vga|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~20_combout\ = (\u_vga|first_data_sub~3_combout\ & (\u_vga|Add1~19\ $ (GND))) # (!\u_vga|first_data_sub~3_combout\ & (!\u_vga|Add1~19\ & VCC))
-- \u_vga|Add1~21\ = CARRY((\u_vga|first_data_sub~3_combout\ & !\u_vga|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add1~19\,
	combout => \u_vga|Add1~20_combout\,
	cout => \u_vga|Add1~21\);

-- Location: LCCOMB_X31_Y21_N28
\u_vga|first_data_sub~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~47_combout\ = (\u_vga|first_data_sub~3_combout\ & (((!\u_vga|Equal3~2_combout\ & \u_vga|Add1~20_combout\)) # (!\u_vga|first_data_sub~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal3~2_combout\,
	datab => \u_vga|first_data_sub~3_combout\,
	datac => \u_vga|first_data_sub~2_combout\,
	datad => \u_vga|Add1~20_combout\,
	combout => \u_vga|first_data_sub~47_combout\);

-- Location: LCCOMB_X31_Y22_N0
\u_vga|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~0_combout\ = (!\u_vga|first_data_sub~6_combout\ & (!\u_vga|first_data_sub~8_combout\ & (!\u_vga|first_data_sub~4_combout\ & !\u_vga|first_data_sub~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datab => \u_vga|first_data_sub~8_combout\,
	datac => \u_vga|first_data_sub~4_combout\,
	datad => \u_vga|first_data_sub~7_combout\,
	combout => \u_vga|Equal4~0_combout\);

-- Location: LCCOMB_X31_Y22_N2
\u_vga|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~1_combout\ = (\u_vga|Equal3~0_combout\ & (!\u_vga|first_data_sub~10_combout\ & (!\u_vga|first_data_sub~9_combout\ & \u_vga|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal3~0_combout\,
	datab => \u_vga|first_data_sub~10_combout\,
	datac => \u_vga|first_data_sub~9_combout\,
	datad => \u_vga|Equal4~0_combout\,
	combout => \u_vga|Equal4~1_combout\);

-- Location: LCCOMB_X31_Y21_N0
\u_vga|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~0_combout\ = \u_vga|first_data_sub~13_combout\ $ (VCC)
-- \u_vga|Add2~1\ = CARRY(\u_vga|first_data_sub~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~13_combout\,
	datad => VCC,
	combout => \u_vga|Add2~0_combout\,
	cout => \u_vga|Add2~1\);

-- Location: LCCOMB_X31_Y21_N2
\u_vga|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~2_combout\ = (\u_vga|first_data_sub~12_combout\ & (\u_vga|Add2~1\ & VCC)) # (!\u_vga|first_data_sub~12_combout\ & (!\u_vga|Add2~1\))
-- \u_vga|Add2~3\ = CARRY((!\u_vga|first_data_sub~12_combout\ & !\u_vga|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~12_combout\,
	datad => VCC,
	cin => \u_vga|Add2~1\,
	combout => \u_vga|Add2~2_combout\,
	cout => \u_vga|Add2~3\);

-- Location: LCCOMB_X31_Y21_N4
\u_vga|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~4_combout\ = (\u_vga|first_data_sub~11_combout\ & ((GND) # (!\u_vga|Add2~3\))) # (!\u_vga|first_data_sub~11_combout\ & (\u_vga|Add2~3\ $ (GND)))
-- \u_vga|Add2~5\ = CARRY((\u_vga|first_data_sub~11_combout\) # (!\u_vga|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~11_combout\,
	datad => VCC,
	cin => \u_vga|Add2~3\,
	combout => \u_vga|Add2~4_combout\,
	cout => \u_vga|Add2~5\);

-- Location: LCCOMB_X31_Y21_N6
\u_vga|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~6_combout\ = (\u_vga|first_data_sub~10_combout\ & (\u_vga|Add2~5\ & VCC)) # (!\u_vga|first_data_sub~10_combout\ & (!\u_vga|Add2~5\))
-- \u_vga|Add2~7\ = CARRY((!\u_vga|first_data_sub~10_combout\ & !\u_vga|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~10_combout\,
	datad => VCC,
	cin => \u_vga|Add2~5\,
	combout => \u_vga|Add2~6_combout\,
	cout => \u_vga|Add2~7\);

-- Location: LCCOMB_X31_Y21_N8
\u_vga|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~8_combout\ = (\u_vga|first_data_sub~9_combout\ & ((GND) # (!\u_vga|Add2~7\))) # (!\u_vga|first_data_sub~9_combout\ & (\u_vga|Add2~7\ $ (GND)))
-- \u_vga|Add2~9\ = CARRY((\u_vga|first_data_sub~9_combout\) # (!\u_vga|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|Add2~7\,
	combout => \u_vga|Add2~8_combout\,
	cout => \u_vga|Add2~9\);

-- Location: LCCOMB_X31_Y21_N10
\u_vga|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~10_combout\ = (\u_vga|first_data_sub~8_combout\ & (\u_vga|Add2~9\ & VCC)) # (!\u_vga|first_data_sub~8_combout\ & (!\u_vga|Add2~9\))
-- \u_vga|Add2~11\ = CARRY((!\u_vga|first_data_sub~8_combout\ & !\u_vga|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|Add2~9\,
	combout => \u_vga|Add2~10_combout\,
	cout => \u_vga|Add2~11\);

-- Location: LCCOMB_X31_Y21_N12
\u_vga|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~12_combout\ = (\u_vga|first_data_sub~7_combout\ & ((GND) # (!\u_vga|Add2~11\))) # (!\u_vga|first_data_sub~7_combout\ & (\u_vga|Add2~11\ $ (GND)))
-- \u_vga|Add2~13\ = CARRY((\u_vga|first_data_sub~7_combout\) # (!\u_vga|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|Add2~11\,
	combout => \u_vga|Add2~12_combout\,
	cout => \u_vga|Add2~13\);

-- Location: LCCOMB_X31_Y21_N14
\u_vga|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~14_combout\ = (\u_vga|first_data_sub~6_combout\ & (\u_vga|Add2~13\ & VCC)) # (!\u_vga|first_data_sub~6_combout\ & (!\u_vga|Add2~13\))
-- \u_vga|Add2~15\ = CARRY((!\u_vga|first_data_sub~6_combout\ & !\u_vga|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|Add2~13\,
	combout => \u_vga|Add2~14_combout\,
	cout => \u_vga|Add2~15\);

-- Location: LCCOMB_X31_Y21_N16
\u_vga|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~16_combout\ = (\u_vga|first_data_sub~5_combout\ & ((GND) # (!\u_vga|Add2~15\))) # (!\u_vga|first_data_sub~5_combout\ & (\u_vga|Add2~15\ $ (GND)))
-- \u_vga|Add2~17\ = CARRY((\u_vga|first_data_sub~5_combout\) # (!\u_vga|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add2~15\,
	combout => \u_vga|Add2~16_combout\,
	cout => \u_vga|Add2~17\);

-- Location: LCCOMB_X31_Y21_N18
\u_vga|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~18_combout\ = (\u_vga|first_data_sub~4_combout\ & (\u_vga|Add2~17\ & VCC)) # (!\u_vga|first_data_sub~4_combout\ & (!\u_vga|Add2~17\))
-- \u_vga|Add2~19\ = CARRY((!\u_vga|first_data_sub~4_combout\ & !\u_vga|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add2~17\,
	combout => \u_vga|Add2~18_combout\,
	cout => \u_vga|Add2~19\);

-- Location: LCCOMB_X31_Y21_N20
\u_vga|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~20_combout\ = (\u_vga|first_data_sub~3_combout\ & ((GND) # (!\u_vga|Add2~19\))) # (!\u_vga|first_data_sub~3_combout\ & (\u_vga|Add2~19\ $ (GND)))
-- \u_vga|Add2~21\ = CARRY((\u_vga|first_data_sub~3_combout\) # (!\u_vga|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add2~19\,
	combout => \u_vga|Add2~20_combout\,
	cout => \u_vga|Add2~21\);

-- Location: LCCOMB_X31_Y21_N30
\u_vga|first_data_sub~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~48_combout\ = (!\u_vga|first_data_sub~3_combout\ & (\u_vga|first_data_sub~2_combout\ & ((\u_vga|Equal4~1_combout\) # (\u_vga|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~1_combout\,
	datab => \u_vga|first_data_sub~3_combout\,
	datac => \u_vga|first_data_sub~2_combout\,
	datad => \u_vga|Add2~20_combout\,
	combout => \u_vga|first_data_sub~48_combout\);

-- Location: LCCOMB_X32_Y16_N10
\u_vga|first_data_sub[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~49_combout\ = (\u_vga|update_submarines~q\ & (((\u_vga|first_data_sub~47_combout\) # (\u_vga|first_data_sub~48_combout\)))) # (!\u_vga|update_submarines~q\ & (\u_vga|data_a_sub[26]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[26]~8_combout\,
	datab => \u_vga|first_data_sub~47_combout\,
	datac => \u_vga|first_data_sub~48_combout\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|first_data_sub[10]~49_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u_vga|first_data_sub[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~0_combout\ = (\u_vga|first_part~q\ & ((\u_vga|data_a_sub[26]~8_combout\))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_sub[10]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~49_combout\,
	datab => \u_vga|first_part~q\,
	datad => \u_vga|data_a_sub[26]~8_combout\,
	combout => \u_vga|first_data_sub[10]~0_combout\);

-- Location: LCCOMB_X32_Y16_N12
\u_vga|first_data_sub~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~50_combout\ = (\u_vga|first_data_sub~48_combout\) # (\u_vga|first_data_sub~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|first_data_sub~48_combout\,
	datad => \u_vga|first_data_sub~47_combout\,
	combout => \u_vga|first_data_sub~50_combout\);

-- Location: LCCOMB_X31_Y16_N28
\u_vga|tmp_read_data_sub[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[26]~0_combout\ = (!\u_vga|v_sync~q\ & !\u_vga|update_elements_position~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|tmp_read_data_sub[26]~0_combout\);

-- Location: LCCOMB_X31_Y16_N26
\u_vga|first_data_sub[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~17_combout\ = (\u_vga|ask_read~q\ & (!\u_vga|update_submarines~q\ & (\u_vga|wr_en_a_sub~1_combout\ & \u_vga|tmp_read_data_sub[26]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|wr_en_a_sub~1_combout\,
	datad => \u_vga|tmp_read_data_sub[26]~0_combout\,
	combout => \u_vga|first_data_sub[10]~17_combout\);

-- Location: LCCOMB_X31_Y16_N12
\u_vga|first_data_sub[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~18_combout\ = (\u_vga|first_data_sub[10]~17_combout\) # ((\u_vga|tmp_read_data_sub[26]~0_combout\ & (\u_vga|update_submarines~q\ & !\u_vga|first_part~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~17_combout\,
	datab => \u_vga|tmp_read_data_sub[26]~0_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_sub[10]~18_combout\);

-- Location: FF_X31_Y16_N1
\u_vga|first_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub[10]~0_combout\,
	asdata => \u_vga|first_data_sub~50_combout\,
	sload => \u_vga|ALT_INV_ask_read~q\,
	ena => \u_vga|first_data_sub[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(10));

-- Location: LCCOMB_X31_Y16_N30
\u_vga|data_a_sub[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~22_combout\ = (\u_vga|tmp_read_data_sub[26]~0_combout\ & ((\u_vga|update_submarines~q\) # ((\u_vga|ask_read~q\ & \u_vga|wr_en_a_sub~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|ask_read~q\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|wr_en_a_sub~1_combout\,
	datad => \u_vga|tmp_read_data_sub[26]~0_combout\,
	combout => \u_vga|data_a_sub[25]~22_combout\);

-- Location: LCCOMB_X32_Y17_N30
\u_vga|data_a_sub[25]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~29_combout\ = (\u_vga|data_a_sub[25]~22_combout\ & ((\u_vga|first_part~q\) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|data_a_sub[25]~22_combout\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_sub[25]~29_combout\);

-- Location: FF_X32_Y17_N1
\u_vga|data_a_sub[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[26]~8_combout\,
	asdata => \u_vga|first_data_sub\(10),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(26));

-- Location: M9K_X33_Y18_N0
\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_sub~q\,
	portare => \u_vga|rd_en_a_sub~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_sub~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\,
	portbdataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y22_N20
\u_vga|data_a_sub[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[19]~5_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	combout => \u_vga|data_a_sub[19]~5_combout\);

-- Location: LCCOMB_X32_Y16_N18
\u_vga|first_data_sub[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~19_combout\ = ((\u_vga|Equal2~1_combout\ & ((!\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)))) # (!\u_vga|Equal2~1_combout\ & (!\u_vga|tmp_read_data_sub\(27)))) # (!\u_vga|update_submarines~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_sub\(27),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|first_data_sub[8]~19_combout\);

-- Location: LCCOMB_X31_Y21_N26
\u_vga|first_data_sub[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~20_combout\ = (\u_vga|first_data_sub[8]~19_combout\) # ((\u_vga|first_data_sub~3_combout\ & (\u_vga|Equal3~2_combout\)) # (!\u_vga|first_data_sub~3_combout\ & ((\u_vga|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~19_combout\,
	datab => \u_vga|first_data_sub~3_combout\,
	datac => \u_vga|Equal3~2_combout\,
	datad => \u_vga|Equal4~1_combout\,
	combout => \u_vga|first_data_sub[8]~20_combout\);

-- Location: LCCOMB_X32_Y21_N0
\u_vga|first_data_sub[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~21_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (\u_vga|update_submarines~q\)) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|first_data_sub~3_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	combout => \u_vga|first_data_sub[8]~21_combout\);

-- Location: LCCOMB_X32_Y22_N26
\u_vga|first_data_sub~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~36_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub[8]~21_combout\ & (\u_vga|Add1~6_combout\)) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add1~6_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|Add2~6_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~36_combout\);

-- Location: LCCOMB_X32_Y22_N4
\u_vga|first_data_sub~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~37_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub~36_combout\ & (\u_vga|first_data_sub~10_combout\)) # (!\u_vga|first_data_sub~36_combout\ & ((\u_vga|data_a_sub[19]~5_combout\))))) # 
-- (!\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~10_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|first_data_sub~36_combout\,
	datad => \u_vga|data_a_sub[19]~5_combout\,
	combout => \u_vga|first_data_sub~37_combout\);

-- Location: LCCOMB_X32_Y16_N28
\u_vga|first_data_sub[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[9]~24_combout\ = (\u_vga|data_a_sub[25]~22_combout\ & ((!\u_vga|update_submarines~q\) # (!\u_vga|first_part~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_a_sub[25]~22_combout\,
	datac => \u_vga|first_part~q\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|first_data_sub[9]~24_combout\);

-- Location: FF_X32_Y22_N5
\u_vga|first_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~37_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(3));

-- Location: FF_X32_Y22_N21
\u_vga|data_a_sub[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[19]~5_combout\,
	asdata => \u_vga|first_data_sub\(3),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(19));

-- Location: FF_X32_Y20_N1
\u_vga|tmp_read_data_sub[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(18));

-- Location: LCCOMB_X32_Y20_N0
\u_vga|first_data_sub~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~11_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	datac => \u_vga|tmp_read_data_sub\(18),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~11_combout\);

-- Location: LCCOMB_X32_Y22_N12
\u_vga|first_data_sub~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~39_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|Add1~4_combout\))) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & (\u_vga|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~4_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|Add1~4_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~39_combout\);

-- Location: LCCOMB_X32_Y22_N16
\u_vga|first_data_sub~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~38_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	combout => \u_vga|first_data_sub~38_combout\);

-- Location: LCCOMB_X32_Y22_N28
\u_vga|first_data_sub~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~40_combout\ = (\u_vga|first_data_sub~39_combout\ & (((\u_vga|first_data_sub~11_combout\)) # (!\u_vga|first_data_sub[8]~20_combout\))) # (!\u_vga|first_data_sub~39_combout\ & (\u_vga|first_data_sub[8]~20_combout\ & 
-- ((\u_vga|first_data_sub~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~39_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|first_data_sub~11_combout\,
	datad => \u_vga|first_data_sub~38_combout\,
	combout => \u_vga|first_data_sub~40_combout\);

-- Location: FF_X32_Y22_N29
\u_vga|first_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~40_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(2));

-- Location: LCCOMB_X32_Y22_N8
\u_vga|data_a_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~25_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(2))) # (!\u_vga|update_submarines~q\ & (((\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|first_data_sub\(2),
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	combout => \u_vga|data_a_sub~25_combout\);

-- Location: FF_X32_Y22_N9
\u_vga|data_a_sub[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~25_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(18));

-- Location: LCCOMB_X32_Y16_N14
\u_vga|first_data_sub~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~41_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17) & \u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|first_data_sub~41_combout\);

-- Location: LCCOMB_X32_Y22_N24
\u_vga|first_data_sub~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~42_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub~41_combout\) # ((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|Add2~2_combout\ & 
-- !\u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~41_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|Add2~2_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~42_combout\);

-- Location: LCCOMB_X32_Y22_N2
\u_vga|first_data_sub~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~43_combout\ = (\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|first_data_sub~42_combout\ & (\u_vga|first_data_sub~12_combout\)) # (!\u_vga|first_data_sub~42_combout\ & ((\u_vga|Add1~2_combout\))))) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & (((\u_vga|first_data_sub~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datab => \u_vga|first_data_sub[8]~21_combout\,
	datac => \u_vga|Add1~2_combout\,
	datad => \u_vga|first_data_sub~42_combout\,
	combout => \u_vga|first_data_sub~43_combout\);

-- Location: FF_X32_Y22_N3
\u_vga|first_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~43_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(1));

-- Location: LCCOMB_X32_Y20_N12
\u_vga|data_a_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~26_combout\ = (\u_vga|update_submarines~q\ & (((\u_vga|first_data_sub\(1))))) # (!\u_vga|update_submarines~q\ & (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datab => \u_vga|update_submarines~q\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datad => \u_vga|first_data_sub\(1),
	combout => \u_vga|data_a_sub~26_combout\);

-- Location: FF_X32_Y20_N13
\u_vga|data_a_sub[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~26_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(17));

-- Location: FF_X32_Y20_N5
\u_vga|tmp_read_data_sub[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(16));

-- Location: LCCOMB_X32_Y20_N4
\u_vga|first_data_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~13_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	datac => \u_vga|tmp_read_data_sub\(16),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~13_combout\);

-- Location: LCCOMB_X32_Y22_N10
\u_vga|first_data_sub~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~45_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|Add1~0_combout\))) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & (\u_vga|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~0_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|Add1~0_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~45_combout\);

-- Location: LCCOMB_X32_Y22_N0
\u_vga|first_data_sub~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~44_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|first_data_sub~44_combout\);

-- Location: LCCOMB_X32_Y22_N18
\u_vga|first_data_sub~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~46_combout\ = (\u_vga|first_data_sub~45_combout\ & (((\u_vga|first_data_sub~13_combout\)) # (!\u_vga|first_data_sub[8]~20_combout\))) # (!\u_vga|first_data_sub~45_combout\ & (\u_vga|first_data_sub[8]~20_combout\ & 
-- ((\u_vga|first_data_sub~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~45_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|first_data_sub~13_combout\,
	datad => \u_vga|first_data_sub~44_combout\,
	combout => \u_vga|first_data_sub~46_combout\);

-- Location: FF_X32_Y22_N19
\u_vga|first_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~46_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(0));

-- Location: LCCOMB_X32_Y22_N6
\u_vga|data_a_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~27_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(0))) # (!\u_vga|update_submarines~q\ & (((\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|first_data_sub\(0),
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|data_a_sub~27_combout\);

-- Location: FF_X32_Y22_N7
\u_vga|data_a_sub[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~27_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(16));

-- Location: FF_X32_Y20_N25
\u_vga|tmp_read_data_sub[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(26));

-- Location: LCCOMB_X32_Y20_N24
\u_vga|first_data_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~3_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	datac => \u_vga|tmp_read_data_sub\(26),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~3_combout\);

-- Location: LCCOMB_X31_Y21_N22
\u_vga|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~22_combout\ = \u_vga|first_data_sub~2_combout\ $ (!\u_vga|Add2~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~2_combout\,
	cin => \u_vga|Add2~21\,
	combout => \u_vga|Add2~22_combout\);

-- Location: LCCOMB_X31_Y22_N26
\u_vga|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~22_combout\ = \u_vga|Add1~21\ $ (\u_vga|first_data_sub~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|first_data_sub~2_combout\,
	cin => \u_vga|Add1~21\,
	combout => \u_vga|Add1~22_combout\);

-- Location: LCCOMB_X31_Y21_N24
\u_vga|first_data_sub~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~14_combout\ = (\u_vga|first_data_sub~3_combout\ & (((\u_vga|Add1~22_combout\)))) # (!\u_vga|first_data_sub~3_combout\ & (\u_vga|Add2~22_combout\ $ (((\u_vga|Equal4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~22_combout\,
	datab => \u_vga|first_data_sub~3_combout\,
	datac => \u_vga|Add1~22_combout\,
	datad => \u_vga|Equal4~1_combout\,
	combout => \u_vga|first_data_sub~14_combout\);

-- Location: LCCOMB_X31_Y16_N24
\u_vga|first_data_sub[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[11]~16_combout\ = (\u_vga|first_data_sub[11]~15_combout\ & (\u_vga|data_a_sub~28_combout\)) # (!\u_vga|first_data_sub[11]~15_combout\ & (((\u_vga|first_data_sub~14_combout\ & \u_vga|first_data_sub~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub~28_combout\,
	datab => \u_vga|first_data_sub[11]~15_combout\,
	datac => \u_vga|first_data_sub~14_combout\,
	datad => \u_vga|first_data_sub~2_combout\,
	combout => \u_vga|first_data_sub[11]~16_combout\);

-- Location: FF_X31_Y16_N25
\u_vga|first_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub[11]~16_combout\,
	ena => \u_vga|first_data_sub[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(11));

-- Location: LCCOMB_X32_Y20_N8
\u_vga|data_a_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~23_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(11))) # (!\u_vga|update_submarines~q\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)) # (!\u_vga|tmp_random\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub\(11),
	datab => \u_vga|update_submarines~q\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub~23_combout\);

-- Location: FF_X32_Y20_N9
\u_vga|data_a_sub[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~23_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(27));

-- Location: LCCOMB_X32_Y22_N14
\u_vga|data_a_sub[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~0_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	combout => \u_vga|data_a_sub[25]~0_combout\);

-- Location: LCCOMB_X32_Y22_N30
\u_vga|first_data_sub~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~22_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|data_a_sub[25]~0_combout\) # (\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & (\u_vga|Add2~18_combout\ & 
-- ((!\u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~18_combout\,
	datab => \u_vga|first_data_sub[8]~20_combout\,
	datac => \u_vga|data_a_sub[25]~0_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~22_combout\);

-- Location: LCCOMB_X32_Y22_N22
\u_vga|first_data_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~23_combout\ = (\u_vga|first_data_sub~22_combout\ & ((\u_vga|first_data_sub~4_combout\) # ((!\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub~22_combout\ & (((\u_vga|Add1~18_combout\ & 
-- \u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~4_combout\,
	datab => \u_vga|Add1~18_combout\,
	datac => \u_vga|first_data_sub~22_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~23_combout\);

-- Location: FF_X32_Y22_N23
\u_vga|first_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~23_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(9));

-- Location: FF_X32_Y22_N15
\u_vga|data_a_sub[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[25]~0_combout\,
	asdata => \u_vga|first_data_sub\(9),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(25));

-- Location: FF_X32_Y20_N29
\u_vga|tmp_read_data_sub[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(24));

-- Location: LCCOMB_X32_Y20_N28
\u_vga|first_data_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~5_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	datac => \u_vga|tmp_read_data_sub\(24),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~5_combout\);

-- Location: LCCOMB_X32_Y21_N28
\u_vga|first_data_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~25_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	combout => \u_vga|first_data_sub~25_combout\);

-- Location: LCCOMB_X32_Y21_N16
\u_vga|first_data_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~26_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub~25_combout\) # ((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|Add2~16_combout\ & 
-- !\u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~20_combout\,
	datab => \u_vga|first_data_sub~25_combout\,
	datac => \u_vga|Add2~16_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~26_combout\);

-- Location: LCCOMB_X32_Y21_N30
\u_vga|first_data_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~27_combout\ = (\u_vga|first_data_sub~26_combout\ & ((\u_vga|first_data_sub~5_combout\) # ((!\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub~26_combout\ & (((\u_vga|Add1~16_combout\ & 
-- \u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~5_combout\,
	datab => \u_vga|first_data_sub~26_combout\,
	datac => \u_vga|Add1~16_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~27_combout\);

-- Location: FF_X32_Y21_N31
\u_vga|first_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~27_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(8));

-- Location: LCCOMB_X32_Y20_N18
\u_vga|data_a_sub~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~24_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(8))) # (!\u_vga|update_submarines~q\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24) & \u_vga|tmp_random\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub\(8),
	datab => \u_vga|update_submarines~q\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub~24_combout\);

-- Location: FF_X32_Y20_N19
\u_vga|data_a_sub[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~24_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(24));

-- Location: LCCOMB_X32_Y21_N8
\u_vga|data_a_sub[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[23]~3_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	combout => \u_vga|data_a_sub[23]~3_combout\);

-- Location: LCCOMB_X32_Y21_N12
\u_vga|first_data_sub~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~28_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|Add1~14_combout\))) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & (\u_vga|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~14_combout\,
	datab => \u_vga|Add1~14_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~28_combout\);

-- Location: LCCOMB_X32_Y21_N22
\u_vga|first_data_sub~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~29_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub~28_combout\ & (\u_vga|first_data_sub~6_combout\)) # (!\u_vga|first_data_sub~28_combout\ & ((\u_vga|data_a_sub[23]~3_combout\))))) # 
-- (!\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~20_combout\,
	datab => \u_vga|first_data_sub~6_combout\,
	datac => \u_vga|data_a_sub[23]~3_combout\,
	datad => \u_vga|first_data_sub~28_combout\,
	combout => \u_vga|first_data_sub~29_combout\);

-- Location: FF_X32_Y21_N23
\u_vga|first_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~29_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(7));

-- Location: FF_X32_Y21_N9
\u_vga|data_a_sub[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[23]~3_combout\,
	asdata => \u_vga|first_data_sub\(7),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(23));

-- Location: LCCOMB_X32_Y21_N24
\u_vga|data_a_sub[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[22]~7_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	combout => \u_vga|data_a_sub[22]~7_combout\);

-- Location: LCCOMB_X32_Y21_N6
\u_vga|first_data_sub~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~30_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|data_a_sub[22]~7_combout\) # (\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & (\u_vga|Add2~12_combout\ & 
-- ((!\u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~12_combout\,
	datab => \u_vga|data_a_sub[22]~7_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~30_combout\);

-- Location: LCCOMB_X32_Y21_N26
\u_vga|first_data_sub~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~31_combout\ = (\u_vga|first_data_sub~30_combout\ & ((\u_vga|first_data_sub~7_combout\) # ((!\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub~30_combout\ & (((\u_vga|Add1~12_combout\ & 
-- \u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~30_combout\,
	datab => \u_vga|first_data_sub~7_combout\,
	datac => \u_vga|Add1~12_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~31_combout\);

-- Location: FF_X32_Y21_N27
\u_vga|first_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~31_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(6));

-- Location: FF_X32_Y21_N25
\u_vga|data_a_sub[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[22]~7_combout\,
	asdata => \u_vga|first_data_sub\(6),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(22));

-- Location: LCCOMB_X32_Y21_N18
\u_vga|data_a_sub[21]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[21]~4_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	combout => \u_vga|data_a_sub[21]~4_combout\);

-- Location: LCCOMB_X32_Y21_N10
\u_vga|first_data_sub~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~32_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & ((\u_vga|first_data_sub[8]~21_combout\ & ((\u_vga|Add1~10_combout\))) # 
-- (!\u_vga|first_data_sub[8]~21_combout\ & (\u_vga|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~10_combout\,
	datab => \u_vga|Add1~10_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~32_combout\);

-- Location: LCCOMB_X32_Y21_N14
\u_vga|first_data_sub~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~33_combout\ = (\u_vga|first_data_sub~32_combout\ & ((\u_vga|first_data_sub~8_combout\) # ((!\u_vga|first_data_sub[8]~20_combout\)))) # (!\u_vga|first_data_sub~32_combout\ & (((\u_vga|first_data_sub[8]~20_combout\ & 
-- \u_vga|data_a_sub[21]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~32_combout\,
	datab => \u_vga|first_data_sub~8_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	datad => \u_vga|data_a_sub[21]~4_combout\,
	combout => \u_vga|first_data_sub~33_combout\);

-- Location: FF_X32_Y21_N15
\u_vga|first_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~33_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(5));

-- Location: FF_X32_Y21_N19
\u_vga|data_a_sub[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[21]~4_combout\,
	asdata => \u_vga|first_data_sub\(5),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(21));

-- Location: LCCOMB_X32_Y21_N20
\u_vga|data_a_sub[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[20]~6_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	combout => \u_vga|data_a_sub[20]~6_combout\);

-- Location: LCCOMB_X32_Y21_N2
\u_vga|first_data_sub~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~34_combout\ = (\u_vga|first_data_sub[8]~20_combout\ & (((\u_vga|data_a_sub[20]~6_combout\) # (\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub[8]~20_combout\ & (\u_vga|Add2~8_combout\ & 
-- ((!\u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~8_combout\,
	datab => \u_vga|data_a_sub[20]~6_combout\,
	datac => \u_vga|first_data_sub[8]~20_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~34_combout\);

-- Location: LCCOMB_X32_Y21_N4
\u_vga|first_data_sub~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~35_combout\ = (\u_vga|first_data_sub~34_combout\ & ((\u_vga|first_data_sub~9_combout\) # ((!\u_vga|first_data_sub[8]~21_combout\)))) # (!\u_vga|first_data_sub~34_combout\ & (((\u_vga|Add1~8_combout\ & 
-- \u_vga|first_data_sub[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~9_combout\,
	datab => \u_vga|first_data_sub~34_combout\,
	datac => \u_vga|Add1~8_combout\,
	datad => \u_vga|first_data_sub[8]~21_combout\,
	combout => \u_vga|first_data_sub~35_combout\);

-- Location: FF_X32_Y21_N5
\u_vga|first_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~35_combout\,
	ena => \u_vga|first_data_sub[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(4));

-- Location: FF_X32_Y21_N21
\u_vga|data_a_sub[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[20]~6_combout\,
	asdata => \u_vga|first_data_sub\(4),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(20));

-- Location: LCCOMB_X28_Y17_N14
\u_vga|data_a_sub~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~30_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|second_data_sub~8_combout\)) # (!\u_vga|update_submarines~q\ & (((\u_vga|tmp_random\(0)) # (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~8_combout\,
	datab => \u_vga|tmp_random\(0),
	datac => \u_vga|update_submarines~q\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	combout => \u_vga|data_a_sub~30_combout\);

-- Location: FF_X28_Y17_N15
\u_vga|data_a_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~30_combout\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(11));

-- Location: LCCOMB_X28_Y17_N8
\u_vga|data_a_sub[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[9]~1_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|data_a_sub[9]~1_combout\);

-- Location: FF_X31_Y17_N7
\u_vga|tmp_read_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(9));

-- Location: LCCOMB_X28_Y17_N10
\u_vga|second_data_sub~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~11_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|Add5~21_combout\))) # (!\u_vga|second_data_sub[11]~10_combout\ & (\u_vga|data_a_sub[9]~1_combout\)))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|data_a_sub[9]~1_combout\,
	datac => \u_vga|second_data_sub[11]~10_combout\,
	datad => \u_vga|Add5~21_combout\,
	combout => \u_vga|second_data_sub~11_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u_vga|second_data_sub~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~12_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub~11_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~11_combout\ & 
-- (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9))) # (!\u_vga|second_data_sub~11_combout\ & ((\u_vga|tmp_read_data_sub\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	datac => \u_vga|tmp_read_data_sub\(9),
	datad => \u_vga|second_data_sub~11_combout\,
	combout => \u_vga|second_data_sub~12_combout\);

-- Location: FF_X28_Y17_N17
\u_vga|second_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~12_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(9));

-- Location: LCCOMB_X31_Y17_N26
\u_vga|tmp_read_data_sub[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[7]~feeder_combout\ = \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|tmp_read_data_sub[7]~feeder_combout\);

-- Location: FF_X31_Y17_N27
\u_vga|tmp_read_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[7]~feeder_combout\,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(7));

-- Location: FF_X31_Y17_N13
\u_vga|tmp_read_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(6));

-- Location: LCCOMB_X31_Y17_N12
\u_vga|second_data_sub~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~17_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & (!\u_vga|first_data_sub[11]~1_combout\)) # (!\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|data_a_sub[6]~17_combout\))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|tmp_read_data_sub\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[11]~10_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(6),
	datad => \u_vga|data_a_sub[6]~17_combout\,
	combout => \u_vga|second_data_sub~17_combout\);

-- Location: FF_X31_Y17_N15
\u_vga|tmp_read_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(5));

-- Location: LCCOMB_X29_Y17_N14
\u_vga|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~8_combout\ = (\u_vga|second_data_sub\(4) & ((GND) # (!\u_vga|Add5~7\))) # (!\u_vga|second_data_sub\(4) & (\u_vga|Add5~7\ $ (GND)))
-- \u_vga|Add5~9\ = CARRY((\u_vga|second_data_sub\(4)) # (!\u_vga|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datad => VCC,
	cin => \u_vga|Add5~7\,
	combout => \u_vga|Add5~8_combout\,
	cout => \u_vga|Add5~9\);

-- Location: LCCOMB_X29_Y17_N16
\u_vga|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~10_combout\ = (\u_vga|second_data_sub\(5) & (\u_vga|Add5~9\ & VCC)) # (!\u_vga|second_data_sub\(5) & (!\u_vga|Add5~9\))
-- \u_vga|Add5~11\ = CARRY((!\u_vga|second_data_sub\(5) & !\u_vga|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(5),
	datad => VCC,
	cin => \u_vga|Add5~9\,
	combout => \u_vga|Add5~10_combout\,
	cout => \u_vga|Add5~11\);

-- Location: LCCOMB_X27_Y17_N12
\u_vga|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~6_combout\ = (\u_vga|second_data_sub\(3) & (!\u_vga|Add4~5\)) # (!\u_vga|second_data_sub\(3) & ((\u_vga|Add4~5\) # (GND)))
-- \u_vga|Add4~7\ = CARRY((!\u_vga|Add4~5\) # (!\u_vga|second_data_sub\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(3),
	datad => VCC,
	cin => \u_vga|Add4~5\,
	combout => \u_vga|Add4~6_combout\,
	cout => \u_vga|Add4~7\);

-- Location: LCCOMB_X27_Y17_N14
\u_vga|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~8_combout\ = (\u_vga|second_data_sub\(4) & (\u_vga|Add4~7\ $ (GND))) # (!\u_vga|second_data_sub\(4) & (!\u_vga|Add4~7\ & VCC))
-- \u_vga|Add4~9\ = CARRY((\u_vga|second_data_sub\(4) & !\u_vga|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(4),
	datad => VCC,
	cin => \u_vga|Add4~7\,
	combout => \u_vga|Add4~8_combout\,
	cout => \u_vga|Add4~9\);

-- Location: LCCOMB_X27_Y17_N16
\u_vga|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~10_combout\ = (\u_vga|second_data_sub\(5) & (!\u_vga|Add4~9\)) # (!\u_vga|second_data_sub\(5) & ((\u_vga|Add4~9\) # (GND)))
-- \u_vga|Add4~11\ = CARRY((!\u_vga|Add4~9\) # (!\u_vga|second_data_sub\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(5),
	datad => VCC,
	cin => \u_vga|Add4~9\,
	combout => \u_vga|Add4~10_combout\,
	cout => \u_vga|Add4~11\);

-- Location: LCCOMB_X32_Y17_N22
\u_vga|Add5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~27_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~10_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~10_combout\,
	datac => \u_vga|Add4~10_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|Add5~27_combout\);

-- Location: LCCOMB_X32_Y17_N24
\u_vga|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~28_combout\ = (\u_vga|second_data_sub~3_combout\ & ((\u_vga|second_data_sub\(5)))) # (!\u_vga|second_data_sub~3_combout\ & (\u_vga|Add5~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~27_combout\,
	datab => \u_vga|second_data_sub\(5),
	datac => \u_vga|second_data_sub~3_combout\,
	combout => \u_vga|Add5~28_combout\);

-- Location: LCCOMB_X32_Y17_N20
\u_vga|second_data_sub~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~19_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|Add5~28_combout\))) # (!\u_vga|second_data_sub[11]~10_combout\ & (\u_vga|data_a_sub[5]~16_combout\)))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[5]~16_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|second_data_sub[11]~10_combout\,
	datad => \u_vga|Add5~28_combout\,
	combout => \u_vga|second_data_sub~19_combout\);

-- Location: LCCOMB_X32_Y17_N28
\u_vga|second_data_sub~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~20_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub~19_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~19_combout\ & 
-- ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5)))) # (!\u_vga|second_data_sub~19_combout\ & (\u_vga|tmp_read_data_sub\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_sub\(5),
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	datad => \u_vga|second_data_sub~19_combout\,
	combout => \u_vga|second_data_sub~20_combout\);

-- Location: FF_X32_Y17_N29
\u_vga|second_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~20_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(5));

-- Location: LCCOMB_X29_Y17_N18
\u_vga|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~12_combout\ = (\u_vga|second_data_sub\(6) & ((GND) # (!\u_vga|Add5~11\))) # (!\u_vga|second_data_sub\(6) & (\u_vga|Add5~11\ $ (GND)))
-- \u_vga|Add5~13\ = CARRY((\u_vga|second_data_sub\(6)) # (!\u_vga|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(6),
	datad => VCC,
	cin => \u_vga|Add5~11\,
	combout => \u_vga|Add5~12_combout\,
	cout => \u_vga|Add5~13\);

-- Location: LCCOMB_X27_Y17_N18
\u_vga|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~12_combout\ = (\u_vga|second_data_sub\(6) & (\u_vga|Add4~11\ $ (GND))) # (!\u_vga|second_data_sub\(6) & (!\u_vga|Add4~11\ & VCC))
-- \u_vga|Add4~13\ = CARRY((\u_vga|second_data_sub\(6) & !\u_vga|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(6),
	datad => VCC,
	cin => \u_vga|Add4~11\,
	combout => \u_vga|Add4~12_combout\,
	cout => \u_vga|Add4~13\);

-- Location: LCCOMB_X29_Y17_N30
\u_vga|Add5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~25_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~12_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~12_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add4~12_combout\,
	combout => \u_vga|Add5~25_combout\);

-- Location: LCCOMB_X32_Y17_N12
\u_vga|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~26_combout\ = (\u_vga|second_data_sub~3_combout\ & ((\u_vga|second_data_sub\(6)))) # (!\u_vga|second_data_sub~3_combout\ & (\u_vga|Add5~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~25_combout\,
	datac => \u_vga|second_data_sub~3_combout\,
	datad => \u_vga|second_data_sub\(6),
	combout => \u_vga|Add5~26_combout\);

-- Location: LCCOMB_X32_Y17_N2
\u_vga|second_data_sub~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~18_combout\ = (\u_vga|second_data_sub~17_combout\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6))) # (!\u_vga|second_data_sub[11]~10_combout\))) # (!\u_vga|second_data_sub~17_combout\ & 
-- (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~17_combout\,
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	datad => \u_vga|Add5~26_combout\,
	combout => \u_vga|second_data_sub~18_combout\);

-- Location: FF_X32_Y17_N3
\u_vga|second_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~18_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(6));

-- Location: LCCOMB_X29_Y17_N20
\u_vga|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~14_combout\ = (\u_vga|second_data_sub\(7) & (\u_vga|Add5~13\ & VCC)) # (!\u_vga|second_data_sub\(7) & (!\u_vga|Add5~13\))
-- \u_vga|Add5~15\ = CARRY((!\u_vga|second_data_sub\(7) & !\u_vga|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(7),
	datad => VCC,
	cin => \u_vga|Add5~13\,
	combout => \u_vga|Add5~14_combout\,
	cout => \u_vga|Add5~15\);

-- Location: LCCOMB_X27_Y17_N20
\u_vga|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~14_combout\ = (\u_vga|second_data_sub\(7) & (!\u_vga|Add4~13\)) # (!\u_vga|second_data_sub\(7) & ((\u_vga|Add4~13\) # (GND)))
-- \u_vga|Add4~15\ = CARRY((!\u_vga|Add4~13\) # (!\u_vga|second_data_sub\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(7),
	datad => VCC,
	cin => \u_vga|Add4~13\,
	combout => \u_vga|Add4~14_combout\,
	cout => \u_vga|Add4~15\);

-- Location: LCCOMB_X28_Y17_N18
\u_vga|Add5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~23_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~14_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add5~14_combout\,
	datad => \u_vga|Add4~14_combout\,
	combout => \u_vga|Add5~23_combout\);

-- Location: LCCOMB_X28_Y17_N12
\u_vga|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~24_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(7))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~3_combout\,
	datab => \u_vga|second_data_sub\(7),
	datad => \u_vga|Add5~23_combout\,
	combout => \u_vga|Add5~24_combout\);

-- Location: LCCOMB_X28_Y17_N4
\u_vga|second_data_sub~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~15_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|Add5~24_combout\))) # (!\u_vga|second_data_sub[11]~10_combout\ & (\u_vga|data_a_sub[7]~9_combout\)))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|second_data_sub[11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_vga|data_a_sub[7]~9_combout\,
	datad => \u_vga|Add5~24_combout\,
	combout => \u_vga|second_data_sub~15_combout\);

-- Location: LCCOMB_X28_Y17_N2
\u_vga|second_data_sub~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~16_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub~15_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~15_combout\ & 
-- ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_vga|second_data_sub~15_combout\ & (\u_vga|tmp_read_data_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|tmp_read_data_sub\(7),
	datac => \u_vga|second_data_sub~15_combout\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|second_data_sub~16_combout\);

-- Location: FF_X28_Y17_N3
\u_vga|second_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~16_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(7));

-- Location: LCCOMB_X27_Y17_N22
\u_vga|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~16_combout\ = (\u_vga|second_data_sub\(8) & (\u_vga|Add4~15\ $ (GND))) # (!\u_vga|second_data_sub\(8) & (!\u_vga|Add4~15\ & VCC))
-- \u_vga|Add4~17\ = CARRY((\u_vga|second_data_sub\(8) & !\u_vga|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(8),
	datad => VCC,
	cin => \u_vga|Add4~15\,
	combout => \u_vga|Add4~16_combout\,
	cout => \u_vga|Add4~17\);

-- Location: LCCOMB_X27_Y17_N24
\u_vga|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~18_combout\ = (\u_vga|second_data_sub\(9) & (!\u_vga|Add4~17\)) # (!\u_vga|second_data_sub\(9) & ((\u_vga|Add4~17\) # (GND)))
-- \u_vga|Add4~19\ = CARRY((!\u_vga|Add4~17\) # (!\u_vga|second_data_sub\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(9),
	datad => VCC,
	cin => \u_vga|Add4~17\,
	combout => \u_vga|Add4~18_combout\,
	cout => \u_vga|Add4~19\);

-- Location: LCCOMB_X29_Y17_N22
\u_vga|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~16_combout\ = (\u_vga|second_data_sub\(8) & ((GND) # (!\u_vga|Add5~15\))) # (!\u_vga|second_data_sub\(8) & (\u_vga|Add5~15\ $ (GND)))
-- \u_vga|Add5~17\ = CARRY((\u_vga|second_data_sub\(8)) # (!\u_vga|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(8),
	datad => VCC,
	cin => \u_vga|Add5~15\,
	combout => \u_vga|Add5~16_combout\,
	cout => \u_vga|Add5~17\);

-- Location: LCCOMB_X29_Y17_N24
\u_vga|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~18_combout\ = \u_vga|second_data_sub\(9) $ (!\u_vga|Add5~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(9),
	cin => \u_vga|Add5~17\,
	combout => \u_vga|Add5~18_combout\);

-- Location: LCCOMB_X28_Y17_N22
\u_vga|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~20_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add4~18_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add4~18_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add5~18_combout\,
	combout => \u_vga|Add5~20_combout\);

-- Location: LCCOMB_X28_Y17_N0
\u_vga|Add5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~21_combout\ = (\u_vga|second_data_sub~3_combout\ & ((\u_vga|second_data_sub\(9)))) # (!\u_vga|second_data_sub~3_combout\ & (\u_vga|Add5~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~20_combout\,
	datab => \u_vga|second_data_sub\(9),
	datad => \u_vga|second_data_sub~3_combout\,
	combout => \u_vga|Add5~21_combout\);

-- Location: FF_X28_Y17_N9
\u_vga|data_a_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[9]~1_combout\,
	asdata => \u_vga|Add5~21_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(9));

-- Location: LCCOMB_X32_Y16_N8
\u_vga|second_data_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~4_combout\ = (!\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|second_data_sub~4_combout\);

-- Location: FF_X31_Y17_N17
\u_vga|tmp_read_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(8));

-- Location: LCCOMB_X31_Y17_N16
\u_vga|second_data_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~13_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & (((!\u_vga|first_data_sub[11]~1_combout\)))) # (!\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|second_data_sub~4_combout\)) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|tmp_read_data_sub\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[11]~10_combout\,
	datab => \u_vga|second_data_sub~4_combout\,
	datac => \u_vga|tmp_read_data_sub\(8),
	datad => \u_vga|first_data_sub[11]~1_combout\,
	combout => \u_vga|second_data_sub~13_combout\);

-- Location: LCCOMB_X31_Y17_N8
\u_vga|second_data_sub~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~14_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|second_data_sub~13_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8))) # (!\u_vga|second_data_sub~13_combout\ & 
-- ((\u_vga|data_a_sub[8]~2_combout\))))) # (!\u_vga|second_data_sub[11]~10_combout\ & (((\u_vga|second_data_sub~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[11]~10_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	datac => \u_vga|data_a_sub[8]~2_combout\,
	datad => \u_vga|second_data_sub~13_combout\,
	combout => \u_vga|second_data_sub~14_combout\);

-- Location: FF_X31_Y17_N9
\u_vga|second_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~14_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(8));

-- Location: LCCOMB_X30_Y17_N10
\u_vga|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~22_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~16_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~16_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add4~16_combout\,
	combout => \u_vga|Add5~22_combout\);

-- Location: LCCOMB_X30_Y17_N0
\u_vga|data_a_sub[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~2_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(8))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(8),
	datab => \u_vga|second_data_sub~3_combout\,
	datad => \u_vga|Add5~22_combout\,
	combout => \u_vga|data_a_sub[8]~2_combout\);

-- Location: FF_X30_Y17_N1
\u_vga|data_a_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[8]~2_combout\,
	asdata => \u_vga|second_data_sub~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(8));

-- Location: LCCOMB_X28_Y17_N26
\u_vga|data_a_sub[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[7]~9_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|data_a_sub[7]~9_combout\);

-- Location: FF_X28_Y17_N27
\u_vga|data_a_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[7]~9_combout\,
	asdata => \u_vga|Add5~24_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(7));

-- Location: LCCOMB_X32_Y17_N16
\u_vga|data_a_sub[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[6]~17_combout\ = (\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[6]~17_combout\);

-- Location: FF_X32_Y17_N17
\u_vga|data_a_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[6]~17_combout\,
	asdata => \u_vga|Add5~26_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(6));

-- Location: LCCOMB_X32_Y17_N10
\u_vga|data_a_sub[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[5]~16_combout\ = (\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_vga|tmp_random\(0),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[5]~16_combout\);

-- Location: FF_X32_Y17_N11
\u_vga|data_a_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[5]~16_combout\,
	asdata => \u_vga|Add5~28_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(5));

-- Location: FF_X31_Y17_N25
\u_vga|tmp_read_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(0));

-- Location: LCCOMB_X31_Y17_N20
\u_vga|second_data_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~7_combout\ = (!\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	combout => \u_vga|second_data_sub~7_combout\);

-- Location: LCCOMB_X31_Y17_N24
\u_vga|second_data_sub~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~29_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & (!\u_vga|first_data_sub[11]~1_combout\)) # (!\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~7_combout\))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|tmp_read_data_sub\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[11]~10_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(0),
	datad => \u_vga|second_data_sub~7_combout\,
	combout => \u_vga|second_data_sub~29_combout\);

-- Location: LCCOMB_X30_Y17_N4
\u_vga|second_data_sub~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~30_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|second_data_sub~29_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0))) # (!\u_vga|second_data_sub~29_combout\ & 
-- ((\u_vga|data_a_sub[0]~11_combout\))))) # (!\u_vga|second_data_sub[11]~10_combout\ & (((\u_vga|second_data_sub~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_vga|data_a_sub[0]~11_combout\,
	datad => \u_vga|second_data_sub~29_combout\,
	combout => \u_vga|second_data_sub~30_combout\);

-- Location: FF_X30_Y17_N5
\u_vga|second_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~30_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(0));

-- Location: LCCOMB_X27_Y17_N6
\u_vga|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~0_combout\ = \u_vga|second_data_sub\(0) $ (VCC)
-- \u_vga|Add4~1\ = CARRY(\u_vga|second_data_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(0),
	datad => VCC,
	combout => \u_vga|Add4~0_combout\,
	cout => \u_vga|Add4~1\);

-- Location: LCCOMB_X27_Y17_N8
\u_vga|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~2_combout\ = (\u_vga|second_data_sub\(1) & (!\u_vga|Add4~1\)) # (!\u_vga|second_data_sub\(1) & ((\u_vga|Add4~1\) # (GND)))
-- \u_vga|Add4~3\ = CARRY((!\u_vga|Add4~1\) # (!\u_vga|second_data_sub\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(1),
	datad => VCC,
	cin => \u_vga|Add4~1\,
	combout => \u_vga|Add4~2_combout\,
	cout => \u_vga|Add4~3\);

-- Location: LCCOMB_X27_Y17_N10
\u_vga|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~4_combout\ = (\u_vga|second_data_sub\(2) & (\u_vga|Add4~3\ $ (GND))) # (!\u_vga|second_data_sub\(2) & (!\u_vga|Add4~3\ & VCC))
-- \u_vga|Add4~5\ = CARRY((\u_vga|second_data_sub\(2) & !\u_vga|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(2),
	datad => VCC,
	cin => \u_vga|Add4~3\,
	combout => \u_vga|Add4~4_combout\,
	cout => \u_vga|Add4~5\);

-- Location: LCCOMB_X29_Y17_N6
\u_vga|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~0_combout\ = \u_vga|second_data_sub\(0) $ (VCC)
-- \u_vga|Add5~1\ = CARRY(\u_vga|second_data_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(0),
	datad => VCC,
	combout => \u_vga|Add5~0_combout\,
	cout => \u_vga|Add5~1\);

-- Location: LCCOMB_X29_Y17_N8
\u_vga|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~2_combout\ = (\u_vga|second_data_sub\(1) & (\u_vga|Add5~1\ & VCC)) # (!\u_vga|second_data_sub\(1) & (!\u_vga|Add5~1\))
-- \u_vga|Add5~3\ = CARRY((!\u_vga|second_data_sub\(1) & !\u_vga|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(1),
	datad => VCC,
	cin => \u_vga|Add5~1\,
	combout => \u_vga|Add5~2_combout\,
	cout => \u_vga|Add5~3\);

-- Location: LCCOMB_X29_Y17_N10
\u_vga|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~4_combout\ = (\u_vga|second_data_sub\(2) & ((GND) # (!\u_vga|Add5~3\))) # (!\u_vga|second_data_sub\(2) & (\u_vga|Add5~3\ $ (GND)))
-- \u_vga|Add5~5\ = CARRY((\u_vga|second_data_sub\(2)) # (!\u_vga|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(2),
	datad => VCC,
	cin => \u_vga|Add5~3\,
	combout => \u_vga|Add5~4_combout\,
	cout => \u_vga|Add5~5\);

-- Location: LCCOMB_X29_Y17_N12
\u_vga|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~6_combout\ = (\u_vga|second_data_sub\(3) & (\u_vga|Add5~5\ & VCC)) # (!\u_vga|second_data_sub\(3) & (!\u_vga|Add5~5\))
-- \u_vga|Add5~7\ = CARRY((!\u_vga|second_data_sub\(3) & !\u_vga|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(3),
	datad => VCC,
	cin => \u_vga|Add5~5\,
	combout => \u_vga|Add5~6_combout\,
	cout => \u_vga|Add5~7\);

-- Location: LCCOMB_X28_Y17_N30
\u_vga|Add5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~31_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add4~6_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add4~6_combout\,
	datab => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add5~6_combout\,
	combout => \u_vga|Add5~31_combout\);

-- Location: LCCOMB_X28_Y17_N24
\u_vga|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~32_combout\ = (\u_vga|second_data_sub~3_combout\ & ((\u_vga|second_data_sub\(3)))) # (!\u_vga|second_data_sub~3_combout\ & (\u_vga|Add5~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~31_combout\,
	datab => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub~3_combout\,
	combout => \u_vga|Add5~32_combout\);

-- Location: LCCOMB_X28_Y17_N6
\u_vga|second_data_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~23_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|Add5~32_combout\))) # (!\u_vga|second_data_sub[11]~10_combout\ & (\u_vga|data_a_sub[3]~14_combout\)))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|data_a_sub[3]~14_combout\,
	datac => \u_vga|second_data_sub[11]~10_combout\,
	datad => \u_vga|Add5~32_combout\,
	combout => \u_vga|second_data_sub~23_combout\);

-- Location: LCCOMB_X28_Y17_N28
\u_vga|second_data_sub~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~24_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub~23_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~23_combout\ & 
-- (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3))) # (!\u_vga|second_data_sub~23_combout\ & ((\u_vga|tmp_read_data_sub\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	datac => \u_vga|tmp_read_data_sub\(3),
	datad => \u_vga|second_data_sub~23_combout\,
	combout => \u_vga|second_data_sub~24_combout\);

-- Location: FF_X28_Y17_N29
\u_vga|second_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~24_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(3));

-- Location: LCCOMB_X27_Y17_N2
\u_vga|Add5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~29_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~8_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~8_combout\,
	datac => \u_vga|Add4~8_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|Add5~29_combout\);

-- Location: LCCOMB_X32_Y17_N26
\u_vga|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~30_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(4))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub~3_combout\,
	datac => \u_vga|second_data_sub\(4),
	datad => \u_vga|Add5~29_combout\,
	combout => \u_vga|Add5~30_combout\);

-- Location: FF_X32_Y17_N5
\u_vga|data_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[4]~15_combout\,
	asdata => \u_vga|Add5~30_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(4));

-- Location: LCCOMB_X28_Y17_N20
\u_vga|data_a_sub[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[3]~14_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	combout => \u_vga|data_a_sub[3]~14_combout\);

-- Location: FF_X28_Y17_N21
\u_vga|data_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[3]~14_combout\,
	asdata => \u_vga|Add5~32_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(3));

-- Location: LCCOMB_X31_Y17_N10
\u_vga|second_data_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~5_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2) & !\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|second_data_sub~5_combout\);

-- Location: FF_X31_Y17_N29
\u_vga|tmp_read_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(2));

-- Location: LCCOMB_X31_Y17_N28
\u_vga|second_data_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~25_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|second_data_sub~5_combout\ & ((!\u_vga|second_data_sub[11]~10_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|tmp_read_data_sub\(2)) # 
-- (\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~5_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(2),
	datad => \u_vga|second_data_sub[11]~10_combout\,
	combout => \u_vga|second_data_sub~25_combout\);

-- Location: LCCOMB_X30_Y17_N24
\u_vga|second_data_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~26_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|second_data_sub~25_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2))) # (!\u_vga|second_data_sub~25_combout\ & 
-- ((\u_vga|data_a_sub[2]~13_combout\))))) # (!\u_vga|second_data_sub[11]~10_combout\ & (((\u_vga|second_data_sub~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[11]~10_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	datac => \u_vga|data_a_sub[2]~13_combout\,
	datad => \u_vga|second_data_sub~25_combout\,
	combout => \u_vga|second_data_sub~26_combout\);

-- Location: FF_X30_Y17_N25
\u_vga|second_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~26_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(2));

-- Location: LCCOMB_X30_Y17_N12
\u_vga|Add5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~33_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~4_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~4_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add4~4_combout\,
	combout => \u_vga|Add5~33_combout\);

-- Location: LCCOMB_X30_Y17_N26
\u_vga|data_a_sub[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[2]~13_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(2))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~3_combout\,
	datab => \u_vga|second_data_sub\(2),
	datad => \u_vga|Add5~33_combout\,
	combout => \u_vga|data_a_sub[2]~13_combout\);

-- Location: FF_X30_Y17_N27
\u_vga|data_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[2]~13_combout\,
	asdata => \u_vga|second_data_sub~5_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(2));

-- Location: LCCOMB_X31_Y17_N22
\u_vga|tmp_read_data_sub[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[1]~feeder_combout\ = \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	combout => \u_vga|tmp_read_data_sub[1]~feeder_combout\);

-- Location: FF_X31_Y17_N23
\u_vga|tmp_read_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[1]~feeder_combout\,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(1));

-- Location: LCCOMB_X30_Y17_N8
\u_vga|second_data_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~6_combout\ = (!\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	combout => \u_vga|second_data_sub~6_combout\);

-- Location: LCCOMB_X30_Y17_N28
\u_vga|second_data_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~27_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|data_a_sub[1]~12_combout\))) # (!\u_vga|second_data_sub[11]~10_combout\ & (\u_vga|second_data_sub~6_combout\)))) # 
-- (!\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|second_data_sub[11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_vga|second_data_sub~6_combout\,
	datad => \u_vga|data_a_sub[1]~12_combout\,
	combout => \u_vga|second_data_sub~27_combout\);

-- Location: LCCOMB_X30_Y17_N2
\u_vga|second_data_sub~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~28_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|second_data_sub~27_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~27_combout\ & 
-- (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1))) # (!\u_vga|second_data_sub~27_combout\ & ((\u_vga|tmp_read_data_sub\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	datab => \u_vga|tmp_read_data_sub\(1),
	datac => \u_vga|first_data_sub[11]~1_combout\,
	datad => \u_vga|second_data_sub~27_combout\,
	combout => \u_vga|second_data_sub~28_combout\);

-- Location: FF_X30_Y17_N3
\u_vga|second_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~28_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(1));

-- Location: LCCOMB_X30_Y17_N6
\u_vga|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~34_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add4~2_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add5~2_combout\,
	datad => \u_vga|Add4~2_combout\,
	combout => \u_vga|Add5~34_combout\);

-- Location: LCCOMB_X30_Y17_N20
\u_vga|data_a_sub[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[1]~12_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(1))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~3_combout\,
	datab => \u_vga|second_data_sub\(1),
	datad => \u_vga|Add5~34_combout\,
	combout => \u_vga|data_a_sub[1]~12_combout\);

-- Location: FF_X30_Y17_N21
\u_vga|data_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[1]~12_combout\,
	asdata => \u_vga|second_data_sub~6_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(1));

-- Location: FF_X31_Y17_N1
\u_vga|tmp_read_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(4));

-- Location: LCCOMB_X31_Y17_N0
\u_vga|second_data_sub~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~21_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|data_a_sub[4]~15_combout\ & ((!\u_vga|second_data_sub[11]~10_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|tmp_read_data_sub\(4)) # 
-- (\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~15_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(4),
	datad => \u_vga|second_data_sub[11]~10_combout\,
	combout => \u_vga|second_data_sub~21_combout\);

-- Location: LCCOMB_X32_Y17_N14
\u_vga|second_data_sub~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~22_combout\ = (\u_vga|second_data_sub~21_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4)) # ((!\u_vga|second_data_sub[11]~10_combout\)))) # (!\u_vga|second_data_sub~21_combout\ & (((\u_vga|Add5~30_combout\ 
-- & \u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	datab => \u_vga|second_data_sub~21_combout\,
	datac => \u_vga|Add5~30_combout\,
	datad => \u_vga|second_data_sub[11]~10_combout\,
	combout => \u_vga|second_data_sub~22_combout\);

-- Location: FF_X32_Y17_N15
\u_vga|second_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~22_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(4));

-- Location: LCCOMB_X29_Y17_N0
\u_vga|second_data_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~0_combout\ = (!\u_vga|second_data_sub\(4) & (!\u_vga|second_data_sub\(5) & (!\u_vga|second_data_sub\(3) & !\u_vga|second_data_sub\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datab => \u_vga|second_data_sub\(5),
	datac => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub\(6),
	combout => \u_vga|second_data_sub~0_combout\);

-- Location: LCCOMB_X29_Y17_N2
\u_vga|second_data_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~1_combout\ = (!\u_vga|second_data_sub\(7) & (!\u_vga|second_data_sub\(10) & !\u_vga|second_data_sub\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(7),
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|second_data_sub\(9),
	combout => \u_vga|second_data_sub~1_combout\);

-- Location: LCCOMB_X30_Y17_N22
\u_vga|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~0_combout\ = (!\u_vga|second_data_sub\(8) & (!\u_vga|second_data_sub\(1) & (!\u_vga|second_data_sub\(0) & !\u_vga|second_data_sub\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(8),
	datab => \u_vga|second_data_sub\(1),
	datac => \u_vga|second_data_sub\(0),
	datad => \u_vga|second_data_sub\(2),
	combout => \u_vga|Equal5~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\u_vga|second_data_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~2_combout\ = (\u_vga|second_data_sub~0_combout\ & (\u_vga|second_data_sub~1_combout\ & \u_vga|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub~0_combout\,
	datac => \u_vga|second_data_sub~1_combout\,
	datad => \u_vga|Equal5~0_combout\,
	combout => \u_vga|second_data_sub~2_combout\);

-- Location: LCCOMB_X29_Y17_N26
\u_vga|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~1_combout\ = (\u_vga|second_data_sub\(4) & (\u_vga|second_data_sub\(5) & (\u_vga|second_data_sub\(3) & \u_vga|second_data_sub\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datab => \u_vga|second_data_sub\(5),
	datac => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub\(6),
	combout => \u_vga|Equal5~1_combout\);

-- Location: LCCOMB_X29_Y17_N4
\u_vga|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~2_combout\ = (\u_vga|second_data_sub\(9) & (\u_vga|Equal5~0_combout\ & (\u_vga|Equal5~1_combout\ & \u_vga|second_data_sub\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(9),
	datab => \u_vga|Equal5~0_combout\,
	datac => \u_vga|Equal5~1_combout\,
	datad => \u_vga|second_data_sub\(7),
	combout => \u_vga|Equal5~2_combout\);

-- Location: LCCOMB_X27_Y17_N26
\u_vga|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~20_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add4~19\ $ (GND))) # (!\u_vga|second_data_sub\(10) & (!\u_vga|Add4~19\ & VCC))
-- \u_vga|Add4~21\ = CARRY((\u_vga|second_data_sub\(10) & !\u_vga|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(10),
	datad => VCC,
	cin => \u_vga|Add4~19\,
	combout => \u_vga|Add4~20_combout\,
	cout => \u_vga|Add4~21\);

-- Location: LCCOMB_X27_Y17_N4
\u_vga|second_data_sub~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~31_combout\ = (\u_vga|second_data_sub\(10) & (((!\u_vga|Equal5~2_combout\ & \u_vga|Add4~20_combout\)) # (!\u_vga|second_data_sub\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(11),
	datab => \u_vga|Equal5~2_combout\,
	datac => \u_vga|Add4~20_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|second_data_sub~31_combout\);

-- Location: LCCOMB_X27_Y17_N30
\u_vga|second_data_sub~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~32_combout\ = (\u_vga|second_data_sub~31_combout\) # ((\u_vga|second_data_sub\(11) & \u_vga|second_data_sub~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(11),
	datab => \u_vga|second_data_sub~2_combout\,
	datac => \u_vga|second_data_sub~31_combout\,
	combout => \u_vga|second_data_sub~32_combout\);

-- Location: FF_X32_Y17_N7
\u_vga|data_a_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[10]~10_combout\,
	asdata => \u_vga|second_data_sub~32_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(10));

-- Location: FF_X31_Y17_N3
\u_vga|tmp_read_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(10));

-- Location: LCCOMB_X31_Y17_N2
\u_vga|second_data_sub~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~33_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|data_a_sub[10]~10_combout\ & ((!\u_vga|second_data_sub[11]~10_combout\)))) # (!\u_vga|first_data_sub[11]~1_combout\ & (((\u_vga|tmp_read_data_sub\(10)) # 
-- (\u_vga|second_data_sub[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[10]~10_combout\,
	datab => \u_vga|first_data_sub[11]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(10),
	datad => \u_vga|second_data_sub[11]~10_combout\,
	combout => \u_vga|second_data_sub~33_combout\);

-- Location: LCCOMB_X32_Y17_N8
\u_vga|second_data_sub~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~34_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|second_data_sub~33_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10))) # (!\u_vga|second_data_sub~33_combout\ & 
-- ((\u_vga|second_data_sub~32_combout\))))) # (!\u_vga|second_data_sub[11]~10_combout\ & (((\u_vga|second_data_sub~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_vga|second_data_sub~32_combout\,
	datad => \u_vga|second_data_sub~33_combout\,
	combout => \u_vga|second_data_sub~34_combout\);

-- Location: FF_X32_Y17_N9
\u_vga|second_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~34_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(10));

-- Location: LCCOMB_X27_Y17_N28
\u_vga|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~22_combout\ = \u_vga|Add4~21\ $ (\u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|second_data_sub\(11),
	cin => \u_vga|Add4~21\,
	combout => \u_vga|Add4~22_combout\);

-- Location: LCCOMB_X31_Y18_N28
\u_vga|second_data_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~8_combout\ = (\u_vga|second_data_sub\(11) & ((\u_vga|Add4~22_combout\) # (!\u_vga|second_data_sub\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(11),
	datac => \u_vga|Add4~22_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|second_data_sub~8_combout\);

-- Location: LCCOMB_X32_Y16_N2
\u_vga|second_data_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~9_combout\ = (\u_vga|tmp_random\(0)) # (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	combout => \u_vga|second_data_sub~9_combout\);

-- Location: LCCOMB_X32_Y16_N0
\u_vga|second_data_sub~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~35_combout\ = (\u_vga|second_data_sub[11]~10_combout\ & ((\u_vga|second_data_sub~8_combout\) # ((!\u_vga|first_data_sub[11]~1_combout\)))) # (!\u_vga|second_data_sub[11]~10_combout\ & (((\u_vga|first_data_sub[11]~1_combout\ & 
-- \u_vga|second_data_sub~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~8_combout\,
	datab => \u_vga|second_data_sub[11]~10_combout\,
	datac => \u_vga|first_data_sub[11]~1_combout\,
	datad => \u_vga|second_data_sub~9_combout\,
	combout => \u_vga|second_data_sub~35_combout\);

-- Location: FF_X31_Y17_N5
\u_vga|tmp_read_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \u_vga|tmp_read_data_sub[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(11));

-- Location: LCCOMB_X30_Y17_N16
\u_vga|second_data_sub~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~36_combout\ = (\u_vga|first_data_sub[11]~1_combout\ & (\u_vga|second_data_sub~35_combout\)) # (!\u_vga|first_data_sub[11]~1_combout\ & ((\u_vga|second_data_sub~35_combout\ & 
-- (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11))) # (!\u_vga|second_data_sub~35_combout\ & ((\u_vga|tmp_read_data_sub\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[11]~1_combout\,
	datab => \u_vga|second_data_sub~35_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	datad => \u_vga|tmp_read_data_sub\(11),
	combout => \u_vga|second_data_sub~36_combout\);

-- Location: FF_X30_Y17_N17
\u_vga|second_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~36_combout\,
	ena => \u_vga|data_a_sub[25]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(11));

-- Location: LCCOMB_X27_Y17_N0
\u_vga|second_data_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~3_combout\ = ((\u_vga|second_data_sub~2_combout\) # ((\u_vga|Equal5~2_combout\ & \u_vga|second_data_sub\(10)))) # (!\u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(11),
	datab => \u_vga|second_data_sub~2_combout\,
	datac => \u_vga|Equal5~2_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|second_data_sub~3_combout\);

-- Location: LCCOMB_X30_Y17_N18
\u_vga|Add5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~35_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add4~0_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add4~0_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add5~0_combout\,
	combout => \u_vga|Add5~35_combout\);

-- Location: LCCOMB_X30_Y17_N30
\u_vga|data_a_sub[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[0]~11_combout\ = (\u_vga|second_data_sub~3_combout\ & (\u_vga|second_data_sub\(0))) # (!\u_vga|second_data_sub~3_combout\ & ((\u_vga|Add5~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~3_combout\,
	datab => \u_vga|second_data_sub\(0),
	datad => \u_vga|Add5~35_combout\,
	combout => \u_vga|data_a_sub[0]~11_combout\);

-- Location: FF_X30_Y17_N31
\u_vga|data_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[0]~11_combout\,
	asdata => \u_vga|second_data_sub~7_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(0));

-- Location: LCCOMB_X31_Y19_N20
\u_vga|second_row_sub[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub[9]~12_combout\ = (\u_vga|LessThan3~2_combout\ & !\u_vga|vga_gen~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|LessThan3~2_combout\,
	datad => \u_vga|vga_gen~21_combout\,
	combout => \u_vga|second_row_sub[9]~12_combout\);

-- Location: FF_X34_Y21_N5
\u_vga|first_row_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~1_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(9));

-- Location: LCCOMB_X34_Y21_N4
\u_vga|first_row_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~1_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(9)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25),
	datac => \u_vga|first_row_sub\(9),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~1_combout\);

-- Location: FF_X34_Y21_N23
\u_vga|first_row_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~2_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(8));

-- Location: LCCOMB_X34_Y21_N22
\u_vga|first_row_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~2_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(8)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|first_row_sub\(8),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~2_combout\);

-- Location: FF_X34_Y21_N9
\u_vga|first_row_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~3_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(7));

-- Location: LCCOMB_X34_Y21_N8
\u_vga|first_row_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~3_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(7)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23),
	datac => \u_vga|first_row_sub\(7),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~3_combout\);

-- Location: FF_X35_Y21_N1
\u_vga|first_row_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~4_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(6));

-- Location: LCCOMB_X35_Y21_N0
\u_vga|first_row_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~4_combout\ = (\u_vga|vga_gen~10_combout\ & ((\u_vga|vga_gen~7_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22))) # (!\u_vga|vga_gen~7_combout\ & ((\u_vga|first_row_sub\(6)))))) # (!\u_vga|vga_gen~10_combout\ 
-- & (((\u_vga|first_row_sub\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22),
	datac => \u_vga|first_row_sub\(6),
	datad => \u_vga|vga_gen~7_combout\,
	combout => \u_vga|first_row_sub~4_combout\);

-- Location: FF_X34_Y21_N3
\u_vga|first_row_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~5_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(5));

-- Location: LCCOMB_X34_Y21_N2
\u_vga|first_row_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~5_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(5)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21),
	datac => \u_vga|first_row_sub\(5),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~5_combout\);

-- Location: FF_X35_Y21_N3
\u_vga|first_row_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~6_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(4));

-- Location: LCCOMB_X35_Y21_N2
\u_vga|first_row_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~6_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(4)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20),
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|first_row_sub\(4),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~6_combout\);

-- Location: FF_X35_Y21_N29
\u_vga|first_row_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~7_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(3));

-- Location: LCCOMB_X35_Y21_N28
\u_vga|first_row_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~7_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(3)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19),
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|first_row_sub\(3),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~7_combout\);

-- Location: FF_X35_Y21_N27
\u_vga|first_row_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~8_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(2));

-- Location: LCCOMB_X35_Y21_N26
\u_vga|first_row_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~8_combout\ = (\u_vga|vga_gen~10_combout\ & ((\u_vga|vga_gen~7_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18))) # (!\u_vga|vga_gen~7_combout\ & ((\u_vga|first_row_sub\(2)))))) # (!\u_vga|vga_gen~10_combout\ 
-- & (((\u_vga|first_row_sub\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18),
	datac => \u_vga|first_row_sub\(2),
	datad => \u_vga|vga_gen~7_combout\,
	combout => \u_vga|first_row_sub~8_combout\);

-- Location: FF_X34_Y21_N29
\u_vga|first_row_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~9_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(1));

-- Location: LCCOMB_X34_Y21_N28
\u_vga|first_row_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~9_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(1)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17),
	datac => \u_vga|first_row_sub\(1),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~9_combout\);

-- Location: FF_X34_Y21_N7
\u_vga|first_row_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~10_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(0));

-- Location: LCCOMB_X32_Y19_N12
\u_vga|vga_gen~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~11_combout\ = (!\u_vga|Add21~18_combout\ & !\u_vga|Add21~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add21~18_combout\,
	datad => \u_vga|Add21~20_combout\,
	combout => \u_vga|vga_gen~11_combout\);

-- Location: LCCOMB_X32_Y19_N22
\u_vga|second_row_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~6_combout\ = (\u_vga|vga_gen~4_combout\ & (\u_vga|vga_gen~2_combout\ & (!\u_vga|Add21~8_combout\ & \u_vga|vga_gen~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~4_combout\,
	datab => \u_vga|vga_gen~2_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|vga_gen~11_combout\,
	combout => \u_vga|second_row_sub~6_combout\);

-- Location: LCCOMB_X34_Y21_N6
\u_vga|first_row_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~10_combout\ = (\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub~6_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16))) # (!\u_vga|second_row_sub~6_combout\ & ((\u_vga|first_row_sub\(0)))))) # 
-- (!\u_vga|vga_gen~10_combout\ & (((\u_vga|first_row_sub\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16),
	datac => \u_vga|first_row_sub\(0),
	datad => \u_vga|second_row_sub~6_combout\,
	combout => \u_vga|first_row_sub~10_combout\);

-- Location: LCCOMB_X35_Y21_N6
\u_vga|LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~1_cout\ = CARRY((!\u_vga|h_cnt\(0) & \u_vga|first_row_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|first_row_sub~10_combout\,
	datad => VCC,
	cout => \u_vga|LessThan13~1_cout\);

-- Location: LCCOMB_X35_Y21_N8
\u_vga|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~3_cout\ = CARRY((\u_vga|h_cnt\(1) & ((!\u_vga|LessThan13~1_cout\) # (!\u_vga|first_row_sub~9_combout\))) # (!\u_vga|h_cnt\(1) & (!\u_vga|first_row_sub~9_combout\ & !\u_vga|LessThan13~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|first_row_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~1_cout\,
	cout => \u_vga|LessThan13~3_cout\);

-- Location: LCCOMB_X35_Y21_N10
\u_vga|LessThan13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~5_cout\ = CARRY((\u_vga|first_row_sub~8_combout\ & ((!\u_vga|LessThan13~3_cout\) # (!\u_vga|h_cnt\(2)))) # (!\u_vga|first_row_sub~8_combout\ & (!\u_vga|h_cnt\(2) & !\u_vga|LessThan13~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~8_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan13~3_cout\,
	cout => \u_vga|LessThan13~5_cout\);

-- Location: LCCOMB_X35_Y21_N12
\u_vga|LessThan13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~7_cout\ = CARRY((\u_vga|h_cnt\(3) & ((!\u_vga|LessThan13~5_cout\) # (!\u_vga|first_row_sub~7_combout\))) # (!\u_vga|h_cnt\(3) & (!\u_vga|first_row_sub~7_combout\ & !\u_vga|LessThan13~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~5_cout\,
	cout => \u_vga|LessThan13~7_cout\);

-- Location: LCCOMB_X35_Y21_N14
\u_vga|LessThan13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~9_cout\ = CARRY((\u_vga|h_cnt\(4) & (\u_vga|first_row_sub~6_combout\ & !\u_vga|LessThan13~7_cout\)) # (!\u_vga|h_cnt\(4) & ((\u_vga|first_row_sub~6_combout\) # (!\u_vga|LessThan13~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|first_row_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~7_cout\,
	cout => \u_vga|LessThan13~9_cout\);

-- Location: LCCOMB_X35_Y21_N16
\u_vga|LessThan13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan13~9_cout\) # (!\u_vga|first_row_sub~5_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|first_row_sub~5_combout\ & !\u_vga|LessThan13~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|first_row_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~9_cout\,
	cout => \u_vga|LessThan13~11_cout\);

-- Location: LCCOMB_X35_Y21_N18
\u_vga|LessThan13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~13_cout\ = CARRY((\u_vga|h_cnt\(6) & (\u_vga|first_row_sub~4_combout\ & !\u_vga|LessThan13~11_cout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|first_row_sub~4_combout\) # (!\u_vga|LessThan13~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~11_cout\,
	cout => \u_vga|LessThan13~13_cout\);

-- Location: LCCOMB_X35_Y21_N20
\u_vga|LessThan13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan13~13_cout\) # (!\u_vga|first_row_sub~3_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|first_row_sub~3_combout\ & !\u_vga|LessThan13~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|first_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~13_cout\,
	cout => \u_vga|LessThan13~15_cout\);

-- Location: LCCOMB_X35_Y21_N22
\u_vga|LessThan13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~17_cout\ = CARRY((\u_vga|h_cnt\(8) & (\u_vga|first_row_sub~2_combout\ & !\u_vga|LessThan13~15_cout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|first_row_sub~2_combout\) # (!\u_vga|LessThan13~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|first_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~15_cout\,
	cout => \u_vga|LessThan13~17_cout\);

-- Location: LCCOMB_X35_Y21_N24
\u_vga|LessThan13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~18_combout\ = (\u_vga|first_row_sub~1_combout\ & ((\u_vga|LessThan13~17_cout\) # (!\u_vga|h_cnt\(9)))) # (!\u_vga|first_row_sub~1_combout\ & (\u_vga|LessThan13~17_cout\ & !\u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~1_combout\,
	datad => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan13~17_cout\,
	combout => \u_vga|LessThan13~18_combout\);

-- Location: FF_X34_Y21_N19
\u_vga|first_row_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~0_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(11));

-- Location: LCCOMB_X34_Y21_N18
\u_vga|first_row_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~0_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|first_row_sub\(11)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|first_row_sub\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27),
	datac => \u_vga|first_row_sub\(11),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|first_row_sub~0_combout\);

-- Location: LCCOMB_X35_Y19_N28
\u_vga|red_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~6_combout\ = (\u_vga|red_signal~5_combout\ & ((\u_vga|LessThan13~18_combout\) # (!\u_vga|first_row_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|LessThan13~18_combout\,
	datac => \u_vga|first_row_sub~0_combout\,
	combout => \u_vga|red_signal~6_combout\);

-- Location: LCCOMB_X34_Y19_N30
\u_vga|red_signal~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~9_combout\ = (\u_vga|red_signal~6_combout\) # ((\u_vga|red_signal~8_combout\ & (!\u_vga|red_signal~3_combout\ & \u_vga|red_signal~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~8_combout\,
	datab => \u_vga|red_signal~3_combout\,
	datac => \u_vga|red_signal~2_combout\,
	datad => \u_vga|red_signal~6_combout\,
	combout => \u_vga|red_signal~9_combout\);

-- Location: LCCOMB_X35_Y19_N6
\u_vga|red_signal~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~10_combout\ = (\u_vga|red_signal~5_combout\) # ((\u_vga|red_signal~2_combout\ & (\u_vga|red_signal~8_combout\ & !\u_vga|red_signal~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~2_combout\,
	datab => \u_vga|red_signal~8_combout\,
	datac => \u_vga|red_signal~3_combout\,
	datad => \u_vga|red_signal~5_combout\,
	combout => \u_vga|red_signal~10_combout\);

-- Location: LCCOMB_X32_Y19_N10
\u_vga|red_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~0_combout\ = (\u_vga|vga_gen~3_combout\ & ((\u_vga|Add21~6_combout\ & (!\u_vga|Add21~8_combout\ & !\u_vga|LessThan15~0_combout\)) # (!\u_vga|Add21~6_combout\ & (\u_vga|Add21~8_combout\ & \u_vga|LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~6_combout\,
	datab => \u_vga|vga_gen~3_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|LessThan15~0_combout\,
	combout => \u_vga|red_signal~0_combout\);

-- Location: FF_X34_Y21_N1
\u_vga|second_row_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~11_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(11));

-- Location: LCCOMB_X34_Y21_N0
\u_vga|second_row_sub~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~11_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(11)))))) # 
-- (!\u_vga|vga_gen~7_combout\ & (((\u_vga|second_row_sub\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11),
	datac => \u_vga|second_row_sub\(11),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~11_combout\);

-- Location: FF_X34_Y20_N27
\u_vga|second_row_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~0_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(9));

-- Location: LCCOMB_X34_Y20_N26
\u_vga|second_row_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~0_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(9)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9),
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|second_row_sub\(9),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~0_combout\);

-- Location: FF_X34_Y21_N13
\u_vga|second_row_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~1_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(8));

-- Location: LCCOMB_X34_Y21_N12
\u_vga|second_row_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~1_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(8)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|second_row_sub\(8),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~1_combout\);

-- Location: FF_X34_Y21_N15
\u_vga|second_row_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~2_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(7));

-- Location: LCCOMB_X34_Y21_N14
\u_vga|second_row_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~2_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(7)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7),
	datac => \u_vga|second_row_sub\(7),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~2_combout\);

-- Location: FF_X34_Y21_N17
\u_vga|second_row_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~3_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(6));

-- Location: LCCOMB_X34_Y21_N16
\u_vga|second_row_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~3_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(6)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6),
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|second_row_sub\(6),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~3_combout\);

-- Location: FF_X34_Y21_N27
\u_vga|second_row_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~4_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(5));

-- Location: LCCOMB_X34_Y21_N26
\u_vga|second_row_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~4_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(5)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5),
	datac => \u_vga|second_row_sub\(5),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~4_combout\);

-- Location: FF_X34_Y21_N21
\u_vga|second_row_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~5_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(4));

-- Location: LCCOMB_X34_Y21_N20
\u_vga|second_row_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~5_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(4)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|second_row_sub\(4),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~5_combout\);

-- Location: FF_X34_Y20_N5
\u_vga|second_row_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~7_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(3));

-- Location: LCCOMB_X34_Y20_N4
\u_vga|second_row_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~7_combout\ = (\u_vga|second_row_sub~6_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(3)))))) # 
-- (!\u_vga|second_row_sub~6_combout\ & (((\u_vga|second_row_sub\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~6_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|second_row_sub\(3),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~7_combout\);

-- Location: LCCOMB_X35_Y20_N20
\u_vga|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~0_combout\ = (\u_vga|second_row_sub~5_combout\ & (\u_vga|second_row_sub~7_combout\ $ (VCC))) # (!\u_vga|second_row_sub~5_combout\ & (\u_vga|second_row_sub~7_combout\ & VCC))
-- \u_vga|Add20~1\ = CARRY((\u_vga|second_row_sub~5_combout\ & \u_vga|second_row_sub~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~5_combout\,
	datab => \u_vga|second_row_sub~7_combout\,
	datad => VCC,
	combout => \u_vga|Add20~0_combout\,
	cout => \u_vga|Add20~1\);

-- Location: LCCOMB_X35_Y20_N22
\u_vga|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~2_combout\ = (\u_vga|second_row_sub~4_combout\ & (\u_vga|Add20~1\ & VCC)) # (!\u_vga|second_row_sub~4_combout\ & (!\u_vga|Add20~1\))
-- \u_vga|Add20~3\ = CARRY((!\u_vga|second_row_sub~4_combout\ & !\u_vga|Add20~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add20~1\,
	combout => \u_vga|Add20~2_combout\,
	cout => \u_vga|Add20~3\);

-- Location: LCCOMB_X35_Y20_N24
\u_vga|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~4_combout\ = (\u_vga|second_row_sub~3_combout\ & (\u_vga|Add20~3\ $ (GND))) # (!\u_vga|second_row_sub~3_combout\ & (!\u_vga|Add20~3\ & VCC))
-- \u_vga|Add20~5\ = CARRY((\u_vga|second_row_sub~3_combout\ & !\u_vga|Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add20~3\,
	combout => \u_vga|Add20~4_combout\,
	cout => \u_vga|Add20~5\);

-- Location: LCCOMB_X35_Y20_N26
\u_vga|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~6_combout\ = (\u_vga|second_row_sub~2_combout\ & (!\u_vga|Add20~5\)) # (!\u_vga|second_row_sub~2_combout\ & ((\u_vga|Add20~5\) # (GND)))
-- \u_vga|Add20~7\ = CARRY((!\u_vga|Add20~5\) # (!\u_vga|second_row_sub~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add20~5\,
	combout => \u_vga|Add20~6_combout\,
	cout => \u_vga|Add20~7\);

-- Location: LCCOMB_X35_Y20_N28
\u_vga|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~8_combout\ = (\u_vga|second_row_sub~1_combout\ & (\u_vga|Add20~7\ $ (GND))) # (!\u_vga|second_row_sub~1_combout\ & (!\u_vga|Add20~7\ & VCC))
-- \u_vga|Add20~9\ = CARRY((\u_vga|second_row_sub~1_combout\ & !\u_vga|Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~1_combout\,
	datad => VCC,
	cin => \u_vga|Add20~7\,
	combout => \u_vga|Add20~8_combout\,
	cout => \u_vga|Add20~9\);

-- Location: LCCOMB_X35_Y20_N30
\u_vga|Add20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~10_combout\ = \u_vga|Add20~9\ $ (\u_vga|second_row_sub~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|second_row_sub~0_combout\,
	cin => \u_vga|Add20~9\,
	combout => \u_vga|Add20~10_combout\);

-- Location: FF_X34_Y20_N3
\u_vga|second_row_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~8_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(2));

-- Location: LCCOMB_X34_Y20_N2
\u_vga|second_row_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~8_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(2)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2),
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|second_row_sub\(2),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~8_combout\);

-- Location: FF_X34_Y20_N29
\u_vga|second_row_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~9_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(1));

-- Location: LCCOMB_X34_Y20_N28
\u_vga|second_row_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~9_combout\ = (\u_vga|vga_gen~7_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(1)))))) # (!\u_vga|vga_gen~7_combout\ 
-- & (((\u_vga|second_row_sub\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~7_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1),
	datac => \u_vga|second_row_sub\(1),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~9_combout\);

-- Location: FF_X34_Y21_N31
\u_vga|second_row_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~10_combout\,
	ena => \u_vga|second_row_sub[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(0));

-- Location: LCCOMB_X34_Y21_N30
\u_vga|second_row_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~10_combout\ = (\u_vga|second_row_sub~6_combout\ & ((\u_vga|vga_gen~10_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0))) # (!\u_vga|vga_gen~10_combout\ & ((\u_vga|second_row_sub\(0)))))) # 
-- (!\u_vga|second_row_sub~6_combout\ & (((\u_vga|second_row_sub\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0),
	datab => \u_vga|second_row_sub~6_combout\,
	datac => \u_vga|second_row_sub\(0),
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|second_row_sub~10_combout\);

-- Location: LCCOMB_X35_Y20_N0
\u_vga|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~1_cout\ = CARRY((!\u_vga|second_row_sub~10_combout\ & \u_vga|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~10_combout\,
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan17~1_cout\);

-- Location: LCCOMB_X35_Y20_N2
\u_vga|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|second_row_sub~9_combout\ & !\u_vga|LessThan17~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|second_row_sub~9_combout\) # (!\u_vga|LessThan17~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|second_row_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~1_cout\,
	cout => \u_vga|LessThan17~3_cout\);

-- Location: LCCOMB_X35_Y20_N4
\u_vga|LessThan17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~5_cout\ = CARRY((\u_vga|second_row_sub~8_combout\ & (\u_vga|h_cnt\(2) & !\u_vga|LessThan17~3_cout\)) # (!\u_vga|second_row_sub~8_combout\ & ((\u_vga|h_cnt\(2)) # (!\u_vga|LessThan17~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~8_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan17~3_cout\,
	cout => \u_vga|LessThan17~5_cout\);

-- Location: LCCOMB_X35_Y20_N6
\u_vga|LessThan17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~7_cout\ = CARRY((\u_vga|h_cnt\(3) & (!\u_vga|second_row_sub~7_combout\ & !\u_vga|LessThan17~5_cout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|LessThan17~5_cout\) # (!\u_vga|second_row_sub~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~5_cout\,
	cout => \u_vga|LessThan17~7_cout\);

-- Location: LCCOMB_X35_Y20_N8
\u_vga|LessThan17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan17~7_cout\) # (!\u_vga|Add20~0_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add20~0_combout\ & !\u_vga|LessThan17~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Add20~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~7_cout\,
	cout => \u_vga|LessThan17~9_cout\);

-- Location: LCCOMB_X35_Y20_N10
\u_vga|LessThan17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~11_cout\ = CARRY((\u_vga|Add20~2_combout\ & ((!\u_vga|LessThan17~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Add20~2_combout\ & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan17~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add20~2_combout\,
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan17~9_cout\,
	cout => \u_vga|LessThan17~11_cout\);

-- Location: LCCOMB_X35_Y20_N12
\u_vga|LessThan17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan17~11_cout\) # (!\u_vga|Add20~4_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add20~4_combout\ & !\u_vga|LessThan17~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Add20~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~11_cout\,
	cout => \u_vga|LessThan17~13_cout\);

-- Location: LCCOMB_X35_Y20_N14
\u_vga|LessThan17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~15_cout\ = CARRY((\u_vga|Add20~6_combout\ & ((!\u_vga|LessThan17~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Add20~6_combout\ & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan17~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add20~6_combout\,
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan17~13_cout\,
	cout => \u_vga|LessThan17~15_cout\);

-- Location: LCCOMB_X35_Y20_N16
\u_vga|LessThan17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan17~15_cout\) # (!\u_vga|Add20~8_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add20~8_combout\ & !\u_vga|LessThan17~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Add20~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~15_cout\,
	cout => \u_vga|LessThan17~17_cout\);

-- Location: LCCOMB_X35_Y20_N18
\u_vga|LessThan17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~18_combout\ = (\u_vga|Add20~10_combout\ & (\u_vga|LessThan17~17_cout\ & \u_vga|h_cnt\(9))) # (!\u_vga|Add20~10_combout\ & ((\u_vga|LessThan17~17_cout\) # (\u_vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add20~10_combout\,
	datad => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan17~17_cout\,
	combout => \u_vga|LessThan17~18_combout\);

-- Location: LCCOMB_X34_Y20_N6
\u_vga|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~1_cout\ = CARRY((\u_vga|second_row_sub~10_combout\ & !\u_vga|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~10_combout\,
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan16~1_cout\);

-- Location: LCCOMB_X34_Y20_N8
\u_vga|LessThan16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~3_cout\ = CARRY((\u_vga|second_row_sub~9_combout\ & (\u_vga|h_cnt\(1) & !\u_vga|LessThan16~1_cout\)) # (!\u_vga|second_row_sub~9_combout\ & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan16~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~9_combout\,
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan16~1_cout\,
	cout => \u_vga|LessThan16~3_cout\);

-- Location: LCCOMB_X34_Y20_N10
\u_vga|LessThan16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~5_cout\ = CARRY((\u_vga|second_row_sub~8_combout\ & ((!\u_vga|LessThan16~3_cout\) # (!\u_vga|h_cnt\(2)))) # (!\u_vga|second_row_sub~8_combout\ & (!\u_vga|h_cnt\(2) & !\u_vga|LessThan16~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~8_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan16~3_cout\,
	cout => \u_vga|LessThan16~5_cout\);

-- Location: LCCOMB_X34_Y20_N12
\u_vga|LessThan16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~7_cout\ = CARRY((\u_vga|h_cnt\(3) & ((!\u_vga|LessThan16~5_cout\) # (!\u_vga|second_row_sub~7_combout\))) # (!\u_vga|h_cnt\(3) & (!\u_vga|second_row_sub~7_combout\ & !\u_vga|LessThan16~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~5_cout\,
	cout => \u_vga|LessThan16~7_cout\);

-- Location: LCCOMB_X34_Y20_N14
\u_vga|LessThan16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~9_cout\ = CARRY((\u_vga|second_row_sub~5_combout\ & ((!\u_vga|LessThan16~7_cout\) # (!\u_vga|h_cnt\(4)))) # (!\u_vga|second_row_sub~5_combout\ & (!\u_vga|h_cnt\(4) & !\u_vga|LessThan16~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~5_combout\,
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan16~7_cout\,
	cout => \u_vga|LessThan16~9_cout\);

-- Location: LCCOMB_X34_Y20_N16
\u_vga|LessThan16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan16~9_cout\) # (!\u_vga|second_row_sub~4_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|second_row_sub~4_combout\ & !\u_vga|LessThan16~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|second_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~9_cout\,
	cout => \u_vga|LessThan16~11_cout\);

-- Location: LCCOMB_X34_Y20_N18
\u_vga|LessThan16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~13_cout\ = CARRY((\u_vga|second_row_sub~3_combout\ & ((!\u_vga|LessThan16~11_cout\) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|second_row_sub~3_combout\ & (!\u_vga|h_cnt\(6) & !\u_vga|LessThan16~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~3_combout\,
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan16~11_cout\,
	cout => \u_vga|LessThan16~13_cout\);

-- Location: LCCOMB_X34_Y20_N20
\u_vga|LessThan16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan16~13_cout\) # (!\u_vga|second_row_sub~2_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|second_row_sub~2_combout\ & !\u_vga|LessThan16~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~13_cout\,
	cout => \u_vga|LessThan16~15_cout\);

-- Location: LCCOMB_X34_Y20_N22
\u_vga|LessThan16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~17_cout\ = CARRY((\u_vga|second_row_sub~1_combout\ & ((!\u_vga|LessThan16~15_cout\) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|second_row_sub~1_combout\ & (!\u_vga|h_cnt\(8) & !\u_vga|LessThan16~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~1_combout\,
	datab => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan16~15_cout\,
	cout => \u_vga|LessThan16~17_cout\);

-- Location: LCCOMB_X34_Y20_N24
\u_vga|LessThan16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|LessThan16~17_cout\ & \u_vga|second_row_sub~0_combout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|LessThan16~17_cout\) # (\u_vga|second_row_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|second_row_sub~0_combout\,
	cin => \u_vga|LessThan16~17_cout\,
	combout => \u_vga|LessThan16~18_combout\);

-- Location: LCCOMB_X35_Y19_N16
\u_vga|red_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~1_combout\ = (\u_vga|red_signal~0_combout\ & (((\u_vga|LessThan17~18_combout\) # (\u_vga|LessThan16~18_combout\)) # (!\u_vga|second_row_sub~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~0_combout\,
	datab => \u_vga|second_row_sub~11_combout\,
	datac => \u_vga|LessThan17~18_combout\,
	datad => \u_vga|LessThan16~18_combout\,
	combout => \u_vga|red_signal~1_combout\);

-- Location: LCCOMB_X36_Y21_N20
\u_vga|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~0_combout\ = (\u_vga|first_row_sub~6_combout\ & (\u_vga|first_row_sub~7_combout\ $ (VCC))) # (!\u_vga|first_row_sub~6_combout\ & (\u_vga|first_row_sub~7_combout\ & VCC))
-- \u_vga|Add19~1\ = CARRY((\u_vga|first_row_sub~6_combout\ & \u_vga|first_row_sub~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~6_combout\,
	datab => \u_vga|first_row_sub~7_combout\,
	datad => VCC,
	combout => \u_vga|Add19~0_combout\,
	cout => \u_vga|Add19~1\);

-- Location: LCCOMB_X36_Y21_N22
\u_vga|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~2_combout\ = (\u_vga|first_row_sub~5_combout\ & (\u_vga|Add19~1\ & VCC)) # (!\u_vga|first_row_sub~5_combout\ & (!\u_vga|Add19~1\))
-- \u_vga|Add19~3\ = CARRY((!\u_vga|first_row_sub~5_combout\ & !\u_vga|Add19~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add19~1\,
	combout => \u_vga|Add19~2_combout\,
	cout => \u_vga|Add19~3\);

-- Location: LCCOMB_X36_Y21_N24
\u_vga|Add19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~4_combout\ = (\u_vga|first_row_sub~4_combout\ & (\u_vga|Add19~3\ $ (GND))) # (!\u_vga|first_row_sub~4_combout\ & (!\u_vga|Add19~3\ & VCC))
-- \u_vga|Add19~5\ = CARRY((\u_vga|first_row_sub~4_combout\ & !\u_vga|Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add19~3\,
	combout => \u_vga|Add19~4_combout\,
	cout => \u_vga|Add19~5\);

-- Location: LCCOMB_X36_Y21_N26
\u_vga|Add19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~6_combout\ = (\u_vga|first_row_sub~3_combout\ & (!\u_vga|Add19~5\)) # (!\u_vga|first_row_sub~3_combout\ & ((\u_vga|Add19~5\) # (GND)))
-- \u_vga|Add19~7\ = CARRY((!\u_vga|Add19~5\) # (!\u_vga|first_row_sub~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add19~5\,
	combout => \u_vga|Add19~6_combout\,
	cout => \u_vga|Add19~7\);

-- Location: LCCOMB_X36_Y21_N28
\u_vga|Add19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~8_combout\ = (\u_vga|first_row_sub~2_combout\ & (\u_vga|Add19~7\ $ (GND))) # (!\u_vga|first_row_sub~2_combout\ & (!\u_vga|Add19~7\ & VCC))
-- \u_vga|Add19~9\ = CARRY((\u_vga|first_row_sub~2_combout\ & !\u_vga|Add19~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add19~7\,
	combout => \u_vga|Add19~8_combout\,
	cout => \u_vga|Add19~9\);

-- Location: LCCOMB_X36_Y21_N30
\u_vga|Add19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~10_combout\ = \u_vga|first_row_sub~1_combout\ $ (\u_vga|Add19~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~1_combout\,
	cin => \u_vga|Add19~9\,
	combout => \u_vga|Add19~10_combout\);

-- Location: LCCOMB_X36_Y21_N0
\u_vga|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|first_row_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|first_row_sub~10_combout\,
	datad => VCC,
	cout => \u_vga|LessThan14~1_cout\);

-- Location: LCCOMB_X36_Y21_N2
\u_vga|LessThan14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|first_row_sub~9_combout\ & !\u_vga|LessThan14~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|first_row_sub~9_combout\) # (!\u_vga|LessThan14~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|first_row_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~1_cout\,
	cout => \u_vga|LessThan14~3_cout\);

-- Location: LCCOMB_X36_Y21_N4
\u_vga|LessThan14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~5_cout\ = CARRY((\u_vga|first_row_sub~8_combout\ & (\u_vga|h_cnt\(2) & !\u_vga|LessThan14~3_cout\)) # (!\u_vga|first_row_sub~8_combout\ & ((\u_vga|h_cnt\(2)) # (!\u_vga|LessThan14~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~8_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan14~3_cout\,
	cout => \u_vga|LessThan14~5_cout\);

-- Location: LCCOMB_X36_Y21_N6
\u_vga|LessThan14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~7_cout\ = CARRY((\u_vga|h_cnt\(3) & (!\u_vga|first_row_sub~7_combout\ & !\u_vga|LessThan14~5_cout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|LessThan14~5_cout\) # (!\u_vga|first_row_sub~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~5_cout\,
	cout => \u_vga|LessThan14~7_cout\);

-- Location: LCCOMB_X36_Y21_N8
\u_vga|LessThan14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan14~7_cout\) # (!\u_vga|Add19~0_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add19~0_combout\ & !\u_vga|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Add19~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~7_cout\,
	cout => \u_vga|LessThan14~9_cout\);

-- Location: LCCOMB_X36_Y21_N10
\u_vga|LessThan14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~11_cout\ = CARRY((\u_vga|Add19~2_combout\ & ((!\u_vga|LessThan14~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Add19~2_combout\ & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan14~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~2_combout\,
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan14~9_cout\,
	cout => \u_vga|LessThan14~11_cout\);

-- Location: LCCOMB_X36_Y21_N12
\u_vga|LessThan14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan14~11_cout\) # (!\u_vga|Add19~4_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add19~4_combout\ & !\u_vga|LessThan14~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Add19~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~11_cout\,
	cout => \u_vga|LessThan14~13_cout\);

-- Location: LCCOMB_X36_Y21_N14
\u_vga|LessThan14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~15_cout\ = CARRY((\u_vga|Add19~6_combout\ & ((!\u_vga|LessThan14~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Add19~6_combout\ & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan14~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~6_combout\,
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan14~13_cout\,
	cout => \u_vga|LessThan14~15_cout\);

-- Location: LCCOMB_X36_Y21_N16
\u_vga|LessThan14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan14~15_cout\) # (!\u_vga|Add19~8_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add19~8_combout\ & !\u_vga|LessThan14~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Add19~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~15_cout\,
	cout => \u_vga|LessThan14~17_cout\);

-- Location: LCCOMB_X36_Y21_N18
\u_vga|LessThan14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~18_combout\ = (\u_vga|h_cnt\(9) & ((\u_vga|LessThan14~17_cout\) # (!\u_vga|Add19~10_combout\))) # (!\u_vga|h_cnt\(9) & (\u_vga|LessThan14~17_cout\ & !\u_vga|Add19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|Add19~10_combout\,
	cin => \u_vga|LessThan14~17_cout\,
	combout => \u_vga|LessThan14~18_combout\);

-- Location: LCCOMB_X35_Y19_N24
\u_vga|red_signal~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~11_combout\ = (\u_vga|red_signal~4_combout\ & (!\u_vga|vga_gen~21_combout\ & \u_vga|red_signal~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~4_combout\,
	datac => \u_vga|vga_gen~21_combout\,
	datad => \u_vga|red_signal~2_combout\,
	combout => \u_vga|red_signal~11_combout\);

-- Location: LCCOMB_X35_Y19_N18
\u_vga|red_signal~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~12_combout\ = (\u_vga|red_signal~10_combout\ & ((\u_vga|LessThan14~18_combout\) # ((\u_vga|red_signal~1_combout\ & \u_vga|red_signal~11_combout\)))) # (!\u_vga|red_signal~10_combout\ & (\u_vga|red_signal~1_combout\ & 
-- ((\u_vga|red_signal~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~10_combout\,
	datab => \u_vga|red_signal~1_combout\,
	datac => \u_vga|LessThan14~18_combout\,
	datad => \u_vga|red_signal~11_combout\,
	combout => \u_vga|red_signal~12_combout\);

-- Location: LCCOMB_X34_Y19_N24
\u_vga|red_signal~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~13_combout\ = (\u_vga|vga_gen~24_combout\ & (\u_vga|red_signal~8_combout\)) # (!\u_vga|vga_gen~24_combout\ & (((\u_vga|red_signal~9_combout\) # (\u_vga|red_signal~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~8_combout\,
	datab => \u_vga|vga_gen~24_combout\,
	datac => \u_vga|red_signal~9_combout\,
	datad => \u_vga|red_signal~12_combout\,
	combout => \u_vga|red_signal~13_combout\);

-- Location: FF_X34_Y19_N25
\u_vga|red_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|red_signal~13_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|red_signal~q\);

-- Location: FF_X31_Y19_N31
\u_vga|horizontal_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|horizontal_en~q\);

-- Location: FF_X31_Y19_N1
\u_vga|vertical_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|vertical_en~q\);

-- Location: LCCOMB_X31_Y19_N16
\u_vga|video_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|video_en~0_combout\ = (\u_vga|horizontal_en~q\ & \u_vga|vertical_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|horizontal_en~q\,
	datab => \u_vga|vertical_en~q\,
	combout => \u_vga|video_en~0_combout\);

-- Location: FF_X31_Y19_N17
\u_vga|video_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|video_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|video_en~q\);

-- Location: LCCOMB_X31_Y19_N18
\u_vga|out_red~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_red~0_combout\ = (\u_vga|red_signal~q\ & \u_vga|video_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~q\,
	datad => \u_vga|video_en~q\,
	combout => \u_vga|out_red~0_combout\);

-- Location: DDIOOUTCELL_X45_Y0_N18
\u_vga|out_red\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_red~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_red~q\);

-- Location: LCCOMB_X32_Y19_N14
\u_vga|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~1_combout\ = (\u_vga|Add21~8_combout\ & ((\u_vga|Add21~6_combout\) # (!\u_vga|LessThan15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add21~6_combout\,
	datac => \u_vga|Add21~8_combout\,
	datad => \u_vga|LessThan15~0_combout\,
	combout => \u_vga|LessThan15~1_combout\);

-- Location: LCCOMB_X32_Y19_N16
\u_vga|LessThan15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~2_combout\ = (\u_vga|Add21~20_combout\) # (((\u_vga|LessThan15~1_combout\) # (\u_vga|Add21~18_combout\)) # (!\u_vga|vga_gen~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add21~20_combout\,
	datab => \u_vga|vga_gen~2_combout\,
	datac => \u_vga|LessThan15~1_combout\,
	datad => \u_vga|Add21~18_combout\,
	combout => \u_vga|LessThan15~2_combout\);

-- Location: LCCOMB_X34_Y19_N2
\u_vga|blue_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~1_combout\ = (\u_vga|LessThan12~1_combout\ & ((\u_vga|LessThan15~2_combout\) # ((!\u_vga|second_row_sub~11_combout\)))) # (!\u_vga|LessThan12~1_combout\ & (((!\u_vga|first_row_sub~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~1_combout\,
	datab => \u_vga|LessThan15~2_combout\,
	datac => \u_vga|first_row_sub~0_combout\,
	datad => \u_vga|second_row_sub~11_combout\,
	combout => \u_vga|blue_signal~1_combout\);

-- Location: LCCOMB_X34_Y19_N4
\u_vga|green_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~0_combout\ = (\u_vga|blue_signal~1_combout\) # ((!\u_vga|LessThan12~1_combout\ & ((\u_vga|LessThan13~18_combout\) # (\u_vga|LessThan14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan13~18_combout\,
	datab => \u_vga|blue_signal~1_combout\,
	datac => \u_vga|LessThan12~1_combout\,
	datad => \u_vga|LessThan14~18_combout\,
	combout => \u_vga|green_signal~0_combout\);

-- Location: LCCOMB_X34_Y19_N16
\u_vga|blue_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~0_combout\ = (\u_vga|LessThan12~1_combout\ & ((\u_vga|LessThan16~18_combout\) # (\u_vga|LessThan17~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan16~18_combout\,
	datac => \u_vga|LessThan12~1_combout\,
	datad => \u_vga|LessThan17~18_combout\,
	combout => \u_vga|blue_signal~0_combout\);

-- Location: LCCOMB_X34_Y19_N22
\u_vga|green_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~1_combout\ = (!\u_vga|vga_gen~24_combout\ & ((\u_vga|vga_gen~21_combout\) # ((\u_vga|green_signal~0_combout\) # (\u_vga|blue_signal~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~24_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|green_signal~0_combout\,
	datad => \u_vga|blue_signal~0_combout\,
	combout => \u_vga|green_signal~1_combout\);

-- Location: LCCOMB_X34_Y19_N8
\u_vga|green_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~2_combout\ = (\u_vga|LessThan11~0_combout\ & ((\u_vga|Equal13~3_combout\) # ((\u_vga|vga_gen~19_combout\ & \u_vga|vga_gen~17_combout\)))) # (!\u_vga|LessThan11~0_combout\ & (((\u_vga|vga_gen~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~19_combout\,
	datab => \u_vga|vga_gen~17_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|green_signal~2_combout\);

-- Location: LCCOMB_X34_Y19_N26
\u_vga|green_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~3_combout\ = (\u_vga|green_signal~1_combout\ & \u_vga|green_signal~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~1_combout\,
	datac => \u_vga|green_signal~2_combout\,
	combout => \u_vga|green_signal~3_combout\);

-- Location: LCCOMB_X34_Y19_N18
\u_vga|green_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~4_combout\ = ((\u_vga|LessThan4~1_combout\ & (!\u_vga|Equal13~3_combout\ & \u_vga|vga_gen~19_combout\))) # (!\u_vga|LessThan11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~1_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|vga_gen~19_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|green_signal~4_combout\);

-- Location: LCCOMB_X34_Y19_N28
\u_vga|green_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~5_combout\ = (\u_vga|green_signal~4_combout\ & ((\u_vga|vga_gen~21_combout\) # ((\u_vga|green_signal~0_combout\) # (\u_vga|blue_signal~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~21_combout\,
	datab => \u_vga|green_signal~4_combout\,
	datac => \u_vga|green_signal~0_combout\,
	datad => \u_vga|blue_signal~0_combout\,
	combout => \u_vga|green_signal~5_combout\);

-- Location: LCCOMB_X34_Y19_N6
\u_vga|green_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~6_combout\ = (\u_vga|LessThan3~2_combout\ & (((\u_vga|vga_gen~24_combout\) # (!\u_vga|green_signal~5_combout\)) # (!\u_vga|vga_gen~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan3~2_combout\,
	datab => \u_vga|vga_gen~17_combout\,
	datac => \u_vga|vga_gen~24_combout\,
	datad => \u_vga|green_signal~5_combout\,
	combout => \u_vga|green_signal~6_combout\);

-- Location: FF_X34_Y19_N27
\u_vga|green_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|green_signal~3_combout\,
	ena => \u_vga|green_signal~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|green_signal~q\);

-- Location: LCCOMB_X23_Y16_N0
\u_vga|out_green~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_green~0_combout\ = (\u_vga|green_signal~q\ & \u_vga|video_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|green_signal~q\,
	datad => \u_vga|video_en~q\,
	combout => \u_vga|out_green~0_combout\);

-- Location: DDIOOUTCELL_X40_Y0_N18
\u_vga|out_green\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_green~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_green~q\);

-- Location: LCCOMB_X34_Y19_N20
\u_vga|blue_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~2_combout\ = (\u_vga|green_signal~1_combout\ & ((\u_vga|vga_gen~17_combout\) # (\u_vga|red_signal~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~1_combout\,
	datac => \u_vga|vga_gen~17_combout\,
	datad => \u_vga|red_signal~3_combout\,
	combout => \u_vga|blue_signal~2_combout\);

-- Location: FF_X34_Y19_N21
\u_vga|blue_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|blue_signal~2_combout\,
	ena => \u_vga|green_signal~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|blue_signal~q\);

-- Location: LCCOMB_X31_Y19_N4
\u_vga|out_blue~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_blue~0_combout\ = (\u_vga|video_en~q\ & \u_vga|blue_signal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|video_en~q\,
	datad => \u_vga|blue_signal~q\,
	combout => \u_vga|out_blue~0_combout\);

-- Location: DDIOOUTCELL_X36_Y0_N11
\u_vga|out_blue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_blue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_blue~q\);

-- Location: LCCOMB_X27_Y21_N30
\u_vga|vga_gen~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~25_combout\ = (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(1)) # (!\u_vga|h_cnt\(0))) # (!\u_vga|h_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(2),
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|vga_gen~25_combout\);

-- Location: LCCOMB_X28_Y20_N30
\u_vga|vga_gen~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~26_combout\ = (\u_vga|h_cnt\(5)) # ((\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(7)) # (!\u_vga|vga_gen~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~25_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|vga_gen~26_combout\);

-- Location: LCCOMB_X28_Y20_N0
\u_vga|vga_gen~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~27_combout\ = (\u_vga|h_cnt\(7) $ (((!\u_vga|vga_gen~26_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Equal14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~2_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|vga_gen~26_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|vga_gen~27_combout\);

-- Location: FF_X28_Y20_N1
\u_vga|h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|vga_gen~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_sync~q\);

-- Location: DDIOOUTCELL_X36_Y0_N25
\u_vga|out_h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_sync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_h_sync~q\);

-- Location: DDIOOUTCELL_X34_Y0_N4
\u_vga|out_v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_sync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_v_sync~q\);

-- Location: IOIBUF_X0_Y16_N8
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);
END structure;


