// Seed: 1487989653
module module_0 #(
    parameter id_8 = 32'd35,
    parameter id_9 = 32'd86
);
  wor id_1, id_2, id_3, id_4;
  reg id_5;
  tri1 id_6, id_7;
  always @(posedge id_6)
    if (id_3) id_5 <= !id_2;
    else begin
      id_6 = 1'd0;
    end
  defparam id_8.id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1
);
  module_0();
  tri0 id_3;
  tri1 id_4 = id_4 << id_0;
  assign id_1 = id_3;
  wire id_5;
endmodule
