$date
	Sat Jun 01 09:30:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_tb $end
$var wire 7 ! o [6:0] $end
$var reg 1 " clk $end
$var reg 7 # i [6:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 7 % i [6:0] $end
$var wire 1 $ rst $end
$var reg 7 & o [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0$
0"
#15000
1"
#20000
b111 #
b111 %
0"
#25000
b111 !
b111 &
1"
#30000
0"
