
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Running command `read_verilog ALU_synthesized.v; stat' --

1. Executing Verilog-2005 frontend: ALU_synthesized.v
Parsing Verilog input from `ALU_synthesized.v' to AST representation.
Generating RTLIL representation for module `\ALU_16bit'.
Generating RTLIL representation for module `\AddSub'.
Generating RTLIL representation for module `\register_16bit'.
Successfully finished Verilog frontend.

2. Printing statistics.

=== register_16bit ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of ports:                  4
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     sky130_fd_sc_hd__edfxtp_1      16

=== AddSub ===

   Number of wires:                 88
   Number of wire bits:            133
   Number of public wires:          88
   Number of public wire bits:     133
   Number of ports:                  4
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__clkinv_1       1
     sky130_fd_sc_hd__lpflow_inputiso1p_1     11
     sky130_fd_sc_hd__maj3_1        11
     sky130_fd_sc_hd__nand2_1        7
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nand3_1        2
     sky130_fd_sc_hd__nor2_1         1
     sky130_fd_sc_hd__nor2b_1        1
     sky130_fd_sc_hd__o21ai_0        1
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__xnor2_1       19
     sky130_fd_sc_hd__xnor3_1        1
     sky130_fd_sc_hd__xor2_1        39

=== ALU_16bit ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           8
   Number of public wire bits:      68
   Number of ports:                  6
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AddSub                          1
     register_16bit                  2

=== design hierarchy ===

   ALU_16bit                         1
     AddSub                          1
     register_16bit                  2

   Number of wires:                104
   Number of wire bits:            269
   Number of public wires:         104
   Number of public wire bits:     269
   Number of ports:                 18
   Number of port bits:            153
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__clkinv_1       1
     sky130_fd_sc_hd__edfxtp_1      32
     sky130_fd_sc_hd__lpflow_inputiso1p_1     11
     sky130_fd_sc_hd__maj3_1        11
     sky130_fd_sc_hd__nand2_1        7
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nand3_1        2
     sky130_fd_sc_hd__nor2_1         1
     sky130_fd_sc_hd__nor2b_1        1
     sky130_fd_sc_hd__o21ai_0        1
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__xnor2_1       19
     sky130_fd_sc_hd__xnor3_1        1
     sky130_fd_sc_hd__xor2_1        39

End of script. Logfile hash: 1a001afd59, CPU: user 0.00s system 0.01s, MEM: 14.92 MB peak
Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 97% 2x read_verilog (0 sec), 2% 1x stat (0 sec)
