$date
	Fri Mar  7 19:49:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
b1 !
b1 $
1"
#20000
0"
#25000
b10 !
b10 $
1"
#30000
0"
#35000
b11 !
b11 $
1"
#40000
0"
#45000
b100 !
b100 $
1"
#50000
0"
#55000
b101 !
b101 $
1"
#60000
0"
#65000
b110 !
b110 $
1"
#70000
0"
#75000
b111 !
b111 $
1"
#80000
0"
#85000
b1000 !
b1000 $
1"
#90000
0"
#95000
b1001 !
b1001 $
1"
#100000
0"
#105000
b1010 !
b1010 $
1"
#110000
0"
