
pid_temperature_mcp9808_l432kc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a28  08009558  08009558  0000a558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f80  08009f80  0000b1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009f80  08009f80  0000af80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f88  08009f88  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f88  08009f88  0000af88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f8c  08009f8c  0000af8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08009f90  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e0  200001dc  0800a16c  0000b1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009bc  0800a16c  0000b9bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f98  00000000  00000000  0000b20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000383f  00000000  00000000  000231a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  000269e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000106a  00000000  00000000  00027f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023aa0  00000000  00000000  00028f8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c146  00000000  00000000  0004ca2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfca5  00000000  00000000  00068b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138815  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068d0  00000000  00000000  00138858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0013f128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800953c 	.word	0x0800953c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800953c 	.word	0x0800953c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <MX_DMA_Init+0x48>)
 8000ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ea2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee0 <MX_DMA_Init+0x48>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <MX_DMA_Init+0x48>)
 8000eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2100      	movs	r1, #0
 8000eba:	200e      	movs	r0, #14
 8000ebc:	f001 fa29 	bl	8002312 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ec0:	200e      	movs	r0, #14
 8000ec2:	f001 fa42 	bl	800234a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2011      	movs	r0, #17
 8000ecc:	f001 fa21 	bl	8002312 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000ed0:	2011      	movs	r0, #17
 8000ed2:	f001 fa3a 	bl	800234a <HAL_NVIC_EnableIRQ>

}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40021000 	.word	0x40021000

08000ee4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 030c 	add.w	r3, r7, #12
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f06:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f12:	4b29      	ldr	r3, [pc, #164]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	4a28      	ldr	r2, [pc, #160]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f1e:	4b26      	ldr	r3, [pc, #152]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2a:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2e:	4a22      	ldr	r2, [pc, #136]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f30:	f043 0302 	orr.w	r3, r3, #2
 8000f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f36:	4b20      	ldr	r3, [pc, #128]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LOGIC_ANALYZER_TIM15_Pin|RED_LED_Pin|LOGIC_ANALYZER_CONTROL_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	2170      	movs	r1, #112	@ 0x70
 8000f46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f4a:	f001 fdf9 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HYSTERESIS_CONTROL_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2109      	movs	r1, #9
 8000f52:	481a      	ldr	r0, [pc, #104]	@ (8000fbc <MX_GPIO_Init+0xd8>)
 8000f54:	f001 fdf4 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RED_BUTTON_Pin;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RED_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f70:	f001 fc7c 	bl	800286c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LOGIC_ANALYZER_TIM15_Pin|RED_LED_Pin|LOGIC_ANALYZER_CONTROL_Pin;
 8000f74:	2370      	movs	r3, #112	@ 0x70
 8000f76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8e:	f001 fc6d 	bl	800286c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = HYSTERESIS_CONTROL_Pin|LD3_Pin;
 8000f92:	2309      	movs	r3, #9
 8000f94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f96:	2301      	movs	r3, #1
 8000f98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa2:	f107 030c 	add.w	r3, r7, #12
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4804      	ldr	r0, [pc, #16]	@ (8000fbc <MX_GPIO_Init+0xd8>)
 8000faa:	f001 fc5f 	bl	800286c <HAL_GPIO_Init>

}
 8000fae:	bf00      	nop
 8000fb0:	3720      	adds	r7, #32
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	48000400 	.word	0x48000400

08000fc0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8001038 <MX_I2C1_Init+0x78>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060112F;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <MX_I2C1_Init+0x7c>)
 8000fce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fd0:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fd6:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fdc:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ffa:	480e      	ldr	r0, [pc, #56]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ffc:	f001 fdb8 	bl	8002b70 <HAL_I2C_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001006:	f000 fa27 	bl	8001458 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800100a:	2100      	movs	r1, #0
 800100c:	4809      	ldr	r0, [pc, #36]	@ (8001034 <MX_I2C1_Init+0x74>)
 800100e:	f002 f9cd 	bl	80033ac <HAL_I2CEx_ConfigAnalogFilter>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001018:	f000 fa1e 	bl	8001458 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800101c:	2100      	movs	r1, #0
 800101e:	4805      	ldr	r0, [pc, #20]	@ (8001034 <MX_I2C1_Init+0x74>)
 8001020:	f002 fa0f 	bl	8003442 <HAL_I2CEx_ConfigDigitalFilter>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800102a:	f000 fa15 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200001f8 	.word	0x200001f8
 8001038:	40005400 	.word	0x40005400
 800103c:	0060112f 	.word	0x0060112f

08001040 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001046:	4a1c      	ldr	r2, [pc, #112]	@ (80010b8 <MX_I2C3_Init+0x78>)
 8001048:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x0060112F;
 800104a:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <MX_I2C3_Init+0x74>)
 800104c:	4a1b      	ldr	r2, [pc, #108]	@ (80010bc <MX_I2C3_Init+0x7c>)
 800104e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001050:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001056:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001058:	2201      	movs	r2, #1
 800105a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800105c:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <MX_I2C3_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001068:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <MX_I2C3_Init+0x74>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800106e:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <MX_I2C3_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800107a:	480e      	ldr	r0, [pc, #56]	@ (80010b4 <MX_I2C3_Init+0x74>)
 800107c:	f001 fd78 	bl	8002b70 <HAL_I2C_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001086:	f000 f9e7 	bl	8001458 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800108a:	2100      	movs	r1, #0
 800108c:	4809      	ldr	r0, [pc, #36]	@ (80010b4 <MX_I2C3_Init+0x74>)
 800108e:	f002 f98d 	bl	80033ac <HAL_I2CEx_ConfigAnalogFilter>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001098:	f000 f9de 	bl	8001458 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800109c:	2100      	movs	r1, #0
 800109e:	4805      	ldr	r0, [pc, #20]	@ (80010b4 <MX_I2C3_Init+0x74>)
 80010a0:	f002 f9cf 	bl	8003442 <HAL_I2CEx_ConfigDigitalFilter>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80010aa:	f000 f9d5 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000024c 	.word	0x2000024c
 80010b8:	40005c00 	.word	0x40005c00
 80010bc:	0060112f 	.word	0x0060112f

080010c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0a2      	sub	sp, #136	@ 0x88
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d8:	f107 0320 	add.w	r3, r7, #32
 80010dc:	2254      	movs	r2, #84	@ 0x54
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f006 f962 	bl	80073aa <memset>
  if(i2cHandle->Instance==I2C1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a4f      	ldr	r2, [pc, #316]	@ (8001228 <HAL_I2C_MspInit+0x168>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d13a      	bne.n	8001166 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010f0:	2340      	movs	r3, #64	@ 0x40
 80010f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f8:	f107 0320 	add.w	r3, r7, #32
 80010fc:	4618      	mov	r0, r3
 80010fe:	f003 f899 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001108:	f000 f9a6 	bl	8001458 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110c:	4b47      	ldr	r3, [pc, #284]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800110e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001110:	4a46      	ldr	r2, [pc, #280]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001118:	4b44      	ldr	r3, [pc, #272]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800111a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001124:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001128:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800112a:	2312      	movs	r3, #18
 800112c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001138:	2304      	movs	r3, #4
 800113a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001148:	f001 fb90 	bl	800286c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800114c:	4b37      	ldr	r3, [pc, #220]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800114e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001150:	4a36      	ldr	r2, [pc, #216]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 8001152:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001156:	6593      	str	r3, [r2, #88]	@ 0x58
 8001158:	4b34      	ldr	r3, [pc, #208]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800115a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001160:	61bb      	str	r3, [r7, #24]
 8001162:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001164:	e05c      	b.n	8001220 <HAL_I2C_MspInit+0x160>
  else if(i2cHandle->Instance==I2C3)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a31      	ldr	r2, [pc, #196]	@ (8001230 <HAL_I2C_MspInit+0x170>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d157      	bne.n	8001220 <HAL_I2C_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001174:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001176:	2300      	movs	r3, #0
 8001178:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800117a:	f107 0320 	add.w	r3, r7, #32
 800117e:	4618      	mov	r0, r3
 8001180:	f003 f858 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_I2C_MspInit+0xce>
      Error_Handler();
 800118a:	f000 f965 	bl	8001458 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b27      	ldr	r3, [pc, #156]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	4a26      	ldr	r2, [pc, #152]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119a:	4b24      	ldr	r3, [pc, #144]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b21      	ldr	r3, [pc, #132]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	4a20      	ldr	r2, [pc, #128]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b2:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80011be:	2380      	movs	r3, #128	@ 0x80
 80011c0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c2:	2312      	movs	r3, #18
 80011c4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ca:	2303      	movs	r3, #3
 80011cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011d0:	2304      	movs	r3, #4
 80011d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e0:	f001 fb44 	bl	800286c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011e4:	2310      	movs	r3, #16
 80011e6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e8:	2312      	movs	r3, #18
 80011ea:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011f6:	2304      	movs	r3, #4
 80011f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001200:	4619      	mov	r1, r3
 8001202:	480c      	ldr	r0, [pc, #48]	@ (8001234 <HAL_I2C_MspInit+0x174>)
 8001204:	f001 fb32 	bl	800286c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800120a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120c:	4a07      	ldr	r2, [pc, #28]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 800120e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001212:	6593      	str	r3, [r2, #88]	@ 0x58
 8001214:	4b05      	ldr	r3, [pc, #20]	@ (800122c <HAL_I2C_MspInit+0x16c>)
 8001216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001218:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
}
 8001220:	bf00      	nop
 8001222:	3788      	adds	r7, #136	@ 0x88
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40005400 	.word	0x40005400
 800122c:	40021000 	.word	0x40021000
 8001230:	40005c00 	.word	0x40005c00
 8001234:	48000400 	.word	0x48000400

08001238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800123c:	f000 fef5 	bl	800202a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001240:	f000 f8a8 	bl	8001394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001244:	f7ff fe4e 	bl	8000ee4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001248:	f7ff fe26 	bl	8000e98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800124c:	f000 fdf6 	bl	8001e3c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001250:	f7ff feb6 	bl	8000fc0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001254:	f7ff fef4 	bl	8001040 <MX_I2C3_Init>
  MX_TIM1_Init();
 8001258:	f000 fcb6 	bl	8001bc8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	ssd1306_Init();
 800125c:	f000 f95a 	bl	8001514 <ssd1306_Init>
	ssd1306_Fill(Black);
 8001260:	2000      	movs	r0, #0
 8001262:	f000 f9c1 	bl	80015e8 <ssd1306_Fill>
	ssd1306_SetCursor(20, 0);
 8001266:	2100      	movs	r1, #0
 8001268:	2014      	movs	r0, #20
 800126a:	f000 fb19 	bl	80018a0 <ssd1306_SetCursor>
	ssd1306_WriteString("01159231@pw.edu.pl", Font_6x8, White);
 800126e:	4a3d      	ldr	r2, [pc, #244]	@ (8001364 <main+0x12c>)
 8001270:	2301      	movs	r3, #1
 8001272:	ca06      	ldmia	r2, {r1, r2}
 8001274:	483c      	ldr	r0, [pc, #240]	@ (8001368 <main+0x130>)
 8001276:	f000 faed 	bl	8001854 <ssd1306_WriteString>
	ssd1306_SetCursor(22, 12);
 800127a:	210c      	movs	r1, #12
 800127c:	2016      	movs	r0, #22
 800127e:	f000 fb0f 	bl	80018a0 <ssd1306_SetCursor>
	ssd1306_WriteString("MCP9808 sensor", Font_6x8, White);
 8001282:	4a38      	ldr	r2, [pc, #224]	@ (8001364 <main+0x12c>)
 8001284:	2301      	movs	r3, #1
 8001286:	ca06      	ldmia	r2, {r1, r2}
 8001288:	4838      	ldr	r0, [pc, #224]	@ (800136c <main+0x134>)
 800128a:	f000 fae3 	bl	8001854 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 24);
 800128e:	2118      	movs	r1, #24
 8001290:	200a      	movs	r0, #10
 8001292:	f000 fb05 	bl	80018a0 <ssd1306_SetCursor>
	ssd1306_WriteString("Temperature control", Font_6x8, White);
 8001296:	4a33      	ldr	r2, [pc, #204]	@ (8001364 <main+0x12c>)
 8001298:	2301      	movs	r3, #1
 800129a:	ca06      	ldmia	r2, {r1, r2}
 800129c:	4834      	ldr	r0, [pc, #208]	@ (8001370 <main+0x138>)
 800129e:	f000 fad9 	bl	8001854 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 36);
 80012a2:	2124      	movs	r1, #36	@ 0x24
 80012a4:	200a      	movs	r0, #10
 80012a6:	f000 fafb 	bl	80018a0 <ssd1306_SetCursor>
	ssd1306_WriteString("(hysteresis vs. PI)", Font_6x8, White);
 80012aa:	4a2e      	ldr	r2, [pc, #184]	@ (8001364 <main+0x12c>)
 80012ac:	2301      	movs	r3, #1
 80012ae:	ca06      	ldmia	r2, {r1, r2}
 80012b0:	4830      	ldr	r0, [pc, #192]	@ (8001374 <main+0x13c>)
 80012b2:	f000 facf 	bl	8001854 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80012b6:	f000 f9bb 	bl	8001630 <ssd1306_UpdateScreen>

	Mcp9808SetResolution(2);
 80012ba:	2002      	movs	r0, #2
 80012bc:	f000 f8d2 	bl	8001464 <Mcp9808SetResolution>

	//HAL_TIM_Base_Start_IT(&htim15); // TODO: control loop interrupt

	uartSoftTimer = HAL_GetTick();
 80012c0:	f000 ff1c 	bl	80020fc <HAL_GetTick>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001378 <main+0x140>)
 80012c8:	6013      	str	r3, [r2, #0]
	oledSoftTimer = HAL_GetTick();
 80012ca:	f000 ff17 	bl	80020fc <HAL_GetTick>
 80012ce:	4603      	mov	r3, r0
 80012d0:	4a2a      	ldr	r2, [pc, #168]	@ (800137c <main+0x144>)
 80012d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
	while (1)
	{

#ifndef USE_SPRINTF_INSIDE_INTERRUPT
		if (HAL_GetTick() - uartSoftTimer > UART_SEND_PERIOD)
 80012d4:	f000 ff12 	bl	80020fc <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <main+0x140>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012e4:	d919      	bls.n	800131a <main+0xe2>
		{
			uartSoftTimer = HAL_GetTick();
 80012e6:	f000 ff09 	bl	80020fc <HAL_GetTick>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4a22      	ldr	r2, [pc, #136]	@ (8001378 <main+0x140>)
 80012ee:	6013      	str	r3, [r2, #0]
			sprintf((char*) msgStr, "MCP9808 reading: %.3f °C\r\n", tempVal);
 80012f0:	4b23      	ldr	r3, [pc, #140]	@ (8001380 <main+0x148>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f927 	bl	8000548 <__aeabi_f2d>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4921      	ldr	r1, [pc, #132]	@ (8001384 <main+0x14c>)
 8001300:	4821      	ldr	r0, [pc, #132]	@ (8001388 <main+0x150>)
 8001302:	f005 ffef 	bl	80072e4 <siprintf>
			HAL_UART_Transmit_DMA(UART_BUS_POINTER, msgStr,
					strlen((char*) msgStr));
 8001306:	4820      	ldr	r0, [pc, #128]	@ (8001388 <main+0x150>)
 8001308:	f7fe ffb2 	bl	8000270 <strlen>
 800130c:	4603      	mov	r3, r0
			HAL_UART_Transmit_DMA(UART_BUS_POINTER, msgStr,
 800130e:	b29b      	uxth	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	491d      	ldr	r1, [pc, #116]	@ (8001388 <main+0x150>)
 8001314:	481d      	ldr	r0, [pc, #116]	@ (800138c <main+0x154>)
 8001316:	f004 f9cf 	bl	80056b8 <HAL_UART_Transmit_DMA>
		}
#endif

		if (HAL_GetTick() - oledSoftTimer > OLED_UPDATE_PERIOD)
 800131a:	f000 feef 	bl	80020fc <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <main+0x144>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2bfa      	cmp	r3, #250	@ 0xfa
 8001328:	d9d4      	bls.n	80012d4 <main+0x9c>
		{
			oledSoftTimer = HAL_GetTick();
 800132a:	f000 fee7 	bl	80020fc <HAL_GetTick>
 800132e:	4603      	mov	r3, r0
 8001330:	4a12      	ldr	r2, [pc, #72]	@ (800137c <main+0x144>)
 8001332:	6013      	str	r3, [r2, #0]
			sprintf((char*) msgStr, "T_plant = %.1f deg. C\r\n", tempVal);
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <main+0x148>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff f905 	bl	8000548 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4913      	ldr	r1, [pc, #76]	@ (8001390 <main+0x158>)
 8001344:	4810      	ldr	r0, [pc, #64]	@ (8001388 <main+0x150>)
 8001346:	f005 ffcd 	bl	80072e4 <siprintf>
			ssd1306_SetCursor(2, 52);
 800134a:	2134      	movs	r1, #52	@ 0x34
 800134c:	2002      	movs	r0, #2
 800134e:	f000 faa7 	bl	80018a0 <ssd1306_SetCursor>
			ssd1306_WriteString((char*) msgStr, Font_6x8, White);
 8001352:	4a04      	ldr	r2, [pc, #16]	@ (8001364 <main+0x12c>)
 8001354:	2301      	movs	r3, #1
 8001356:	ca06      	ldmia	r2, {r1, r2}
 8001358:	480b      	ldr	r0, [pc, #44]	@ (8001388 <main+0x150>)
 800135a:	f000 fa7b 	bl	8001854 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800135e:	f000 f967 	bl	8001630 <ssd1306_UpdateScreen>
		if (HAL_GetTick() - uartSoftTimer > UART_SEND_PERIOD)
 8001362:	e7b7      	b.n	80012d4 <main+0x9c>
 8001364:	20000000 	.word	0x20000000
 8001368:	08009558 	.word	0x08009558
 800136c:	0800956c 	.word	0x0800956c
 8001370:	0800957c 	.word	0x0800957c
 8001374:	08009590 	.word	0x08009590
 8001378:	200002e4 	.word	0x200002e4
 800137c:	200002e8 	.word	0x200002e8
 8001380:	200002e0 	.word	0x200002e0
 8001384:	080095a4 	.word	0x080095a4
 8001388:	200002a0 	.word	0x200002a0
 800138c:	2000079c 	.word	0x2000079c
 8001390:	080095c0 	.word	0x080095c0

08001394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b096      	sub	sp, #88	@ 0x58
 8001398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	2244      	movs	r2, #68	@ 0x44
 80013a0:	2100      	movs	r1, #0
 80013a2:	4618      	mov	r0, r3
 80013a4:	f006 f801 	bl	80073aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a8:	463b      	mov	r3, r7
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013ba:	f002 f8ad 	bl	8003518 <HAL_PWREx_ControlVoltageScaling>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013c4:	f000 f848 	bl	8001458 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013c8:	f002 f888 	bl	80034dc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013cc:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <SystemClock_Config+0xc0>)
 80013ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013d2:	4a20      	ldr	r2, [pc, #128]	@ (8001454 <SystemClock_Config+0xc0>)
 80013d4:	f023 0318 	bic.w	r3, r3, #24
 80013d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80013dc:	2314      	movs	r3, #20
 80013de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013e0:	2301      	movs	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013e4:	2301      	movs	r3, #1
 80013e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013ec:	2360      	movs	r3, #96	@ 0x60
 80013ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f0:	2302      	movs	r3, #2
 80013f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013f4:	2301      	movs	r3, #1
 80013f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013f8:	2301      	movs	r3, #1
 80013fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80013fc:	2310      	movs	r3, #16
 80013fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001400:	2307      	movs	r3, #7
 8001402:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001404:	2302      	movs	r3, #2
 8001406:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001408:	2302      	movs	r3, #2
 800140a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	4618      	mov	r0, r3
 8001412:	f002 f8d7 	bl	80035c4 <HAL_RCC_OscConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800141c:	f000 f81c 	bl	8001458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001420:	230f      	movs	r3, #15
 8001422:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001424:	2303      	movs	r3, #3
 8001426:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001434:	463b      	mov	r3, r7
 8001436:	2101      	movs	r1, #1
 8001438:	4618      	mov	r0, r3
 800143a:	f002 fcd7 	bl	8003dec <HAL_RCC_ClockConfig>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001444:	f000 f808 	bl	8001458 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001448:	f003 f8ea 	bl	8004620 <HAL_RCCEx_EnableMSIPLLMode>
}
 800144c:	bf00      	nop
 800144e:	3758      	adds	r7, #88	@ 0x58
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000

08001458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
}
 800145e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <Error_Handler+0x8>

08001464 <Mcp9808SetResolution>:
#include "i2c.h"
#include "mcp9808.h"
#include <math.h>

void Mcp9808SetResolution(uint8_t _resolution)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af04      	add	r7, sp, #16
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
	// Mode Resolution SampleTime
	//  0    0.5 °C       30 ms
	//  1    0.25 °C      65 ms
	//  2    0.125 °C     130 ms
	//  3    0.0625 °C    250 ms
	uint8_t resolution = _resolution & 0b00000011;
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	f003 0303 	and.w	r3, r3, #3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(MCP9808_I2C_BUS, MCP9808_I2C_ADDRESS,
 8001478:	23c8      	movs	r3, #200	@ 0xc8
 800147a:	9302      	str	r3, [sp, #8]
 800147c:	2301      	movs	r3, #1
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	f107 030f 	add.w	r3, r7, #15
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2301      	movs	r3, #1
 8001488:	2208      	movs	r2, #8
 800148a:	2130      	movs	r1, #48	@ 0x30
 800148c:	4803      	ldr	r0, [pc, #12]	@ (800149c <Mcp9808SetResolution+0x38>)
 800148e:	f001 fc0b 	bl	8002ca8 <HAL_I2C_Mem_Write>
	MCP9808_REG_RESOLUTION,
	I2C_MEMADD_SIZE_8BIT, &resolution, 1, 200u);

}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	2000024c 	.word	0x2000024c

080014a0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af04      	add	r7, sp, #16
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	9302      	str	r3, [sp, #8]
 80014c0:	2301      	movs	r3, #1
 80014c2:	9301      	str	r3, [sp, #4]
 80014c4:	1dfb      	adds	r3, r7, #7
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2301      	movs	r3, #1
 80014ca:	2200      	movs	r2, #0
 80014cc:	2178      	movs	r1, #120	@ 0x78
 80014ce:	4803      	ldr	r0, [pc, #12]	@ (80014dc <ssd1306_WriteCommand+0x2c>)
 80014d0:	f001 fbea 	bl	8002ca8 <HAL_I2C_Mem_Write>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200001f8 	.word	0x200001f8

080014e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af04      	add	r7, sp, #16
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	f04f 32ff 	mov.w	r2, #4294967295
 80014f2:	9202      	str	r2, [sp, #8]
 80014f4:	9301      	str	r3, [sp, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2301      	movs	r3, #1
 80014fc:	2240      	movs	r2, #64	@ 0x40
 80014fe:	2178      	movs	r1, #120	@ 0x78
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <ssd1306_WriteData+0x30>)
 8001502:	f001 fbd1 	bl	8002ca8 <HAL_I2C_Mem_Write>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200001f8 	.word	0x200001f8

08001514 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001518:	f7ff ffc2 	bl	80014a0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800151c:	2064      	movs	r0, #100	@ 0x64
 800151e:	f000 fdf9 	bl	8002114 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001522:	2000      	movs	r0, #0
 8001524:	f000 f9e8 	bl	80018f8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001528:	2020      	movs	r0, #32
 800152a:	f7ff ffc1 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff ffbe 	bl	80014b0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001534:	20b0      	movs	r0, #176	@ 0xb0
 8001536:	f7ff ffbb 	bl	80014b0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
 800153a:	20c0      	movs	r0, #192	@ 0xc0
 800153c:	f7ff ffb8 	bl	80014b0 <ssd1306_WriteCommand>
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff ffb5 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001546:	2010      	movs	r0, #16
 8001548:	f7ff ffb2 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800154c:	2040      	movs	r0, #64	@ 0x40
 800154e:	f7ff ffaf 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001552:	20ff      	movs	r0, #255	@ 0xff
 8001554:	f000 f9bc 	bl	80018d0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
 8001558:	20a0      	movs	r0, #160	@ 0xa0
 800155a:	f7ff ffa9 	bl	80014b0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800155e:	20a6      	movs	r0, #166	@ 0xa6
 8001560:	f7ff ffa6 	bl	80014b0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001564:	20a8      	movs	r0, #168	@ 0xa8
 8001566:	f7ff ffa3 	bl	80014b0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800156a:	203f      	movs	r0, #63	@ 0x3f
 800156c:	f7ff ffa0 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001570:	20a4      	movs	r0, #164	@ 0xa4
 8001572:	f7ff ff9d 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001576:	20d3      	movs	r0, #211	@ 0xd3
 8001578:	f7ff ff9a 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800157c:	2000      	movs	r0, #0
 800157e:	f7ff ff97 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001582:	20d5      	movs	r0, #213	@ 0xd5
 8001584:	f7ff ff94 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001588:	20f0      	movs	r0, #240	@ 0xf0
 800158a:	f7ff ff91 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800158e:	20d9      	movs	r0, #217	@ 0xd9
 8001590:	f7ff ff8e 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001594:	2022      	movs	r0, #34	@ 0x22
 8001596:	f7ff ff8b 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800159a:	20da      	movs	r0, #218	@ 0xda
 800159c:	f7ff ff88 	bl	80014b0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80015a0:	2012      	movs	r0, #18
 80015a2:	f7ff ff85 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80015a6:	20db      	movs	r0, #219	@ 0xdb
 80015a8:	f7ff ff82 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80015ac:	2020      	movs	r0, #32
 80015ae:	f7ff ff7f 	bl	80014b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80015b2:	208d      	movs	r0, #141	@ 0x8d
 80015b4:	f7ff ff7c 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80015b8:	2014      	movs	r0, #20
 80015ba:	f7ff ff79 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80015be:	2001      	movs	r0, #1
 80015c0:	f000 f99a 	bl	80018f8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80015c4:	2000      	movs	r0, #0
 80015c6:	f000 f80f 	bl	80015e8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80015ca:	f000 f831 	bl	8001630 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80015ce:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <ssd1306_Init+0xd0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80015d4:	4b03      	ldr	r3, [pc, #12]	@ (80015e4 <ssd1306_Init+0xd0>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80015da:	4b02      	ldr	r3, [pc, #8]	@ (80015e4 <ssd1306_Init+0xd0>)
 80015dc:	2201      	movs	r2, #1
 80015de:	711a      	strb	r2, [r3, #4]
}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200006fc 	.word	0x200006fc

080015e8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	e00d      	b.n	8001614 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <ssd1306_Fill+0x1a>
 80015fe:	2100      	movs	r1, #0
 8001600:	e000      	b.n	8001604 <ssd1306_Fill+0x1c>
 8001602:	21ff      	movs	r1, #255	@ 0xff
 8001604:	4a09      	ldr	r2, [pc, #36]	@ (800162c <ssd1306_Fill+0x44>)
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	4413      	add	r3, r2
 800160a:	460a      	mov	r2, r1
 800160c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3301      	adds	r3, #1
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f5b3 6f82 	cmp.w	r3, #1040	@ 0x410
 800161a:	d3ed      	bcc.n	80015f8 <ssd1306_Fill+0x10>
    }
}
 800161c:	bf00      	nop
 800161e:	bf00      	nop
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200002ec 	.word	0x200002ec

08001630 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001636:	2300      	movs	r3, #0
 8001638:	71fb      	strb	r3, [r7, #7]
 800163a:	e01a      	b.n	8001672 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	3b50      	subs	r3, #80	@ 0x50
 8001640:	b2db      	uxtb	r3, r3
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff34 	bl	80014b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001648:	2000      	movs	r0, #0
 800164a:	f7ff ff31 	bl	80014b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800164e:	2010      	movs	r0, #16
 8001650:	f7ff ff2e 	bl	80014b0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001654:	79fa      	ldrb	r2, [r7, #7]
 8001656:	4613      	mov	r3, r2
 8001658:	019b      	lsls	r3, r3, #6
 800165a:	4413      	add	r3, r2
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	461a      	mov	r2, r3
 8001660:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <ssd1306_UpdateScreen+0x54>)
 8001662:	4413      	add	r3, r2
 8001664:	2182      	movs	r1, #130	@ 0x82
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff ff3a 	bl	80014e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	3301      	adds	r3, #1
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	2b07      	cmp	r3, #7
 8001676:	d9e1      	bls.n	800163c <ssd1306_UpdateScreen+0xc>
    }
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200002ec 	.word	0x200002ec

08001688 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001688:	b490      	push	{r4, r7}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
 8001692:	460b      	mov	r3, r1
 8001694:	71bb      	strb	r3, [r7, #6]
 8001696:	4613      	mov	r3, r2
 8001698:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	2b81      	cmp	r3, #129	@ 0x81
 800169e:	d849      	bhi.n	8001734 <ssd1306_DrawPixel+0xac>
 80016a0:	79bb      	ldrb	r3, [r7, #6]
 80016a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80016a4:	d846      	bhi.n	8001734 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80016a6:	797b      	ldrb	r3, [r7, #5]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d120      	bne.n	80016ee <ssd1306_DrawPixel+0x66>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80016ac:	79fa      	ldrb	r2, [r7, #7]
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	b2d8      	uxtb	r0, r3
 80016b4:	4601      	mov	r1, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	019b      	lsls	r3, r3, #6
 80016ba:	440b      	add	r3, r1
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4413      	add	r3, r2
 80016c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001740 <ssd1306_DrawPixel+0xb8>)
 80016c2:	5cd3      	ldrb	r3, [r2, r3]
 80016c4:	b25a      	sxtb	r2, r3
 80016c6:	79bb      	ldrb	r3, [r7, #6]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	2101      	movs	r1, #1
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	4313      	orrs	r3, r2
 80016d6:	b25c      	sxtb	r4, r3
 80016d8:	79fa      	ldrb	r2, [r7, #7]
 80016da:	4601      	mov	r1, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	019b      	lsls	r3, r3, #6
 80016e0:	440b      	add	r3, r1
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	b2e1      	uxtb	r1, r4
 80016e8:	4a15      	ldr	r2, [pc, #84]	@ (8001740 <ssd1306_DrawPixel+0xb8>)
 80016ea:	54d1      	strb	r1, [r2, r3]
 80016ec:	e023      	b.n	8001736 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	08db      	lsrs	r3, r3, #3
 80016f4:	b2d8      	uxtb	r0, r3
 80016f6:	4601      	mov	r1, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	019b      	lsls	r3, r3, #6
 80016fc:	440b      	add	r3, r1
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <ssd1306_DrawPixel+0xb8>)
 8001704:	5cd3      	ldrb	r3, [r2, r3]
 8001706:	b25a      	sxtb	r2, r3
 8001708:	79bb      	ldrb	r3, [r7, #6]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	2101      	movs	r1, #1
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	b25b      	sxtb	r3, r3
 8001716:	43db      	mvns	r3, r3
 8001718:	b25b      	sxtb	r3, r3
 800171a:	4013      	ands	r3, r2
 800171c:	b25c      	sxtb	r4, r3
 800171e:	79fa      	ldrb	r2, [r7, #7]
 8001720:	4601      	mov	r1, r0
 8001722:	460b      	mov	r3, r1
 8001724:	019b      	lsls	r3, r3, #6
 8001726:	440b      	add	r3, r1
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	b2e1      	uxtb	r1, r4
 800172e:	4a04      	ldr	r2, [pc, #16]	@ (8001740 <ssd1306_DrawPixel+0xb8>)
 8001730:	54d1      	strb	r1, [r2, r3]
 8001732:	e000      	b.n	8001736 <ssd1306_DrawPixel+0xae>
        return;
 8001734:	bf00      	nop
    }
}
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bc90      	pop	{r4, r7}
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	200002ec 	.word	0x200002ec

08001744 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b089      	sub	sp, #36	@ 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	4604      	mov	r4, r0
 800174c:	1d38      	adds	r0, r7, #4
 800174e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001752:	461a      	mov	r2, r3
 8001754:	4623      	mov	r3, r4
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	4613      	mov	r3, r2
 800175a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	2b1f      	cmp	r3, #31
 8001760:	d902      	bls.n	8001768 <ssd1306_WriteChar+0x24>
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2b7e      	cmp	r3, #126	@ 0x7e
 8001766:	d901      	bls.n	800176c <ssd1306_WriteChar+0x28>
        return 0;
 8001768:	2300      	movs	r3, #0
 800176a:	e06c      	b.n	8001846 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800176c:	4b38      	ldr	r3, [pc, #224]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	793b      	ldrb	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	2b82      	cmp	r3, #130	@ 0x82
 8001778:	dc06      	bgt.n	8001788 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800177a:	4b35      	ldr	r3, [pc, #212]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 800177c:	885b      	ldrh	r3, [r3, #2]
 800177e:	461a      	mov	r2, r3
 8001780:	797b      	ldrb	r3, [r7, #5]
 8001782:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001784:	2b40      	cmp	r3, #64	@ 0x40
 8001786:	dd01      	ble.n	800178c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001788:	2300      	movs	r3, #0
 800178a:	e05c      	b.n	8001846 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800178c:	2300      	movs	r3, #0
 800178e:	61fb      	str	r3, [r7, #28]
 8001790:	e04c      	b.n	800182c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	3b20      	subs	r3, #32
 8001798:	7979      	ldrb	r1, [r7, #5]
 800179a:	fb01 f303 	mul.w	r3, r1, r3
 800179e:	4619      	mov	r1, r3
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	440b      	add	r3, r1
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4413      	add	r3, r2
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80017ac:	2300      	movs	r3, #0
 80017ae:	61bb      	str	r3, [r7, #24]
 80017b0:	e034      	b.n	800181c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d012      	beq.n	80017e8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80017c2:	4b23      	ldr	r3, [pc, #140]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	b2d8      	uxtb	r0, r3
 80017d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 80017d2:	885b      	ldrh	r3, [r3, #2]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	4413      	add	r3, r2
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	7bba      	ldrb	r2, [r7, #14]
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff ff51 	bl	8001688 <ssd1306_DrawPixel>
 80017e6:	e016      	b.n	8001816 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80017e8:	4b19      	ldr	r3, [pc, #100]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	4413      	add	r3, r2
 80017f4:	b2d8      	uxtb	r0, r3
 80017f6:	4b16      	ldr	r3, [pc, #88]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 80017f8:	885b      	ldrh	r3, [r3, #2]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	4413      	add	r3, r2
 8001802:	b2d9      	uxtb	r1, r3
 8001804:	7bbb      	ldrb	r3, [r7, #14]
 8001806:	2b00      	cmp	r3, #0
 8001808:	bf0c      	ite	eq
 800180a:	2301      	moveq	r3, #1
 800180c:	2300      	movne	r3, #0
 800180e:	b2db      	uxtb	r3, r3
 8001810:	461a      	mov	r2, r3
 8001812:	f7ff ff39 	bl	8001688 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	3301      	adds	r3, #1
 800181a:	61bb      	str	r3, [r7, #24]
 800181c:	793b      	ldrb	r3, [r7, #4]
 800181e:	461a      	mov	r2, r3
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	4293      	cmp	r3, r2
 8001824:	d3c5      	bcc.n	80017b2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3301      	adds	r3, #1
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	797b      	ldrb	r3, [r7, #5]
 800182e:	461a      	mov	r2, r3
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	4293      	cmp	r3, r2
 8001834:	d3ad      	bcc.n	8001792 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001836:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	793a      	ldrb	r2, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	b29a      	uxth	r2, r3
 8001840:	4b03      	ldr	r3, [pc, #12]	@ (8001850 <ssd1306_WriteChar+0x10c>)
 8001842:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3724      	adds	r7, #36	@ 0x24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd90      	pop	{r4, r7, pc}
 800184e:	bf00      	nop
 8001850:	200006fc 	.word	0x200006fc

08001854 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	1d38      	adds	r0, r7, #4
 800185e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001862:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001864:	e012      	b.n	800188c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	7818      	ldrb	r0, [r3, #0]
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	1d3a      	adds	r2, r7, #4
 800186e:	ca06      	ldmia	r2, {r1, r2}
 8001870:	f7ff ff68 	bl	8001744 <ssd1306_WriteChar>
 8001874:	4603      	mov	r3, r0
 8001876:	461a      	mov	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	429a      	cmp	r2, r3
 800187e:	d002      	beq.n	8001886 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	e008      	b.n	8001898 <ssd1306_WriteString+0x44>
        }
        str++;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	3301      	adds	r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1e8      	bne.n	8001866 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	781b      	ldrb	r3, [r3, #0]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	460a      	mov	r2, r1
 80018aa:	71fb      	strb	r3, [r7, #7]
 80018ac:	4613      	mov	r3, r2
 80018ae:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	4b05      	ldr	r3, [pc, #20]	@ (80018cc <ssd1306_SetCursor+0x2c>)
 80018b6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80018b8:	79bb      	ldrb	r3, [r7, #6]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	4b03      	ldr	r3, [pc, #12]	@ (80018cc <ssd1306_SetCursor+0x2c>)
 80018be:	805a      	strh	r2, [r3, #2]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	200006fc 	.word	0x200006fc

080018d0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80018da:	2381      	movs	r3, #129	@ 0x81
 80018dc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fde5 	bl	80014b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fde1 	bl	80014b0 <ssd1306_WriteCommand>
}
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001908:	23af      	movs	r3, #175	@ 0xaf
 800190a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800190c:	4b08      	ldr	r3, [pc, #32]	@ (8001930 <ssd1306_SetDisplayOn+0x38>)
 800190e:	2201      	movs	r2, #1
 8001910:	715a      	strb	r2, [r3, #5]
 8001912:	e004      	b.n	800191e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001914:	23ae      	movs	r3, #174	@ 0xae
 8001916:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001918:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <ssd1306_SetDisplayOn+0x38>)
 800191a:	2200      	movs	r2, #0
 800191c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fdc5 	bl	80014b0 <ssd1306_WriteCommand>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	200006fc 	.word	0x200006fc

08001934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193a:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <HAL_MspInit+0x44>)
 800193c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800193e:	4a0e      	ldr	r2, [pc, #56]	@ (8001978 <HAL_MspInit+0x44>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6613      	str	r3, [r2, #96]	@ 0x60
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <HAL_MspInit+0x44>)
 8001948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <HAL_MspInit+0x44>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <HAL_MspInit+0x44>)
 8001958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800195c:	6593      	str	r3, [r2, #88]	@ 0x58
 800195e:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <HAL_MspInit+0x44>)
 8001960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000

0800197c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <NMI_Handler+0x4>

08001984 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <HardFault_Handler+0x4>

0800198c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <MemManage_Handler+0x4>

08001994 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <BusFault_Handler+0x4>

0800199c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <UsageFault_Handler+0x4>

080019a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d2:	f000 fb7f 	bl	80020d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 80019e0:	4802      	ldr	r0, [pc, #8]	@ (80019ec <DMA1_Channel4_IRQHandler+0x10>)
 80019e2:	f000 fe64 	bl	80026ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000754 	.word	0x20000754

080019f0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <DMA1_Channel7_IRQHandler+0x10>)
 80019f6:	f000 fe5a 	bl	80026ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000824 	.word	0x20000824

08001a04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <USART2_IRQHandler+0x10>)
 8001a0a:	f003 fed1 	bl	80057b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000079c 	.word	0x2000079c

08001a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return 1;
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_kill>:

int _kill(int pid, int sig)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a32:	f005 fd0d 	bl	8007450 <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2216      	movs	r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_exit>:

void _exit (int status)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ffe7 	bl	8001a28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <_exit+0x12>

08001a5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e00a      	b.n	8001a86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a70:	f3af 8000 	nop.w
 8001a74:	4601      	mov	r1, r0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	60ba      	str	r2, [r7, #8]
 8001a7c:	b2ca      	uxtb	r2, r1
 8001a7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbf0      	blt.n	8001a70 <_read+0x12>
  }

  return len;
 8001a8e:	687b      	ldr	r3, [r7, #4]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e009      	b.n	8001abe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60ba      	str	r2, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbf1      	blt.n	8001aaa <_write+0x12>
  }
  return len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_close>:

int _close(int file)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af8:	605a      	str	r2, [r3, #4]
  return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <_isatty>:

int _isatty(int file)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b10:	2301      	movs	r3, #1
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b085      	sub	sp, #20
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f005 fc72 	bl	8007450 <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	2000c000 	.word	0x2000c000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	20000704 	.word	0x20000704
 8001ba0:	200009c0 	.word	0x200009c0

08001ba4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
DMA_HandleTypeDef hdma_tim1_ch4_trig_com;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b09a      	sub	sp, #104	@ 0x68
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
 8001bf8:	615a      	str	r2, [r3, #20]
 8001bfa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	222c      	movs	r2, #44	@ 0x2c
 8001c00:	2100      	movs	r1, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f005 fbd1 	bl	80073aa <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c08:	4b42      	ldr	r3, [pc, #264]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c0a:	4a43      	ldr	r2, [pc, #268]	@ (8001d18 <MX_TIM1_Init+0x150>)
 8001c0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c10:	2263      	movs	r2, #99	@ 0x63
 8001c12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c14:	4b3f      	ldr	r3, [pc, #252]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c1a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c22:	4b3c      	ldr	r3, [pc, #240]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c28:	4b3a      	ldr	r3, [pc, #232]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2e:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c34:	4837      	ldr	r0, [pc, #220]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c36:	f002 fdf5 	bl	8004824 <HAL_TIM_Base_Init>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001c40:	f7ff fc0a 	bl	8001458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c48:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c4a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4830      	ldr	r0, [pc, #192]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c52:	f002 ffb3 	bl	8004bbc <HAL_TIM_ConfigClockSource>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001c5c:	f7ff fbfc 	bl	8001458 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c60:	482c      	ldr	r0, [pc, #176]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c62:	f002 fe36 	bl	80048d2 <HAL_TIM_PWM_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001c6c:	f7ff fbf4 	bl	8001458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c70:	2300      	movs	r3, #0
 8001c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c74:	2300      	movs	r3, #0
 8001c76:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c7c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c80:	4619      	mov	r1, r3
 8001c82:	4824      	ldr	r0, [pc, #144]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001c84:	f003 fbec 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001c8e:	f7ff fbe3 	bl	8001458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c92:	2360      	movs	r3, #96	@ 0x60
 8001c94:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001caa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cae:	220c      	movs	r2, #12
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4818      	ldr	r0, [pc, #96]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001cb4:	f002 fe6e 	bl	8004994 <HAL_TIM_PWM_ConfigChannel>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001cbe:	f7ff fbcb 	bl	8001458 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cda:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ce4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4807      	ldr	r0, [pc, #28]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001cf8:	f003 fc18 	bl	800552c <HAL_TIMEx_ConfigBreakDeadTime>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8001d02:	f7ff fba9 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d06:	4803      	ldr	r0, [pc, #12]	@ (8001d14 <MX_TIM1_Init+0x14c>)
 8001d08:	f000 f860 	bl	8001dcc <HAL_TIM_MspPostInit>

}
 8001d0c:	bf00      	nop
 8001d0e:	3768      	adds	r7, #104	@ 0x68
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000708 	.word	0x20000708
 8001d18:	40012c00 	.word	0x40012c00

08001d1c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a24      	ldr	r2, [pc, #144]	@ (8001dbc <HAL_TIM_Base_MspInit+0xa0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d142      	bne.n	8001db4 <HAL_TIM_Base_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d2e:	4b24      	ldr	r3, [pc, #144]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xa4>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	4a23      	ldr	r2, [pc, #140]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xa4>)
 8001d34:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3a:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xa4>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 8001d46:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d48:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc8 <HAL_TIM_Base_MspInit+0xac>)
 8001d4a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Request = DMA_REQUEST_7;
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d4e:	2207      	movs	r2, #7
 8001d50:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d60:	2280      	movs	r2, #128	@ 0x80
 8001d62:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d64:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d6a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d72:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 8001d74:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d76:	2220      	movs	r2, #32
 8001d78:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 8001d7a:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8001d80:	4810      	ldr	r0, [pc, #64]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d82:	f000 fafd 	bl	8002380 <HAL_DMA_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8001d8c:	f7ff fb64 	bl	8001458 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d94:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d96:	4a0b      	ldr	r2, [pc, #44]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a09      	ldr	r2, [pc, #36]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001da0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001da2:	4a08      	ldr	r2, [pc, #32]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a06      	ldr	r2, [pc, #24]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001dac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dae:	4a05      	ldr	r2, [pc, #20]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xa8>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40012c00 	.word	0x40012c00
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	20000754 	.word	0x20000754
 8001dc8:	40020044 	.word	0x40020044

08001dcc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a12      	ldr	r2, [pc, #72]	@ (8001e34 <HAL_TIM_MspPostInit+0x68>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d11d      	bne.n	8001e2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dee:	4b12      	ldr	r3, [pc, #72]	@ (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df2:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	4619      	mov	r1, r3
 8001e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e26:	f000 fd21 	bl	800286c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40012c00 	.word	0x40012c00
 8001e38:	40021000 	.word	0x40021000

08001e3c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e40:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e42:	4a15      	ldr	r2, [pc, #84]	@ (8001e98 <MX_USART2_UART_Init+0x5c>)
 8001e44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e46:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e4e:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e62:	220c      	movs	r2, #12
 8001e64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_USART2_UART_Init+0x58>)
 8001e80:	f003 fbcc 	bl	800561c <HAL_UART_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e8a:	f7ff fae5 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000079c 	.word	0x2000079c
 8001e98:	40004400 	.word	0x40004400

08001e9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b09e      	sub	sp, #120	@ 0x78
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb4:	f107 0310 	add.w	r3, r7, #16
 8001eb8:	2254      	movs	r2, #84	@ 0x54
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f005 fa74 	bl	80073aa <memset>
  if(uartHandle->Instance==USART2)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a40      	ldr	r2, [pc, #256]	@ (8001fc8 <HAL_UART_MspInit+0x12c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d179      	bne.n	8001fc0 <HAL_UART_MspInit+0x124>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed4:	f107 0310 	add.w	r3, r7, #16
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f002 f9ab 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee4:	f7ff fab8 	bl	8001458 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ee8:	4b38      	ldr	r3, [pc, #224]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eec:	4a37      	ldr	r2, [pc, #220]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001eee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef4:	4b35      	ldr	r3, [pc, #212]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	4b32      	ldr	r3, [pc, #200]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f04:	4a31      	ldr	r2, [pc, #196]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f0c:	4b2f      	ldr	r3, [pc, #188]	@ (8001fcc <HAL_UART_MspInit+0x130>)
 8001f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001f18:	2304      	movs	r3, #4
 8001f1a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f24:	2303      	movs	r3, #3
 8001f26:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f28:	2307      	movs	r3, #7
 8001f2a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001f2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f36:	f000 fc99 	bl	800286c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f3e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001f50:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f54:	4619      	mov	r1, r3
 8001f56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f5a:	f000 fc87 	bl	800286c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f60:	4a1c      	ldr	r2, [pc, #112]	@ (8001fd4 <HAL_UART_MspInit+0x138>)
 8001f62:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001f64:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f66:	2202      	movs	r2, #2
 8001f68:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f6a:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f70:	4b17      	ldr	r3, [pc, #92]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f76:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f78:	2280      	movs	r2, #128	@ 0x80
 8001f7a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f7c:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f82:	4b13      	ldr	r3, [pc, #76]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f8e:	4b10      	ldr	r3, [pc, #64]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f94:	480e      	ldr	r0, [pc, #56]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001f96:	f000 f9f3 	bl	8002380 <HAL_DMA_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8001fa0:	f7ff fa5a 	bl	8001458 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001fa8:	671a      	str	r2, [r3, #112]	@ 0x70
 8001faa:	4a09      	ldr	r2, [pc, #36]	@ (8001fd0 <HAL_UART_MspInit+0x134>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	2026      	movs	r0, #38	@ 0x26
 8001fb6:	f000 f9ac 	bl	8002312 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fba:	2026      	movs	r0, #38	@ 0x26
 8001fbc:	f000 f9c5 	bl	800234a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	3778      	adds	r7, #120	@ 0x78
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40004400 	.word	0x40004400
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	20000824 	.word	0x20000824
 8001fd4:	40020080 	.word	0x40020080

08001fd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002010 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fdc:	f7ff fde2 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fe0:	480c      	ldr	r0, [pc, #48]	@ (8002014 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fe2:	490d      	ldr	r1, [pc, #52]	@ (8002018 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800201c <LoopForever+0xe>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fe8:	e002      	b.n	8001ff0 <LoopCopyDataInit>

08001fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fee:	3304      	adds	r3, #4

08001ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff4:	d3f9      	bcc.n	8001fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8002020 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8002024 <LoopForever+0x16>)
  movs r3, #0
 8001ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ffc:	e001      	b.n	8002002 <LoopFillZerobss>

08001ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002000:	3204      	adds	r2, #4

08002002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002004:	d3fb      	bcc.n	8001ffe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002006:	f005 fa29 	bl	800745c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800200a:	f7ff f915 	bl	8001238 <main>

0800200e <LoopForever>:

LoopForever:
    b LoopForever
 800200e:	e7fe      	b.n	800200e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002010:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002018:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800201c:	08009f90 	.word	0x08009f90
  ldr r2, =_sbss
 8002020:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002024:	200009bc 	.word	0x200009bc

08002028 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002028:	e7fe      	b.n	8002028 <ADC1_IRQHandler>

0800202a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 f961 	bl	80022fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f80e 	bl	800205c <HAL_InitTick>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	e001      	b.n	8002050 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800204c:	f7ff fc72 	bl	8001934 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002050:	79fb      	ldrb	r3, [r7, #7]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002068:	4b17      	ldr	r3, [pc, #92]	@ (80020c8 <HAL_InitTick+0x6c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d023      	beq.n	80020b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002070:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <HAL_InitTick+0x70>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b14      	ldr	r3, [pc, #80]	@ (80020c8 <HAL_InitTick+0x6c>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002082:	fbb2 f3f3 	udiv	r3, r2, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f000 f96d 	bl	8002366 <HAL_SYSTICK_Config>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10f      	bne.n	80020b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b0f      	cmp	r3, #15
 8002096:	d809      	bhi.n	80020ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002098:	2200      	movs	r2, #0
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f000 f937 	bl	8002312 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a4:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <HAL_InitTick+0x74>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	e007      	b.n	80020bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
 80020b0:	e004      	b.n	80020bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	73fb      	strb	r3, [r7, #15]
 80020b6:	e001      	b.n	80020bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000010 	.word	0x20000010
 80020cc:	20000008 	.word	0x20000008
 80020d0:	2000000c 	.word	0x2000000c

080020d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_IncTick+0x20>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e6:	6013      	str	r3, [r2, #0]
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000010 	.word	0x20000010
 80020f8:	2000086c 	.word	0x2000086c

080020fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002100:	4b03      	ldr	r3, [pc, #12]	@ (8002110 <HAL_GetTick+0x14>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	2000086c 	.word	0x2000086c

08002114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800211c:	f7ff ffee 	bl	80020fc <HAL_GetTick>
 8002120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800212c:	d005      	beq.n	800213a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800212e:	4b0a      	ldr	r3, [pc, #40]	@ (8002158 <HAL_Delay+0x44>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	461a      	mov	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800213a:	bf00      	nop
 800213c:	f7ff ffde 	bl	80020fc <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	429a      	cmp	r2, r3
 800214a:	d8f7      	bhi.n	800213c <HAL_Delay+0x28>
  {
  }
}
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000010 	.word	0x20000010

0800215c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800216c:	4b0c      	ldr	r3, [pc, #48]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x44>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002178:	4013      	ands	r3, r2
 800217a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002184:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800218c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	60d3      	str	r3, [r2, #12]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a8:	4b04      	ldr	r3, [pc, #16]	@ (80021bc <__NVIC_GetPriorityGrouping+0x18>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	f003 0307 	and.w	r3, r3, #7
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	db0b      	blt.n	80021ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	f003 021f 	and.w	r2, r3, #31
 80021d8:	4907      	ldr	r1, [pc, #28]	@ (80021f8 <__NVIC_EnableIRQ+0x38>)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	095b      	lsrs	r3, r3, #5
 80021e0:	2001      	movs	r0, #1
 80021e2:	fa00 f202 	lsl.w	r2, r0, r2
 80021e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	e000e100 	.word	0xe000e100

080021fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	6039      	str	r1, [r7, #0]
 8002206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220c:	2b00      	cmp	r3, #0
 800220e:	db0a      	blt.n	8002226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	b2da      	uxtb	r2, r3
 8002214:	490c      	ldr	r1, [pc, #48]	@ (8002248 <__NVIC_SetPriority+0x4c>)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	0112      	lsls	r2, r2, #4
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	440b      	add	r3, r1
 8002220:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002224:	e00a      	b.n	800223c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	b2da      	uxtb	r2, r3
 800222a:	4908      	ldr	r1, [pc, #32]	@ (800224c <__NVIC_SetPriority+0x50>)
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	3b04      	subs	r3, #4
 8002234:	0112      	lsls	r2, r2, #4
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	440b      	add	r3, r1
 800223a:	761a      	strb	r2, [r3, #24]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	e000e100 	.word	0xe000e100
 800224c:	e000ed00 	.word	0xe000ed00

08002250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002250:	b480      	push	{r7}
 8002252:	b089      	sub	sp, #36	@ 0x24
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f1c3 0307 	rsb	r3, r3, #7
 800226a:	2b04      	cmp	r3, #4
 800226c:	bf28      	it	cs
 800226e:	2304      	movcs	r3, #4
 8002270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	3304      	adds	r3, #4
 8002276:	2b06      	cmp	r3, #6
 8002278:	d902      	bls.n	8002280 <NVIC_EncodePriority+0x30>
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3b03      	subs	r3, #3
 800227e:	e000      	b.n	8002282 <NVIC_EncodePriority+0x32>
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	f04f 32ff 	mov.w	r2, #4294967295
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43da      	mvns	r2, r3
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	401a      	ands	r2, r3
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002298:	f04f 31ff 	mov.w	r1, #4294967295
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	fa01 f303 	lsl.w	r3, r1, r3
 80022a2:	43d9      	mvns	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a8:	4313      	orrs	r3, r2
         );
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3724      	adds	r7, #36	@ 0x24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
	...

080022b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022c8:	d301      	bcc.n	80022ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ca:	2301      	movs	r3, #1
 80022cc:	e00f      	b.n	80022ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ce:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <SysTick_Config+0x40>)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022d6:	210f      	movs	r1, #15
 80022d8:	f04f 30ff 	mov.w	r0, #4294967295
 80022dc:	f7ff ff8e 	bl	80021fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e0:	4b05      	ldr	r3, [pc, #20]	@ (80022f8 <SysTick_Config+0x40>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e6:	4b04      	ldr	r3, [pc, #16]	@ (80022f8 <SysTick_Config+0x40>)
 80022e8:	2207      	movs	r2, #7
 80022ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	e000e010 	.word	0xe000e010

080022fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff ff29 	bl	800215c <__NVIC_SetPriorityGrouping>
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b086      	sub	sp, #24
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002320:	2300      	movs	r3, #0
 8002322:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002324:	f7ff ff3e 	bl	80021a4 <__NVIC_GetPriorityGrouping>
 8002328:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	68b9      	ldr	r1, [r7, #8]
 800232e:	6978      	ldr	r0, [r7, #20]
 8002330:	f7ff ff8e 	bl	8002250 <NVIC_EncodePriority>
 8002334:	4602      	mov	r2, r0
 8002336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff ff5d 	bl	80021fc <__NVIC_SetPriority>
}
 8002342:	bf00      	nop
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b082      	sub	sp, #8
 800234e:	af00      	add	r7, sp, #0
 8002350:	4603      	mov	r3, r0
 8002352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff ff31 	bl	80021c0 <__NVIC_EnableIRQ>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff ffa2 	bl	80022b8 <SysTick_Config>
 8002374:	4603      	mov	r3, r0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e098      	b.n	80024c4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	4b4d      	ldr	r3, [pc, #308]	@ (80024d0 <HAL_DMA_Init+0x150>)
 800239a:	429a      	cmp	r2, r3
 800239c:	d80f      	bhi.n	80023be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b4b      	ldr	r3, [pc, #300]	@ (80024d4 <HAL_DMA_Init+0x154>)
 80023a6:	4413      	add	r3, r2
 80023a8:	4a4b      	ldr	r2, [pc, #300]	@ (80024d8 <HAL_DMA_Init+0x158>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	091b      	lsrs	r3, r3, #4
 80023b0:	009a      	lsls	r2, r3, #2
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a48      	ldr	r2, [pc, #288]	@ (80024dc <HAL_DMA_Init+0x15c>)
 80023ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80023bc:	e00e      	b.n	80023dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	4b46      	ldr	r3, [pc, #280]	@ (80024e0 <HAL_DMA_Init+0x160>)
 80023c6:	4413      	add	r3, r2
 80023c8:	4a43      	ldr	r2, [pc, #268]	@ (80024d8 <HAL_DMA_Init+0x158>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	091b      	lsrs	r3, r3, #4
 80023d0:	009a      	lsls	r2, r3, #2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a42      	ldr	r2, [pc, #264]	@ (80024e4 <HAL_DMA_Init+0x164>)
 80023da:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2202      	movs	r2, #2
 80023e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80023f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002400:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800240c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002418:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002436:	d039      	beq.n	80024ac <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	4a27      	ldr	r2, [pc, #156]	@ (80024dc <HAL_DMA_Init+0x15c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d11a      	bne.n	8002478 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002442:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <HAL_DMA_Init+0x168>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244a:	f003 031c 	and.w	r3, r3, #28
 800244e:	210f      	movs	r1, #15
 8002450:	fa01 f303 	lsl.w	r3, r1, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	4924      	ldr	r1, [pc, #144]	@ (80024e8 <HAL_DMA_Init+0x168>)
 8002458:	4013      	ands	r3, r2
 800245a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800245c:	4b22      	ldr	r3, [pc, #136]	@ (80024e8 <HAL_DMA_Init+0x168>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002468:	f003 031c 	and.w	r3, r3, #28
 800246c:	fa01 f303 	lsl.w	r3, r1, r3
 8002470:	491d      	ldr	r1, [pc, #116]	@ (80024e8 <HAL_DMA_Init+0x168>)
 8002472:	4313      	orrs	r3, r2
 8002474:	600b      	str	r3, [r1, #0]
 8002476:	e019      	b.n	80024ac <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002478:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <HAL_DMA_Init+0x16c>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002480:	f003 031c 	and.w	r3, r3, #28
 8002484:	210f      	movs	r1, #15
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	4917      	ldr	r1, [pc, #92]	@ (80024ec <HAL_DMA_Init+0x16c>)
 800248e:	4013      	ands	r3, r2
 8002490:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002492:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <HAL_DMA_Init+0x16c>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249e:	f003 031c 	and.w	r3, r3, #28
 80024a2:	fa01 f303 	lsl.w	r3, r1, r3
 80024a6:	4911      	ldr	r1, [pc, #68]	@ (80024ec <HAL_DMA_Init+0x16c>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	40020407 	.word	0x40020407
 80024d4:	bffdfff8 	.word	0xbffdfff8
 80024d8:	cccccccd 	.word	0xcccccccd
 80024dc:	40020000 	.word	0x40020000
 80024e0:	bffdfbf8 	.word	0xbffdfbf8
 80024e4:	40020400 	.word	0x40020400
 80024e8:	400200a8 	.word	0x400200a8
 80024ec:	400204a8 	.word	0x400204a8

080024f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_DMA_Start_IT+0x20>
 800250c:	2302      	movs	r3, #2
 800250e:	e04b      	b.n	80025a8 <HAL_DMA_Start_IT+0xb8>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b01      	cmp	r3, #1
 8002522:	d13a      	bne.n	800259a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 f95f 	bl	800280c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	2b00      	cmp	r3, #0
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f042 020e 	orr.w	r2, r2, #14
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	e00f      	b.n	8002588 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 020a 	orr.w	r2, r2, #10
 8002586:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	e005      	b.n	80025a6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80025a2:	2302      	movs	r3, #2
 80025a4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d008      	beq.n	80025da <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2204      	movs	r2, #4
 80025cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e022      	b.n	8002620 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 020e 	bic.w	r2, r2, #14
 80025e8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0201 	bic.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f003 021c 	and.w	r2, r3, #28
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	2101      	movs	r1, #1
 8002608:	fa01 f202 	lsl.w	r2, r1, r2
 800260c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800261e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002620:	4618      	mov	r0, r3
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d005      	beq.n	8002650 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2204      	movs	r2, #4
 8002648:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
 800264e:	e029      	b.n	80026a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 020e 	bic.w	r2, r2, #14
 800265e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0201 	bic.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	f003 021c 	and.w	r2, r3, #28
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267c:	2101      	movs	r1, #1
 800267e:	fa01 f202 	lsl.w	r2, r1, r2
 8002682:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	4798      	blx	r3
    }
  }
  return status;
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b084      	sub	sp, #16
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f003 031c 	and.w	r3, r3, #28
 80026ce:	2204      	movs	r2, #4
 80026d0:	409a      	lsls	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d026      	beq.n	8002728 <HAL_DMA_IRQHandler+0x7a>
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d021      	beq.n	8002728 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0320 	and.w	r3, r3, #32
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d107      	bne.n	8002702 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0204 	bic.w	r2, r2, #4
 8002700:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002706:	f003 021c 	and.w	r2, r3, #28
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	2104      	movs	r1, #4
 8002710:	fa01 f202 	lsl.w	r2, r1, r2
 8002714:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	2b00      	cmp	r3, #0
 800271c:	d071      	beq.n	8002802 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002726:	e06c      	b.n	8002802 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272c:	f003 031c 	and.w	r3, r3, #28
 8002730:	2202      	movs	r2, #2
 8002732:	409a      	lsls	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4013      	ands	r3, r2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d02e      	beq.n	800279a <HAL_DMA_IRQHandler+0xec>
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d029      	beq.n	800279a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0320 	and.w	r3, r3, #32
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10b      	bne.n	800276c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 020a 	bic.w	r2, r2, #10
 8002762:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002770:	f003 021c 	and.w	r2, r3, #28
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002778:	2102      	movs	r1, #2
 800277a:	fa01 f202 	lsl.w	r2, r1, r2
 800277e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	2b00      	cmp	r3, #0
 800278e:	d038      	beq.n	8002802 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002798:	e033      	b.n	8002802 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279e:	f003 031c 	and.w	r3, r3, #28
 80027a2:	2208      	movs	r2, #8
 80027a4:	409a      	lsls	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d02a      	beq.n	8002804 <HAL_DMA_IRQHandler+0x156>
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d025      	beq.n	8002804 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 020e 	bic.w	r2, r2, #14
 80027c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027cc:	f003 021c 	and.w	r2, r3, #28
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	2101      	movs	r1, #1
 80027d6:	fa01 f202 	lsl.w	r2, r1, r2
 80027da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d004      	beq.n	8002804 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002802:	bf00      	nop
 8002804:	bf00      	nop
}
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
 8002818:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	f003 021c 	and.w	r2, r3, #28
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	2101      	movs	r1, #1
 8002828:	fa01 f202 	lsl.w	r2, r1, r2
 800282c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b10      	cmp	r3, #16
 800283c:	d108      	bne.n	8002850 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800284e:	e007      	b.n	8002860 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	60da      	str	r2, [r3, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800286c:	b480      	push	{r7}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800287a:	e148      	b.n	8002b0e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	2101      	movs	r1, #1
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	4013      	ands	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 813a 	beq.w	8002b08 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	2b01      	cmp	r3, #1
 800289e:	d005      	beq.n	80028ac <HAL_GPIO_Init+0x40>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d130      	bne.n	800290e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028e2:	2201      	movs	r2, #1
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	4013      	ands	r3, r2
 80028f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	f003 0201 	and.w	r2, r3, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b03      	cmp	r3, #3
 8002918:	d017      	beq.n	800294a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	2203      	movs	r2, #3
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43db      	mvns	r3, r3
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	4013      	ands	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d123      	bne.n	800299e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	08da      	lsrs	r2, r3, #3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3208      	adds	r2, #8
 800295e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	220f      	movs	r2, #15
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	08da      	lsrs	r2, r3, #3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3208      	adds	r2, #8
 8002998:	6939      	ldr	r1, [r7, #16]
 800299a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	2203      	movs	r2, #3
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43db      	mvns	r3, r3
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f003 0203 	and.w	r2, r3, #3
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8094 	beq.w	8002b08 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e0:	4b52      	ldr	r3, [pc, #328]	@ (8002b2c <HAL_GPIO_Init+0x2c0>)
 80029e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e4:	4a51      	ldr	r2, [pc, #324]	@ (8002b2c <HAL_GPIO_Init+0x2c0>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80029ec:	4b4f      	ldr	r3, [pc, #316]	@ (8002b2c <HAL_GPIO_Init+0x2c0>)
 80029ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b30 <HAL_GPIO_Init+0x2c4>)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	089b      	lsrs	r3, r3, #2
 80029fe:	3302      	adds	r3, #2
 8002a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	220f      	movs	r2, #15
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a22:	d00d      	beq.n	8002a40 <HAL_GPIO_Init+0x1d4>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a43      	ldr	r2, [pc, #268]	@ (8002b34 <HAL_GPIO_Init+0x2c8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d007      	beq.n	8002a3c <HAL_GPIO_Init+0x1d0>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a42      	ldr	r2, [pc, #264]	@ (8002b38 <HAL_GPIO_Init+0x2cc>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d101      	bne.n	8002a38 <HAL_GPIO_Init+0x1cc>
 8002a34:	2302      	movs	r3, #2
 8002a36:	e004      	b.n	8002a42 <HAL_GPIO_Init+0x1d6>
 8002a38:	2307      	movs	r3, #7
 8002a3a:	e002      	b.n	8002a42 <HAL_GPIO_Init+0x1d6>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <HAL_GPIO_Init+0x1d6>
 8002a40:	2300      	movs	r3, #0
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	f002 0203 	and.w	r2, r2, #3
 8002a48:	0092      	lsls	r2, r2, #2
 8002a4a:	4093      	lsls	r3, r2
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a52:	4937      	ldr	r1, [pc, #220]	@ (8002b30 <HAL_GPIO_Init+0x2c4>)
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	3302      	adds	r3, #2
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a60:	4b36      	ldr	r3, [pc, #216]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a84:	4a2d      	ldr	r2, [pc, #180]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002aae:	4a23      	ldr	r2, [pc, #140]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ab4:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ad8:	4a18      	ldr	r2, [pc, #96]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ade:	4b17      	ldr	r3, [pc, #92]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4013      	ands	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b02:	4a0e      	ldr	r2, [pc, #56]	@ (8002b3c <HAL_GPIO_Init+0x2d0>)
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	fa22 f303 	lsr.w	r3, r2, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f47f aeaf 	bne.w	800287c <HAL_GPIO_Init+0x10>
  }
}
 8002b1e:	bf00      	nop
 8002b20:	bf00      	nop
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40010000 	.word	0x40010000
 8002b34:	48000400 	.word	0x48000400
 8002b38:	48000800 	.word	0x48000800
 8002b3c:	40010400 	.word	0x40010400

08002b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	807b      	strh	r3, [r7, #2]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b56:	887a      	ldrh	r2, [r7, #2]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b5c:	e002      	b.n	8002b64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b5e:	887a      	ldrh	r2, [r7, #2]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e08d      	b.n	8002c9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d106      	bne.n	8002b9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7fe fa92 	bl	80010c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2224      	movs	r2, #36	@ 0x24
 8002ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0201 	bic.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bc0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bd0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d107      	bne.n	8002bea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002be6:	609a      	str	r2, [r3, #8]
 8002be8:	e006      	b.n	8002bf8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002bf6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d108      	bne.n	8002c12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c0e:	605a      	str	r2, [r3, #4]
 8002c10:	e007      	b.n	8002c22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6812      	ldr	r2, [r2, #0]
 8002c2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69d9      	ldr	r1, [r3, #28]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1a      	ldr	r2, [r3, #32]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2220      	movs	r2, #32
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	817b      	strh	r3, [r7, #10]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	813b      	strh	r3, [r7, #8]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b20      	cmp	r3, #32
 8002ccc:	f040 80f9 	bne.w	8002ec2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d002      	beq.n	8002cdc <HAL_I2C_Mem_Write+0x34>
 8002cd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d105      	bne.n	8002ce8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ce2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0ed      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_I2C_Mem_Write+0x4e>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e0e6      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cfe:	f7ff f9fd 	bl	80020fc <HAL_GetTick>
 8002d02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	2319      	movs	r3, #25
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 f955 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e0d1      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2221      	movs	r2, #33	@ 0x21
 8002d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2240      	movs	r2, #64	@ 0x40
 8002d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a3a      	ldr	r2, [r7, #32]
 8002d3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d48:	88f8      	ldrh	r0, [r7, #6]
 8002d4a:	893a      	ldrh	r2, [r7, #8]
 8002d4c:	8979      	ldrh	r1, [r7, #10]
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	9301      	str	r3, [sp, #4]
 8002d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	4603      	mov	r3, r0
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 f8b9 	bl	8002ed0 <I2C_RequestMemoryWrite>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0a9      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2bff      	cmp	r3, #255	@ 0xff
 8002d78:	d90e      	bls.n	8002d98 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	22ff      	movs	r2, #255	@ 0xff
 8002d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	8979      	ldrh	r1, [r7, #10]
 8002d88:	2300      	movs	r3, #0
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fad9 	bl	8003348 <I2C_TransferConfig>
 8002d96:	e00f      	b.n	8002db8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	8979      	ldrh	r1, [r7, #10]
 8002daa:	2300      	movs	r3, #0
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 fac8 	bl	8003348 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 f958 	bl	8003072 <I2C_WaitOnTXISFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e07b      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	781a      	ldrb	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d034      	beq.n	8002e70 <HAL_I2C_Mem_Write+0x1c8>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d130      	bne.n	8002e70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e14:	2200      	movs	r2, #0
 8002e16:	2180      	movs	r1, #128	@ 0x80
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f8d1 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e04d      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2bff      	cmp	r3, #255	@ 0xff
 8002e30:	d90e      	bls.n	8002e50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	22ff      	movs	r2, #255	@ 0xff
 8002e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	8979      	ldrh	r1, [r7, #10]
 8002e40:	2300      	movs	r3, #0
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 fa7d 	bl	8003348 <I2C_TransferConfig>
 8002e4e:	e00f      	b.n	8002e70 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	8979      	ldrh	r1, [r7, #10]
 8002e62:	2300      	movs	r3, #0
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 fa6c 	bl	8003348 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d19e      	bne.n	8002db8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f93e 	bl	8003100 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e01a      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2220      	movs	r2, #32
 8002e94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6859      	ldr	r1, [r3, #4]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_I2C_Mem_Write+0x224>)
 8002ea2:	400b      	ands	r3, r1
 8002ea4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	e000      	b.n	8002ec4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002ec2:	2302      	movs	r3, #2
  }
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	fe00e800 	.word	0xfe00e800

08002ed0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	4608      	mov	r0, r1
 8002eda:	4611      	mov	r1, r2
 8002edc:	461a      	mov	r2, r3
 8002ede:	4603      	mov	r3, r0
 8002ee0:	817b      	strh	r3, [r7, #10]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	813b      	strh	r3, [r7, #8]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	8979      	ldrh	r1, [r7, #10]
 8002ef0:	4b20      	ldr	r3, [pc, #128]	@ (8002f74 <I2C_RequestMemoryWrite+0xa4>)
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 fa25 	bl	8003348 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	69b9      	ldr	r1, [r7, #24]
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 f8b5 	bl	8003072 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e02c      	b.n	8002f6c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d105      	bne.n	8002f24 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f18:	893b      	ldrh	r3, [r7, #8]
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f22:	e015      	b.n	8002f50 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f24:	893b      	ldrh	r3, [r7, #8]
 8002f26:	0a1b      	lsrs	r3, r3, #8
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	b2da      	uxtb	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	69b9      	ldr	r1, [r7, #24]
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 f89b 	bl	8003072 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e012      	b.n	8002f6c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f46:	893b      	ldrh	r3, [r7, #8]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	2200      	movs	r2, #0
 8002f58:	2180      	movs	r1, #128	@ 0x80
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f000 f830 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	80002000 	.word	0x80002000

08002f78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d103      	bne.n	8002f96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2200      	movs	r2, #0
 8002f94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d007      	beq.n	8002fb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	699a      	ldr	r2, [r3, #24]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0201 	orr.w	r2, r2, #1
 8002fb2:	619a      	str	r2, [r3, #24]
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	603b      	str	r3, [r7, #0]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fd0:	e03b      	b.n	800304a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	6839      	ldr	r1, [r7, #0]
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 f8d6 	bl	8003188 <I2C_IsErrorOccurred>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e041      	b.n	800306a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d02d      	beq.n	800304a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fee:	f7ff f885 	bl	80020fc <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d302      	bcc.n	8003004 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d122      	bne.n	800304a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	4013      	ands	r3, r2
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	bf0c      	ite	eq
 8003014:	2301      	moveq	r3, #1
 8003016:	2300      	movne	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	461a      	mov	r2, r3
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	429a      	cmp	r2, r3
 8003020:	d113      	bne.n	800304a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003026:	f043 0220 	orr.w	r2, r3, #32
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e00f      	b.n	800306a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	699a      	ldr	r2, [r3, #24]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4013      	ands	r3, r2
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	429a      	cmp	r2, r3
 8003058:	bf0c      	ite	eq
 800305a:	2301      	moveq	r3, #1
 800305c:	2300      	movne	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	461a      	mov	r2, r3
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	429a      	cmp	r2, r3
 8003066:	d0b4      	beq.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b084      	sub	sp, #16
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800307e:	e033      	b.n	80030e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	68b9      	ldr	r1, [r7, #8]
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f87f 	bl	8003188 <I2C_IsErrorOccurred>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e031      	b.n	80030f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309a:	d025      	beq.n	80030e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800309c:	f7ff f82e 	bl	80020fc <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d302      	bcc.n	80030b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d11a      	bne.n	80030e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d013      	beq.n	80030e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c4:	f043 0220 	orr.w	r2, r3, #32
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2220      	movs	r2, #32
 80030d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e007      	b.n	80030f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d1c4      	bne.n	8003080 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800310c:	e02f      	b.n	800316e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 f838 	bl	8003188 <I2C_IsErrorOccurred>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e02d      	b.n	800317e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003122:	f7fe ffeb 	bl	80020fc <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	429a      	cmp	r2, r3
 8003130:	d302      	bcc.n	8003138 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d11a      	bne.n	800316e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f003 0320 	and.w	r3, r3, #32
 8003142:	2b20      	cmp	r3, #32
 8003144:	d013      	beq.n	800316e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314a:	f043 0220 	orr.w	r2, r3, #32
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2220      	movs	r2, #32
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e007      	b.n	800317e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	f003 0320 	and.w	r3, r3, #32
 8003178:	2b20      	cmp	r3, #32
 800317a:	d1c8      	bne.n	800310e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
	...

08003188 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08a      	sub	sp, #40	@ 0x28
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	f003 0310 	and.w	r3, r3, #16
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d068      	beq.n	8003286 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2210      	movs	r2, #16
 80031ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031bc:	e049      	b.n	8003252 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c4:	d045      	beq.n	8003252 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe ff99 	bl	80020fc <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_IsErrorOccurred+0x54>
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d13a      	bne.n	8003252 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031fe:	d121      	bne.n	8003244 <I2C_IsErrorOccurred+0xbc>
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003206:	d01d      	beq.n	8003244 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	2b20      	cmp	r3, #32
 800320c:	d01a      	beq.n	8003244 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800321c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800321e:	f7fe ff6d 	bl	80020fc <HAL_GetTick>
 8003222:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003224:	e00e      	b.n	8003244 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003226:	f7fe ff69 	bl	80020fc <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b19      	cmp	r3, #25
 8003232:	d907      	bls.n	8003244 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	f043 0320 	orr.w	r3, r3, #32
 800323a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003242:	e006      	b.n	8003252 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f003 0320 	and.w	r3, r3, #32
 800324e:	2b20      	cmp	r3, #32
 8003250:	d1e9      	bne.n	8003226 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f003 0320 	and.w	r3, r3, #32
 800325c:	2b20      	cmp	r3, #32
 800325e:	d003      	beq.n	8003268 <I2C_IsErrorOccurred+0xe0>
 8003260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0aa      	beq.n	80031be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800326c:	2b00      	cmp	r3, #0
 800326e:	d103      	bne.n	8003278 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2220      	movs	r2, #32
 8003276:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	f043 0304 	orr.w	r3, r3, #4
 800327e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00b      	beq.n	80032b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	f043 0301 	orr.w	r3, r3, #1
 800329e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00b      	beq.n	80032d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	f043 0308 	orr.w	r3, r3, #8
 80032c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00b      	beq.n	80032f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	f043 0302 	orr.w	r3, r3, #2
 80032e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80032f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01c      	beq.n	8003336 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f7ff fe3b 	bl	8002f78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6859      	ldr	r1, [r3, #4]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <I2C_IsErrorOccurred+0x1bc>)
 800330e:	400b      	ands	r3, r1
 8003310:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003316:	6a3b      	ldr	r3, [r7, #32]
 8003318:	431a      	orrs	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2220      	movs	r2, #32
 8003322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003336:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800333a:	4618      	mov	r0, r3
 800333c:	3728      	adds	r7, #40	@ 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	fe00e800 	.word	0xfe00e800

08003348 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	607b      	str	r3, [r7, #4]
 8003352:	460b      	mov	r3, r1
 8003354:	817b      	strh	r3, [r7, #10]
 8003356:	4613      	mov	r3, r2
 8003358:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800335a:	897b      	ldrh	r3, [r7, #10]
 800335c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003360:	7a7b      	ldrb	r3, [r7, #9]
 8003362:	041b      	lsls	r3, r3, #16
 8003364:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003368:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	4313      	orrs	r3, r2
 8003372:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003376:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	0d5b      	lsrs	r3, r3, #21
 8003382:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003386:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <I2C_TransferConfig+0x60>)
 8003388:	430b      	orrs	r3, r1
 800338a:	43db      	mvns	r3, r3
 800338c:	ea02 0103 	and.w	r1, r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	430a      	orrs	r2, r1
 8003398:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800339a:	bf00      	nop
 800339c:	371c      	adds	r7, #28
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	03ff63ff 	.word	0x03ff63ff

080033ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b20      	cmp	r3, #32
 80033c0:	d138      	bne.n	8003434 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e032      	b.n	8003436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2224      	movs	r2, #36	@ 0x24
 80033dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0201 	bic.w	r2, r2, #1
 80033ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6819      	ldr	r1, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f042 0201 	orr.w	r2, r2, #1
 800341e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	e000      	b.n	8003436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003434:	2302      	movs	r3, #2
  }
}
 8003436:	4618      	mov	r0, r3
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003442:	b480      	push	{r7}
 8003444:	b085      	sub	sp, #20
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
 800344a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b20      	cmp	r3, #32
 8003456:	d139      	bne.n	80034cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003462:	2302      	movs	r3, #2
 8003464:	e033      	b.n	80034ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2224      	movs	r2, #36	@ 0x24
 8003472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0201 	bic.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003494:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	4313      	orrs	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	e000      	b.n	80034ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034cc:	2302      	movs	r3, #2
  }
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a04      	ldr	r2, [pc, #16]	@ (80034f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80034e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ea:	6013      	str	r3, [r2, #0]
}
 80034ec:	bf00      	nop
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40007000 	.word	0x40007000

080034fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003500:	4b04      	ldr	r3, [pc, #16]	@ (8003514 <HAL_PWREx_GetVoltageRange+0x18>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40007000 	.word	0x40007000

08003518 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003526:	d130      	bne.n	800358a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003528:	4b23      	ldr	r3, [pc, #140]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003534:	d038      	beq.n	80035a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003536:	4b20      	ldr	r3, [pc, #128]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800353e:	4a1e      	ldr	r2, [pc, #120]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003540:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003544:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003546:	4b1d      	ldr	r3, [pc, #116]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2232      	movs	r2, #50	@ 0x32
 800354c:	fb02 f303 	mul.w	r3, r2, r3
 8003550:	4a1b      	ldr	r2, [pc, #108]	@ (80035c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	0c9b      	lsrs	r3, r3, #18
 8003558:	3301      	adds	r3, #1
 800355a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800355c:	e002      	b.n	8003564 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	3b01      	subs	r3, #1
 8003562:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003564:	4b14      	ldr	r3, [pc, #80]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003570:	d102      	bne.n	8003578 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1f2      	bne.n	800355e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003578:	4b0f      	ldr	r3, [pc, #60]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003584:	d110      	bne.n	80035a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e00f      	b.n	80035aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800358a:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003596:	d007      	beq.n	80035a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003598:	4b07      	ldr	r3, [pc, #28]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035a0:	4a05      	ldr	r2, [pc, #20]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40007000 	.word	0x40007000
 80035bc:	20000008 	.word	0x20000008
 80035c0:	431bde83 	.word	0x431bde83

080035c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d102      	bne.n	80035d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	f000 bc02 	b.w	8003ddc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d8:	4b96      	ldr	r3, [pc, #600]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 030c 	and.w	r3, r3, #12
 80035e0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035e2:	4b94      	ldr	r3, [pc, #592]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	f003 0303 	and.w	r3, r3, #3
 80035ea:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80e4 	beq.w	80037c2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d007      	beq.n	8003610 <HAL_RCC_OscConfig+0x4c>
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	2b0c      	cmp	r3, #12
 8003604:	f040 808b 	bne.w	800371e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	2b01      	cmp	r3, #1
 800360c:	f040 8087 	bne.w	800371e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003610:	4b88      	ldr	r3, [pc, #544]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_RCC_OscConfig+0x64>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e3d9      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1a      	ldr	r2, [r3, #32]
 800362c:	4b81      	ldr	r3, [pc, #516]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_RCC_OscConfig+0x7e>
 8003638:	4b7e      	ldr	r3, [pc, #504]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003640:	e005      	b.n	800364e <HAL_RCC_OscConfig+0x8a>
 8003642:	4b7c      	ldr	r3, [pc, #496]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003644:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003648:	091b      	lsrs	r3, r3, #4
 800364a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800364e:	4293      	cmp	r3, r2
 8003650:	d223      	bcs.n	800369a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fd8c 	bl	8004174 <RCC_SetFlashLatencyFromMSIRange>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e3ba      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003666:	4b73      	ldr	r3, [pc, #460]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a72      	ldr	r2, [pc, #456]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800366c:	f043 0308 	orr.w	r3, r3, #8
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	4b70      	ldr	r3, [pc, #448]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	496d      	ldr	r1, [pc, #436]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003680:	4313      	orrs	r3, r2
 8003682:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003684:	4b6b      	ldr	r3, [pc, #428]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	021b      	lsls	r3, r3, #8
 8003692:	4968      	ldr	r1, [pc, #416]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003694:	4313      	orrs	r3, r2
 8003696:	604b      	str	r3, [r1, #4]
 8003698:	e025      	b.n	80036e6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800369a:	4b66      	ldr	r3, [pc, #408]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a65      	ldr	r2, [pc, #404]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036a0:	f043 0308 	orr.w	r3, r3, #8
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	4b63      	ldr	r3, [pc, #396]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	4960      	ldr	r1, [pc, #384]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	021b      	lsls	r3, r3, #8
 80036c6:	495b      	ldr	r1, [pc, #364]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d109      	bne.n	80036e6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 fd4c 	bl	8004174 <RCC_SetFlashLatencyFromMSIRange>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e37a      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036e6:	f000 fc81 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 80036ea:	4602      	mov	r2, r0
 80036ec:	4b51      	ldr	r3, [pc, #324]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	4950      	ldr	r1, [pc, #320]	@ (8003838 <HAL_RCC_OscConfig+0x274>)
 80036f8:	5ccb      	ldrb	r3, [r1, r3]
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003702:	4a4e      	ldr	r2, [pc, #312]	@ (800383c <HAL_RCC_OscConfig+0x278>)
 8003704:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003706:	4b4e      	ldr	r3, [pc, #312]	@ (8003840 <HAL_RCC_OscConfig+0x27c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f7fe fca6 	bl	800205c <HAL_InitTick>
 8003710:	4603      	mov	r3, r0
 8003712:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003714:	7bfb      	ldrb	r3, [r7, #15]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d052      	beq.n	80037c0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800371a:	7bfb      	ldrb	r3, [r7, #15]
 800371c:	e35e      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d032      	beq.n	800378c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003726:	4b43      	ldr	r3, [pc, #268]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a42      	ldr	r2, [pc, #264]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003732:	f7fe fce3 	bl	80020fc <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800373a:	f7fe fcdf 	bl	80020fc <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e347      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800374c:	4b39      	ldr	r3, [pc, #228]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003758:	4b36      	ldr	r3, [pc, #216]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a35      	ldr	r2, [pc, #212]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800375e:	f043 0308 	orr.w	r3, r3, #8
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	4b33      	ldr	r3, [pc, #204]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4930      	ldr	r1, [pc, #192]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003772:	4313      	orrs	r3, r2
 8003774:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003776:	4b2f      	ldr	r3, [pc, #188]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	021b      	lsls	r3, r3, #8
 8003784:	492b      	ldr	r1, [pc, #172]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003786:	4313      	orrs	r3, r2
 8003788:	604b      	str	r3, [r1, #4]
 800378a:	e01a      	b.n	80037c2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800378c:	4b29      	ldr	r3, [pc, #164]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a28      	ldr	r2, [pc, #160]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003798:	f7fe fcb0 	bl	80020fc <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037a0:	f7fe fcac 	bl	80020fc <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e314      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037b2:	4b20      	ldr	r3, [pc, #128]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1f0      	bne.n	80037a0 <HAL_RCC_OscConfig+0x1dc>
 80037be:	e000      	b.n	80037c2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d073      	beq.n	80038b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d005      	beq.n	80037e0 <HAL_RCC_OscConfig+0x21c>
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	2b0c      	cmp	r3, #12
 80037d8:	d10e      	bne.n	80037f8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2b03      	cmp	r3, #3
 80037de:	d10b      	bne.n	80037f8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e0:	4b14      	ldr	r3, [pc, #80]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d063      	beq.n	80038b4 <HAL_RCC_OscConfig+0x2f0>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d15f      	bne.n	80038b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e2f1      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003800:	d106      	bne.n	8003810 <HAL_RCC_OscConfig+0x24c>
 8003802:	4b0c      	ldr	r3, [pc, #48]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a0b      	ldr	r2, [pc, #44]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e025      	b.n	800385c <HAL_RCC_OscConfig+0x298>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003818:	d114      	bne.n	8003844 <HAL_RCC_OscConfig+0x280>
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a05      	ldr	r2, [pc, #20]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003820:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	4b03      	ldr	r3, [pc, #12]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a02      	ldr	r2, [pc, #8]	@ (8003834 <HAL_RCC_OscConfig+0x270>)
 800382c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	e013      	b.n	800385c <HAL_RCC_OscConfig+0x298>
 8003834:	40021000 	.word	0x40021000
 8003838:	08009bc8 	.word	0x08009bc8
 800383c:	20000008 	.word	0x20000008
 8003840:	2000000c 	.word	0x2000000c
 8003844:	4ba0      	ldr	r3, [pc, #640]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a9f      	ldr	r2, [pc, #636]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800384a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	4b9d      	ldr	r3, [pc, #628]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a9c      	ldr	r2, [pc, #624]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800385a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d013      	beq.n	800388c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003864:	f7fe fc4a 	bl	80020fc <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800386c:	f7fe fc46 	bl	80020fc <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b64      	cmp	r3, #100	@ 0x64
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e2ae      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800387e:	4b92      	ldr	r3, [pc, #584]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d0f0      	beq.n	800386c <HAL_RCC_OscConfig+0x2a8>
 800388a:	e014      	b.n	80038b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fe fc36 	bl	80020fc <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003894:	f7fe fc32 	bl	80020fc <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b64      	cmp	r3, #100	@ 0x64
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e29a      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038a6:	4b88      	ldr	r3, [pc, #544]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCC_OscConfig+0x2d0>
 80038b2:	e000      	b.n	80038b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d060      	beq.n	8003984 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d005      	beq.n	80038d4 <HAL_RCC_OscConfig+0x310>
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	2b0c      	cmp	r3, #12
 80038cc:	d119      	bne.n	8003902 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d116      	bne.n	8003902 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d4:	4b7c      	ldr	r3, [pc, #496]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <HAL_RCC_OscConfig+0x328>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e277      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ec:	4b76      	ldr	r3, [pc, #472]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	061b      	lsls	r3, r3, #24
 80038fa:	4973      	ldr	r1, [pc, #460]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003900:	e040      	b.n	8003984 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d023      	beq.n	8003952 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800390a:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fe fbf1 	bl	80020fc <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391e:	f7fe fbed 	bl	80020fc <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e255      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003930:	4b65      	ldr	r3, [pc, #404]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393c:	4b62      	ldr	r3, [pc, #392]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	061b      	lsls	r3, r3, #24
 800394a:	495f      	ldr	r1, [pc, #380]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]
 8003950:	e018      	b.n	8003984 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003952:	4b5d      	ldr	r3, [pc, #372]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a5c      	ldr	r2, [pc, #368]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800395c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395e:	f7fe fbcd 	bl	80020fc <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003966:	f7fe fbc9 	bl	80020fc <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e231      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003978:	4b53      	ldr	r3, [pc, #332]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1f0      	bne.n	8003966 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d03c      	beq.n	8003a0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d01c      	beq.n	80039d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003998:	4b4b      	ldr	r3, [pc, #300]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 800399a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399e:	4a4a      	ldr	r2, [pc, #296]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80039a0:	f043 0301 	orr.w	r3, r3, #1
 80039a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a8:	f7fe fba8 	bl	80020fc <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039b0:	f7fe fba4 	bl	80020fc <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e20c      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039c2:	4b41      	ldr	r3, [pc, #260]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80039c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0ef      	beq.n	80039b0 <HAL_RCC_OscConfig+0x3ec>
 80039d0:	e01b      	b.n	8003a0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039d2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80039d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039d8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80039da:	f023 0301 	bic.w	r3, r3, #1
 80039de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e2:	f7fe fb8b 	bl	80020fc <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ea:	f7fe fb87 	bl	80020fc <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e1ef      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039fc:	4b32      	ldr	r3, [pc, #200]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 80039fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1ef      	bne.n	80039ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f000 80a6 	beq.w	8003b64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a28:	4b27      	ldr	r3, [pc, #156]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	4a26      	ldr	r2, [pc, #152]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a34:	4b24      	ldr	r3, [pc, #144]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a40:	2301      	movs	r3, #1
 8003a42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a44:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <HAL_RCC_OscConfig+0x508>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d118      	bne.n	8003a82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a50:	4b1e      	ldr	r3, [pc, #120]	@ (8003acc <HAL_RCC_OscConfig+0x508>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a1d      	ldr	r2, [pc, #116]	@ (8003acc <HAL_RCC_OscConfig+0x508>)
 8003a56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a5c:	f7fe fb4e 	bl	80020fc <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a64:	f7fe fb4a 	bl	80020fc <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e1b2      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a76:	4b15      	ldr	r3, [pc, #84]	@ (8003acc <HAL_RCC_OscConfig+0x508>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d108      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4d8>
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a90:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a9a:	e029      	b.n	8003af0 <HAL_RCC_OscConfig+0x52c>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	2b05      	cmp	r3, #5
 8003aa2:	d115      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x50c>
 8003aa4:	4b08      	ldr	r3, [pc, #32]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aaa:	4a07      	ldr	r2, [pc, #28]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	4a03      	ldr	r2, [pc, #12]	@ (8003ac8 <HAL_RCC_OscConfig+0x504>)
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ac4:	e014      	b.n	8003af0 <HAL_RCC_OscConfig+0x52c>
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40007000 	.word	0x40007000
 8003ad0:	4b9a      	ldr	r3, [pc, #616]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad6:	4a99      	ldr	r2, [pc, #612]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ae0:	4b96      	ldr	r3, [pc, #600]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae6:	4a95      	ldr	r2, [pc, #596]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003ae8:	f023 0304 	bic.w	r3, r3, #4
 8003aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d016      	beq.n	8003b26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af8:	f7fe fb00 	bl	80020fc <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b00:	f7fe fafc 	bl	80020fc <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e162      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b16:	4b89      	ldr	r3, [pc, #548]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0ed      	beq.n	8003b00 <HAL_RCC_OscConfig+0x53c>
 8003b24:	e015      	b.n	8003b52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b26:	f7fe fae9 	bl	80020fc <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b2c:	e00a      	b.n	8003b44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2e:	f7fe fae5 	bl	80020fc <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e14b      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b44:	4b7d      	ldr	r3, [pc, #500]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1ed      	bne.n	8003b2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b52:	7ffb      	ldrb	r3, [r7, #31]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d105      	bne.n	8003b64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b58:	4b78      	ldr	r3, [pc, #480]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5c:	4a77      	ldr	r2, [pc, #476]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b62:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0320 	and.w	r3, r3, #32
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d03c      	beq.n	8003bea <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d01c      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b78:	4b70      	ldr	r3, [pc, #448]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b7e:	4a6f      	ldr	r2, [pc, #444]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003b80:	f043 0301 	orr.w	r3, r3, #1
 8003b84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b88:	f7fe fab8 	bl	80020fc <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b90:	f7fe fab4 	bl	80020fc <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e11c      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ba2:	4b66      	ldr	r3, [pc, #408]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003ba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0ef      	beq.n	8003b90 <HAL_RCC_OscConfig+0x5cc>
 8003bb0:	e01b      	b.n	8003bea <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bb2:	4b62      	ldr	r3, [pc, #392]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003bb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bb8:	4a60      	ldr	r2, [pc, #384]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003bba:	f023 0301 	bic.w	r3, r3, #1
 8003bbe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc2:	f7fe fa9b 	bl	80020fc <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bca:	f7fe fa97 	bl	80020fc <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e0ff      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bdc:	4b57      	ldr	r3, [pc, #348]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003bde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1ef      	bne.n	8003bca <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 80f3 	beq.w	8003dda <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	f040 80c9 	bne.w	8003d90 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003bfe:	4b4f      	ldr	r3, [pc, #316]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f003 0203 	and.w	r2, r3, #3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d12c      	bne.n	8003c6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d123      	bne.n	8003c6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c2e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d11b      	bne.n	8003c6c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c3e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d113      	bne.n	8003c6c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	3b01      	subs	r3, #1
 8003c52:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d109      	bne.n	8003c6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	3b01      	subs	r3, #1
 8003c66:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d06b      	beq.n	8003d44 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	2b0c      	cmp	r3, #12
 8003c70:	d062      	beq.n	8003d38 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c72:	4b32      	ldr	r3, [pc, #200]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e0ac      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c82:	4b2e      	ldr	r3, [pc, #184]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a2d      	ldr	r2, [pc, #180]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003c88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c8c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c8e:	f7fe fa35 	bl	80020fc <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c96:	f7fe fa31 	bl	80020fc <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e099      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca8:	4b24      	ldr	r3, [pc, #144]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1f0      	bne.n	8003c96 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cb4:	4b21      	ldr	r3, [pc, #132]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	4b21      	ldr	r3, [pc, #132]	@ (8003d40 <HAL_RCC_OscConfig+0x77c>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cc4:	3a01      	subs	r2, #1
 8003cc6:	0112      	lsls	r2, r2, #4
 8003cc8:	4311      	orrs	r1, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cce:	0212      	lsls	r2, r2, #8
 8003cd0:	4311      	orrs	r1, r2
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cd6:	0852      	lsrs	r2, r2, #1
 8003cd8:	3a01      	subs	r2, #1
 8003cda:	0552      	lsls	r2, r2, #21
 8003cdc:	4311      	orrs	r1, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ce2:	0852      	lsrs	r2, r2, #1
 8003ce4:	3a01      	subs	r2, #1
 8003ce6:	0652      	lsls	r2, r2, #25
 8003ce8:	4311      	orrs	r1, r2
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003cee:	06d2      	lsls	r2, r2, #27
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	4912      	ldr	r1, [pc, #72]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003cf8:	4b10      	ldr	r3, [pc, #64]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0f      	ldr	r2, [pc, #60]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d02:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d04:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4a0c      	ldr	r2, [pc, #48]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d10:	f7fe f9f4 	bl	80020fc <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d18:	f7fe f9f0 	bl	80020fc <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e058      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d2a:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <HAL_RCC_OscConfig+0x778>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d36:	e050      	b.n	8003dda <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e04f      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d44:	4b27      	ldr	r3, [pc, #156]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d144      	bne.n	8003dda <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d50:	4b24      	ldr	r3, [pc, #144]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a23      	ldr	r2, [pc, #140]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d5c:	4b21      	ldr	r3, [pc, #132]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	4a20      	ldr	r2, [pc, #128]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d68:	f7fe f9c8 	bl	80020fc <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d70:	f7fe f9c4 	bl	80020fc <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e02c      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d82:	4b18      	ldr	r3, [pc, #96]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0x7ac>
 8003d8e:	e024      	b.n	8003dda <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	2b0c      	cmp	r3, #12
 8003d94:	d01f      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d96:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a12      	ldr	r2, [pc, #72]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003d9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da2:	f7fe f9ab 	bl	80020fc <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003daa:	f7fe f9a7 	bl	80020fc <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e00f      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dbc:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f0      	bne.n	8003daa <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003dc8:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	4905      	ldr	r1, [pc, #20]	@ (8003de4 <HAL_RCC_OscConfig+0x820>)
 8003dce:	4b06      	ldr	r3, [pc, #24]	@ (8003de8 <HAL_RCC_OscConfig+0x824>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	60cb      	str	r3, [r1, #12]
 8003dd4:	e001      	b.n	8003dda <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e000      	b.n	8003ddc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3720      	adds	r7, #32
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40021000 	.word	0x40021000
 8003de8:	feeefffc 	.word	0xfeeefffc

08003dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e0e7      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e00:	4b75      	ldr	r3, [pc, #468]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d910      	bls.n	8003e30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0e:	4b72      	ldr	r3, [pc, #456]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 0207 	bic.w	r2, r3, #7
 8003e16:	4970      	ldr	r1, [pc, #448]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1e:	4b6e      	ldr	r3, [pc, #440]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0cf      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d010      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	4b66      	ldr	r3, [pc, #408]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d908      	bls.n	8003e5e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e4c:	4b63      	ldr	r3, [pc, #396]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	4960      	ldr	r1, [pc, #384]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d04c      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d107      	bne.n	8003e82 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e72:	4b5a      	ldr	r3, [pc, #360]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d121      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e0a6      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d107      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e8a:	4b54      	ldr	r3, [pc, #336]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d115      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e09a      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d107      	bne.n	8003eb2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ea2:	4b4e      	ldr	r3, [pc, #312]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d109      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e08e      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e086      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ec2:	4b46      	ldr	r3, [pc, #280]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f023 0203 	bic.w	r2, r3, #3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	4943      	ldr	r1, [pc, #268]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed4:	f7fe f912 	bl	80020fc <HAL_GetTick>
 8003ed8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eda:	e00a      	b.n	8003ef2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003edc:	f7fe f90e 	bl	80020fc <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e06e      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef2:	4b3a      	ldr	r3, [pc, #232]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 020c 	and.w	r2, r3, #12
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d1eb      	bne.n	8003edc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d010      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689a      	ldr	r2, [r3, #8]
 8003f14:	4b31      	ldr	r3, [pc, #196]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d208      	bcs.n	8003f32 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f20:	4b2e      	ldr	r3, [pc, #184]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	492b      	ldr	r1, [pc, #172]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f32:	4b29      	ldr	r3, [pc, #164]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0307 	and.w	r3, r3, #7
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d210      	bcs.n	8003f62 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f40:	4b25      	ldr	r3, [pc, #148]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f023 0207 	bic.w	r2, r3, #7
 8003f48:	4923      	ldr	r1, [pc, #140]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f50:	4b21      	ldr	r3, [pc, #132]	@ (8003fd8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d001      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e036      	b.n	8003fd0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0304 	and.w	r3, r3, #4
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d008      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	4918      	ldr	r1, [pc, #96]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d009      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f8c:	4b13      	ldr	r3, [pc, #76]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4910      	ldr	r1, [pc, #64]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fa0:	f000 f824 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fdc <HAL_RCC_ClockConfig+0x1f0>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	091b      	lsrs	r3, r3, #4
 8003fac:	f003 030f 	and.w	r3, r3, #15
 8003fb0:	490b      	ldr	r1, [pc, #44]	@ (8003fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8003fb2:	5ccb      	ldrb	r3, [r1, r3]
 8003fb4:	f003 031f 	and.w	r3, r3, #31
 8003fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fbc:	4a09      	ldr	r2, [pc, #36]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8003fbe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fc0:	4b09      	ldr	r3, [pc, #36]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1fc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fe f849 	bl	800205c <HAL_InitTick>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fce:	7afb      	ldrb	r3, [r7, #11]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40022000 	.word	0x40022000
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	08009bc8 	.word	0x08009bc8
 8003fe4:	20000008 	.word	0x20000008
 8003fe8:	2000000c 	.word	0x2000000c

08003fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b089      	sub	sp, #36	@ 0x24
 8003ff0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004004:	4b3b      	ldr	r3, [pc, #236]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_RCC_GetSysClockFreq+0x34>
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	2b0c      	cmp	r3, #12
 8004018:	d121      	bne.n	800405e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d11e      	bne.n	800405e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004020:	4b34      	ldr	r3, [pc, #208]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0308 	and.w	r3, r3, #8
 8004028:	2b00      	cmp	r3, #0
 800402a:	d107      	bne.n	800403c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800402c:	4b31      	ldr	r3, [pc, #196]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800402e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004032:	0a1b      	lsrs	r3, r3, #8
 8004034:	f003 030f 	and.w	r3, r3, #15
 8004038:	61fb      	str	r3, [r7, #28]
 800403a:	e005      	b.n	8004048 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800403c:	4b2d      	ldr	r3, [pc, #180]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	091b      	lsrs	r3, r3, #4
 8004042:	f003 030f 	and.w	r3, r3, #15
 8004046:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004048:	4a2b      	ldr	r2, [pc, #172]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004050:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10d      	bne.n	8004074 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800405c:	e00a      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	2b04      	cmp	r3, #4
 8004062:	d102      	bne.n	800406a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004064:	4b25      	ldr	r3, [pc, #148]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x110>)
 8004066:	61bb      	str	r3, [r7, #24]
 8004068:	e004      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	2b08      	cmp	r3, #8
 800406e:	d101      	bne.n	8004074 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004070:	4b23      	ldr	r3, [pc, #140]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x114>)
 8004072:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d134      	bne.n	80040e4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800407a:	4b1e      	ldr	r3, [pc, #120]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d003      	beq.n	8004092 <HAL_RCC_GetSysClockFreq+0xa6>
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b03      	cmp	r3, #3
 800408e:	d003      	beq.n	8004098 <HAL_RCC_GetSysClockFreq+0xac>
 8004090:	e005      	b.n	800409e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004092:	4b1a      	ldr	r3, [pc, #104]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x110>)
 8004094:	617b      	str	r3, [r7, #20]
      break;
 8004096:	e005      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004098:	4b19      	ldr	r3, [pc, #100]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x114>)
 800409a:	617b      	str	r3, [r7, #20]
      break;
 800409c:	e002      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	617b      	str	r3, [r7, #20]
      break;
 80040a2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040a4:	4b13      	ldr	r3, [pc, #76]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	3301      	adds	r3, #1
 80040b0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040b2:	4b10      	ldr	r3, [pc, #64]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040bc:	697a      	ldr	r2, [r7, #20]
 80040be:	fb03 f202 	mul.w	r2, r3, r2
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040ca:	4b0a      	ldr	r3, [pc, #40]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	0e5b      	lsrs	r3, r3, #25
 80040d0:	f003 0303 	and.w	r3, r3, #3
 80040d4:	3301      	adds	r3, #1
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040e4:	69bb      	ldr	r3, [r7, #24]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3724      	adds	r7, #36	@ 0x24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40021000 	.word	0x40021000
 80040f8:	08009be0 	.word	0x08009be0
 80040fc:	00f42400 	.word	0x00f42400
 8004100:	007a1200 	.word	0x007a1200

08004104 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004104:	b480      	push	{r7}
 8004106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004108:	4b03      	ldr	r3, [pc, #12]	@ (8004118 <HAL_RCC_GetHCLKFreq+0x14>)
 800410a:	681b      	ldr	r3, [r3, #0]
}
 800410c:	4618      	mov	r0, r3
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	20000008 	.word	0x20000008

0800411c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004120:	f7ff fff0 	bl	8004104 <HAL_RCC_GetHCLKFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	0a1b      	lsrs	r3, r3, #8
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	4904      	ldr	r1, [pc, #16]	@ (8004144 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004132:	5ccb      	ldrb	r3, [r1, r3]
 8004134:	f003 031f 	and.w	r3, r3, #31
 8004138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800413c:	4618      	mov	r0, r3
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40021000 	.word	0x40021000
 8004144:	08009bd8 	.word	0x08009bd8

08004148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800414c:	f7ff ffda 	bl	8004104 <HAL_RCC_GetHCLKFreq>
 8004150:	4602      	mov	r2, r0
 8004152:	4b06      	ldr	r3, [pc, #24]	@ (800416c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	0adb      	lsrs	r3, r3, #11
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	4904      	ldr	r1, [pc, #16]	@ (8004170 <HAL_RCC_GetPCLK2Freq+0x28>)
 800415e:	5ccb      	ldrb	r3, [r1, r3]
 8004160:	f003 031f 	and.w	r3, r3, #31
 8004164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004168:	4618      	mov	r0, r3
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40021000 	.word	0x40021000
 8004170:	08009bd8 	.word	0x08009bd8

08004174 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800417c:	2300      	movs	r3, #0
 800417e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004180:	4b2a      	ldr	r3, [pc, #168]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800418c:	f7ff f9b6 	bl	80034fc <HAL_PWREx_GetVoltageRange>
 8004190:	6178      	str	r0, [r7, #20]
 8004192:	e014      	b.n	80041be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004194:	4b25      	ldr	r3, [pc, #148]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004198:	4a24      	ldr	r2, [pc, #144]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800419a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800419e:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a0:	4b22      	ldr	r3, [pc, #136]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80041ac:	f7ff f9a6 	bl	80034fc <HAL_PWREx_GetVoltageRange>
 80041b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80041b2:	4b1e      	ldr	r3, [pc, #120]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b6:	4a1d      	ldr	r2, [pc, #116]	@ (800422c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041c4:	d10b      	bne.n	80041de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b80      	cmp	r3, #128	@ 0x80
 80041ca:	d919      	bls.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80041d0:	d902      	bls.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041d2:	2302      	movs	r3, #2
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	e013      	b.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041d8:	2301      	movs	r3, #1
 80041da:	613b      	str	r3, [r7, #16]
 80041dc:	e010      	b.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b80      	cmp	r3, #128	@ 0x80
 80041e2:	d902      	bls.n	80041ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80041e4:	2303      	movs	r3, #3
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	e00a      	b.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b80      	cmp	r3, #128	@ 0x80
 80041ee:	d102      	bne.n	80041f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041f0:	2302      	movs	r3, #2
 80041f2:	613b      	str	r3, [r7, #16]
 80041f4:	e004      	b.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b70      	cmp	r3, #112	@ 0x70
 80041fa:	d101      	bne.n	8004200 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041fc:	2301      	movs	r3, #1
 80041fe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004200:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f023 0207 	bic.w	r2, r3, #7
 8004208:	4909      	ldr	r1, [pc, #36]	@ (8004230 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004210:	4b07      	ldr	r3, [pc, #28]	@ (8004230 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	429a      	cmp	r2, r3
 800421c:	d001      	beq.n	8004222 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40021000 	.word	0x40021000
 8004230:	40022000 	.word	0x40022000

08004234 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800423c:	2300      	movs	r3, #0
 800423e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004240:	2300      	movs	r3, #0
 8004242:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800424c:	2b00      	cmp	r3, #0
 800424e:	d031      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004254:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004258:	d01a      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800425a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800425e:	d814      	bhi.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d009      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004264:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004268:	d10f      	bne.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800426a:	4b5d      	ldr	r3, [pc, #372]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	4a5c      	ldr	r2, [pc, #368]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004274:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004276:	e00c      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3304      	adds	r3, #4
 800427c:	2100      	movs	r1, #0
 800427e:	4618      	mov	r0, r3
 8004280:	f000 f9de 	bl	8004640 <RCCEx_PLLSAI1_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004288:	e003      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	74fb      	strb	r3, [r7, #19]
      break;
 800428e:	e000      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004290:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004292:	7cfb      	ldrb	r3, [r7, #19]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004298:	4b51      	ldr	r3, [pc, #324]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a6:	494e      	ldr	r1, [pc, #312]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042ae:	e001      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b0:	7cfb      	ldrb	r3, [r7, #19]
 80042b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 809e 	beq.w	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042c2:	2300      	movs	r3, #0
 80042c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042c6:	4b46      	ldr	r3, [pc, #280]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80042d2:	2301      	movs	r3, #1
 80042d4:	e000      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80042d6:	2300      	movs	r3, #0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00d      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042dc:	4b40      	ldr	r3, [pc, #256]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e0:	4a3f      	ldr	r2, [pc, #252]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e8:	4b3d      	ldr	r3, [pc, #244]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042f4:	2301      	movs	r3, #1
 80042f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042f8:	4b3a      	ldr	r3, [pc, #232]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a39      	ldr	r2, [pc, #228]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004302:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004304:	f7fd fefa 	bl	80020fc <HAL_GetTick>
 8004308:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800430a:	e009      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800430c:	f7fd fef6 	bl	80020fc <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d902      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	74fb      	strb	r3, [r7, #19]
        break;
 800431e:	e005      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004320:	4b30      	ldr	r3, [pc, #192]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0ef      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800432c:	7cfb      	ldrb	r3, [r7, #19]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d15a      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004332:	4b2b      	ldr	r3, [pc, #172]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004338:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800433c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d01e      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	429a      	cmp	r2, r3
 800434c:	d019      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800434e:	4b24      	ldr	r3, [pc, #144]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004358:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800435a:	4b21      	ldr	r3, [pc, #132]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004360:	4a1f      	ldr	r2, [pc, #124]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004366:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800436a:	4b1d      	ldr	r3, [pc, #116]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800436c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004370:	4a1b      	ldr	r2, [pc, #108]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004376:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800437a:	4a19      	ldr	r2, [pc, #100]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d016      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438c:	f7fd feb6 	bl	80020fc <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004392:	e00b      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004394:	f7fd feb2 	bl	80020fc <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d902      	bls.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	74fb      	strb	r3, [r7, #19]
            break;
 80043aa:	e006      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ac:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0ec      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80043ba:	7cfb      	ldrb	r3, [r7, #19]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10b      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043c0:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ce:	4904      	ldr	r1, [pc, #16]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043d6:	e009      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043d8:	7cfb      	ldrb	r3, [r7, #19]
 80043da:	74bb      	strb	r3, [r7, #18]
 80043dc:	e006      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80043de:	bf00      	nop
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ec:	7c7b      	ldrb	r3, [r7, #17]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d105      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f2:	4b8a      	ldr	r3, [pc, #552]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f6:	4a89      	ldr	r2, [pc, #548]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00a      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800440a:	4b84      	ldr	r3, [pc, #528]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800440c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004410:	f023 0203 	bic.w	r2, r3, #3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	4980      	ldr	r1, [pc, #512]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800441a:	4313      	orrs	r3, r2
 800441c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00a      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800442c:	4b7b      	ldr	r3, [pc, #492]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004432:	f023 020c 	bic.w	r2, r3, #12
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	4978      	ldr	r1, [pc, #480]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0320 	and.w	r3, r3, #32
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800444e:	4b73      	ldr	r3, [pc, #460]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004454:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445c:	496f      	ldr	r1, [pc, #444]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800445e:	4313      	orrs	r3, r2
 8004460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004470:	4b6a      	ldr	r3, [pc, #424]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447e:	4967      	ldr	r1, [pc, #412]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004492:	4b62      	ldr	r3, [pc, #392]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a0:	495e      	ldr	r1, [pc, #376]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044b4:	4b59      	ldr	r3, [pc, #356]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c2:	4956      	ldr	r1, [pc, #344]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044d6:	4b51      	ldr	r3, [pc, #324]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e4:	494d      	ldr	r1, [pc, #308]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d028      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044f8:	4b48      	ldr	r3, [pc, #288]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	4945      	ldr	r1, [pc, #276]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004516:	d106      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004518:	4b40      	ldr	r3, [pc, #256]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	4a3f      	ldr	r2, [pc, #252]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800451e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004522:	60d3      	str	r3, [r2, #12]
 8004524:	e011      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800452e:	d10c      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	2101      	movs	r1, #1
 8004536:	4618      	mov	r0, r3
 8004538:	f000 f882 	bl	8004640 <RCCEx_PLLSAI1_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004546:	7cfb      	ldrb	r3, [r7, #19]
 8004548:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d028      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004556:	4b31      	ldr	r3, [pc, #196]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004564:	492d      	ldr	r1, [pc, #180]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004570:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004574:	d106      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004576:	4b29      	ldr	r3, [pc, #164]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	4a28      	ldr	r2, [pc, #160]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800457c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004580:	60d3      	str	r3, [r2, #12]
 8004582:	e011      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004588:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800458c:	d10c      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3304      	adds	r3, #4
 8004592:	2101      	movs	r1, #1
 8004594:	4618      	mov	r0, r3
 8004596:	f000 f853 	bl	8004640 <RCCEx_PLLSAI1_Config>
 800459a:	4603      	mov	r3, r0
 800459c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800459e:	7cfb      	ldrb	r3, [r7, #19]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80045a4:	7cfb      	ldrb	r3, [r7, #19]
 80045a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d01c      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045b4:	4b19      	ldr	r3, [pc, #100]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c2:	4916      	ldr	r1, [pc, #88]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045d2:	d10c      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3304      	adds	r3, #4
 80045d8:	2102      	movs	r1, #2
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 f830 	bl	8004640 <RCCEx_PLLSAI1_Config>
 80045e0:	4603      	mov	r3, r0
 80045e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045e4:	7cfb      	ldrb	r3, [r7, #19]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d001      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80045ea:	7cfb      	ldrb	r3, [r7, #19]
 80045ec:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045fa:	4b08      	ldr	r3, [pc, #32]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004600:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004608:	4904      	ldr	r1, [pc, #16]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004610:	7cbb      	ldrb	r3, [r7, #18]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3718      	adds	r7, #24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	40021000 	.word	0x40021000

08004620 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004624:	4b05      	ldr	r3, [pc, #20]	@ (800463c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a04      	ldr	r2, [pc, #16]	@ (800463c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800462a:	f043 0304 	orr.w	r3, r3, #4
 800462e:	6013      	str	r3, [r2, #0]
}
 8004630:	bf00      	nop
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	40021000 	.word	0x40021000

08004640 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800464e:	4b74      	ldr	r3, [pc, #464]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d018      	beq.n	800468c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800465a:	4b71      	ldr	r3, [pc, #452]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f003 0203 	and.w	r2, r3, #3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	429a      	cmp	r2, r3
 8004668:	d10d      	bne.n	8004686 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
       ||
 800466e:	2b00      	cmp	r3, #0
 8004670:	d009      	beq.n	8004686 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004672:	4b6b      	ldr	r3, [pc, #428]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	091b      	lsrs	r3, r3, #4
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
       ||
 8004682:	429a      	cmp	r2, r3
 8004684:	d047      	beq.n	8004716 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
 800468a:	e044      	b.n	8004716 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b03      	cmp	r3, #3
 8004692:	d018      	beq.n	80046c6 <RCCEx_PLLSAI1_Config+0x86>
 8004694:	2b03      	cmp	r3, #3
 8004696:	d825      	bhi.n	80046e4 <RCCEx_PLLSAI1_Config+0xa4>
 8004698:	2b01      	cmp	r3, #1
 800469a:	d002      	beq.n	80046a2 <RCCEx_PLLSAI1_Config+0x62>
 800469c:	2b02      	cmp	r3, #2
 800469e:	d009      	beq.n	80046b4 <RCCEx_PLLSAI1_Config+0x74>
 80046a0:	e020      	b.n	80046e4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046a2:	4b5f      	ldr	r3, [pc, #380]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d11d      	bne.n	80046ea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b2:	e01a      	b.n	80046ea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046b4:	4b5a      	ldr	r3, [pc, #360]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d116      	bne.n	80046ee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c4:	e013      	b.n	80046ee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046c6:	4b56      	ldr	r3, [pc, #344]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10f      	bne.n	80046f2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046d2:	4b53      	ldr	r3, [pc, #332]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d109      	bne.n	80046f2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046e2:	e006      	b.n	80046f2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	73fb      	strb	r3, [r7, #15]
      break;
 80046e8:	e004      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046ea:	bf00      	nop
 80046ec:	e002      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046ee:	bf00      	nop
 80046f0:	e000      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10d      	bne.n	8004716 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046fa:	4b49      	ldr	r3, [pc, #292]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6819      	ldr	r1, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	3b01      	subs	r3, #1
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	430b      	orrs	r3, r1
 8004710:	4943      	ldr	r1, [pc, #268]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004712:	4313      	orrs	r3, r2
 8004714:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004716:	7bfb      	ldrb	r3, [r7, #15]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d17c      	bne.n	8004816 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800471c:	4b40      	ldr	r3, [pc, #256]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a3f      	ldr	r2, [pc, #252]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004722:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004726:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004728:	f7fd fce8 	bl	80020fc <HAL_GetTick>
 800472c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800472e:	e009      	b.n	8004744 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004730:	f7fd fce4 	bl	80020fc <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d902      	bls.n	8004744 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	73fb      	strb	r3, [r7, #15]
        break;
 8004742:	e005      	b.n	8004750 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004744:	4b36      	ldr	r3, [pc, #216]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1ef      	bne.n	8004730 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004750:	7bfb      	ldrb	r3, [r7, #15]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d15f      	bne.n	8004816 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d110      	bne.n	800477e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800475c:	4b30      	ldr	r3, [pc, #192]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004764:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6892      	ldr	r2, [r2, #8]
 800476c:	0211      	lsls	r1, r2, #8
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	68d2      	ldr	r2, [r2, #12]
 8004772:	06d2      	lsls	r2, r2, #27
 8004774:	430a      	orrs	r2, r1
 8004776:	492a      	ldr	r1, [pc, #168]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004778:	4313      	orrs	r3, r2
 800477a:	610b      	str	r3, [r1, #16]
 800477c:	e027      	b.n	80047ce <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d112      	bne.n	80047aa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004784:	4b26      	ldr	r3, [pc, #152]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800478c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6892      	ldr	r2, [r2, #8]
 8004794:	0211      	lsls	r1, r2, #8
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6912      	ldr	r2, [r2, #16]
 800479a:	0852      	lsrs	r2, r2, #1
 800479c:	3a01      	subs	r2, #1
 800479e:	0552      	lsls	r2, r2, #21
 80047a0:	430a      	orrs	r2, r1
 80047a2:	491f      	ldr	r1, [pc, #124]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	610b      	str	r3, [r1, #16]
 80047a8:	e011      	b.n	80047ce <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047b2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6892      	ldr	r2, [r2, #8]
 80047ba:	0211      	lsls	r1, r2, #8
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6952      	ldr	r2, [r2, #20]
 80047c0:	0852      	lsrs	r2, r2, #1
 80047c2:	3a01      	subs	r2, #1
 80047c4:	0652      	lsls	r2, r2, #25
 80047c6:	430a      	orrs	r2, r1
 80047c8:	4915      	ldr	r1, [pc, #84]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80047ce:	4b14      	ldr	r3, [pc, #80]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a13      	ldr	r2, [pc, #76]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047d4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047d8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047da:	f7fd fc8f 	bl	80020fc <HAL_GetTick>
 80047de:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047e0:	e009      	b.n	80047f6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047e2:	f7fd fc8b 	bl	80020fc <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d902      	bls.n	80047f6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	73fb      	strb	r3, [r7, #15]
          break;
 80047f4:	e005      	b.n	8004802 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0ef      	beq.n	80047e2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004808:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	4903      	ldr	r1, [pc, #12]	@ (8004820 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004812:	4313      	orrs	r3, r2
 8004814:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004816:	7bfb      	ldrb	r3, [r7, #15]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40021000 	.word	0x40021000

08004824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e049      	b.n	80048ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd fa66 	bl	8001d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3304      	adds	r3, #4
 8004860:	4619      	mov	r1, r3
 8004862:	4610      	mov	r0, r2
 8004864:	f000 fa74 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b082      	sub	sp, #8
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e049      	b.n	8004978 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d106      	bne.n	80048fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 f841 	bl	8004980 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2202      	movs	r2, #2
 8004902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3304      	adds	r3, #4
 800490e:	4619      	mov	r1, r3
 8004910:	4610      	mov	r0, r2
 8004912:	f000 fa1d 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3708      	adds	r7, #8
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d101      	bne.n	80049b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049ae:	2302      	movs	r3, #2
 80049b0:	e0ff      	b.n	8004bb2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2b14      	cmp	r3, #20
 80049be:	f200 80f0 	bhi.w	8004ba2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049c2:	a201      	add	r2, pc, #4	@ (adr r2, 80049c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c8:	08004a1d 	.word	0x08004a1d
 80049cc:	08004ba3 	.word	0x08004ba3
 80049d0:	08004ba3 	.word	0x08004ba3
 80049d4:	08004ba3 	.word	0x08004ba3
 80049d8:	08004a5d 	.word	0x08004a5d
 80049dc:	08004ba3 	.word	0x08004ba3
 80049e0:	08004ba3 	.word	0x08004ba3
 80049e4:	08004ba3 	.word	0x08004ba3
 80049e8:	08004a9f 	.word	0x08004a9f
 80049ec:	08004ba3 	.word	0x08004ba3
 80049f0:	08004ba3 	.word	0x08004ba3
 80049f4:	08004ba3 	.word	0x08004ba3
 80049f8:	08004adf 	.word	0x08004adf
 80049fc:	08004ba3 	.word	0x08004ba3
 8004a00:	08004ba3 	.word	0x08004ba3
 8004a04:	08004ba3 	.word	0x08004ba3
 8004a08:	08004b21 	.word	0x08004b21
 8004a0c:	08004ba3 	.word	0x08004ba3
 8004a10:	08004ba3 	.word	0x08004ba3
 8004a14:	08004ba3 	.word	0x08004ba3
 8004a18:	08004b61 	.word	0x08004b61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68b9      	ldr	r1, [r7, #8]
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fa04 	bl	8004e30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	699a      	ldr	r2, [r3, #24]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0208 	orr.w	r2, r2, #8
 8004a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0204 	bic.w	r2, r2, #4
 8004a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6999      	ldr	r1, [r3, #24]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	619a      	str	r2, [r3, #24]
      break;
 8004a5a:	e0a5      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fa60 	bl	8004f28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6999      	ldr	r1, [r3, #24]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	021a      	lsls	r2, r3, #8
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	619a      	str	r2, [r3, #24]
      break;
 8004a9c:	e084      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68b9      	ldr	r1, [r7, #8]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 fab9 	bl	800501c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69da      	ldr	r2, [r3, #28]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f042 0208 	orr.w	r2, r2, #8
 8004ab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f022 0204 	bic.w	r2, r2, #4
 8004ac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69d9      	ldr	r1, [r3, #28]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	61da      	str	r2, [r3, #28]
      break;
 8004adc:	e064      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68b9      	ldr	r1, [r7, #8]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fb11 	bl	800510c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	69da      	ldr	r2, [r3, #28]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69d9      	ldr	r1, [r3, #28]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	021a      	lsls	r2, r3, #8
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	61da      	str	r2, [r3, #28]
      break;
 8004b1e:	e043      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68b9      	ldr	r1, [r7, #8]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fb4e 	bl	80051c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0208 	orr.w	r2, r2, #8
 8004b3a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0204 	bic.w	r2, r2, #4
 8004b4a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b5e:	e023      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fb86 	bl	8005278 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	021a      	lsls	r2, r3, #8
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004ba0:	e002      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	75fb      	strb	r3, [r7, #23]
      break;
 8004ba6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop

08004bbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_TIM_ConfigClockSource+0x1c>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e0b6      	b.n	8004d46 <HAL_TIM_ConfigClockSource+0x18a>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c14:	d03e      	beq.n	8004c94 <HAL_TIM_ConfigClockSource+0xd8>
 8004c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c1a:	f200 8087 	bhi.w	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c22:	f000 8086 	beq.w	8004d32 <HAL_TIM_ConfigClockSource+0x176>
 8004c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c2a:	d87f      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c2c:	2b70      	cmp	r3, #112	@ 0x70
 8004c2e:	d01a      	beq.n	8004c66 <HAL_TIM_ConfigClockSource+0xaa>
 8004c30:	2b70      	cmp	r3, #112	@ 0x70
 8004c32:	d87b      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c34:	2b60      	cmp	r3, #96	@ 0x60
 8004c36:	d050      	beq.n	8004cda <HAL_TIM_ConfigClockSource+0x11e>
 8004c38:	2b60      	cmp	r3, #96	@ 0x60
 8004c3a:	d877      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c3c:	2b50      	cmp	r3, #80	@ 0x50
 8004c3e:	d03c      	beq.n	8004cba <HAL_TIM_ConfigClockSource+0xfe>
 8004c40:	2b50      	cmp	r3, #80	@ 0x50
 8004c42:	d873      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c44:	2b40      	cmp	r3, #64	@ 0x40
 8004c46:	d058      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0x13e>
 8004c48:	2b40      	cmp	r3, #64	@ 0x40
 8004c4a:	d86f      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c4c:	2b30      	cmp	r3, #48	@ 0x30
 8004c4e:	d064      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x15e>
 8004c50:	2b30      	cmp	r3, #48	@ 0x30
 8004c52:	d86b      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d060      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x15e>
 8004c58:	2b20      	cmp	r3, #32
 8004c5a:	d867      	bhi.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d05c      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x15e>
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d05a      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x15e>
 8004c64:	e062      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c76:	f000 fbd3 	bl	8005420 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	609a      	str	r2, [r3, #8]
      break;
 8004c92:	e04f      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ca4:	f000 fbbc 	bl	8005420 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689a      	ldr	r2, [r3, #8]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cb6:	609a      	str	r2, [r3, #8]
      break;
 8004cb8:	e03c      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f000 fb30 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2150      	movs	r1, #80	@ 0x50
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fb89 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004cd8:	e02c      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f000 fb4f 	bl	800538a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2160      	movs	r1, #96	@ 0x60
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fb79 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004cf8:	e01c      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 fb10 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2140      	movs	r1, #64	@ 0x40
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fb69 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004d18:	e00c      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4619      	mov	r1, r3
 8004d24:	4610      	mov	r0, r2
 8004d26:	f000 fb60 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004d2a:	e003      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d30:	e000      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
	...

08004d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a30      	ldr	r2, [pc, #192]	@ (8004e24 <TIM_Base_SetConfig+0xd4>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d003      	beq.n	8004d70 <TIM_Base_SetConfig+0x20>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d6e:	d108      	bne.n	8004d82 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a27      	ldr	r2, [pc, #156]	@ (8004e24 <TIM_Base_SetConfig+0xd4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d00b      	beq.n	8004da2 <TIM_Base_SetConfig+0x52>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d90:	d007      	beq.n	8004da2 <TIM_Base_SetConfig+0x52>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a24      	ldr	r2, [pc, #144]	@ (8004e28 <TIM_Base_SetConfig+0xd8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d003      	beq.n	8004da2 <TIM_Base_SetConfig+0x52>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a23      	ldr	r2, [pc, #140]	@ (8004e2c <TIM_Base_SetConfig+0xdc>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d108      	bne.n	8004db4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a12      	ldr	r2, [pc, #72]	@ (8004e24 <TIM_Base_SetConfig+0xd4>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d007      	beq.n	8004df0 <TIM_Base_SetConfig+0xa0>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a11      	ldr	r2, [pc, #68]	@ (8004e28 <TIM_Base_SetConfig+0xd8>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d003      	beq.n	8004df0 <TIM_Base_SetConfig+0xa0>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a10      	ldr	r2, [pc, #64]	@ (8004e2c <TIM_Base_SetConfig+0xdc>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d103      	bne.n	8004df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d105      	bne.n	8004e16 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f023 0201 	bic.w	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	611a      	str	r2, [r3, #16]
  }
}
 8004e16:	bf00      	nop
 8004e18:	3714      	adds	r7, #20
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	40012c00 	.word	0x40012c00
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400

08004e30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	f023 0201 	bic.w	r2, r3, #1
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f023 0303 	bic.w	r3, r3, #3
 8004e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f023 0302 	bic.w	r3, r3, #2
 8004e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a24      	ldr	r2, [pc, #144]	@ (8004f1c <TIM_OC1_SetConfig+0xec>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d007      	beq.n	8004ea0 <TIM_OC1_SetConfig+0x70>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a23      	ldr	r2, [pc, #140]	@ (8004f20 <TIM_OC1_SetConfig+0xf0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d003      	beq.n	8004ea0 <TIM_OC1_SetConfig+0x70>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a22      	ldr	r2, [pc, #136]	@ (8004f24 <TIM_OC1_SetConfig+0xf4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d10c      	bne.n	8004eba <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f023 0308 	bic.w	r3, r3, #8
 8004ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f023 0304 	bic.w	r3, r3, #4
 8004eb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a17      	ldr	r2, [pc, #92]	@ (8004f1c <TIM_OC1_SetConfig+0xec>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d007      	beq.n	8004ed2 <TIM_OC1_SetConfig+0xa2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a16      	ldr	r2, [pc, #88]	@ (8004f20 <TIM_OC1_SetConfig+0xf0>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d003      	beq.n	8004ed2 <TIM_OC1_SetConfig+0xa2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a15      	ldr	r2, [pc, #84]	@ (8004f24 <TIM_OC1_SetConfig+0xf4>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d111      	bne.n	8004ef6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	621a      	str	r2, [r3, #32]
}
 8004f10:	bf00      	nop
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	40012c00 	.word	0x40012c00
 8004f20:	40014000 	.word	0x40014000
 8004f24:	40014400 	.word	0x40014400

08004f28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f023 0210 	bic.w	r2, r3, #16
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	021b      	lsls	r3, r3, #8
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f023 0320 	bic.w	r3, r3, #32
 8004f76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a22      	ldr	r2, [pc, #136]	@ (8005010 <TIM_OC2_SetConfig+0xe8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d10d      	bne.n	8004fa8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a19      	ldr	r2, [pc, #100]	@ (8005010 <TIM_OC2_SetConfig+0xe8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d007      	beq.n	8004fc0 <TIM_OC2_SetConfig+0x98>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a18      	ldr	r2, [pc, #96]	@ (8005014 <TIM_OC2_SetConfig+0xec>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_OC2_SetConfig+0x98>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a17      	ldr	r2, [pc, #92]	@ (8005018 <TIM_OC2_SetConfig+0xf0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d113      	bne.n	8004fe8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40012c00 	.word	0x40012c00
 8005014:	40014000 	.word	0x40014000
 8005018:	40014400 	.word	0x40014400

0800501c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800504a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800504e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f023 0303 	bic.w	r3, r3, #3
 8005056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	021b      	lsls	r3, r3, #8
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a21      	ldr	r2, [pc, #132]	@ (8005100 <TIM_OC3_SetConfig+0xe4>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d10d      	bne.n	800509a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005084:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	021b      	lsls	r3, r3, #8
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	4313      	orrs	r3, r2
 8005090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a18      	ldr	r2, [pc, #96]	@ (8005100 <TIM_OC3_SetConfig+0xe4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d007      	beq.n	80050b2 <TIM_OC3_SetConfig+0x96>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a17      	ldr	r2, [pc, #92]	@ (8005104 <TIM_OC3_SetConfig+0xe8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d003      	beq.n	80050b2 <TIM_OC3_SetConfig+0x96>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a16      	ldr	r2, [pc, #88]	@ (8005108 <TIM_OC3_SetConfig+0xec>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d113      	bne.n	80050da <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	011b      	lsls	r3, r3, #4
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	621a      	str	r2, [r3, #32]
}
 80050f4:	bf00      	nop
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40014000 	.word	0x40014000
 8005108:	40014400 	.word	0x40014400

0800510c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b480      	push	{r7}
 800510e:	b087      	sub	sp, #28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800513a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800513e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800515a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	031b      	lsls	r3, r3, #12
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a14      	ldr	r2, [pc, #80]	@ (80051bc <TIM_OC4_SetConfig+0xb0>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d007      	beq.n	8005180 <TIM_OC4_SetConfig+0x74>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a13      	ldr	r2, [pc, #76]	@ (80051c0 <TIM_OC4_SetConfig+0xb4>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d003      	beq.n	8005180 <TIM_OC4_SetConfig+0x74>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a12      	ldr	r2, [pc, #72]	@ (80051c4 <TIM_OC4_SetConfig+0xb8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d109      	bne.n	8005194 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005186:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	019b      	lsls	r3, r3, #6
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	621a      	str	r2, [r3, #32]
}
 80051ae:	bf00      	nop
 80051b0:	371c      	adds	r7, #28
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	40012c00 	.word	0x40012c00
 80051c0:	40014000 	.word	0x40014000
 80051c4:	40014400 	.word	0x40014400

080051c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	4313      	orrs	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800520c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	041b      	lsls	r3, r3, #16
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a13      	ldr	r2, [pc, #76]	@ (800526c <TIM_OC5_SetConfig+0xa4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d007      	beq.n	8005232 <TIM_OC5_SetConfig+0x6a>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a12      	ldr	r2, [pc, #72]	@ (8005270 <TIM_OC5_SetConfig+0xa8>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d003      	beq.n	8005232 <TIM_OC5_SetConfig+0x6a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a11      	ldr	r2, [pc, #68]	@ (8005274 <TIM_OC5_SetConfig+0xac>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d109      	bne.n	8005246 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005238:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	021b      	lsls	r3, r3, #8
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	621a      	str	r2, [r3, #32]
}
 8005260:	bf00      	nop
 8005262:	371c      	adds	r7, #28
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	40012c00 	.word	0x40012c00
 8005270:	40014000 	.word	0x40014000
 8005274:	40014400 	.word	0x40014400

08005278 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005278:	b480      	push	{r7}
 800527a:	b087      	sub	sp, #28
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	051b      	lsls	r3, r3, #20
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a14      	ldr	r2, [pc, #80]	@ (8005320 <TIM_OC6_SetConfig+0xa8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d007      	beq.n	80052e4 <TIM_OC6_SetConfig+0x6c>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a13      	ldr	r2, [pc, #76]	@ (8005324 <TIM_OC6_SetConfig+0xac>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d003      	beq.n	80052e4 <TIM_OC6_SetConfig+0x6c>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a12      	ldr	r2, [pc, #72]	@ (8005328 <TIM_OC6_SetConfig+0xb0>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d109      	bne.n	80052f8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	029b      	lsls	r3, r3, #10
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	621a      	str	r2, [r3, #32]
}
 8005312:	bf00      	nop
 8005314:	371c      	adds	r7, #28
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	40012c00 	.word	0x40012c00
 8005324:	40014000 	.word	0x40014000
 8005328:	40014400 	.word	0x40014400

0800532c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	f023 0201 	bic.w	r2, r3, #1
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f023 030a 	bic.w	r3, r3, #10
 8005368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	621a      	str	r2, [r3, #32]
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800538a:	b480      	push	{r7}
 800538c:	b087      	sub	sp, #28
 800538e:	af00      	add	r7, sp, #0
 8005390:	60f8      	str	r0, [r7, #12]
 8005392:	60b9      	str	r1, [r7, #8]
 8005394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f023 0210 	bic.w	r2, r3, #16
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	031b      	lsls	r3, r3, #12
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	621a      	str	r2, [r3, #32]
}
 80053de:	bf00      	nop
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b085      	sub	sp, #20
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4313      	orrs	r3, r2
 8005408:	f043 0307 	orr.w	r3, r3, #7
 800540c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800543a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	021a      	lsls	r2, r3, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	431a      	orrs	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	609a      	str	r2, [r3, #8]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005474:	2302      	movs	r3, #2
 8005476:	e04f      	b.n	8005518 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a21      	ldr	r2, [pc, #132]	@ (8005524 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d108      	bne.n	80054b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80054a8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a14      	ldr	r2, [pc, #80]	@ (8005524 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d009      	beq.n	80054ec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e0:	d004      	beq.n	80054ec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a10      	ldr	r2, [pc, #64]	@ (8005528 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d10c      	bne.n	8005506 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	40012c00 	.word	0x40012c00
 8005528:	40014000 	.word	0x40014000

0800552c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005536:	2300      	movs	r3, #0
 8005538:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005544:	2302      	movs	r3, #2
 8005546:	e060      	b.n	800560a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	4313      	orrs	r3, r2
 800555c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	4313      	orrs	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	041b      	lsls	r3, r3, #16
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a14      	ldr	r2, [pc, #80]	@ (8005618 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d115      	bne.n	80055f8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d6:	051b      	lsls	r3, r3, #20
 80055d8:	4313      	orrs	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	40012c00 	.word	0x40012c00

0800561c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e040      	b.n	80056b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fc fc2c 	bl	8001e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2224      	movs	r2, #36	@ 0x24
 8005648:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f022 0201 	bic.w	r2, r2, #1
 8005658:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 fe00 	bl	8006268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 fbd1 	bl	8005e10 <UART_SetConfig>
 800566e:	4603      	mov	r3, r0
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e01b      	b.n	80056b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0201 	orr.w	r2, r2, #1
 80056a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 fe7f 	bl	80063ac <UART_CheckIdleState>
 80056ae:	4603      	mov	r3, r0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3708      	adds	r7, #8
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b08a      	sub	sp, #40	@ 0x28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	4613      	mov	r3, r2
 80056c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d165      	bne.n	800579a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_UART_Transmit_DMA+0x22>
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e05e      	b.n	800579c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	88fa      	ldrh	r2, [r7, #6]
 80056e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	88fa      	ldrh	r2, [r7, #6]
 80056f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2221      	movs	r2, #33	@ 0x21
 8005700:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005706:	2b00      	cmp	r3, #0
 8005708:	d027      	beq.n	800575a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800570e:	4a25      	ldr	r2, [pc, #148]	@ (80057a4 <HAL_UART_Transmit_DMA+0xec>)
 8005710:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005716:	4a24      	ldr	r2, [pc, #144]	@ (80057a8 <HAL_UART_Transmit_DMA+0xf0>)
 8005718:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800571e:	4a23      	ldr	r2, [pc, #140]	@ (80057ac <HAL_UART_Transmit_DMA+0xf4>)
 8005720:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005726:	2200      	movs	r2, #0
 8005728:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005732:	4619      	mov	r1, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3328      	adds	r3, #40	@ 0x28
 800573a:	461a      	mov	r2, r3
 800573c:	88fb      	ldrh	r3, [r7, #6]
 800573e:	f7fc fed7 	bl	80024f0 <HAL_DMA_Start_IT>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d008      	beq.n	800575a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2210      	movs	r2, #16
 800574c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e020      	b.n	800579c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2240      	movs	r2, #64	@ 0x40
 8005760:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3308      	adds	r3, #8
 8005768:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	e853 3f00 	ldrex	r3, [r3]
 8005770:	613b      	str	r3, [r7, #16]
   return(result);
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3308      	adds	r3, #8
 8005780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005782:	623a      	str	r2, [r7, #32]
 8005784:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005786:	69f9      	ldr	r1, [r7, #28]
 8005788:	6a3a      	ldr	r2, [r7, #32]
 800578a:	e841 2300 	strex	r3, r2, [r1]
 800578e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1e5      	bne.n	8005762 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	e000      	b.n	800579c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800579a:	2302      	movs	r3, #2
  }
}
 800579c:	4618      	mov	r0, r3
 800579e:	3728      	adds	r7, #40	@ 0x28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	080066eb 	.word	0x080066eb
 80057a8:	08006785 	.word	0x08006785
 80057ac:	080067a1 	.word	0x080067a1

080057b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b0ba      	sub	sp, #232	@ 0xe8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80057d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80057da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80057de:	4013      	ands	r3, r2
 80057e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80057e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d115      	bne.n	8005818 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80057ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057f0:	f003 0320 	and.w	r3, r3, #32
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00f      	beq.n	8005818 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057fc:	f003 0320 	and.w	r3, r3, #32
 8005800:	2b00      	cmp	r3, #0
 8005802:	d009      	beq.n	8005818 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 82ca 	beq.w	8005da2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	4798      	blx	r3
      }
      return;
 8005816:	e2c4      	b.n	8005da2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005818:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 8117 	beq.w	8005a50 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800582e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005832:	4b85      	ldr	r3, [pc, #532]	@ (8005a48 <HAL_UART_IRQHandler+0x298>)
 8005834:	4013      	ands	r3, r2
 8005836:	2b00      	cmp	r3, #0
 8005838:	f000 810a 	beq.w	8005a50 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800583c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b00      	cmp	r3, #0
 8005846:	d011      	beq.n	800586c <HAL_UART_IRQHandler+0xbc>
 8005848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800584c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00b      	beq.n	800586c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2201      	movs	r2, #1
 800585a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005862:	f043 0201 	orr.w	r2, r3, #1
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800586c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d011      	beq.n	800589c <HAL_UART_IRQHandler+0xec>
 8005878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00b      	beq.n	800589c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2202      	movs	r2, #2
 800588a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005892:	f043 0204 	orr.w	r2, r3, #4
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800589c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d011      	beq.n	80058cc <HAL_UART_IRQHandler+0x11c>
 80058a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00b      	beq.n	80058cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2204      	movs	r2, #4
 80058ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058c2:	f043 0202 	orr.w	r2, r3, #2
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80058cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d017      	beq.n	8005908 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80058d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058dc:	f003 0320 	and.w	r3, r3, #32
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d105      	bne.n	80058f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80058e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00b      	beq.n	8005908 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2208      	movs	r2, #8
 80058f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058fe:	f043 0208 	orr.w	r2, r3, #8
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800590c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005910:	2b00      	cmp	r3, #0
 8005912:	d012      	beq.n	800593a <HAL_UART_IRQHandler+0x18a>
 8005914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005918:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00c      	beq.n	800593a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005928:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005930:	f043 0220 	orr.w	r2, r3, #32
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 8230 	beq.w	8005da6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00d      	beq.n	800596e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005962:	2b00      	cmp	r3, #0
 8005964:	d003      	beq.n	800596e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005974:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005982:	2b40      	cmp	r3, #64	@ 0x40
 8005984:	d005      	beq.n	8005992 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005986:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800598a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800598e:	2b00      	cmp	r3, #0
 8005990:	d04f      	beq.n	8005a32 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fe45 	bl	8006622 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a2:	2b40      	cmp	r3, #64	@ 0x40
 80059a4:	d141      	bne.n	8005a2a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3308      	adds	r3, #8
 80059ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	3308      	adds	r3, #8
 80059ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80059d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80059de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80059ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1d9      	bne.n	80059a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d013      	beq.n	8005a22 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059fe:	4a13      	ldr	r2, [pc, #76]	@ (8005a4c <HAL_UART_IRQHandler+0x29c>)
 8005a00:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fc fe10 	bl	800262c <HAL_DMA_Abort_IT>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d017      	beq.n	8005a42 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a20:	e00f      	b.n	8005a42 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f9de 	bl	8005de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a28:	e00b      	b.n	8005a42 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f9da 	bl	8005de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a30:	e007      	b.n	8005a42 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f9d6 	bl	8005de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005a40:	e1b1      	b.n	8005da6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a42:	bf00      	nop
    return;
 8005a44:	e1af      	b.n	8005da6 <HAL_UART_IRQHandler+0x5f6>
 8005a46:	bf00      	nop
 8005a48:	04000120 	.word	0x04000120
 8005a4c:	0800681f 	.word	0x0800681f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	f040 816a 	bne.w	8005d2e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 8163 	beq.w	8005d2e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005a68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 815c 	beq.w	8005d2e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2210      	movs	r2, #16
 8005a7c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a88:	2b40      	cmp	r3, #64	@ 0x40
 8005a8a:	f040 80d4 	bne.w	8005c36 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a9a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f000 80ad 	beq.w	8005bfe <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005aaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	f080 80a5 	bcs.w	8005bfe <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005aba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 8086 	bne.w	8005bdc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ae4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	461a      	mov	r2, r3
 8005af6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005afa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005afe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b0a:	e841 2300 	strex	r3, r2, [r1]
 8005b0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1da      	bne.n	8005ad0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	3308      	adds	r3, #8
 8005b20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b2c:	f023 0301 	bic.w	r3, r3, #1
 8005b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3308      	adds	r3, #8
 8005b3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e1      	bne.n	8005b1a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b60:	e853 3f00 	ldrex	r3, [r3]
 8005b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b82:	e841 2300 	strex	r3, r2, [r1]
 8005b86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1e3      	bne.n	8005b56 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bac:	f023 0310 	bic.w	r3, r3, #16
 8005bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	461a      	mov	r2, r3
 8005bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005bc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1e4      	bne.n	8005b9c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fc fcea 	bl	80025b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f8fe 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005bfc:	e0d5      	b.n	8005daa <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	f040 80ce 	bne.w	8005daa <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	f040 80c5 	bne.w	8005daa <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f8e2 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
      return;
 8005c34:	e0b9      	b.n	8005daa <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 80ab 	beq.w	8005dae <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005c58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80a6 	beq.w	8005dae <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6a:	e853 3f00 	ldrex	r3, [r3]
 8005c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c84:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c8c:	e841 2300 	strex	r3, r2, [r1]
 8005c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e4      	bne.n	8005c62 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	623b      	str	r3, [r7, #32]
   return(result);
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	f023 0301 	bic.w	r3, r3, #1
 8005cae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3308      	adds	r3, #8
 8005cb8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cbc:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e3      	bne.n	8005c98 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f023 0310 	bic.w	r3, r3, #16
 8005cf8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d06:	61fb      	str	r3, [r7, #28]
 8005d08:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	69b9      	ldr	r1, [r7, #24]
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	617b      	str	r3, [r7, #20]
   return(result);
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e4      	bne.n	8005ce4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d24:	4619      	mov	r1, r3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f866 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d2c:	e03f      	b.n	8005dae <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00e      	beq.n	8005d58 <HAL_UART_IRQHandler+0x5a8>
 8005d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d008      	beq.n	8005d58 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005d4e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fda4 	bl	800689e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d56:	e02d      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00e      	beq.n	8005d82 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d008      	beq.n	8005d82 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01c      	beq.n	8005db2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	4798      	blx	r3
    }
    return;
 8005d80:	e017      	b.n	8005db2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d012      	beq.n	8005db4 <HAL_UART_IRQHandler+0x604>
 8005d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00c      	beq.n	8005db4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fd55 	bl	800684a <UART_EndTransmit_IT>
    return;
 8005da0:	e008      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
      return;
 8005da2:	bf00      	nop
 8005da4:	e006      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
    return;
 8005da6:	bf00      	nop
 8005da8:	e004      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
      return;
 8005daa:	bf00      	nop
 8005dac:	e002      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
      return;
 8005dae:	bf00      	nop
 8005db0:	e000      	b.n	8005db4 <HAL_UART_IRQHandler+0x604>
    return;
 8005db2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005db4:	37e8      	adds	r7, #232	@ 0xe8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop

08005dbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	460b      	mov	r3, r1
 8005e02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e14:	b08a      	sub	sp, #40	@ 0x28
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4bb4      	ldr	r3, [pc, #720]	@ (8006110 <UART_SetConfig+0x300>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e48:	430b      	orrs	r3, r1
 8005e4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4aa9      	ldr	r2, [pc, #676]	@ (8006114 <UART_SetConfig+0x304>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d004      	beq.n	8005e7c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4aa0      	ldr	r2, [pc, #640]	@ (8006118 <UART_SetConfig+0x308>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d126      	bne.n	8005ee8 <UART_SetConfig+0xd8>
 8005e9a:	4ba0      	ldr	r3, [pc, #640]	@ (800611c <UART_SetConfig+0x30c>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d81b      	bhi.n	8005ee0 <UART_SetConfig+0xd0>
 8005ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb0 <UART_SetConfig+0xa0>)
 8005eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eae:	bf00      	nop
 8005eb0:	08005ec1 	.word	0x08005ec1
 8005eb4:	08005ed1 	.word	0x08005ed1
 8005eb8:	08005ec9 	.word	0x08005ec9
 8005ebc:	08005ed9 	.word	0x08005ed9
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ec6:	e080      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ece:	e07c      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005ed0:	2304      	movs	r3, #4
 8005ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ed6:	e078      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005ed8:	2308      	movs	r3, #8
 8005eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ede:	e074      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005ee0:	2310      	movs	r3, #16
 8005ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee6:	e070      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a8c      	ldr	r2, [pc, #560]	@ (8006120 <UART_SetConfig+0x310>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d138      	bne.n	8005f64 <UART_SetConfig+0x154>
 8005ef2:	4b8a      	ldr	r3, [pc, #552]	@ (800611c <UART_SetConfig+0x30c>)
 8005ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef8:	f003 030c 	and.w	r3, r3, #12
 8005efc:	2b0c      	cmp	r3, #12
 8005efe:	d82d      	bhi.n	8005f5c <UART_SetConfig+0x14c>
 8005f00:	a201      	add	r2, pc, #4	@ (adr r2, 8005f08 <UART_SetConfig+0xf8>)
 8005f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f06:	bf00      	nop
 8005f08:	08005f3d 	.word	0x08005f3d
 8005f0c:	08005f5d 	.word	0x08005f5d
 8005f10:	08005f5d 	.word	0x08005f5d
 8005f14:	08005f5d 	.word	0x08005f5d
 8005f18:	08005f4d 	.word	0x08005f4d
 8005f1c:	08005f5d 	.word	0x08005f5d
 8005f20:	08005f5d 	.word	0x08005f5d
 8005f24:	08005f5d 	.word	0x08005f5d
 8005f28:	08005f45 	.word	0x08005f45
 8005f2c:	08005f5d 	.word	0x08005f5d
 8005f30:	08005f5d 	.word	0x08005f5d
 8005f34:	08005f5d 	.word	0x08005f5d
 8005f38:	08005f55 	.word	0x08005f55
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f42:	e042      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005f44:	2302      	movs	r3, #2
 8005f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f4a:	e03e      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f52:	e03a      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005f54:	2308      	movs	r3, #8
 8005f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f5a:	e036      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f62:	e032      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a6a      	ldr	r2, [pc, #424]	@ (8006114 <UART_SetConfig+0x304>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d12a      	bne.n	8005fc4 <UART_SetConfig+0x1b4>
 8005f6e:	4b6b      	ldr	r3, [pc, #428]	@ (800611c <UART_SetConfig+0x30c>)
 8005f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f7c:	d01a      	beq.n	8005fb4 <UART_SetConfig+0x1a4>
 8005f7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f82:	d81b      	bhi.n	8005fbc <UART_SetConfig+0x1ac>
 8005f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f88:	d00c      	beq.n	8005fa4 <UART_SetConfig+0x194>
 8005f8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f8e:	d815      	bhi.n	8005fbc <UART_SetConfig+0x1ac>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <UART_SetConfig+0x18c>
 8005f94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f98:	d008      	beq.n	8005fac <UART_SetConfig+0x19c>
 8005f9a:	e00f      	b.n	8005fbc <UART_SetConfig+0x1ac>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fa2:	e012      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005faa:	e00e      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005fac:	2304      	movs	r3, #4
 8005fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fb2:	e00a      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005fb4:	2308      	movs	r3, #8
 8005fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fba:	e006      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005fbc:	2310      	movs	r3, #16
 8005fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fc2:	e002      	b.n	8005fca <UART_SetConfig+0x1ba>
 8005fc4:	2310      	movs	r3, #16
 8005fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a51      	ldr	r2, [pc, #324]	@ (8006114 <UART_SetConfig+0x304>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d17a      	bne.n	80060ca <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	d824      	bhi.n	8006026 <UART_SetConfig+0x216>
 8005fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe4 <UART_SetConfig+0x1d4>)
 8005fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe2:	bf00      	nop
 8005fe4:	08006009 	.word	0x08006009
 8005fe8:	08006027 	.word	0x08006027
 8005fec:	08006011 	.word	0x08006011
 8005ff0:	08006027 	.word	0x08006027
 8005ff4:	08006017 	.word	0x08006017
 8005ff8:	08006027 	.word	0x08006027
 8005ffc:	08006027 	.word	0x08006027
 8006000:	08006027 	.word	0x08006027
 8006004:	0800601f 	.word	0x0800601f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006008:	f7fe f888 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 800600c:	61f8      	str	r0, [r7, #28]
        break;
 800600e:	e010      	b.n	8006032 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006010:	4b44      	ldr	r3, [pc, #272]	@ (8006124 <UART_SetConfig+0x314>)
 8006012:	61fb      	str	r3, [r7, #28]
        break;
 8006014:	e00d      	b.n	8006032 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006016:	f7fd ffe9 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 800601a:	61f8      	str	r0, [r7, #28]
        break;
 800601c:	e009      	b.n	8006032 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800601e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006022:	61fb      	str	r3, [r7, #28]
        break;
 8006024:	e005      	b.n	8006032 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006030:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8107 	beq.w	8006248 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	005b      	lsls	r3, r3, #1
 8006042:	4413      	add	r3, r2
 8006044:	69fa      	ldr	r2, [r7, #28]
 8006046:	429a      	cmp	r2, r3
 8006048:	d305      	bcc.n	8006056 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006050:	69fa      	ldr	r2, [r7, #28]
 8006052:	429a      	cmp	r2, r3
 8006054:	d903      	bls.n	800605e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800605c:	e0f4      	b.n	8006248 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	2200      	movs	r2, #0
 8006062:	461c      	mov	r4, r3
 8006064:	4615      	mov	r5, r2
 8006066:	f04f 0200 	mov.w	r2, #0
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	022b      	lsls	r3, r5, #8
 8006070:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006074:	0222      	lsls	r2, r4, #8
 8006076:	68f9      	ldr	r1, [r7, #12]
 8006078:	6849      	ldr	r1, [r1, #4]
 800607a:	0849      	lsrs	r1, r1, #1
 800607c:	2000      	movs	r0, #0
 800607e:	4688      	mov	r8, r1
 8006080:	4681      	mov	r9, r0
 8006082:	eb12 0a08 	adds.w	sl, r2, r8
 8006086:	eb43 0b09 	adc.w	fp, r3, r9
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	603b      	str	r3, [r7, #0]
 8006092:	607a      	str	r2, [r7, #4]
 8006094:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006098:	4650      	mov	r0, sl
 800609a:	4659      	mov	r1, fp
 800609c:	f7fa fd84 	bl	8000ba8 <__aeabi_uldivmod>
 80060a0:	4602      	mov	r2, r0
 80060a2:	460b      	mov	r3, r1
 80060a4:	4613      	mov	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ae:	d308      	bcc.n	80060c2 <UART_SetConfig+0x2b2>
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060b6:	d204      	bcs.n	80060c2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	60da      	str	r2, [r3, #12]
 80060c0:	e0c2      	b.n	8006248 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80060c8:	e0be      	b.n	8006248 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060d2:	d16a      	bne.n	80061aa <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80060d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d834      	bhi.n	8006146 <UART_SetConfig+0x336>
 80060dc:	a201      	add	r2, pc, #4	@ (adr r2, 80060e4 <UART_SetConfig+0x2d4>)
 80060de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e2:	bf00      	nop
 80060e4:	08006109 	.word	0x08006109
 80060e8:	08006129 	.word	0x08006129
 80060ec:	08006131 	.word	0x08006131
 80060f0:	08006147 	.word	0x08006147
 80060f4:	08006137 	.word	0x08006137
 80060f8:	08006147 	.word	0x08006147
 80060fc:	08006147 	.word	0x08006147
 8006100:	08006147 	.word	0x08006147
 8006104:	0800613f 	.word	0x0800613f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006108:	f7fe f808 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 800610c:	61f8      	str	r0, [r7, #28]
        break;
 800610e:	e020      	b.n	8006152 <UART_SetConfig+0x342>
 8006110:	efff69f3 	.word	0xefff69f3
 8006114:	40008000 	.word	0x40008000
 8006118:	40013800 	.word	0x40013800
 800611c:	40021000 	.word	0x40021000
 8006120:	40004400 	.word	0x40004400
 8006124:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006128:	f7fe f80e 	bl	8004148 <HAL_RCC_GetPCLK2Freq>
 800612c:	61f8      	str	r0, [r7, #28]
        break;
 800612e:	e010      	b.n	8006152 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006130:	4b4c      	ldr	r3, [pc, #304]	@ (8006264 <UART_SetConfig+0x454>)
 8006132:	61fb      	str	r3, [r7, #28]
        break;
 8006134:	e00d      	b.n	8006152 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006136:	f7fd ff59 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 800613a:	61f8      	str	r0, [r7, #28]
        break;
 800613c:	e009      	b.n	8006152 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800613e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006142:	61fb      	str	r3, [r7, #28]
        break;
 8006144:	e005      	b.n	8006152 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006146:	2300      	movs	r3, #0
 8006148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006150:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d077      	beq.n	8006248 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	005a      	lsls	r2, r3, #1
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	085b      	lsrs	r3, r3, #1
 8006162:	441a      	add	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	fbb2 f3f3 	udiv	r3, r2, r3
 800616c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	2b0f      	cmp	r3, #15
 8006172:	d916      	bls.n	80061a2 <UART_SetConfig+0x392>
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800617a:	d212      	bcs.n	80061a2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	b29b      	uxth	r3, r3
 8006180:	f023 030f 	bic.w	r3, r3, #15
 8006184:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	085b      	lsrs	r3, r3, #1
 800618a:	b29b      	uxth	r3, r3
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	b29a      	uxth	r2, r3
 8006192:	8afb      	ldrh	r3, [r7, #22]
 8006194:	4313      	orrs	r3, r2
 8006196:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	8afa      	ldrh	r2, [r7, #22]
 800619e:	60da      	str	r2, [r3, #12]
 80061a0:	e052      	b.n	8006248 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80061a8:	e04e      	b.n	8006248 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061ae:	2b08      	cmp	r3, #8
 80061b0:	d827      	bhi.n	8006202 <UART_SetConfig+0x3f2>
 80061b2:	a201      	add	r2, pc, #4	@ (adr r2, 80061b8 <UART_SetConfig+0x3a8>)
 80061b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b8:	080061dd 	.word	0x080061dd
 80061bc:	080061e5 	.word	0x080061e5
 80061c0:	080061ed 	.word	0x080061ed
 80061c4:	08006203 	.word	0x08006203
 80061c8:	080061f3 	.word	0x080061f3
 80061cc:	08006203 	.word	0x08006203
 80061d0:	08006203 	.word	0x08006203
 80061d4:	08006203 	.word	0x08006203
 80061d8:	080061fb 	.word	0x080061fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061dc:	f7fd ff9e 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 80061e0:	61f8      	str	r0, [r7, #28]
        break;
 80061e2:	e014      	b.n	800620e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061e4:	f7fd ffb0 	bl	8004148 <HAL_RCC_GetPCLK2Freq>
 80061e8:	61f8      	str	r0, [r7, #28]
        break;
 80061ea:	e010      	b.n	800620e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006264 <UART_SetConfig+0x454>)
 80061ee:	61fb      	str	r3, [r7, #28]
        break;
 80061f0:	e00d      	b.n	800620e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061f2:	f7fd fefb 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 80061f6:	61f8      	str	r0, [r7, #28]
        break;
 80061f8:	e009      	b.n	800620e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061fe:	61fb      	str	r3, [r7, #28]
        break;
 8006200:	e005      	b.n	800620e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800620c:	bf00      	nop
    }

    if (pclk != 0U)
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d019      	beq.n	8006248 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	085a      	lsrs	r2, r3, #1
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	441a      	add	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	fbb2 f3f3 	udiv	r3, r2, r3
 8006226:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2b0f      	cmp	r3, #15
 800622c:	d909      	bls.n	8006242 <UART_SetConfig+0x432>
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006234:	d205      	bcs.n	8006242 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	b29a      	uxth	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	60da      	str	r2, [r3, #12]
 8006240:	e002      	b.n	8006248 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006254:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006258:	4618      	mov	r0, r3
 800625a:	3728      	adds	r7, #40	@ 0x28
 800625c:	46bd      	mov	sp, r7
 800625e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006262:	bf00      	nop
 8006264:	00f42400 	.word	0x00f42400

08006268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006274:	f003 0308 	and.w	r3, r3, #8
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00a      	beq.n	8006292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	430a      	orrs	r2, r1
 8006290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00a      	beq.n	80062b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	430a      	orrs	r2, r1
 80062b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	f003 0304 	and.w	r3, r3, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	f003 0310 	and.w	r3, r3, #16
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00a      	beq.n	800631a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006344:	2b00      	cmp	r3, #0
 8006346:	d01a      	beq.n	800637e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006366:	d10a      	bne.n	800637e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	430a      	orrs	r2, r1
 800639e:	605a      	str	r2, [r3, #4]
  }
}
 80063a0:	bf00      	nop
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b098      	sub	sp, #96	@ 0x60
 80063b0:	af02      	add	r7, sp, #8
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063bc:	f7fb fe9e 	bl	80020fc <HAL_GetTick>
 80063c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0308 	and.w	r3, r3, #8
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d12e      	bne.n	800642e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063d8:	2200      	movs	r2, #0
 80063da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f88c 	bl	80064fc <UART_WaitOnFlagUntilTimeout>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d021      	beq.n	800642e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f2:	e853 3f00 	ldrex	r3, [r3]
 80063f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	461a      	mov	r2, r3
 8006406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006408:	647b      	str	r3, [r7, #68]	@ 0x44
 800640a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800640e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006410:	e841 2300 	strex	r3, r2, [r1]
 8006414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e6      	bne.n	80063ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800642a:	2303      	movs	r3, #3
 800642c:	e062      	b.n	80064f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b04      	cmp	r3, #4
 800643a:	d149      	bne.n	80064d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800643c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006440:	9300      	str	r3, [sp, #0]
 8006442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006444:	2200      	movs	r2, #0
 8006446:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f856 	bl	80064fc <UART_WaitOnFlagUntilTimeout>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d03c      	beq.n	80064d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645e:	e853 3f00 	ldrex	r3, [r3]
 8006462:	623b      	str	r3, [r7, #32]
   return(result);
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800646a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	461a      	mov	r2, r3
 8006472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006474:	633b      	str	r3, [r7, #48]	@ 0x30
 8006476:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006478:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800647a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800647c:	e841 2300 	strex	r3, r2, [r1]
 8006480:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1e6      	bne.n	8006456 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	3308      	adds	r3, #8
 800648e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	e853 3f00 	ldrex	r3, [r3]
 8006496:	60fb      	str	r3, [r7, #12]
   return(result);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3308      	adds	r3, #8
 80064a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064a8:	61fa      	str	r2, [r7, #28]
 80064aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ac:	69b9      	ldr	r1, [r7, #24]
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	e841 2300 	strex	r3, r2, [r1]
 80064b4:	617b      	str	r3, [r7, #20]
   return(result);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1e5      	bne.n	8006488 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2220      	movs	r2, #32
 80064c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e011      	b.n	80064f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2220      	movs	r2, #32
 80064d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3758      	adds	r7, #88	@ 0x58
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	603b      	str	r3, [r7, #0]
 8006508:	4613      	mov	r3, r2
 800650a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800650c:	e04f      	b.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006514:	d04b      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006516:	f7fb fdf1 	bl	80020fc <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	69ba      	ldr	r2, [r7, #24]
 8006522:	429a      	cmp	r2, r3
 8006524:	d302      	bcc.n	800652c <UART_WaitOnFlagUntilTimeout+0x30>
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d101      	bne.n	8006530 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e04e      	b.n	80065ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0304 	and.w	r3, r3, #4
 800653a:	2b00      	cmp	r3, #0
 800653c:	d037      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b80      	cmp	r3, #128	@ 0x80
 8006542:	d034      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b40      	cmp	r3, #64	@ 0x40
 8006548:	d031      	beq.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69db      	ldr	r3, [r3, #28]
 8006550:	f003 0308 	and.w	r3, r3, #8
 8006554:	2b08      	cmp	r3, #8
 8006556:	d110      	bne.n	800657a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2208      	movs	r2, #8
 800655e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 f85e 	bl	8006622 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2208      	movs	r2, #8
 800656a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e029      	b.n	80065ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006588:	d111      	bne.n	80065ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f000 f844 	bl	8006622 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2220      	movs	r2, #32
 800659e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e00f      	b.n	80065ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	69da      	ldr	r2, [r3, #28]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	4013      	ands	r3, r2
 80065b8:	68ba      	ldr	r2, [r7, #8]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	bf0c      	ite	eq
 80065be:	2301      	moveq	r3, #1
 80065c0:	2300      	movne	r3, #0
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	461a      	mov	r2, r3
 80065c6:	79fb      	ldrb	r3, [r7, #7]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d0a0      	beq.n	800650e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b089      	sub	sp, #36	@ 0x24
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80065f2:	61fb      	str	r3, [r7, #28]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	461a      	mov	r2, r3
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	61bb      	str	r3, [r7, #24]
 80065fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	6979      	ldr	r1, [r7, #20]
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	613b      	str	r3, [r7, #16]
   return(result);
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e6      	bne.n	80065de <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2220      	movs	r2, #32
 8006614:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8006616:	bf00      	nop
 8006618:	3724      	adds	r7, #36	@ 0x24
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006622:	b480      	push	{r7}
 8006624:	b095      	sub	sp, #84	@ 0x54
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006632:	e853 3f00 	ldrex	r3, [r3]
 8006636:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800663e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	461a      	mov	r2, r3
 8006646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006648:	643b      	str	r3, [r7, #64]	@ 0x40
 800664a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800664e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e6      	bne.n	800662a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3308      	adds	r3, #8
 8006662:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	e853 3f00 	ldrex	r3, [r3]
 800666a:	61fb      	str	r3, [r7, #28]
   return(result);
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f023 0301 	bic.w	r3, r3, #1
 8006672:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	3308      	adds	r3, #8
 800667a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800667c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800667e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006682:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006684:	e841 2300 	strex	r3, r2, [r1]
 8006688:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1e5      	bne.n	800665c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006694:	2b01      	cmp	r3, #1
 8006696:	d118      	bne.n	80066ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	e853 3f00 	ldrex	r3, [r3]
 80066a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	f023 0310 	bic.w	r3, r3, #16
 80066ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066b6:	61bb      	str	r3, [r7, #24]
 80066b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ba:	6979      	ldr	r1, [r7, #20]
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	e841 2300 	strex	r3, r2, [r1]
 80066c2:	613b      	str	r3, [r7, #16]
   return(result);
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1e6      	bne.n	8006698 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2220      	movs	r2, #32
 80066ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80066de:	bf00      	nop
 80066e0:	3754      	adds	r7, #84	@ 0x54
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b090      	sub	sp, #64	@ 0x40
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b00      	cmp	r3, #0
 8006704:	d137      	bne.n	8006776 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006708:	2200      	movs	r2, #0
 800670a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800670e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006718:	e853 3f00 	ldrex	r3, [r3]
 800671c:	623b      	str	r3, [r7, #32]
   return(result);
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006724:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3308      	adds	r3, #8
 800672c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800672e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006730:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e5      	bne.n	800670e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	e853 3f00 	ldrex	r3, [r3]
 800674e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006756:	637b      	str	r3, [r7, #52]	@ 0x34
 8006758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	461a      	mov	r2, r3
 800675e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006760:	61fb      	str	r3, [r7, #28]
 8006762:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	69b9      	ldr	r1, [r7, #24]
 8006766:	69fa      	ldr	r2, [r7, #28]
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	617b      	str	r3, [r7, #20]
   return(result);
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e6      	bne.n	8006742 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006774:	e002      	b.n	800677c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006776:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006778:	f7ff fb20 	bl	8005dbc <HAL_UART_TxCpltCallback>
}
 800677c:	bf00      	nop
 800677e:	3740      	adds	r7, #64	@ 0x40
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006790:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f7ff fb1c 	bl	8005dd0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006798:	bf00      	nop
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ac:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067b2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c6:	2b80      	cmp	r3, #128	@ 0x80
 80067c8:	d109      	bne.n	80067de <UART_DMAError+0x3e>
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	2b21      	cmp	r3, #33	@ 0x21
 80067ce:	d106      	bne.n	80067de <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80067d8:	6978      	ldr	r0, [r7, #20]
 80067da:	f7ff fefc 	bl	80065d6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e8:	2b40      	cmp	r3, #64	@ 0x40
 80067ea:	d109      	bne.n	8006800 <UART_DMAError+0x60>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b22      	cmp	r3, #34	@ 0x22
 80067f0:	d106      	bne.n	8006800 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80067fa:	6978      	ldr	r0, [r7, #20]
 80067fc:	f7ff ff11 	bl	8006622 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006806:	f043 0210 	orr.w	r2, r3, #16
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006810:	6978      	ldr	r0, [r7, #20]
 8006812:	f7ff fae7 	bl	8005de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006816:	bf00      	nop
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f7ff fad1 	bl	8005de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006842:	bf00      	nop
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b088      	sub	sp, #32
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006866:	61fb      	str	r3, [r7, #28]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	461a      	mov	r2, r3
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	61bb      	str	r3, [r7, #24]
 8006872:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	6979      	ldr	r1, [r7, #20]
 8006876:	69ba      	ldr	r2, [r7, #24]
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	613b      	str	r3, [r7, #16]
   return(result);
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e6      	bne.n	8006852 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2220      	movs	r2, #32
 8006888:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7ff fa93 	bl	8005dbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006896:	bf00      	nop
 8006898:	3720      	adds	r7, #32
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}

0800689e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <__cvt>:
 80068b2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068b6:	ec57 6b10 	vmov	r6, r7, d0
 80068ba:	2f00      	cmp	r7, #0
 80068bc:	460c      	mov	r4, r1
 80068be:	4619      	mov	r1, r3
 80068c0:	463b      	mov	r3, r7
 80068c2:	bfbb      	ittet	lt
 80068c4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80068c8:	461f      	movlt	r7, r3
 80068ca:	2300      	movge	r3, #0
 80068cc:	232d      	movlt	r3, #45	@ 0x2d
 80068ce:	700b      	strb	r3, [r1, #0]
 80068d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068d2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80068d6:	4691      	mov	r9, r2
 80068d8:	f023 0820 	bic.w	r8, r3, #32
 80068dc:	bfbc      	itt	lt
 80068de:	4632      	movlt	r2, r6
 80068e0:	4616      	movlt	r6, r2
 80068e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068e6:	d005      	beq.n	80068f4 <__cvt+0x42>
 80068e8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80068ec:	d100      	bne.n	80068f0 <__cvt+0x3e>
 80068ee:	3401      	adds	r4, #1
 80068f0:	2102      	movs	r1, #2
 80068f2:	e000      	b.n	80068f6 <__cvt+0x44>
 80068f4:	2103      	movs	r1, #3
 80068f6:	ab03      	add	r3, sp, #12
 80068f8:	9301      	str	r3, [sp, #4]
 80068fa:	ab02      	add	r3, sp, #8
 80068fc:	9300      	str	r3, [sp, #0]
 80068fe:	ec47 6b10 	vmov	d0, r6, r7
 8006902:	4653      	mov	r3, sl
 8006904:	4622      	mov	r2, r4
 8006906:	f000 fe67 	bl	80075d8 <_dtoa_r>
 800690a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800690e:	4605      	mov	r5, r0
 8006910:	d119      	bne.n	8006946 <__cvt+0x94>
 8006912:	f019 0f01 	tst.w	r9, #1
 8006916:	d00e      	beq.n	8006936 <__cvt+0x84>
 8006918:	eb00 0904 	add.w	r9, r0, r4
 800691c:	2200      	movs	r2, #0
 800691e:	2300      	movs	r3, #0
 8006920:	4630      	mov	r0, r6
 8006922:	4639      	mov	r1, r7
 8006924:	f7fa f8d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006928:	b108      	cbz	r0, 800692e <__cvt+0x7c>
 800692a:	f8cd 900c 	str.w	r9, [sp, #12]
 800692e:	2230      	movs	r2, #48	@ 0x30
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	454b      	cmp	r3, r9
 8006934:	d31e      	bcc.n	8006974 <__cvt+0xc2>
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800693a:	1b5b      	subs	r3, r3, r5
 800693c:	4628      	mov	r0, r5
 800693e:	6013      	str	r3, [r2, #0]
 8006940:	b004      	add	sp, #16
 8006942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006946:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800694a:	eb00 0904 	add.w	r9, r0, r4
 800694e:	d1e5      	bne.n	800691c <__cvt+0x6a>
 8006950:	7803      	ldrb	r3, [r0, #0]
 8006952:	2b30      	cmp	r3, #48	@ 0x30
 8006954:	d10a      	bne.n	800696c <__cvt+0xba>
 8006956:	2200      	movs	r2, #0
 8006958:	2300      	movs	r3, #0
 800695a:	4630      	mov	r0, r6
 800695c:	4639      	mov	r1, r7
 800695e:	f7fa f8b3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006962:	b918      	cbnz	r0, 800696c <__cvt+0xba>
 8006964:	f1c4 0401 	rsb	r4, r4, #1
 8006968:	f8ca 4000 	str.w	r4, [sl]
 800696c:	f8da 3000 	ldr.w	r3, [sl]
 8006970:	4499      	add	r9, r3
 8006972:	e7d3      	b.n	800691c <__cvt+0x6a>
 8006974:	1c59      	adds	r1, r3, #1
 8006976:	9103      	str	r1, [sp, #12]
 8006978:	701a      	strb	r2, [r3, #0]
 800697a:	e7d9      	b.n	8006930 <__cvt+0x7e>

0800697c <__exponent>:
 800697c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800697e:	2900      	cmp	r1, #0
 8006980:	bfba      	itte	lt
 8006982:	4249      	neglt	r1, r1
 8006984:	232d      	movlt	r3, #45	@ 0x2d
 8006986:	232b      	movge	r3, #43	@ 0x2b
 8006988:	2909      	cmp	r1, #9
 800698a:	7002      	strb	r2, [r0, #0]
 800698c:	7043      	strb	r3, [r0, #1]
 800698e:	dd29      	ble.n	80069e4 <__exponent+0x68>
 8006990:	f10d 0307 	add.w	r3, sp, #7
 8006994:	461d      	mov	r5, r3
 8006996:	270a      	movs	r7, #10
 8006998:	461a      	mov	r2, r3
 800699a:	fbb1 f6f7 	udiv	r6, r1, r7
 800699e:	fb07 1416 	mls	r4, r7, r6, r1
 80069a2:	3430      	adds	r4, #48	@ 0x30
 80069a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80069a8:	460c      	mov	r4, r1
 80069aa:	2c63      	cmp	r4, #99	@ 0x63
 80069ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80069b0:	4631      	mov	r1, r6
 80069b2:	dcf1      	bgt.n	8006998 <__exponent+0x1c>
 80069b4:	3130      	adds	r1, #48	@ 0x30
 80069b6:	1e94      	subs	r4, r2, #2
 80069b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80069bc:	1c41      	adds	r1, r0, #1
 80069be:	4623      	mov	r3, r4
 80069c0:	42ab      	cmp	r3, r5
 80069c2:	d30a      	bcc.n	80069da <__exponent+0x5e>
 80069c4:	f10d 0309 	add.w	r3, sp, #9
 80069c8:	1a9b      	subs	r3, r3, r2
 80069ca:	42ac      	cmp	r4, r5
 80069cc:	bf88      	it	hi
 80069ce:	2300      	movhi	r3, #0
 80069d0:	3302      	adds	r3, #2
 80069d2:	4403      	add	r3, r0
 80069d4:	1a18      	subs	r0, r3, r0
 80069d6:	b003      	add	sp, #12
 80069d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80069de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80069e2:	e7ed      	b.n	80069c0 <__exponent+0x44>
 80069e4:	2330      	movs	r3, #48	@ 0x30
 80069e6:	3130      	adds	r1, #48	@ 0x30
 80069e8:	7083      	strb	r3, [r0, #2]
 80069ea:	70c1      	strb	r1, [r0, #3]
 80069ec:	1d03      	adds	r3, r0, #4
 80069ee:	e7f1      	b.n	80069d4 <__exponent+0x58>

080069f0 <_printf_float>:
 80069f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f4:	b08d      	sub	sp, #52	@ 0x34
 80069f6:	460c      	mov	r4, r1
 80069f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80069fc:	4616      	mov	r6, r2
 80069fe:	461f      	mov	r7, r3
 8006a00:	4605      	mov	r5, r0
 8006a02:	f000 fcdb 	bl	80073bc <_localeconv_r>
 8006a06:	6803      	ldr	r3, [r0, #0]
 8006a08:	9304      	str	r3, [sp, #16]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f7f9 fc30 	bl	8000270 <strlen>
 8006a10:	2300      	movs	r3, #0
 8006a12:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a14:	f8d8 3000 	ldr.w	r3, [r8]
 8006a18:	9005      	str	r0, [sp, #20]
 8006a1a:	3307      	adds	r3, #7
 8006a1c:	f023 0307 	bic.w	r3, r3, #7
 8006a20:	f103 0208 	add.w	r2, r3, #8
 8006a24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a28:	f8d4 b000 	ldr.w	fp, [r4]
 8006a2c:	f8c8 2000 	str.w	r2, [r8]
 8006a30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a38:	9307      	str	r3, [sp, #28]
 8006a3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a46:	4b9c      	ldr	r3, [pc, #624]	@ (8006cb8 <_printf_float+0x2c8>)
 8006a48:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4c:	f7fa f86e 	bl	8000b2c <__aeabi_dcmpun>
 8006a50:	bb70      	cbnz	r0, 8006ab0 <_printf_float+0xc0>
 8006a52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a56:	4b98      	ldr	r3, [pc, #608]	@ (8006cb8 <_printf_float+0x2c8>)
 8006a58:	f04f 32ff 	mov.w	r2, #4294967295
 8006a5c:	f7fa f848 	bl	8000af0 <__aeabi_dcmple>
 8006a60:	bb30      	cbnz	r0, 8006ab0 <_printf_float+0xc0>
 8006a62:	2200      	movs	r2, #0
 8006a64:	2300      	movs	r3, #0
 8006a66:	4640      	mov	r0, r8
 8006a68:	4649      	mov	r1, r9
 8006a6a:	f7fa f837 	bl	8000adc <__aeabi_dcmplt>
 8006a6e:	b110      	cbz	r0, 8006a76 <_printf_float+0x86>
 8006a70:	232d      	movs	r3, #45	@ 0x2d
 8006a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a76:	4a91      	ldr	r2, [pc, #580]	@ (8006cbc <_printf_float+0x2cc>)
 8006a78:	4b91      	ldr	r3, [pc, #580]	@ (8006cc0 <_printf_float+0x2d0>)
 8006a7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a7e:	bf94      	ite	ls
 8006a80:	4690      	movls	r8, r2
 8006a82:	4698      	movhi	r8, r3
 8006a84:	2303      	movs	r3, #3
 8006a86:	6123      	str	r3, [r4, #16]
 8006a88:	f02b 0304 	bic.w	r3, fp, #4
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	f04f 0900 	mov.w	r9, #0
 8006a92:	9700      	str	r7, [sp, #0]
 8006a94:	4633      	mov	r3, r6
 8006a96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a98:	4621      	mov	r1, r4
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 f9d2 	bl	8006e44 <_printf_common>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	f040 808d 	bne.w	8006bc0 <_printf_float+0x1d0>
 8006aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aaa:	b00d      	add	sp, #52	@ 0x34
 8006aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	4640      	mov	r0, r8
 8006ab6:	4649      	mov	r1, r9
 8006ab8:	f7fa f838 	bl	8000b2c <__aeabi_dcmpun>
 8006abc:	b140      	cbz	r0, 8006ad0 <_printf_float+0xe0>
 8006abe:	464b      	mov	r3, r9
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	bfbc      	itt	lt
 8006ac4:	232d      	movlt	r3, #45	@ 0x2d
 8006ac6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006aca:	4a7e      	ldr	r2, [pc, #504]	@ (8006cc4 <_printf_float+0x2d4>)
 8006acc:	4b7e      	ldr	r3, [pc, #504]	@ (8006cc8 <_printf_float+0x2d8>)
 8006ace:	e7d4      	b.n	8006a7a <_printf_float+0x8a>
 8006ad0:	6863      	ldr	r3, [r4, #4]
 8006ad2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006ad6:	9206      	str	r2, [sp, #24]
 8006ad8:	1c5a      	adds	r2, r3, #1
 8006ada:	d13b      	bne.n	8006b54 <_printf_float+0x164>
 8006adc:	2306      	movs	r3, #6
 8006ade:	6063      	str	r3, [r4, #4]
 8006ae0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	6022      	str	r2, [r4, #0]
 8006ae8:	9303      	str	r3, [sp, #12]
 8006aea:	ab0a      	add	r3, sp, #40	@ 0x28
 8006aec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006af0:	ab09      	add	r3, sp, #36	@ 0x24
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	6861      	ldr	r1, [r4, #4]
 8006af6:	ec49 8b10 	vmov	d0, r8, r9
 8006afa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006afe:	4628      	mov	r0, r5
 8006b00:	f7ff fed7 	bl	80068b2 <__cvt>
 8006b04:	9b06      	ldr	r3, [sp, #24]
 8006b06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b08:	2b47      	cmp	r3, #71	@ 0x47
 8006b0a:	4680      	mov	r8, r0
 8006b0c:	d129      	bne.n	8006b62 <_printf_float+0x172>
 8006b0e:	1cc8      	adds	r0, r1, #3
 8006b10:	db02      	blt.n	8006b18 <_printf_float+0x128>
 8006b12:	6863      	ldr	r3, [r4, #4]
 8006b14:	4299      	cmp	r1, r3
 8006b16:	dd41      	ble.n	8006b9c <_printf_float+0x1ac>
 8006b18:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b1c:	fa5f fa8a 	uxtb.w	sl, sl
 8006b20:	3901      	subs	r1, #1
 8006b22:	4652      	mov	r2, sl
 8006b24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b28:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b2a:	f7ff ff27 	bl	800697c <__exponent>
 8006b2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b30:	1813      	adds	r3, r2, r0
 8006b32:	2a01      	cmp	r2, #1
 8006b34:	4681      	mov	r9, r0
 8006b36:	6123      	str	r3, [r4, #16]
 8006b38:	dc02      	bgt.n	8006b40 <_printf_float+0x150>
 8006b3a:	6822      	ldr	r2, [r4, #0]
 8006b3c:	07d2      	lsls	r2, r2, #31
 8006b3e:	d501      	bpl.n	8006b44 <_printf_float+0x154>
 8006b40:	3301      	adds	r3, #1
 8006b42:	6123      	str	r3, [r4, #16]
 8006b44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0a2      	beq.n	8006a92 <_printf_float+0xa2>
 8006b4c:	232d      	movs	r3, #45	@ 0x2d
 8006b4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b52:	e79e      	b.n	8006a92 <_printf_float+0xa2>
 8006b54:	9a06      	ldr	r2, [sp, #24]
 8006b56:	2a47      	cmp	r2, #71	@ 0x47
 8006b58:	d1c2      	bne.n	8006ae0 <_printf_float+0xf0>
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1c0      	bne.n	8006ae0 <_printf_float+0xf0>
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e7bd      	b.n	8006ade <_printf_float+0xee>
 8006b62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b66:	d9db      	bls.n	8006b20 <_printf_float+0x130>
 8006b68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b6c:	d118      	bne.n	8006ba0 <_printf_float+0x1b0>
 8006b6e:	2900      	cmp	r1, #0
 8006b70:	6863      	ldr	r3, [r4, #4]
 8006b72:	dd0b      	ble.n	8006b8c <_printf_float+0x19c>
 8006b74:	6121      	str	r1, [r4, #16]
 8006b76:	b913      	cbnz	r3, 8006b7e <_printf_float+0x18e>
 8006b78:	6822      	ldr	r2, [r4, #0]
 8006b7a:	07d0      	lsls	r0, r2, #31
 8006b7c:	d502      	bpl.n	8006b84 <_printf_float+0x194>
 8006b7e:	3301      	adds	r3, #1
 8006b80:	440b      	add	r3, r1
 8006b82:	6123      	str	r3, [r4, #16]
 8006b84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b86:	f04f 0900 	mov.w	r9, #0
 8006b8a:	e7db      	b.n	8006b44 <_printf_float+0x154>
 8006b8c:	b913      	cbnz	r3, 8006b94 <_printf_float+0x1a4>
 8006b8e:	6822      	ldr	r2, [r4, #0]
 8006b90:	07d2      	lsls	r2, r2, #31
 8006b92:	d501      	bpl.n	8006b98 <_printf_float+0x1a8>
 8006b94:	3302      	adds	r3, #2
 8006b96:	e7f4      	b.n	8006b82 <_printf_float+0x192>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e7f2      	b.n	8006b82 <_printf_float+0x192>
 8006b9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ba2:	4299      	cmp	r1, r3
 8006ba4:	db05      	blt.n	8006bb2 <_printf_float+0x1c2>
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	6121      	str	r1, [r4, #16]
 8006baa:	07d8      	lsls	r0, r3, #31
 8006bac:	d5ea      	bpl.n	8006b84 <_printf_float+0x194>
 8006bae:	1c4b      	adds	r3, r1, #1
 8006bb0:	e7e7      	b.n	8006b82 <_printf_float+0x192>
 8006bb2:	2900      	cmp	r1, #0
 8006bb4:	bfd4      	ite	le
 8006bb6:	f1c1 0202 	rsble	r2, r1, #2
 8006bba:	2201      	movgt	r2, #1
 8006bbc:	4413      	add	r3, r2
 8006bbe:	e7e0      	b.n	8006b82 <_printf_float+0x192>
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	055a      	lsls	r2, r3, #21
 8006bc4:	d407      	bmi.n	8006bd6 <_printf_float+0x1e6>
 8006bc6:	6923      	ldr	r3, [r4, #16]
 8006bc8:	4642      	mov	r2, r8
 8006bca:	4631      	mov	r1, r6
 8006bcc:	4628      	mov	r0, r5
 8006bce:	47b8      	blx	r7
 8006bd0:	3001      	adds	r0, #1
 8006bd2:	d12b      	bne.n	8006c2c <_printf_float+0x23c>
 8006bd4:	e767      	b.n	8006aa6 <_printf_float+0xb6>
 8006bd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006bda:	f240 80dd 	bls.w	8006d98 <_printf_float+0x3a8>
 8006bde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006be2:	2200      	movs	r2, #0
 8006be4:	2300      	movs	r3, #0
 8006be6:	f7f9 ff6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d033      	beq.n	8006c56 <_printf_float+0x266>
 8006bee:	4a37      	ldr	r2, [pc, #220]	@ (8006ccc <_printf_float+0x2dc>)
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	47b8      	blx	r7
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f43f af54 	beq.w	8006aa6 <_printf_float+0xb6>
 8006bfe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006c02:	4543      	cmp	r3, r8
 8006c04:	db02      	blt.n	8006c0c <_printf_float+0x21c>
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	07d8      	lsls	r0, r3, #31
 8006c0a:	d50f      	bpl.n	8006c2c <_printf_float+0x23c>
 8006c0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c10:	4631      	mov	r1, r6
 8006c12:	4628      	mov	r0, r5
 8006c14:	47b8      	blx	r7
 8006c16:	3001      	adds	r0, #1
 8006c18:	f43f af45 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c1c:	f04f 0900 	mov.w	r9, #0
 8006c20:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c24:	f104 0a1a 	add.w	sl, r4, #26
 8006c28:	45c8      	cmp	r8, r9
 8006c2a:	dc09      	bgt.n	8006c40 <_printf_float+0x250>
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	079b      	lsls	r3, r3, #30
 8006c30:	f100 8103 	bmi.w	8006e3a <_printf_float+0x44a>
 8006c34:	68e0      	ldr	r0, [r4, #12]
 8006c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c38:	4298      	cmp	r0, r3
 8006c3a:	bfb8      	it	lt
 8006c3c:	4618      	movlt	r0, r3
 8006c3e:	e734      	b.n	8006aaa <_printf_float+0xba>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4652      	mov	r2, sl
 8006c44:	4631      	mov	r1, r6
 8006c46:	4628      	mov	r0, r5
 8006c48:	47b8      	blx	r7
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	f43f af2b 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c50:	f109 0901 	add.w	r9, r9, #1
 8006c54:	e7e8      	b.n	8006c28 <_printf_float+0x238>
 8006c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	dc39      	bgt.n	8006cd0 <_printf_float+0x2e0>
 8006c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006ccc <_printf_float+0x2dc>)
 8006c5e:	2301      	movs	r3, #1
 8006c60:	4631      	mov	r1, r6
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f af1d 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006c70:	ea59 0303 	orrs.w	r3, r9, r3
 8006c74:	d102      	bne.n	8006c7c <_printf_float+0x28c>
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	07d9      	lsls	r1, r3, #31
 8006c7a:	d5d7      	bpl.n	8006c2c <_printf_float+0x23c>
 8006c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c80:	4631      	mov	r1, r6
 8006c82:	4628      	mov	r0, r5
 8006c84:	47b8      	blx	r7
 8006c86:	3001      	adds	r0, #1
 8006c88:	f43f af0d 	beq.w	8006aa6 <_printf_float+0xb6>
 8006c8c:	f04f 0a00 	mov.w	sl, #0
 8006c90:	f104 0b1a 	add.w	fp, r4, #26
 8006c94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c96:	425b      	negs	r3, r3
 8006c98:	4553      	cmp	r3, sl
 8006c9a:	dc01      	bgt.n	8006ca0 <_printf_float+0x2b0>
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	e793      	b.n	8006bc8 <_printf_float+0x1d8>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	465a      	mov	r2, fp
 8006ca4:	4631      	mov	r1, r6
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	47b8      	blx	r7
 8006caa:	3001      	adds	r0, #1
 8006cac:	f43f aefb 	beq.w	8006aa6 <_printf_float+0xb6>
 8006cb0:	f10a 0a01 	add.w	sl, sl, #1
 8006cb4:	e7ee      	b.n	8006c94 <_printf_float+0x2a4>
 8006cb6:	bf00      	nop
 8006cb8:	7fefffff 	.word	0x7fefffff
 8006cbc:	08009c10 	.word	0x08009c10
 8006cc0:	08009c14 	.word	0x08009c14
 8006cc4:	08009c18 	.word	0x08009c18
 8006cc8:	08009c1c 	.word	0x08009c1c
 8006ccc:	08009c20 	.word	0x08009c20
 8006cd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006cd6:	4553      	cmp	r3, sl
 8006cd8:	bfa8      	it	ge
 8006cda:	4653      	movge	r3, sl
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	4699      	mov	r9, r3
 8006ce0:	dc36      	bgt.n	8006d50 <_printf_float+0x360>
 8006ce2:	f04f 0b00 	mov.w	fp, #0
 8006ce6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cea:	f104 021a 	add.w	r2, r4, #26
 8006cee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cf0:	9306      	str	r3, [sp, #24]
 8006cf2:	eba3 0309 	sub.w	r3, r3, r9
 8006cf6:	455b      	cmp	r3, fp
 8006cf8:	dc31      	bgt.n	8006d5e <_printf_float+0x36e>
 8006cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cfc:	459a      	cmp	sl, r3
 8006cfe:	dc3a      	bgt.n	8006d76 <_printf_float+0x386>
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	07da      	lsls	r2, r3, #31
 8006d04:	d437      	bmi.n	8006d76 <_printf_float+0x386>
 8006d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d08:	ebaa 0903 	sub.w	r9, sl, r3
 8006d0c:	9b06      	ldr	r3, [sp, #24]
 8006d0e:	ebaa 0303 	sub.w	r3, sl, r3
 8006d12:	4599      	cmp	r9, r3
 8006d14:	bfa8      	it	ge
 8006d16:	4699      	movge	r9, r3
 8006d18:	f1b9 0f00 	cmp.w	r9, #0
 8006d1c:	dc33      	bgt.n	8006d86 <_printf_float+0x396>
 8006d1e:	f04f 0800 	mov.w	r8, #0
 8006d22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d26:	f104 0b1a 	add.w	fp, r4, #26
 8006d2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d2c:	ebaa 0303 	sub.w	r3, sl, r3
 8006d30:	eba3 0309 	sub.w	r3, r3, r9
 8006d34:	4543      	cmp	r3, r8
 8006d36:	f77f af79 	ble.w	8006c2c <_printf_float+0x23c>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	465a      	mov	r2, fp
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b8      	blx	r7
 8006d44:	3001      	adds	r0, #1
 8006d46:	f43f aeae 	beq.w	8006aa6 <_printf_float+0xb6>
 8006d4a:	f108 0801 	add.w	r8, r8, #1
 8006d4e:	e7ec      	b.n	8006d2a <_printf_float+0x33a>
 8006d50:	4642      	mov	r2, r8
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	d1c2      	bne.n	8006ce2 <_printf_float+0x2f2>
 8006d5c:	e6a3      	b.n	8006aa6 <_printf_float+0xb6>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	4631      	mov	r1, r6
 8006d62:	4628      	mov	r0, r5
 8006d64:	9206      	str	r2, [sp, #24]
 8006d66:	47b8      	blx	r7
 8006d68:	3001      	adds	r0, #1
 8006d6a:	f43f ae9c 	beq.w	8006aa6 <_printf_float+0xb6>
 8006d6e:	9a06      	ldr	r2, [sp, #24]
 8006d70:	f10b 0b01 	add.w	fp, fp, #1
 8006d74:	e7bb      	b.n	8006cee <_printf_float+0x2fe>
 8006d76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	47b8      	blx	r7
 8006d80:	3001      	adds	r0, #1
 8006d82:	d1c0      	bne.n	8006d06 <_printf_float+0x316>
 8006d84:	e68f      	b.n	8006aa6 <_printf_float+0xb6>
 8006d86:	9a06      	ldr	r2, [sp, #24]
 8006d88:	464b      	mov	r3, r9
 8006d8a:	4442      	add	r2, r8
 8006d8c:	4631      	mov	r1, r6
 8006d8e:	4628      	mov	r0, r5
 8006d90:	47b8      	blx	r7
 8006d92:	3001      	adds	r0, #1
 8006d94:	d1c3      	bne.n	8006d1e <_printf_float+0x32e>
 8006d96:	e686      	b.n	8006aa6 <_printf_float+0xb6>
 8006d98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d9c:	f1ba 0f01 	cmp.w	sl, #1
 8006da0:	dc01      	bgt.n	8006da6 <_printf_float+0x3b6>
 8006da2:	07db      	lsls	r3, r3, #31
 8006da4:	d536      	bpl.n	8006e14 <_printf_float+0x424>
 8006da6:	2301      	movs	r3, #1
 8006da8:	4642      	mov	r2, r8
 8006daa:	4631      	mov	r1, r6
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b8      	blx	r7
 8006db0:	3001      	adds	r0, #1
 8006db2:	f43f ae78 	beq.w	8006aa6 <_printf_float+0xb6>
 8006db6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f43f ae70 	beq.w	8006aa6 <_printf_float+0xb6>
 8006dc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2300      	movs	r3, #0
 8006dce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dd2:	f7f9 fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dd6:	b9c0      	cbnz	r0, 8006e0a <_printf_float+0x41a>
 8006dd8:	4653      	mov	r3, sl
 8006dda:	f108 0201 	add.w	r2, r8, #1
 8006dde:	4631      	mov	r1, r6
 8006de0:	4628      	mov	r0, r5
 8006de2:	47b8      	blx	r7
 8006de4:	3001      	adds	r0, #1
 8006de6:	d10c      	bne.n	8006e02 <_printf_float+0x412>
 8006de8:	e65d      	b.n	8006aa6 <_printf_float+0xb6>
 8006dea:	2301      	movs	r3, #1
 8006dec:	465a      	mov	r2, fp
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f ae56 	beq.w	8006aa6 <_printf_float+0xb6>
 8006dfa:	f108 0801 	add.w	r8, r8, #1
 8006dfe:	45d0      	cmp	r8, sl
 8006e00:	dbf3      	blt.n	8006dea <_printf_float+0x3fa>
 8006e02:	464b      	mov	r3, r9
 8006e04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e08:	e6df      	b.n	8006bca <_printf_float+0x1da>
 8006e0a:	f04f 0800 	mov.w	r8, #0
 8006e0e:	f104 0b1a 	add.w	fp, r4, #26
 8006e12:	e7f4      	b.n	8006dfe <_printf_float+0x40e>
 8006e14:	2301      	movs	r3, #1
 8006e16:	4642      	mov	r2, r8
 8006e18:	e7e1      	b.n	8006dde <_printf_float+0x3ee>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	464a      	mov	r2, r9
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b8      	blx	r7
 8006e24:	3001      	adds	r0, #1
 8006e26:	f43f ae3e 	beq.w	8006aa6 <_printf_float+0xb6>
 8006e2a:	f108 0801 	add.w	r8, r8, #1
 8006e2e:	68e3      	ldr	r3, [r4, #12]
 8006e30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e32:	1a5b      	subs	r3, r3, r1
 8006e34:	4543      	cmp	r3, r8
 8006e36:	dcf0      	bgt.n	8006e1a <_printf_float+0x42a>
 8006e38:	e6fc      	b.n	8006c34 <_printf_float+0x244>
 8006e3a:	f04f 0800 	mov.w	r8, #0
 8006e3e:	f104 0919 	add.w	r9, r4, #25
 8006e42:	e7f4      	b.n	8006e2e <_printf_float+0x43e>

08006e44 <_printf_common>:
 8006e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e48:	4616      	mov	r6, r2
 8006e4a:	4698      	mov	r8, r3
 8006e4c:	688a      	ldr	r2, [r1, #8]
 8006e4e:	690b      	ldr	r3, [r1, #16]
 8006e50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e54:	4293      	cmp	r3, r2
 8006e56:	bfb8      	it	lt
 8006e58:	4613      	movlt	r3, r2
 8006e5a:	6033      	str	r3, [r6, #0]
 8006e5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e60:	4607      	mov	r7, r0
 8006e62:	460c      	mov	r4, r1
 8006e64:	b10a      	cbz	r2, 8006e6a <_printf_common+0x26>
 8006e66:	3301      	adds	r3, #1
 8006e68:	6033      	str	r3, [r6, #0]
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	0699      	lsls	r1, r3, #26
 8006e6e:	bf42      	ittt	mi
 8006e70:	6833      	ldrmi	r3, [r6, #0]
 8006e72:	3302      	addmi	r3, #2
 8006e74:	6033      	strmi	r3, [r6, #0]
 8006e76:	6825      	ldr	r5, [r4, #0]
 8006e78:	f015 0506 	ands.w	r5, r5, #6
 8006e7c:	d106      	bne.n	8006e8c <_printf_common+0x48>
 8006e7e:	f104 0a19 	add.w	sl, r4, #25
 8006e82:	68e3      	ldr	r3, [r4, #12]
 8006e84:	6832      	ldr	r2, [r6, #0]
 8006e86:	1a9b      	subs	r3, r3, r2
 8006e88:	42ab      	cmp	r3, r5
 8006e8a:	dc26      	bgt.n	8006eda <_printf_common+0x96>
 8006e8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e90:	6822      	ldr	r2, [r4, #0]
 8006e92:	3b00      	subs	r3, #0
 8006e94:	bf18      	it	ne
 8006e96:	2301      	movne	r3, #1
 8006e98:	0692      	lsls	r2, r2, #26
 8006e9a:	d42b      	bmi.n	8006ef4 <_printf_common+0xb0>
 8006e9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ea0:	4641      	mov	r1, r8
 8006ea2:	4638      	mov	r0, r7
 8006ea4:	47c8      	blx	r9
 8006ea6:	3001      	adds	r0, #1
 8006ea8:	d01e      	beq.n	8006ee8 <_printf_common+0xa4>
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	6922      	ldr	r2, [r4, #16]
 8006eae:	f003 0306 	and.w	r3, r3, #6
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	bf02      	ittt	eq
 8006eb6:	68e5      	ldreq	r5, [r4, #12]
 8006eb8:	6833      	ldreq	r3, [r6, #0]
 8006eba:	1aed      	subeq	r5, r5, r3
 8006ebc:	68a3      	ldr	r3, [r4, #8]
 8006ebe:	bf0c      	ite	eq
 8006ec0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ec4:	2500      	movne	r5, #0
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	bfc4      	itt	gt
 8006eca:	1a9b      	subgt	r3, r3, r2
 8006ecc:	18ed      	addgt	r5, r5, r3
 8006ece:	2600      	movs	r6, #0
 8006ed0:	341a      	adds	r4, #26
 8006ed2:	42b5      	cmp	r5, r6
 8006ed4:	d11a      	bne.n	8006f0c <_printf_common+0xc8>
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	e008      	b.n	8006eec <_printf_common+0xa8>
 8006eda:	2301      	movs	r3, #1
 8006edc:	4652      	mov	r2, sl
 8006ede:	4641      	mov	r1, r8
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	47c8      	blx	r9
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	d103      	bne.n	8006ef0 <_printf_common+0xac>
 8006ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8006eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	e7c6      	b.n	8006e82 <_printf_common+0x3e>
 8006ef4:	18e1      	adds	r1, r4, r3
 8006ef6:	1c5a      	adds	r2, r3, #1
 8006ef8:	2030      	movs	r0, #48	@ 0x30
 8006efa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006efe:	4422      	add	r2, r4
 8006f00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f08:	3302      	adds	r3, #2
 8006f0a:	e7c7      	b.n	8006e9c <_printf_common+0x58>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	4622      	mov	r2, r4
 8006f10:	4641      	mov	r1, r8
 8006f12:	4638      	mov	r0, r7
 8006f14:	47c8      	blx	r9
 8006f16:	3001      	adds	r0, #1
 8006f18:	d0e6      	beq.n	8006ee8 <_printf_common+0xa4>
 8006f1a:	3601      	adds	r6, #1
 8006f1c:	e7d9      	b.n	8006ed2 <_printf_common+0x8e>
	...

08006f20 <_printf_i>:
 8006f20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f24:	7e0f      	ldrb	r7, [r1, #24]
 8006f26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f28:	2f78      	cmp	r7, #120	@ 0x78
 8006f2a:	4691      	mov	r9, r2
 8006f2c:	4680      	mov	r8, r0
 8006f2e:	460c      	mov	r4, r1
 8006f30:	469a      	mov	sl, r3
 8006f32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f36:	d807      	bhi.n	8006f48 <_printf_i+0x28>
 8006f38:	2f62      	cmp	r7, #98	@ 0x62
 8006f3a:	d80a      	bhi.n	8006f52 <_printf_i+0x32>
 8006f3c:	2f00      	cmp	r7, #0
 8006f3e:	f000 80d2 	beq.w	80070e6 <_printf_i+0x1c6>
 8006f42:	2f58      	cmp	r7, #88	@ 0x58
 8006f44:	f000 80b9 	beq.w	80070ba <_printf_i+0x19a>
 8006f48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f50:	e03a      	b.n	8006fc8 <_printf_i+0xa8>
 8006f52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f56:	2b15      	cmp	r3, #21
 8006f58:	d8f6      	bhi.n	8006f48 <_printf_i+0x28>
 8006f5a:	a101      	add	r1, pc, #4	@ (adr r1, 8006f60 <_printf_i+0x40>)
 8006f5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f60:	08006fb9 	.word	0x08006fb9
 8006f64:	08006fcd 	.word	0x08006fcd
 8006f68:	08006f49 	.word	0x08006f49
 8006f6c:	08006f49 	.word	0x08006f49
 8006f70:	08006f49 	.word	0x08006f49
 8006f74:	08006f49 	.word	0x08006f49
 8006f78:	08006fcd 	.word	0x08006fcd
 8006f7c:	08006f49 	.word	0x08006f49
 8006f80:	08006f49 	.word	0x08006f49
 8006f84:	08006f49 	.word	0x08006f49
 8006f88:	08006f49 	.word	0x08006f49
 8006f8c:	080070cd 	.word	0x080070cd
 8006f90:	08006ff7 	.word	0x08006ff7
 8006f94:	08007087 	.word	0x08007087
 8006f98:	08006f49 	.word	0x08006f49
 8006f9c:	08006f49 	.word	0x08006f49
 8006fa0:	080070ef 	.word	0x080070ef
 8006fa4:	08006f49 	.word	0x08006f49
 8006fa8:	08006ff7 	.word	0x08006ff7
 8006fac:	08006f49 	.word	0x08006f49
 8006fb0:	08006f49 	.word	0x08006f49
 8006fb4:	0800708f 	.word	0x0800708f
 8006fb8:	6833      	ldr	r3, [r6, #0]
 8006fba:	1d1a      	adds	r2, r3, #4
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	6032      	str	r2, [r6, #0]
 8006fc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e09d      	b.n	8007108 <_printf_i+0x1e8>
 8006fcc:	6833      	ldr	r3, [r6, #0]
 8006fce:	6820      	ldr	r0, [r4, #0]
 8006fd0:	1d19      	adds	r1, r3, #4
 8006fd2:	6031      	str	r1, [r6, #0]
 8006fd4:	0606      	lsls	r6, r0, #24
 8006fd6:	d501      	bpl.n	8006fdc <_printf_i+0xbc>
 8006fd8:	681d      	ldr	r5, [r3, #0]
 8006fda:	e003      	b.n	8006fe4 <_printf_i+0xc4>
 8006fdc:	0645      	lsls	r5, r0, #25
 8006fde:	d5fb      	bpl.n	8006fd8 <_printf_i+0xb8>
 8006fe0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006fe4:	2d00      	cmp	r5, #0
 8006fe6:	da03      	bge.n	8006ff0 <_printf_i+0xd0>
 8006fe8:	232d      	movs	r3, #45	@ 0x2d
 8006fea:	426d      	negs	r5, r5
 8006fec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ff0:	4859      	ldr	r0, [pc, #356]	@ (8007158 <_printf_i+0x238>)
 8006ff2:	230a      	movs	r3, #10
 8006ff4:	e011      	b.n	800701a <_printf_i+0xfa>
 8006ff6:	6821      	ldr	r1, [r4, #0]
 8006ff8:	6833      	ldr	r3, [r6, #0]
 8006ffa:	0608      	lsls	r0, r1, #24
 8006ffc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007000:	d402      	bmi.n	8007008 <_printf_i+0xe8>
 8007002:	0649      	lsls	r1, r1, #25
 8007004:	bf48      	it	mi
 8007006:	b2ad      	uxthmi	r5, r5
 8007008:	2f6f      	cmp	r7, #111	@ 0x6f
 800700a:	4853      	ldr	r0, [pc, #332]	@ (8007158 <_printf_i+0x238>)
 800700c:	6033      	str	r3, [r6, #0]
 800700e:	bf14      	ite	ne
 8007010:	230a      	movne	r3, #10
 8007012:	2308      	moveq	r3, #8
 8007014:	2100      	movs	r1, #0
 8007016:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800701a:	6866      	ldr	r6, [r4, #4]
 800701c:	60a6      	str	r6, [r4, #8]
 800701e:	2e00      	cmp	r6, #0
 8007020:	bfa2      	ittt	ge
 8007022:	6821      	ldrge	r1, [r4, #0]
 8007024:	f021 0104 	bicge.w	r1, r1, #4
 8007028:	6021      	strge	r1, [r4, #0]
 800702a:	b90d      	cbnz	r5, 8007030 <_printf_i+0x110>
 800702c:	2e00      	cmp	r6, #0
 800702e:	d04b      	beq.n	80070c8 <_printf_i+0x1a8>
 8007030:	4616      	mov	r6, r2
 8007032:	fbb5 f1f3 	udiv	r1, r5, r3
 8007036:	fb03 5711 	mls	r7, r3, r1, r5
 800703a:	5dc7      	ldrb	r7, [r0, r7]
 800703c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007040:	462f      	mov	r7, r5
 8007042:	42bb      	cmp	r3, r7
 8007044:	460d      	mov	r5, r1
 8007046:	d9f4      	bls.n	8007032 <_printf_i+0x112>
 8007048:	2b08      	cmp	r3, #8
 800704a:	d10b      	bne.n	8007064 <_printf_i+0x144>
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	07df      	lsls	r7, r3, #31
 8007050:	d508      	bpl.n	8007064 <_printf_i+0x144>
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	6861      	ldr	r1, [r4, #4]
 8007056:	4299      	cmp	r1, r3
 8007058:	bfde      	ittt	le
 800705a:	2330      	movle	r3, #48	@ 0x30
 800705c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007060:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007064:	1b92      	subs	r2, r2, r6
 8007066:	6122      	str	r2, [r4, #16]
 8007068:	f8cd a000 	str.w	sl, [sp]
 800706c:	464b      	mov	r3, r9
 800706e:	aa03      	add	r2, sp, #12
 8007070:	4621      	mov	r1, r4
 8007072:	4640      	mov	r0, r8
 8007074:	f7ff fee6 	bl	8006e44 <_printf_common>
 8007078:	3001      	adds	r0, #1
 800707a:	d14a      	bne.n	8007112 <_printf_i+0x1f2>
 800707c:	f04f 30ff 	mov.w	r0, #4294967295
 8007080:	b004      	add	sp, #16
 8007082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	f043 0320 	orr.w	r3, r3, #32
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	4833      	ldr	r0, [pc, #204]	@ (800715c <_printf_i+0x23c>)
 8007090:	2778      	movs	r7, #120	@ 0x78
 8007092:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007096:	6823      	ldr	r3, [r4, #0]
 8007098:	6831      	ldr	r1, [r6, #0]
 800709a:	061f      	lsls	r7, r3, #24
 800709c:	f851 5b04 	ldr.w	r5, [r1], #4
 80070a0:	d402      	bmi.n	80070a8 <_printf_i+0x188>
 80070a2:	065f      	lsls	r7, r3, #25
 80070a4:	bf48      	it	mi
 80070a6:	b2ad      	uxthmi	r5, r5
 80070a8:	6031      	str	r1, [r6, #0]
 80070aa:	07d9      	lsls	r1, r3, #31
 80070ac:	bf44      	itt	mi
 80070ae:	f043 0320 	orrmi.w	r3, r3, #32
 80070b2:	6023      	strmi	r3, [r4, #0]
 80070b4:	b11d      	cbz	r5, 80070be <_printf_i+0x19e>
 80070b6:	2310      	movs	r3, #16
 80070b8:	e7ac      	b.n	8007014 <_printf_i+0xf4>
 80070ba:	4827      	ldr	r0, [pc, #156]	@ (8007158 <_printf_i+0x238>)
 80070bc:	e7e9      	b.n	8007092 <_printf_i+0x172>
 80070be:	6823      	ldr	r3, [r4, #0]
 80070c0:	f023 0320 	bic.w	r3, r3, #32
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	e7f6      	b.n	80070b6 <_printf_i+0x196>
 80070c8:	4616      	mov	r6, r2
 80070ca:	e7bd      	b.n	8007048 <_printf_i+0x128>
 80070cc:	6833      	ldr	r3, [r6, #0]
 80070ce:	6825      	ldr	r5, [r4, #0]
 80070d0:	6961      	ldr	r1, [r4, #20]
 80070d2:	1d18      	adds	r0, r3, #4
 80070d4:	6030      	str	r0, [r6, #0]
 80070d6:	062e      	lsls	r6, r5, #24
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	d501      	bpl.n	80070e0 <_printf_i+0x1c0>
 80070dc:	6019      	str	r1, [r3, #0]
 80070de:	e002      	b.n	80070e6 <_printf_i+0x1c6>
 80070e0:	0668      	lsls	r0, r5, #25
 80070e2:	d5fb      	bpl.n	80070dc <_printf_i+0x1bc>
 80070e4:	8019      	strh	r1, [r3, #0]
 80070e6:	2300      	movs	r3, #0
 80070e8:	6123      	str	r3, [r4, #16]
 80070ea:	4616      	mov	r6, r2
 80070ec:	e7bc      	b.n	8007068 <_printf_i+0x148>
 80070ee:	6833      	ldr	r3, [r6, #0]
 80070f0:	1d1a      	adds	r2, r3, #4
 80070f2:	6032      	str	r2, [r6, #0]
 80070f4:	681e      	ldr	r6, [r3, #0]
 80070f6:	6862      	ldr	r2, [r4, #4]
 80070f8:	2100      	movs	r1, #0
 80070fa:	4630      	mov	r0, r6
 80070fc:	f7f9 f868 	bl	80001d0 <memchr>
 8007100:	b108      	cbz	r0, 8007106 <_printf_i+0x1e6>
 8007102:	1b80      	subs	r0, r0, r6
 8007104:	6060      	str	r0, [r4, #4]
 8007106:	6863      	ldr	r3, [r4, #4]
 8007108:	6123      	str	r3, [r4, #16]
 800710a:	2300      	movs	r3, #0
 800710c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007110:	e7aa      	b.n	8007068 <_printf_i+0x148>
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	4632      	mov	r2, r6
 8007116:	4649      	mov	r1, r9
 8007118:	4640      	mov	r0, r8
 800711a:	47d0      	blx	sl
 800711c:	3001      	adds	r0, #1
 800711e:	d0ad      	beq.n	800707c <_printf_i+0x15c>
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	079b      	lsls	r3, r3, #30
 8007124:	d413      	bmi.n	800714e <_printf_i+0x22e>
 8007126:	68e0      	ldr	r0, [r4, #12]
 8007128:	9b03      	ldr	r3, [sp, #12]
 800712a:	4298      	cmp	r0, r3
 800712c:	bfb8      	it	lt
 800712e:	4618      	movlt	r0, r3
 8007130:	e7a6      	b.n	8007080 <_printf_i+0x160>
 8007132:	2301      	movs	r3, #1
 8007134:	4632      	mov	r2, r6
 8007136:	4649      	mov	r1, r9
 8007138:	4640      	mov	r0, r8
 800713a:	47d0      	blx	sl
 800713c:	3001      	adds	r0, #1
 800713e:	d09d      	beq.n	800707c <_printf_i+0x15c>
 8007140:	3501      	adds	r5, #1
 8007142:	68e3      	ldr	r3, [r4, #12]
 8007144:	9903      	ldr	r1, [sp, #12]
 8007146:	1a5b      	subs	r3, r3, r1
 8007148:	42ab      	cmp	r3, r5
 800714a:	dcf2      	bgt.n	8007132 <_printf_i+0x212>
 800714c:	e7eb      	b.n	8007126 <_printf_i+0x206>
 800714e:	2500      	movs	r5, #0
 8007150:	f104 0619 	add.w	r6, r4, #25
 8007154:	e7f5      	b.n	8007142 <_printf_i+0x222>
 8007156:	bf00      	nop
 8007158:	08009c22 	.word	0x08009c22
 800715c:	08009c33 	.word	0x08009c33

08007160 <std>:
 8007160:	2300      	movs	r3, #0
 8007162:	b510      	push	{r4, lr}
 8007164:	4604      	mov	r4, r0
 8007166:	e9c0 3300 	strd	r3, r3, [r0]
 800716a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800716e:	6083      	str	r3, [r0, #8]
 8007170:	8181      	strh	r1, [r0, #12]
 8007172:	6643      	str	r3, [r0, #100]	@ 0x64
 8007174:	81c2      	strh	r2, [r0, #14]
 8007176:	6183      	str	r3, [r0, #24]
 8007178:	4619      	mov	r1, r3
 800717a:	2208      	movs	r2, #8
 800717c:	305c      	adds	r0, #92	@ 0x5c
 800717e:	f000 f914 	bl	80073aa <memset>
 8007182:	4b0d      	ldr	r3, [pc, #52]	@ (80071b8 <std+0x58>)
 8007184:	6263      	str	r3, [r4, #36]	@ 0x24
 8007186:	4b0d      	ldr	r3, [pc, #52]	@ (80071bc <std+0x5c>)
 8007188:	62a3      	str	r3, [r4, #40]	@ 0x28
 800718a:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <std+0x60>)
 800718c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800718e:	4b0d      	ldr	r3, [pc, #52]	@ (80071c4 <std+0x64>)
 8007190:	6323      	str	r3, [r4, #48]	@ 0x30
 8007192:	4b0d      	ldr	r3, [pc, #52]	@ (80071c8 <std+0x68>)
 8007194:	6224      	str	r4, [r4, #32]
 8007196:	429c      	cmp	r4, r3
 8007198:	d006      	beq.n	80071a8 <std+0x48>
 800719a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800719e:	4294      	cmp	r4, r2
 80071a0:	d002      	beq.n	80071a8 <std+0x48>
 80071a2:	33d0      	adds	r3, #208	@ 0xd0
 80071a4:	429c      	cmp	r4, r3
 80071a6:	d105      	bne.n	80071b4 <std+0x54>
 80071a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80071ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071b0:	f000 b978 	b.w	80074a4 <__retarget_lock_init_recursive>
 80071b4:	bd10      	pop	{r4, pc}
 80071b6:	bf00      	nop
 80071b8:	08007325 	.word	0x08007325
 80071bc:	08007347 	.word	0x08007347
 80071c0:	0800737f 	.word	0x0800737f
 80071c4:	080073a3 	.word	0x080073a3
 80071c8:	20000870 	.word	0x20000870

080071cc <stdio_exit_handler>:
 80071cc:	4a02      	ldr	r2, [pc, #8]	@ (80071d8 <stdio_exit_handler+0xc>)
 80071ce:	4903      	ldr	r1, [pc, #12]	@ (80071dc <stdio_exit_handler+0x10>)
 80071d0:	4803      	ldr	r0, [pc, #12]	@ (80071e0 <stdio_exit_handler+0x14>)
 80071d2:	f000 b869 	b.w	80072a8 <_fwalk_sglue>
 80071d6:	bf00      	nop
 80071d8:	20000014 	.word	0x20000014
 80071dc:	08008e1d 	.word	0x08008e1d
 80071e0:	20000024 	.word	0x20000024

080071e4 <cleanup_stdio>:
 80071e4:	6841      	ldr	r1, [r0, #4]
 80071e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007218 <cleanup_stdio+0x34>)
 80071e8:	4299      	cmp	r1, r3
 80071ea:	b510      	push	{r4, lr}
 80071ec:	4604      	mov	r4, r0
 80071ee:	d001      	beq.n	80071f4 <cleanup_stdio+0x10>
 80071f0:	f001 fe14 	bl	8008e1c <_fflush_r>
 80071f4:	68a1      	ldr	r1, [r4, #8]
 80071f6:	4b09      	ldr	r3, [pc, #36]	@ (800721c <cleanup_stdio+0x38>)
 80071f8:	4299      	cmp	r1, r3
 80071fa:	d002      	beq.n	8007202 <cleanup_stdio+0x1e>
 80071fc:	4620      	mov	r0, r4
 80071fe:	f001 fe0d 	bl	8008e1c <_fflush_r>
 8007202:	68e1      	ldr	r1, [r4, #12]
 8007204:	4b06      	ldr	r3, [pc, #24]	@ (8007220 <cleanup_stdio+0x3c>)
 8007206:	4299      	cmp	r1, r3
 8007208:	d004      	beq.n	8007214 <cleanup_stdio+0x30>
 800720a:	4620      	mov	r0, r4
 800720c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007210:	f001 be04 	b.w	8008e1c <_fflush_r>
 8007214:	bd10      	pop	{r4, pc}
 8007216:	bf00      	nop
 8007218:	20000870 	.word	0x20000870
 800721c:	200008d8 	.word	0x200008d8
 8007220:	20000940 	.word	0x20000940

08007224 <global_stdio_init.part.0>:
 8007224:	b510      	push	{r4, lr}
 8007226:	4b0b      	ldr	r3, [pc, #44]	@ (8007254 <global_stdio_init.part.0+0x30>)
 8007228:	4c0b      	ldr	r4, [pc, #44]	@ (8007258 <global_stdio_init.part.0+0x34>)
 800722a:	4a0c      	ldr	r2, [pc, #48]	@ (800725c <global_stdio_init.part.0+0x38>)
 800722c:	601a      	str	r2, [r3, #0]
 800722e:	4620      	mov	r0, r4
 8007230:	2200      	movs	r2, #0
 8007232:	2104      	movs	r1, #4
 8007234:	f7ff ff94 	bl	8007160 <std>
 8007238:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800723c:	2201      	movs	r2, #1
 800723e:	2109      	movs	r1, #9
 8007240:	f7ff ff8e 	bl	8007160 <std>
 8007244:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007248:	2202      	movs	r2, #2
 800724a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800724e:	2112      	movs	r1, #18
 8007250:	f7ff bf86 	b.w	8007160 <std>
 8007254:	200009a8 	.word	0x200009a8
 8007258:	20000870 	.word	0x20000870
 800725c:	080071cd 	.word	0x080071cd

08007260 <__sfp_lock_acquire>:
 8007260:	4801      	ldr	r0, [pc, #4]	@ (8007268 <__sfp_lock_acquire+0x8>)
 8007262:	f000 b920 	b.w	80074a6 <__retarget_lock_acquire_recursive>
 8007266:	bf00      	nop
 8007268:	200009b1 	.word	0x200009b1

0800726c <__sfp_lock_release>:
 800726c:	4801      	ldr	r0, [pc, #4]	@ (8007274 <__sfp_lock_release+0x8>)
 800726e:	f000 b91b 	b.w	80074a8 <__retarget_lock_release_recursive>
 8007272:	bf00      	nop
 8007274:	200009b1 	.word	0x200009b1

08007278 <__sinit>:
 8007278:	b510      	push	{r4, lr}
 800727a:	4604      	mov	r4, r0
 800727c:	f7ff fff0 	bl	8007260 <__sfp_lock_acquire>
 8007280:	6a23      	ldr	r3, [r4, #32]
 8007282:	b11b      	cbz	r3, 800728c <__sinit+0x14>
 8007284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007288:	f7ff bff0 	b.w	800726c <__sfp_lock_release>
 800728c:	4b04      	ldr	r3, [pc, #16]	@ (80072a0 <__sinit+0x28>)
 800728e:	6223      	str	r3, [r4, #32]
 8007290:	4b04      	ldr	r3, [pc, #16]	@ (80072a4 <__sinit+0x2c>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1f5      	bne.n	8007284 <__sinit+0xc>
 8007298:	f7ff ffc4 	bl	8007224 <global_stdio_init.part.0>
 800729c:	e7f2      	b.n	8007284 <__sinit+0xc>
 800729e:	bf00      	nop
 80072a0:	080071e5 	.word	0x080071e5
 80072a4:	200009a8 	.word	0x200009a8

080072a8 <_fwalk_sglue>:
 80072a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072ac:	4607      	mov	r7, r0
 80072ae:	4688      	mov	r8, r1
 80072b0:	4614      	mov	r4, r2
 80072b2:	2600      	movs	r6, #0
 80072b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072b8:	f1b9 0901 	subs.w	r9, r9, #1
 80072bc:	d505      	bpl.n	80072ca <_fwalk_sglue+0x22>
 80072be:	6824      	ldr	r4, [r4, #0]
 80072c0:	2c00      	cmp	r4, #0
 80072c2:	d1f7      	bne.n	80072b4 <_fwalk_sglue+0xc>
 80072c4:	4630      	mov	r0, r6
 80072c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ca:	89ab      	ldrh	r3, [r5, #12]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d907      	bls.n	80072e0 <_fwalk_sglue+0x38>
 80072d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072d4:	3301      	adds	r3, #1
 80072d6:	d003      	beq.n	80072e0 <_fwalk_sglue+0x38>
 80072d8:	4629      	mov	r1, r5
 80072da:	4638      	mov	r0, r7
 80072dc:	47c0      	blx	r8
 80072de:	4306      	orrs	r6, r0
 80072e0:	3568      	adds	r5, #104	@ 0x68
 80072e2:	e7e9      	b.n	80072b8 <_fwalk_sglue+0x10>

080072e4 <siprintf>:
 80072e4:	b40e      	push	{r1, r2, r3}
 80072e6:	b500      	push	{lr}
 80072e8:	b09c      	sub	sp, #112	@ 0x70
 80072ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80072ec:	9002      	str	r0, [sp, #8]
 80072ee:	9006      	str	r0, [sp, #24]
 80072f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072f4:	4809      	ldr	r0, [pc, #36]	@ (800731c <siprintf+0x38>)
 80072f6:	9107      	str	r1, [sp, #28]
 80072f8:	9104      	str	r1, [sp, #16]
 80072fa:	4909      	ldr	r1, [pc, #36]	@ (8007320 <siprintf+0x3c>)
 80072fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007300:	9105      	str	r1, [sp, #20]
 8007302:	6800      	ldr	r0, [r0, #0]
 8007304:	9301      	str	r3, [sp, #4]
 8007306:	a902      	add	r1, sp, #8
 8007308:	f001 fc08 	bl	8008b1c <_svfiprintf_r>
 800730c:	9b02      	ldr	r3, [sp, #8]
 800730e:	2200      	movs	r2, #0
 8007310:	701a      	strb	r2, [r3, #0]
 8007312:	b01c      	add	sp, #112	@ 0x70
 8007314:	f85d eb04 	ldr.w	lr, [sp], #4
 8007318:	b003      	add	sp, #12
 800731a:	4770      	bx	lr
 800731c:	20000020 	.word	0x20000020
 8007320:	ffff0208 	.word	0xffff0208

08007324 <__sread>:
 8007324:	b510      	push	{r4, lr}
 8007326:	460c      	mov	r4, r1
 8007328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800732c:	f000 f86c 	bl	8007408 <_read_r>
 8007330:	2800      	cmp	r0, #0
 8007332:	bfab      	itete	ge
 8007334:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007336:	89a3      	ldrhlt	r3, [r4, #12]
 8007338:	181b      	addge	r3, r3, r0
 800733a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800733e:	bfac      	ite	ge
 8007340:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007342:	81a3      	strhlt	r3, [r4, #12]
 8007344:	bd10      	pop	{r4, pc}

08007346 <__swrite>:
 8007346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800734a:	461f      	mov	r7, r3
 800734c:	898b      	ldrh	r3, [r1, #12]
 800734e:	05db      	lsls	r3, r3, #23
 8007350:	4605      	mov	r5, r0
 8007352:	460c      	mov	r4, r1
 8007354:	4616      	mov	r6, r2
 8007356:	d505      	bpl.n	8007364 <__swrite+0x1e>
 8007358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800735c:	2302      	movs	r3, #2
 800735e:	2200      	movs	r2, #0
 8007360:	f000 f840 	bl	80073e4 <_lseek_r>
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800736a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800736e:	81a3      	strh	r3, [r4, #12]
 8007370:	4632      	mov	r2, r6
 8007372:	463b      	mov	r3, r7
 8007374:	4628      	mov	r0, r5
 8007376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800737a:	f000 b857 	b.w	800742c <_write_r>

0800737e <__sseek>:
 800737e:	b510      	push	{r4, lr}
 8007380:	460c      	mov	r4, r1
 8007382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007386:	f000 f82d 	bl	80073e4 <_lseek_r>
 800738a:	1c43      	adds	r3, r0, #1
 800738c:	89a3      	ldrh	r3, [r4, #12]
 800738e:	bf15      	itete	ne
 8007390:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007392:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007396:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800739a:	81a3      	strheq	r3, [r4, #12]
 800739c:	bf18      	it	ne
 800739e:	81a3      	strhne	r3, [r4, #12]
 80073a0:	bd10      	pop	{r4, pc}

080073a2 <__sclose>:
 80073a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073a6:	f000 b80d 	b.w	80073c4 <_close_r>

080073aa <memset>:
 80073aa:	4402      	add	r2, r0
 80073ac:	4603      	mov	r3, r0
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d100      	bne.n	80073b4 <memset+0xa>
 80073b2:	4770      	bx	lr
 80073b4:	f803 1b01 	strb.w	r1, [r3], #1
 80073b8:	e7f9      	b.n	80073ae <memset+0x4>
	...

080073bc <_localeconv_r>:
 80073bc:	4800      	ldr	r0, [pc, #0]	@ (80073c0 <_localeconv_r+0x4>)
 80073be:	4770      	bx	lr
 80073c0:	20000160 	.word	0x20000160

080073c4 <_close_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4d06      	ldr	r5, [pc, #24]	@ (80073e0 <_close_r+0x1c>)
 80073c8:	2300      	movs	r3, #0
 80073ca:	4604      	mov	r4, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	602b      	str	r3, [r5, #0]
 80073d0:	f7fa fb7e 	bl	8001ad0 <_close>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d102      	bne.n	80073de <_close_r+0x1a>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	b103      	cbz	r3, 80073de <_close_r+0x1a>
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	200009ac 	.word	0x200009ac

080073e4 <_lseek_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d07      	ldr	r5, [pc, #28]	@ (8007404 <_lseek_r+0x20>)
 80073e8:	4604      	mov	r4, r0
 80073ea:	4608      	mov	r0, r1
 80073ec:	4611      	mov	r1, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	602a      	str	r2, [r5, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f7fa fb93 	bl	8001b1e <_lseek>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_lseek_r+0x1e>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_lseek_r+0x1e>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	200009ac 	.word	0x200009ac

08007408 <_read_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4d07      	ldr	r5, [pc, #28]	@ (8007428 <_read_r+0x20>)
 800740c:	4604      	mov	r4, r0
 800740e:	4608      	mov	r0, r1
 8007410:	4611      	mov	r1, r2
 8007412:	2200      	movs	r2, #0
 8007414:	602a      	str	r2, [r5, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	f7fa fb21 	bl	8001a5e <_read>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d102      	bne.n	8007426 <_read_r+0x1e>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	b103      	cbz	r3, 8007426 <_read_r+0x1e>
 8007424:	6023      	str	r3, [r4, #0]
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	200009ac 	.word	0x200009ac

0800742c <_write_r>:
 800742c:	b538      	push	{r3, r4, r5, lr}
 800742e:	4d07      	ldr	r5, [pc, #28]	@ (800744c <_write_r+0x20>)
 8007430:	4604      	mov	r4, r0
 8007432:	4608      	mov	r0, r1
 8007434:	4611      	mov	r1, r2
 8007436:	2200      	movs	r2, #0
 8007438:	602a      	str	r2, [r5, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	f7fa fb2c 	bl	8001a98 <_write>
 8007440:	1c43      	adds	r3, r0, #1
 8007442:	d102      	bne.n	800744a <_write_r+0x1e>
 8007444:	682b      	ldr	r3, [r5, #0]
 8007446:	b103      	cbz	r3, 800744a <_write_r+0x1e>
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	bd38      	pop	{r3, r4, r5, pc}
 800744c:	200009ac 	.word	0x200009ac

08007450 <__errno>:
 8007450:	4b01      	ldr	r3, [pc, #4]	@ (8007458 <__errno+0x8>)
 8007452:	6818      	ldr	r0, [r3, #0]
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	20000020 	.word	0x20000020

0800745c <__libc_init_array>:
 800745c:	b570      	push	{r4, r5, r6, lr}
 800745e:	4d0d      	ldr	r5, [pc, #52]	@ (8007494 <__libc_init_array+0x38>)
 8007460:	4c0d      	ldr	r4, [pc, #52]	@ (8007498 <__libc_init_array+0x3c>)
 8007462:	1b64      	subs	r4, r4, r5
 8007464:	10a4      	asrs	r4, r4, #2
 8007466:	2600      	movs	r6, #0
 8007468:	42a6      	cmp	r6, r4
 800746a:	d109      	bne.n	8007480 <__libc_init_array+0x24>
 800746c:	4d0b      	ldr	r5, [pc, #44]	@ (800749c <__libc_init_array+0x40>)
 800746e:	4c0c      	ldr	r4, [pc, #48]	@ (80074a0 <__libc_init_array+0x44>)
 8007470:	f002 f864 	bl	800953c <_init>
 8007474:	1b64      	subs	r4, r4, r5
 8007476:	10a4      	asrs	r4, r4, #2
 8007478:	2600      	movs	r6, #0
 800747a:	42a6      	cmp	r6, r4
 800747c:	d105      	bne.n	800748a <__libc_init_array+0x2e>
 800747e:	bd70      	pop	{r4, r5, r6, pc}
 8007480:	f855 3b04 	ldr.w	r3, [r5], #4
 8007484:	4798      	blx	r3
 8007486:	3601      	adds	r6, #1
 8007488:	e7ee      	b.n	8007468 <__libc_init_array+0xc>
 800748a:	f855 3b04 	ldr.w	r3, [r5], #4
 800748e:	4798      	blx	r3
 8007490:	3601      	adds	r6, #1
 8007492:	e7f2      	b.n	800747a <__libc_init_array+0x1e>
 8007494:	08009f88 	.word	0x08009f88
 8007498:	08009f88 	.word	0x08009f88
 800749c:	08009f88 	.word	0x08009f88
 80074a0:	08009f8c 	.word	0x08009f8c

080074a4 <__retarget_lock_init_recursive>:
 80074a4:	4770      	bx	lr

080074a6 <__retarget_lock_acquire_recursive>:
 80074a6:	4770      	bx	lr

080074a8 <__retarget_lock_release_recursive>:
 80074a8:	4770      	bx	lr

080074aa <memcpy>:
 80074aa:	440a      	add	r2, r1
 80074ac:	4291      	cmp	r1, r2
 80074ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80074b2:	d100      	bne.n	80074b6 <memcpy+0xc>
 80074b4:	4770      	bx	lr
 80074b6:	b510      	push	{r4, lr}
 80074b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074c0:	4291      	cmp	r1, r2
 80074c2:	d1f9      	bne.n	80074b8 <memcpy+0xe>
 80074c4:	bd10      	pop	{r4, pc}

080074c6 <quorem>:
 80074c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ca:	6903      	ldr	r3, [r0, #16]
 80074cc:	690c      	ldr	r4, [r1, #16]
 80074ce:	42a3      	cmp	r3, r4
 80074d0:	4607      	mov	r7, r0
 80074d2:	db7e      	blt.n	80075d2 <quorem+0x10c>
 80074d4:	3c01      	subs	r4, #1
 80074d6:	f101 0814 	add.w	r8, r1, #20
 80074da:	00a3      	lsls	r3, r4, #2
 80074dc:	f100 0514 	add.w	r5, r0, #20
 80074e0:	9300      	str	r3, [sp, #0]
 80074e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e6:	9301      	str	r3, [sp, #4]
 80074e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074f0:	3301      	adds	r3, #1
 80074f2:	429a      	cmp	r2, r3
 80074f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80074fc:	d32e      	bcc.n	800755c <quorem+0x96>
 80074fe:	f04f 0a00 	mov.w	sl, #0
 8007502:	46c4      	mov	ip, r8
 8007504:	46ae      	mov	lr, r5
 8007506:	46d3      	mov	fp, sl
 8007508:	f85c 3b04 	ldr.w	r3, [ip], #4
 800750c:	b298      	uxth	r0, r3
 800750e:	fb06 a000 	mla	r0, r6, r0, sl
 8007512:	0c02      	lsrs	r2, r0, #16
 8007514:	0c1b      	lsrs	r3, r3, #16
 8007516:	fb06 2303 	mla	r3, r6, r3, r2
 800751a:	f8de 2000 	ldr.w	r2, [lr]
 800751e:	b280      	uxth	r0, r0
 8007520:	b292      	uxth	r2, r2
 8007522:	1a12      	subs	r2, r2, r0
 8007524:	445a      	add	r2, fp
 8007526:	f8de 0000 	ldr.w	r0, [lr]
 800752a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800752e:	b29b      	uxth	r3, r3
 8007530:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007534:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007538:	b292      	uxth	r2, r2
 800753a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800753e:	45e1      	cmp	r9, ip
 8007540:	f84e 2b04 	str.w	r2, [lr], #4
 8007544:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007548:	d2de      	bcs.n	8007508 <quorem+0x42>
 800754a:	9b00      	ldr	r3, [sp, #0]
 800754c:	58eb      	ldr	r3, [r5, r3]
 800754e:	b92b      	cbnz	r3, 800755c <quorem+0x96>
 8007550:	9b01      	ldr	r3, [sp, #4]
 8007552:	3b04      	subs	r3, #4
 8007554:	429d      	cmp	r5, r3
 8007556:	461a      	mov	r2, r3
 8007558:	d32f      	bcc.n	80075ba <quorem+0xf4>
 800755a:	613c      	str	r4, [r7, #16]
 800755c:	4638      	mov	r0, r7
 800755e:	f001 f979 	bl	8008854 <__mcmp>
 8007562:	2800      	cmp	r0, #0
 8007564:	db25      	blt.n	80075b2 <quorem+0xec>
 8007566:	4629      	mov	r1, r5
 8007568:	2000      	movs	r0, #0
 800756a:	f858 2b04 	ldr.w	r2, [r8], #4
 800756e:	f8d1 c000 	ldr.w	ip, [r1]
 8007572:	fa1f fe82 	uxth.w	lr, r2
 8007576:	fa1f f38c 	uxth.w	r3, ip
 800757a:	eba3 030e 	sub.w	r3, r3, lr
 800757e:	4403      	add	r3, r0
 8007580:	0c12      	lsrs	r2, r2, #16
 8007582:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007586:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800758a:	b29b      	uxth	r3, r3
 800758c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007590:	45c1      	cmp	r9, r8
 8007592:	f841 3b04 	str.w	r3, [r1], #4
 8007596:	ea4f 4022 	mov.w	r0, r2, asr #16
 800759a:	d2e6      	bcs.n	800756a <quorem+0xa4>
 800759c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075a4:	b922      	cbnz	r2, 80075b0 <quorem+0xea>
 80075a6:	3b04      	subs	r3, #4
 80075a8:	429d      	cmp	r5, r3
 80075aa:	461a      	mov	r2, r3
 80075ac:	d30b      	bcc.n	80075c6 <quorem+0x100>
 80075ae:	613c      	str	r4, [r7, #16]
 80075b0:	3601      	adds	r6, #1
 80075b2:	4630      	mov	r0, r6
 80075b4:	b003      	add	sp, #12
 80075b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ba:	6812      	ldr	r2, [r2, #0]
 80075bc:	3b04      	subs	r3, #4
 80075be:	2a00      	cmp	r2, #0
 80075c0:	d1cb      	bne.n	800755a <quorem+0x94>
 80075c2:	3c01      	subs	r4, #1
 80075c4:	e7c6      	b.n	8007554 <quorem+0x8e>
 80075c6:	6812      	ldr	r2, [r2, #0]
 80075c8:	3b04      	subs	r3, #4
 80075ca:	2a00      	cmp	r2, #0
 80075cc:	d1ef      	bne.n	80075ae <quorem+0xe8>
 80075ce:	3c01      	subs	r4, #1
 80075d0:	e7ea      	b.n	80075a8 <quorem+0xe2>
 80075d2:	2000      	movs	r0, #0
 80075d4:	e7ee      	b.n	80075b4 <quorem+0xee>
	...

080075d8 <_dtoa_r>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	69c7      	ldr	r7, [r0, #28]
 80075de:	b099      	sub	sp, #100	@ 0x64
 80075e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80075e4:	ec55 4b10 	vmov	r4, r5, d0
 80075e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80075ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ec:	4683      	mov	fp, r0
 80075ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80075f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075f2:	b97f      	cbnz	r7, 8007614 <_dtoa_r+0x3c>
 80075f4:	2010      	movs	r0, #16
 80075f6:	f000 fdfd 	bl	80081f4 <malloc>
 80075fa:	4602      	mov	r2, r0
 80075fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8007600:	b920      	cbnz	r0, 800760c <_dtoa_r+0x34>
 8007602:	4ba7      	ldr	r3, [pc, #668]	@ (80078a0 <_dtoa_r+0x2c8>)
 8007604:	21ef      	movs	r1, #239	@ 0xef
 8007606:	48a7      	ldr	r0, [pc, #668]	@ (80078a4 <_dtoa_r+0x2cc>)
 8007608:	f001 fc5a 	bl	8008ec0 <__assert_func>
 800760c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007610:	6007      	str	r7, [r0, #0]
 8007612:	60c7      	str	r7, [r0, #12]
 8007614:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007618:	6819      	ldr	r1, [r3, #0]
 800761a:	b159      	cbz	r1, 8007634 <_dtoa_r+0x5c>
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	604a      	str	r2, [r1, #4]
 8007620:	2301      	movs	r3, #1
 8007622:	4093      	lsls	r3, r2
 8007624:	608b      	str	r3, [r1, #8]
 8007626:	4658      	mov	r0, fp
 8007628:	f000 feda 	bl	80083e0 <_Bfree>
 800762c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	1e2b      	subs	r3, r5, #0
 8007636:	bfb9      	ittee	lt
 8007638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800763c:	9303      	strlt	r3, [sp, #12]
 800763e:	2300      	movge	r3, #0
 8007640:	6033      	strge	r3, [r6, #0]
 8007642:	9f03      	ldr	r7, [sp, #12]
 8007644:	4b98      	ldr	r3, [pc, #608]	@ (80078a8 <_dtoa_r+0x2d0>)
 8007646:	bfbc      	itt	lt
 8007648:	2201      	movlt	r2, #1
 800764a:	6032      	strlt	r2, [r6, #0]
 800764c:	43bb      	bics	r3, r7
 800764e:	d112      	bne.n	8007676 <_dtoa_r+0x9e>
 8007650:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007652:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007656:	6013      	str	r3, [r2, #0]
 8007658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800765c:	4323      	orrs	r3, r4
 800765e:	f000 854d 	beq.w	80080fc <_dtoa_r+0xb24>
 8007662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007664:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80078bc <_dtoa_r+0x2e4>
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 854f 	beq.w	800810c <_dtoa_r+0xb34>
 800766e:	f10a 0303 	add.w	r3, sl, #3
 8007672:	f000 bd49 	b.w	8008108 <_dtoa_r+0xb30>
 8007676:	ed9d 7b02 	vldr	d7, [sp, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	ec51 0b17 	vmov	r0, r1, d7
 8007680:	2300      	movs	r3, #0
 8007682:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007686:	f7f9 fa1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800768a:	4680      	mov	r8, r0
 800768c:	b158      	cbz	r0, 80076a6 <_dtoa_r+0xce>
 800768e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007690:	2301      	movs	r3, #1
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007696:	b113      	cbz	r3, 800769e <_dtoa_r+0xc6>
 8007698:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800769a:	4b84      	ldr	r3, [pc, #528]	@ (80078ac <_dtoa_r+0x2d4>)
 800769c:	6013      	str	r3, [r2, #0]
 800769e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80078c0 <_dtoa_r+0x2e8>
 80076a2:	f000 bd33 	b.w	800810c <_dtoa_r+0xb34>
 80076a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80076aa:	aa16      	add	r2, sp, #88	@ 0x58
 80076ac:	a917      	add	r1, sp, #92	@ 0x5c
 80076ae:	4658      	mov	r0, fp
 80076b0:	f001 f980 	bl	80089b4 <__d2b>
 80076b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80076b8:	4681      	mov	r9, r0
 80076ba:	2e00      	cmp	r6, #0
 80076bc:	d077      	beq.n	80077ae <_dtoa_r+0x1d6>
 80076be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80076c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80076d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80076d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80076d8:	4619      	mov	r1, r3
 80076da:	2200      	movs	r2, #0
 80076dc:	4b74      	ldr	r3, [pc, #464]	@ (80078b0 <_dtoa_r+0x2d8>)
 80076de:	f7f8 fdd3 	bl	8000288 <__aeabi_dsub>
 80076e2:	a369      	add	r3, pc, #420	@ (adr r3, 8007888 <_dtoa_r+0x2b0>)
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 ff86 	bl	80005f8 <__aeabi_dmul>
 80076ec:	a368      	add	r3, pc, #416	@ (adr r3, 8007890 <_dtoa_r+0x2b8>)
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	f7f8 fdcb 	bl	800028c <__adddf3>
 80076f6:	4604      	mov	r4, r0
 80076f8:	4630      	mov	r0, r6
 80076fa:	460d      	mov	r5, r1
 80076fc:	f7f8 ff12 	bl	8000524 <__aeabi_i2d>
 8007700:	a365      	add	r3, pc, #404	@ (adr r3, 8007898 <_dtoa_r+0x2c0>)
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	f7f8 ff77 	bl	80005f8 <__aeabi_dmul>
 800770a:	4602      	mov	r2, r0
 800770c:	460b      	mov	r3, r1
 800770e:	4620      	mov	r0, r4
 8007710:	4629      	mov	r1, r5
 8007712:	f7f8 fdbb 	bl	800028c <__adddf3>
 8007716:	4604      	mov	r4, r0
 8007718:	460d      	mov	r5, r1
 800771a:	f7f9 fa1d 	bl	8000b58 <__aeabi_d2iz>
 800771e:	2200      	movs	r2, #0
 8007720:	4607      	mov	r7, r0
 8007722:	2300      	movs	r3, #0
 8007724:	4620      	mov	r0, r4
 8007726:	4629      	mov	r1, r5
 8007728:	f7f9 f9d8 	bl	8000adc <__aeabi_dcmplt>
 800772c:	b140      	cbz	r0, 8007740 <_dtoa_r+0x168>
 800772e:	4638      	mov	r0, r7
 8007730:	f7f8 fef8 	bl	8000524 <__aeabi_i2d>
 8007734:	4622      	mov	r2, r4
 8007736:	462b      	mov	r3, r5
 8007738:	f7f9 f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800773c:	b900      	cbnz	r0, 8007740 <_dtoa_r+0x168>
 800773e:	3f01      	subs	r7, #1
 8007740:	2f16      	cmp	r7, #22
 8007742:	d851      	bhi.n	80077e8 <_dtoa_r+0x210>
 8007744:	4b5b      	ldr	r3, [pc, #364]	@ (80078b4 <_dtoa_r+0x2dc>)
 8007746:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007752:	f7f9 f9c3 	bl	8000adc <__aeabi_dcmplt>
 8007756:	2800      	cmp	r0, #0
 8007758:	d048      	beq.n	80077ec <_dtoa_r+0x214>
 800775a:	3f01      	subs	r7, #1
 800775c:	2300      	movs	r3, #0
 800775e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007760:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007762:	1b9b      	subs	r3, r3, r6
 8007764:	1e5a      	subs	r2, r3, #1
 8007766:	bf44      	itt	mi
 8007768:	f1c3 0801 	rsbmi	r8, r3, #1
 800776c:	2300      	movmi	r3, #0
 800776e:	9208      	str	r2, [sp, #32]
 8007770:	bf54      	ite	pl
 8007772:	f04f 0800 	movpl.w	r8, #0
 8007776:	9308      	strmi	r3, [sp, #32]
 8007778:	2f00      	cmp	r7, #0
 800777a:	db39      	blt.n	80077f0 <_dtoa_r+0x218>
 800777c:	9b08      	ldr	r3, [sp, #32]
 800777e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007780:	443b      	add	r3, r7
 8007782:	9308      	str	r3, [sp, #32]
 8007784:	2300      	movs	r3, #0
 8007786:	930a      	str	r3, [sp, #40]	@ 0x28
 8007788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800778a:	2b09      	cmp	r3, #9
 800778c:	d864      	bhi.n	8007858 <_dtoa_r+0x280>
 800778e:	2b05      	cmp	r3, #5
 8007790:	bfc4      	itt	gt
 8007792:	3b04      	subgt	r3, #4
 8007794:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007798:	f1a3 0302 	sub.w	r3, r3, #2
 800779c:	bfcc      	ite	gt
 800779e:	2400      	movgt	r4, #0
 80077a0:	2401      	movle	r4, #1
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d863      	bhi.n	800786e <_dtoa_r+0x296>
 80077a6:	e8df f003 	tbb	[pc, r3]
 80077aa:	372a      	.short	0x372a
 80077ac:	5535      	.short	0x5535
 80077ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80077b2:	441e      	add	r6, r3
 80077b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	bfc1      	itttt	gt
 80077bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80077c0:	409f      	lslgt	r7, r3
 80077c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80077c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80077ca:	bfd6      	itet	le
 80077cc:	f1c3 0320 	rsble	r3, r3, #32
 80077d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80077d4:	fa04 f003 	lslle.w	r0, r4, r3
 80077d8:	f7f8 fe94 	bl	8000504 <__aeabi_ui2d>
 80077dc:	2201      	movs	r2, #1
 80077de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80077e2:	3e01      	subs	r6, #1
 80077e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80077e6:	e777      	b.n	80076d8 <_dtoa_r+0x100>
 80077e8:	2301      	movs	r3, #1
 80077ea:	e7b8      	b.n	800775e <_dtoa_r+0x186>
 80077ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80077ee:	e7b7      	b.n	8007760 <_dtoa_r+0x188>
 80077f0:	427b      	negs	r3, r7
 80077f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80077f4:	2300      	movs	r3, #0
 80077f6:	eba8 0807 	sub.w	r8, r8, r7
 80077fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077fc:	e7c4      	b.n	8007788 <_dtoa_r+0x1b0>
 80077fe:	2300      	movs	r3, #0
 8007800:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007804:	2b00      	cmp	r3, #0
 8007806:	dc35      	bgt.n	8007874 <_dtoa_r+0x29c>
 8007808:	2301      	movs	r3, #1
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	9307      	str	r3, [sp, #28]
 800780e:	461a      	mov	r2, r3
 8007810:	920e      	str	r2, [sp, #56]	@ 0x38
 8007812:	e00b      	b.n	800782c <_dtoa_r+0x254>
 8007814:	2301      	movs	r3, #1
 8007816:	e7f3      	b.n	8007800 <_dtoa_r+0x228>
 8007818:	2300      	movs	r3, #0
 800781a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800781c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800781e:	18fb      	adds	r3, r7, r3
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	3301      	adds	r3, #1
 8007824:	2b01      	cmp	r3, #1
 8007826:	9307      	str	r3, [sp, #28]
 8007828:	bfb8      	it	lt
 800782a:	2301      	movlt	r3, #1
 800782c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007830:	2100      	movs	r1, #0
 8007832:	2204      	movs	r2, #4
 8007834:	f102 0514 	add.w	r5, r2, #20
 8007838:	429d      	cmp	r5, r3
 800783a:	d91f      	bls.n	800787c <_dtoa_r+0x2a4>
 800783c:	6041      	str	r1, [r0, #4]
 800783e:	4658      	mov	r0, fp
 8007840:	f000 fd8e 	bl	8008360 <_Balloc>
 8007844:	4682      	mov	sl, r0
 8007846:	2800      	cmp	r0, #0
 8007848:	d13c      	bne.n	80078c4 <_dtoa_r+0x2ec>
 800784a:	4b1b      	ldr	r3, [pc, #108]	@ (80078b8 <_dtoa_r+0x2e0>)
 800784c:	4602      	mov	r2, r0
 800784e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007852:	e6d8      	b.n	8007606 <_dtoa_r+0x2e>
 8007854:	2301      	movs	r3, #1
 8007856:	e7e0      	b.n	800781a <_dtoa_r+0x242>
 8007858:	2401      	movs	r4, #1
 800785a:	2300      	movs	r3, #0
 800785c:	9309      	str	r3, [sp, #36]	@ 0x24
 800785e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007860:	f04f 33ff 	mov.w	r3, #4294967295
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	2200      	movs	r2, #0
 800786a:	2312      	movs	r3, #18
 800786c:	e7d0      	b.n	8007810 <_dtoa_r+0x238>
 800786e:	2301      	movs	r3, #1
 8007870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007872:	e7f5      	b.n	8007860 <_dtoa_r+0x288>
 8007874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	9307      	str	r3, [sp, #28]
 800787a:	e7d7      	b.n	800782c <_dtoa_r+0x254>
 800787c:	3101      	adds	r1, #1
 800787e:	0052      	lsls	r2, r2, #1
 8007880:	e7d8      	b.n	8007834 <_dtoa_r+0x25c>
 8007882:	bf00      	nop
 8007884:	f3af 8000 	nop.w
 8007888:	636f4361 	.word	0x636f4361
 800788c:	3fd287a7 	.word	0x3fd287a7
 8007890:	8b60c8b3 	.word	0x8b60c8b3
 8007894:	3fc68a28 	.word	0x3fc68a28
 8007898:	509f79fb 	.word	0x509f79fb
 800789c:	3fd34413 	.word	0x3fd34413
 80078a0:	08009c51 	.word	0x08009c51
 80078a4:	08009c68 	.word	0x08009c68
 80078a8:	7ff00000 	.word	0x7ff00000
 80078ac:	08009c21 	.word	0x08009c21
 80078b0:	3ff80000 	.word	0x3ff80000
 80078b4:	08009d60 	.word	0x08009d60
 80078b8:	08009cc0 	.word	0x08009cc0
 80078bc:	08009c4d 	.word	0x08009c4d
 80078c0:	08009c20 	.word	0x08009c20
 80078c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078c8:	6018      	str	r0, [r3, #0]
 80078ca:	9b07      	ldr	r3, [sp, #28]
 80078cc:	2b0e      	cmp	r3, #14
 80078ce:	f200 80a4 	bhi.w	8007a1a <_dtoa_r+0x442>
 80078d2:	2c00      	cmp	r4, #0
 80078d4:	f000 80a1 	beq.w	8007a1a <_dtoa_r+0x442>
 80078d8:	2f00      	cmp	r7, #0
 80078da:	dd33      	ble.n	8007944 <_dtoa_r+0x36c>
 80078dc:	4bad      	ldr	r3, [pc, #692]	@ (8007b94 <_dtoa_r+0x5bc>)
 80078de:	f007 020f 	and.w	r2, r7, #15
 80078e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078e6:	ed93 7b00 	vldr	d7, [r3]
 80078ea:	05f8      	lsls	r0, r7, #23
 80078ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80078f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80078f4:	d516      	bpl.n	8007924 <_dtoa_r+0x34c>
 80078f6:	4ba8      	ldr	r3, [pc, #672]	@ (8007b98 <_dtoa_r+0x5c0>)
 80078f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007900:	f7f8 ffa4 	bl	800084c <__aeabi_ddiv>
 8007904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007908:	f004 040f 	and.w	r4, r4, #15
 800790c:	2603      	movs	r6, #3
 800790e:	4da2      	ldr	r5, [pc, #648]	@ (8007b98 <_dtoa_r+0x5c0>)
 8007910:	b954      	cbnz	r4, 8007928 <_dtoa_r+0x350>
 8007912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800791a:	f7f8 ff97 	bl	800084c <__aeabi_ddiv>
 800791e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007922:	e028      	b.n	8007976 <_dtoa_r+0x39e>
 8007924:	2602      	movs	r6, #2
 8007926:	e7f2      	b.n	800790e <_dtoa_r+0x336>
 8007928:	07e1      	lsls	r1, r4, #31
 800792a:	d508      	bpl.n	800793e <_dtoa_r+0x366>
 800792c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007930:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007934:	f7f8 fe60 	bl	80005f8 <__aeabi_dmul>
 8007938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800793c:	3601      	adds	r6, #1
 800793e:	1064      	asrs	r4, r4, #1
 8007940:	3508      	adds	r5, #8
 8007942:	e7e5      	b.n	8007910 <_dtoa_r+0x338>
 8007944:	f000 80d2 	beq.w	8007aec <_dtoa_r+0x514>
 8007948:	427c      	negs	r4, r7
 800794a:	4b92      	ldr	r3, [pc, #584]	@ (8007b94 <_dtoa_r+0x5bc>)
 800794c:	4d92      	ldr	r5, [pc, #584]	@ (8007b98 <_dtoa_r+0x5c0>)
 800794e:	f004 020f 	and.w	r2, r4, #15
 8007952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800795e:	f7f8 fe4b 	bl	80005f8 <__aeabi_dmul>
 8007962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007966:	1124      	asrs	r4, r4, #4
 8007968:	2300      	movs	r3, #0
 800796a:	2602      	movs	r6, #2
 800796c:	2c00      	cmp	r4, #0
 800796e:	f040 80b2 	bne.w	8007ad6 <_dtoa_r+0x4fe>
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1d3      	bne.n	800791e <_dtoa_r+0x346>
 8007976:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007978:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 80b7 	beq.w	8007af0 <_dtoa_r+0x518>
 8007982:	4b86      	ldr	r3, [pc, #536]	@ (8007b9c <_dtoa_r+0x5c4>)
 8007984:	2200      	movs	r2, #0
 8007986:	4620      	mov	r0, r4
 8007988:	4629      	mov	r1, r5
 800798a:	f7f9 f8a7 	bl	8000adc <__aeabi_dcmplt>
 800798e:	2800      	cmp	r0, #0
 8007990:	f000 80ae 	beq.w	8007af0 <_dtoa_r+0x518>
 8007994:	9b07      	ldr	r3, [sp, #28]
 8007996:	2b00      	cmp	r3, #0
 8007998:	f000 80aa 	beq.w	8007af0 <_dtoa_r+0x518>
 800799c:	9b00      	ldr	r3, [sp, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	dd37      	ble.n	8007a12 <_dtoa_r+0x43a>
 80079a2:	1e7b      	subs	r3, r7, #1
 80079a4:	9304      	str	r3, [sp, #16]
 80079a6:	4620      	mov	r0, r4
 80079a8:	4b7d      	ldr	r3, [pc, #500]	@ (8007ba0 <_dtoa_r+0x5c8>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	4629      	mov	r1, r5
 80079ae:	f7f8 fe23 	bl	80005f8 <__aeabi_dmul>
 80079b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079b6:	9c00      	ldr	r4, [sp, #0]
 80079b8:	3601      	adds	r6, #1
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7f8 fdb2 	bl	8000524 <__aeabi_i2d>
 80079c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079c4:	f7f8 fe18 	bl	80005f8 <__aeabi_dmul>
 80079c8:	4b76      	ldr	r3, [pc, #472]	@ (8007ba4 <_dtoa_r+0x5cc>)
 80079ca:	2200      	movs	r2, #0
 80079cc:	f7f8 fc5e 	bl	800028c <__adddf3>
 80079d0:	4605      	mov	r5, r0
 80079d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80079d6:	2c00      	cmp	r4, #0
 80079d8:	f040 808d 	bne.w	8007af6 <_dtoa_r+0x51e>
 80079dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079e0:	4b71      	ldr	r3, [pc, #452]	@ (8007ba8 <_dtoa_r+0x5d0>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	f7f8 fc50 	bl	8000288 <__aeabi_dsub>
 80079e8:	4602      	mov	r2, r0
 80079ea:	460b      	mov	r3, r1
 80079ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80079f0:	462a      	mov	r2, r5
 80079f2:	4633      	mov	r3, r6
 80079f4:	f7f9 f890 	bl	8000b18 <__aeabi_dcmpgt>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	f040 828b 	bne.w	8007f14 <_dtoa_r+0x93c>
 80079fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a02:	462a      	mov	r2, r5
 8007a04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a08:	f7f9 f868 	bl	8000adc <__aeabi_dcmplt>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	f040 8128 	bne.w	8007c62 <_dtoa_r+0x68a>
 8007a12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007a16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007a1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f2c0 815a 	blt.w	8007cd6 <_dtoa_r+0x6fe>
 8007a22:	2f0e      	cmp	r7, #14
 8007a24:	f300 8157 	bgt.w	8007cd6 <_dtoa_r+0x6fe>
 8007a28:	4b5a      	ldr	r3, [pc, #360]	@ (8007b94 <_dtoa_r+0x5bc>)
 8007a2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a2e:	ed93 7b00 	vldr	d7, [r3]
 8007a32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	ed8d 7b00 	vstr	d7, [sp]
 8007a3a:	da03      	bge.n	8007a44 <_dtoa_r+0x46c>
 8007a3c:	9b07      	ldr	r3, [sp, #28]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f340 8101 	ble.w	8007c46 <_dtoa_r+0x66e>
 8007a44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a48:	4656      	mov	r6, sl
 8007a4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	f7f8 fefb 	bl	800084c <__aeabi_ddiv>
 8007a56:	f7f9 f87f 	bl	8000b58 <__aeabi_d2iz>
 8007a5a:	4680      	mov	r8, r0
 8007a5c:	f7f8 fd62 	bl	8000524 <__aeabi_i2d>
 8007a60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a64:	f7f8 fdc8 	bl	80005f8 <__aeabi_dmul>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	4629      	mov	r1, r5
 8007a70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a74:	f7f8 fc08 	bl	8000288 <__aeabi_dsub>
 8007a78:	f806 4b01 	strb.w	r4, [r6], #1
 8007a7c:	9d07      	ldr	r5, [sp, #28]
 8007a7e:	eba6 040a 	sub.w	r4, r6, sl
 8007a82:	42a5      	cmp	r5, r4
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	f040 8117 	bne.w	8007cba <_dtoa_r+0x6e2>
 8007a8c:	f7f8 fbfe 	bl	800028c <__adddf3>
 8007a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a94:	4604      	mov	r4, r0
 8007a96:	460d      	mov	r5, r1
 8007a98:	f7f9 f83e 	bl	8000b18 <__aeabi_dcmpgt>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f040 80f9 	bne.w	8007c94 <_dtoa_r+0x6bc>
 8007aa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	f7f9 f80d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aae:	b118      	cbz	r0, 8007ab8 <_dtoa_r+0x4e0>
 8007ab0:	f018 0f01 	tst.w	r8, #1
 8007ab4:	f040 80ee 	bne.w	8007c94 <_dtoa_r+0x6bc>
 8007ab8:	4649      	mov	r1, r9
 8007aba:	4658      	mov	r0, fp
 8007abc:	f000 fc90 	bl	80083e0 <_Bfree>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	7033      	strb	r3, [r6, #0]
 8007ac4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007ac6:	3701      	adds	r7, #1
 8007ac8:	601f      	str	r7, [r3, #0]
 8007aca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 831d 	beq.w	800810c <_dtoa_r+0xb34>
 8007ad2:	601e      	str	r6, [r3, #0]
 8007ad4:	e31a      	b.n	800810c <_dtoa_r+0xb34>
 8007ad6:	07e2      	lsls	r2, r4, #31
 8007ad8:	d505      	bpl.n	8007ae6 <_dtoa_r+0x50e>
 8007ada:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ade:	f7f8 fd8b 	bl	80005f8 <__aeabi_dmul>
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	1064      	asrs	r4, r4, #1
 8007ae8:	3508      	adds	r5, #8
 8007aea:	e73f      	b.n	800796c <_dtoa_r+0x394>
 8007aec:	2602      	movs	r6, #2
 8007aee:	e742      	b.n	8007976 <_dtoa_r+0x39e>
 8007af0:	9c07      	ldr	r4, [sp, #28]
 8007af2:	9704      	str	r7, [sp, #16]
 8007af4:	e761      	b.n	80079ba <_dtoa_r+0x3e2>
 8007af6:	4b27      	ldr	r3, [pc, #156]	@ (8007b94 <_dtoa_r+0x5bc>)
 8007af8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007afa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007afe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b02:	4454      	add	r4, sl
 8007b04:	2900      	cmp	r1, #0
 8007b06:	d053      	beq.n	8007bb0 <_dtoa_r+0x5d8>
 8007b08:	4928      	ldr	r1, [pc, #160]	@ (8007bac <_dtoa_r+0x5d4>)
 8007b0a:	2000      	movs	r0, #0
 8007b0c:	f7f8 fe9e 	bl	800084c <__aeabi_ddiv>
 8007b10:	4633      	mov	r3, r6
 8007b12:	462a      	mov	r2, r5
 8007b14:	f7f8 fbb8 	bl	8000288 <__aeabi_dsub>
 8007b18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b1c:	4656      	mov	r6, sl
 8007b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b22:	f7f9 f819 	bl	8000b58 <__aeabi_d2iz>
 8007b26:	4605      	mov	r5, r0
 8007b28:	f7f8 fcfc 	bl	8000524 <__aeabi_i2d>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b34:	f7f8 fba8 	bl	8000288 <__aeabi_dsub>
 8007b38:	3530      	adds	r5, #48	@ 0x30
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b42:	f806 5b01 	strb.w	r5, [r6], #1
 8007b46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b4a:	f7f8 ffc7 	bl	8000adc <__aeabi_dcmplt>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d171      	bne.n	8007c36 <_dtoa_r+0x65e>
 8007b52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b56:	4911      	ldr	r1, [pc, #68]	@ (8007b9c <_dtoa_r+0x5c4>)
 8007b58:	2000      	movs	r0, #0
 8007b5a:	f7f8 fb95 	bl	8000288 <__aeabi_dsub>
 8007b5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b62:	f7f8 ffbb 	bl	8000adc <__aeabi_dcmplt>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f040 8095 	bne.w	8007c96 <_dtoa_r+0x6be>
 8007b6c:	42a6      	cmp	r6, r4
 8007b6e:	f43f af50 	beq.w	8007a12 <_dtoa_r+0x43a>
 8007b72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b76:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba0 <_dtoa_r+0x5c8>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f7f8 fd3d 	bl	80005f8 <__aeabi_dmul>
 8007b7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ba0 <_dtoa_r+0x5c8>)
 8007b80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b84:	2200      	movs	r2, #0
 8007b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b8a:	f7f8 fd35 	bl	80005f8 <__aeabi_dmul>
 8007b8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b92:	e7c4      	b.n	8007b1e <_dtoa_r+0x546>
 8007b94:	08009d60 	.word	0x08009d60
 8007b98:	08009d38 	.word	0x08009d38
 8007b9c:	3ff00000 	.word	0x3ff00000
 8007ba0:	40240000 	.word	0x40240000
 8007ba4:	401c0000 	.word	0x401c0000
 8007ba8:	40140000 	.word	0x40140000
 8007bac:	3fe00000 	.word	0x3fe00000
 8007bb0:	4631      	mov	r1, r6
 8007bb2:	4628      	mov	r0, r5
 8007bb4:	f7f8 fd20 	bl	80005f8 <__aeabi_dmul>
 8007bb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bbc:	9415      	str	r4, [sp, #84]	@ 0x54
 8007bbe:	4656      	mov	r6, sl
 8007bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc4:	f7f8 ffc8 	bl	8000b58 <__aeabi_d2iz>
 8007bc8:	4605      	mov	r5, r0
 8007bca:	f7f8 fcab 	bl	8000524 <__aeabi_i2d>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bd6:	f7f8 fb57 	bl	8000288 <__aeabi_dsub>
 8007bda:	3530      	adds	r5, #48	@ 0x30
 8007bdc:	f806 5b01 	strb.w	r5, [r6], #1
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	42a6      	cmp	r6, r4
 8007be6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bea:	f04f 0200 	mov.w	r2, #0
 8007bee:	d124      	bne.n	8007c3a <_dtoa_r+0x662>
 8007bf0:	4bac      	ldr	r3, [pc, #688]	@ (8007ea4 <_dtoa_r+0x8cc>)
 8007bf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bf6:	f7f8 fb49 	bl	800028c <__adddf3>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c02:	f7f8 ff89 	bl	8000b18 <__aeabi_dcmpgt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d145      	bne.n	8007c96 <_dtoa_r+0x6be>
 8007c0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c0e:	49a5      	ldr	r1, [pc, #660]	@ (8007ea4 <_dtoa_r+0x8cc>)
 8007c10:	2000      	movs	r0, #0
 8007c12:	f7f8 fb39 	bl	8000288 <__aeabi_dsub>
 8007c16:	4602      	mov	r2, r0
 8007c18:	460b      	mov	r3, r1
 8007c1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c1e:	f7f8 ff5d 	bl	8000adc <__aeabi_dcmplt>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	f43f aef5 	beq.w	8007a12 <_dtoa_r+0x43a>
 8007c28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007c2a:	1e73      	subs	r3, r6, #1
 8007c2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c32:	2b30      	cmp	r3, #48	@ 0x30
 8007c34:	d0f8      	beq.n	8007c28 <_dtoa_r+0x650>
 8007c36:	9f04      	ldr	r7, [sp, #16]
 8007c38:	e73e      	b.n	8007ab8 <_dtoa_r+0x4e0>
 8007c3a:	4b9b      	ldr	r3, [pc, #620]	@ (8007ea8 <_dtoa_r+0x8d0>)
 8007c3c:	f7f8 fcdc 	bl	80005f8 <__aeabi_dmul>
 8007c40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c44:	e7bc      	b.n	8007bc0 <_dtoa_r+0x5e8>
 8007c46:	d10c      	bne.n	8007c62 <_dtoa_r+0x68a>
 8007c48:	4b98      	ldr	r3, [pc, #608]	@ (8007eac <_dtoa_r+0x8d4>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c50:	f7f8 fcd2 	bl	80005f8 <__aeabi_dmul>
 8007c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c58:	f7f8 ff54 	bl	8000b04 <__aeabi_dcmpge>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	f000 8157 	beq.w	8007f10 <_dtoa_r+0x938>
 8007c62:	2400      	movs	r4, #0
 8007c64:	4625      	mov	r5, r4
 8007c66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c68:	43db      	mvns	r3, r3
 8007c6a:	9304      	str	r3, [sp, #16]
 8007c6c:	4656      	mov	r6, sl
 8007c6e:	2700      	movs	r7, #0
 8007c70:	4621      	mov	r1, r4
 8007c72:	4658      	mov	r0, fp
 8007c74:	f000 fbb4 	bl	80083e0 <_Bfree>
 8007c78:	2d00      	cmp	r5, #0
 8007c7a:	d0dc      	beq.n	8007c36 <_dtoa_r+0x65e>
 8007c7c:	b12f      	cbz	r7, 8007c8a <_dtoa_r+0x6b2>
 8007c7e:	42af      	cmp	r7, r5
 8007c80:	d003      	beq.n	8007c8a <_dtoa_r+0x6b2>
 8007c82:	4639      	mov	r1, r7
 8007c84:	4658      	mov	r0, fp
 8007c86:	f000 fbab 	bl	80083e0 <_Bfree>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	4658      	mov	r0, fp
 8007c8e:	f000 fba7 	bl	80083e0 <_Bfree>
 8007c92:	e7d0      	b.n	8007c36 <_dtoa_r+0x65e>
 8007c94:	9704      	str	r7, [sp, #16]
 8007c96:	4633      	mov	r3, r6
 8007c98:	461e      	mov	r6, r3
 8007c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c9e:	2a39      	cmp	r2, #57	@ 0x39
 8007ca0:	d107      	bne.n	8007cb2 <_dtoa_r+0x6da>
 8007ca2:	459a      	cmp	sl, r3
 8007ca4:	d1f8      	bne.n	8007c98 <_dtoa_r+0x6c0>
 8007ca6:	9a04      	ldr	r2, [sp, #16]
 8007ca8:	3201      	adds	r2, #1
 8007caa:	9204      	str	r2, [sp, #16]
 8007cac:	2230      	movs	r2, #48	@ 0x30
 8007cae:	f88a 2000 	strb.w	r2, [sl]
 8007cb2:	781a      	ldrb	r2, [r3, #0]
 8007cb4:	3201      	adds	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]
 8007cb8:	e7bd      	b.n	8007c36 <_dtoa_r+0x65e>
 8007cba:	4b7b      	ldr	r3, [pc, #492]	@ (8007ea8 <_dtoa_r+0x8d0>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f7f8 fc9b 	bl	80005f8 <__aeabi_dmul>
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	460d      	mov	r5, r1
 8007cca:	f7f8 fefd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	f43f aebb 	beq.w	8007a4a <_dtoa_r+0x472>
 8007cd4:	e6f0      	b.n	8007ab8 <_dtoa_r+0x4e0>
 8007cd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007cd8:	2a00      	cmp	r2, #0
 8007cda:	f000 80db 	beq.w	8007e94 <_dtoa_r+0x8bc>
 8007cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ce0:	2a01      	cmp	r2, #1
 8007ce2:	f300 80bf 	bgt.w	8007e64 <_dtoa_r+0x88c>
 8007ce6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ce8:	2a00      	cmp	r2, #0
 8007cea:	f000 80b7 	beq.w	8007e5c <_dtoa_r+0x884>
 8007cee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007cf2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cf4:	4646      	mov	r6, r8
 8007cf6:	9a08      	ldr	r2, [sp, #32]
 8007cf8:	2101      	movs	r1, #1
 8007cfa:	441a      	add	r2, r3
 8007cfc:	4658      	mov	r0, fp
 8007cfe:	4498      	add	r8, r3
 8007d00:	9208      	str	r2, [sp, #32]
 8007d02:	f000 fc21 	bl	8008548 <__i2b>
 8007d06:	4605      	mov	r5, r0
 8007d08:	b15e      	cbz	r6, 8007d22 <_dtoa_r+0x74a>
 8007d0a:	9b08      	ldr	r3, [sp, #32]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	dd08      	ble.n	8007d22 <_dtoa_r+0x74a>
 8007d10:	42b3      	cmp	r3, r6
 8007d12:	9a08      	ldr	r2, [sp, #32]
 8007d14:	bfa8      	it	ge
 8007d16:	4633      	movge	r3, r6
 8007d18:	eba8 0803 	sub.w	r8, r8, r3
 8007d1c:	1af6      	subs	r6, r6, r3
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	9308      	str	r3, [sp, #32]
 8007d22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d24:	b1f3      	cbz	r3, 8007d64 <_dtoa_r+0x78c>
 8007d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f000 80b7 	beq.w	8007e9c <_dtoa_r+0x8c4>
 8007d2e:	b18c      	cbz	r4, 8007d54 <_dtoa_r+0x77c>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4622      	mov	r2, r4
 8007d34:	4658      	mov	r0, fp
 8007d36:	f000 fcc7 	bl	80086c8 <__pow5mult>
 8007d3a:	464a      	mov	r2, r9
 8007d3c:	4601      	mov	r1, r0
 8007d3e:	4605      	mov	r5, r0
 8007d40:	4658      	mov	r0, fp
 8007d42:	f000 fc17 	bl	8008574 <__multiply>
 8007d46:	4649      	mov	r1, r9
 8007d48:	9004      	str	r0, [sp, #16]
 8007d4a:	4658      	mov	r0, fp
 8007d4c:	f000 fb48 	bl	80083e0 <_Bfree>
 8007d50:	9b04      	ldr	r3, [sp, #16]
 8007d52:	4699      	mov	r9, r3
 8007d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d56:	1b1a      	subs	r2, r3, r4
 8007d58:	d004      	beq.n	8007d64 <_dtoa_r+0x78c>
 8007d5a:	4649      	mov	r1, r9
 8007d5c:	4658      	mov	r0, fp
 8007d5e:	f000 fcb3 	bl	80086c8 <__pow5mult>
 8007d62:	4681      	mov	r9, r0
 8007d64:	2101      	movs	r1, #1
 8007d66:	4658      	mov	r0, fp
 8007d68:	f000 fbee 	bl	8008548 <__i2b>
 8007d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d6e:	4604      	mov	r4, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 81cf 	beq.w	8008114 <_dtoa_r+0xb3c>
 8007d76:	461a      	mov	r2, r3
 8007d78:	4601      	mov	r1, r0
 8007d7a:	4658      	mov	r0, fp
 8007d7c:	f000 fca4 	bl	80086c8 <__pow5mult>
 8007d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	4604      	mov	r4, r0
 8007d86:	f300 8095 	bgt.w	8007eb4 <_dtoa_r+0x8dc>
 8007d8a:	9b02      	ldr	r3, [sp, #8]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f040 8087 	bne.w	8007ea0 <_dtoa_r+0x8c8>
 8007d92:	9b03      	ldr	r3, [sp, #12]
 8007d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f040 8089 	bne.w	8007eb0 <_dtoa_r+0x8d8>
 8007d9e:	9b03      	ldr	r3, [sp, #12]
 8007da0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007da4:	0d1b      	lsrs	r3, r3, #20
 8007da6:	051b      	lsls	r3, r3, #20
 8007da8:	b12b      	cbz	r3, 8007db6 <_dtoa_r+0x7de>
 8007daa:	9b08      	ldr	r3, [sp, #32]
 8007dac:	3301      	adds	r3, #1
 8007dae:	9308      	str	r3, [sp, #32]
 8007db0:	f108 0801 	add.w	r8, r8, #1
 8007db4:	2301      	movs	r3, #1
 8007db6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 81b0 	beq.w	8008120 <_dtoa_r+0xb48>
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007dc6:	6918      	ldr	r0, [r3, #16]
 8007dc8:	f000 fb72 	bl	80084b0 <__hi0bits>
 8007dcc:	f1c0 0020 	rsb	r0, r0, #32
 8007dd0:	9b08      	ldr	r3, [sp, #32]
 8007dd2:	4418      	add	r0, r3
 8007dd4:	f010 001f 	ands.w	r0, r0, #31
 8007dd8:	d077      	beq.n	8007eca <_dtoa_r+0x8f2>
 8007dda:	f1c0 0320 	rsb	r3, r0, #32
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	dd6b      	ble.n	8007eba <_dtoa_r+0x8e2>
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	f1c0 001c 	rsb	r0, r0, #28
 8007de8:	4403      	add	r3, r0
 8007dea:	4480      	add	r8, r0
 8007dec:	4406      	add	r6, r0
 8007dee:	9308      	str	r3, [sp, #32]
 8007df0:	f1b8 0f00 	cmp.w	r8, #0
 8007df4:	dd05      	ble.n	8007e02 <_dtoa_r+0x82a>
 8007df6:	4649      	mov	r1, r9
 8007df8:	4642      	mov	r2, r8
 8007dfa:	4658      	mov	r0, fp
 8007dfc:	f000 fcbe 	bl	800877c <__lshift>
 8007e00:	4681      	mov	r9, r0
 8007e02:	9b08      	ldr	r3, [sp, #32]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	dd05      	ble.n	8007e14 <_dtoa_r+0x83c>
 8007e08:	4621      	mov	r1, r4
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	4658      	mov	r0, fp
 8007e0e:	f000 fcb5 	bl	800877c <__lshift>
 8007e12:	4604      	mov	r4, r0
 8007e14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d059      	beq.n	8007ece <_dtoa_r+0x8f6>
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	f000 fd19 	bl	8008854 <__mcmp>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	da53      	bge.n	8007ece <_dtoa_r+0x8f6>
 8007e26:	1e7b      	subs	r3, r7, #1
 8007e28:	9304      	str	r3, [sp, #16]
 8007e2a:	4649      	mov	r1, r9
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	220a      	movs	r2, #10
 8007e30:	4658      	mov	r0, fp
 8007e32:	f000 faf7 	bl	8008424 <__multadd>
 8007e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e38:	4681      	mov	r9, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 8172 	beq.w	8008124 <_dtoa_r+0xb4c>
 8007e40:	2300      	movs	r3, #0
 8007e42:	4629      	mov	r1, r5
 8007e44:	220a      	movs	r2, #10
 8007e46:	4658      	mov	r0, fp
 8007e48:	f000 faec 	bl	8008424 <__multadd>
 8007e4c:	9b00      	ldr	r3, [sp, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	4605      	mov	r5, r0
 8007e52:	dc67      	bgt.n	8007f24 <_dtoa_r+0x94c>
 8007e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	dc41      	bgt.n	8007ede <_dtoa_r+0x906>
 8007e5a:	e063      	b.n	8007f24 <_dtoa_r+0x94c>
 8007e5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007e5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e62:	e746      	b.n	8007cf2 <_dtoa_r+0x71a>
 8007e64:	9b07      	ldr	r3, [sp, #28]
 8007e66:	1e5c      	subs	r4, r3, #1
 8007e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e6a:	42a3      	cmp	r3, r4
 8007e6c:	bfbf      	itttt	lt
 8007e6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007e70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007e72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007e74:	1ae3      	sublt	r3, r4, r3
 8007e76:	bfb4      	ite	lt
 8007e78:	18d2      	addlt	r2, r2, r3
 8007e7a:	1b1c      	subge	r4, r3, r4
 8007e7c:	9b07      	ldr	r3, [sp, #28]
 8007e7e:	bfbc      	itt	lt
 8007e80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007e82:	2400      	movlt	r4, #0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bfb5      	itete	lt
 8007e88:	eba8 0603 	sublt.w	r6, r8, r3
 8007e8c:	9b07      	ldrge	r3, [sp, #28]
 8007e8e:	2300      	movlt	r3, #0
 8007e90:	4646      	movge	r6, r8
 8007e92:	e730      	b.n	8007cf6 <_dtoa_r+0x71e>
 8007e94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007e98:	4646      	mov	r6, r8
 8007e9a:	e735      	b.n	8007d08 <_dtoa_r+0x730>
 8007e9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e9e:	e75c      	b.n	8007d5a <_dtoa_r+0x782>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	e788      	b.n	8007db6 <_dtoa_r+0x7de>
 8007ea4:	3fe00000 	.word	0x3fe00000
 8007ea8:	40240000 	.word	0x40240000
 8007eac:	40140000 	.word	0x40140000
 8007eb0:	9b02      	ldr	r3, [sp, #8]
 8007eb2:	e780      	b.n	8007db6 <_dtoa_r+0x7de>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007eb8:	e782      	b.n	8007dc0 <_dtoa_r+0x7e8>
 8007eba:	d099      	beq.n	8007df0 <_dtoa_r+0x818>
 8007ebc:	9a08      	ldr	r2, [sp, #32]
 8007ebe:	331c      	adds	r3, #28
 8007ec0:	441a      	add	r2, r3
 8007ec2:	4498      	add	r8, r3
 8007ec4:	441e      	add	r6, r3
 8007ec6:	9208      	str	r2, [sp, #32]
 8007ec8:	e792      	b.n	8007df0 <_dtoa_r+0x818>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	e7f6      	b.n	8007ebc <_dtoa_r+0x8e4>
 8007ece:	9b07      	ldr	r3, [sp, #28]
 8007ed0:	9704      	str	r7, [sp, #16]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	dc20      	bgt.n	8007f18 <_dtoa_r+0x940>
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	dd1e      	ble.n	8007f1c <_dtoa_r+0x944>
 8007ede:	9b00      	ldr	r3, [sp, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f47f aec0 	bne.w	8007c66 <_dtoa_r+0x68e>
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	2205      	movs	r2, #5
 8007eea:	4658      	mov	r0, fp
 8007eec:	f000 fa9a 	bl	8008424 <__multadd>
 8007ef0:	4601      	mov	r1, r0
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	4648      	mov	r0, r9
 8007ef6:	f000 fcad 	bl	8008854 <__mcmp>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	f77f aeb3 	ble.w	8007c66 <_dtoa_r+0x68e>
 8007f00:	4656      	mov	r6, sl
 8007f02:	2331      	movs	r3, #49	@ 0x31
 8007f04:	f806 3b01 	strb.w	r3, [r6], #1
 8007f08:	9b04      	ldr	r3, [sp, #16]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	9304      	str	r3, [sp, #16]
 8007f0e:	e6ae      	b.n	8007c6e <_dtoa_r+0x696>
 8007f10:	9c07      	ldr	r4, [sp, #28]
 8007f12:	9704      	str	r7, [sp, #16]
 8007f14:	4625      	mov	r5, r4
 8007f16:	e7f3      	b.n	8007f00 <_dtoa_r+0x928>
 8007f18:	9b07      	ldr	r3, [sp, #28]
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f000 8104 	beq.w	800812c <_dtoa_r+0xb54>
 8007f24:	2e00      	cmp	r6, #0
 8007f26:	dd05      	ble.n	8007f34 <_dtoa_r+0x95c>
 8007f28:	4629      	mov	r1, r5
 8007f2a:	4632      	mov	r2, r6
 8007f2c:	4658      	mov	r0, fp
 8007f2e:	f000 fc25 	bl	800877c <__lshift>
 8007f32:	4605      	mov	r5, r0
 8007f34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d05a      	beq.n	8007ff0 <_dtoa_r+0xa18>
 8007f3a:	6869      	ldr	r1, [r5, #4]
 8007f3c:	4658      	mov	r0, fp
 8007f3e:	f000 fa0f 	bl	8008360 <_Balloc>
 8007f42:	4606      	mov	r6, r0
 8007f44:	b928      	cbnz	r0, 8007f52 <_dtoa_r+0x97a>
 8007f46:	4b84      	ldr	r3, [pc, #528]	@ (8008158 <_dtoa_r+0xb80>)
 8007f48:	4602      	mov	r2, r0
 8007f4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f4e:	f7ff bb5a 	b.w	8007606 <_dtoa_r+0x2e>
 8007f52:	692a      	ldr	r2, [r5, #16]
 8007f54:	3202      	adds	r2, #2
 8007f56:	0092      	lsls	r2, r2, #2
 8007f58:	f105 010c 	add.w	r1, r5, #12
 8007f5c:	300c      	adds	r0, #12
 8007f5e:	f7ff faa4 	bl	80074aa <memcpy>
 8007f62:	2201      	movs	r2, #1
 8007f64:	4631      	mov	r1, r6
 8007f66:	4658      	mov	r0, fp
 8007f68:	f000 fc08 	bl	800877c <__lshift>
 8007f6c:	f10a 0301 	add.w	r3, sl, #1
 8007f70:	9307      	str	r3, [sp, #28]
 8007f72:	9b00      	ldr	r3, [sp, #0]
 8007f74:	4453      	add	r3, sl
 8007f76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f78:	9b02      	ldr	r3, [sp, #8]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	462f      	mov	r7, r5
 8007f80:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f82:	4605      	mov	r5, r0
 8007f84:	9b07      	ldr	r3, [sp, #28]
 8007f86:	4621      	mov	r1, r4
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	4648      	mov	r0, r9
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	f7ff fa9a 	bl	80074c6 <quorem>
 8007f92:	4639      	mov	r1, r7
 8007f94:	9002      	str	r0, [sp, #8]
 8007f96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f9a:	4648      	mov	r0, r9
 8007f9c:	f000 fc5a 	bl	8008854 <__mcmp>
 8007fa0:	462a      	mov	r2, r5
 8007fa2:	9008      	str	r0, [sp, #32]
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	4658      	mov	r0, fp
 8007fa8:	f000 fc70 	bl	800888c <__mdiff>
 8007fac:	68c2      	ldr	r2, [r0, #12]
 8007fae:	4606      	mov	r6, r0
 8007fb0:	bb02      	cbnz	r2, 8007ff4 <_dtoa_r+0xa1c>
 8007fb2:	4601      	mov	r1, r0
 8007fb4:	4648      	mov	r0, r9
 8007fb6:	f000 fc4d 	bl	8008854 <__mcmp>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	4631      	mov	r1, r6
 8007fbe:	4658      	mov	r0, fp
 8007fc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007fc2:	f000 fa0d 	bl	80083e0 <_Bfree>
 8007fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fca:	9e07      	ldr	r6, [sp, #28]
 8007fcc:	ea43 0102 	orr.w	r1, r3, r2
 8007fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fd2:	4319      	orrs	r1, r3
 8007fd4:	d110      	bne.n	8007ff8 <_dtoa_r+0xa20>
 8007fd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fda:	d029      	beq.n	8008030 <_dtoa_r+0xa58>
 8007fdc:	9b08      	ldr	r3, [sp, #32]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	dd02      	ble.n	8007fe8 <_dtoa_r+0xa10>
 8007fe2:	9b02      	ldr	r3, [sp, #8]
 8007fe4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007fe8:	9b00      	ldr	r3, [sp, #0]
 8007fea:	f883 8000 	strb.w	r8, [r3]
 8007fee:	e63f      	b.n	8007c70 <_dtoa_r+0x698>
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	e7bb      	b.n	8007f6c <_dtoa_r+0x994>
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	e7e1      	b.n	8007fbc <_dtoa_r+0x9e4>
 8007ff8:	9b08      	ldr	r3, [sp, #32]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	db04      	blt.n	8008008 <_dtoa_r+0xa30>
 8007ffe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008000:	430b      	orrs	r3, r1
 8008002:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008004:	430b      	orrs	r3, r1
 8008006:	d120      	bne.n	800804a <_dtoa_r+0xa72>
 8008008:	2a00      	cmp	r2, #0
 800800a:	dded      	ble.n	8007fe8 <_dtoa_r+0xa10>
 800800c:	4649      	mov	r1, r9
 800800e:	2201      	movs	r2, #1
 8008010:	4658      	mov	r0, fp
 8008012:	f000 fbb3 	bl	800877c <__lshift>
 8008016:	4621      	mov	r1, r4
 8008018:	4681      	mov	r9, r0
 800801a:	f000 fc1b 	bl	8008854 <__mcmp>
 800801e:	2800      	cmp	r0, #0
 8008020:	dc03      	bgt.n	800802a <_dtoa_r+0xa52>
 8008022:	d1e1      	bne.n	8007fe8 <_dtoa_r+0xa10>
 8008024:	f018 0f01 	tst.w	r8, #1
 8008028:	d0de      	beq.n	8007fe8 <_dtoa_r+0xa10>
 800802a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800802e:	d1d8      	bne.n	8007fe2 <_dtoa_r+0xa0a>
 8008030:	9a00      	ldr	r2, [sp, #0]
 8008032:	2339      	movs	r3, #57	@ 0x39
 8008034:	7013      	strb	r3, [r2, #0]
 8008036:	4633      	mov	r3, r6
 8008038:	461e      	mov	r6, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008040:	2a39      	cmp	r2, #57	@ 0x39
 8008042:	d052      	beq.n	80080ea <_dtoa_r+0xb12>
 8008044:	3201      	adds	r2, #1
 8008046:	701a      	strb	r2, [r3, #0]
 8008048:	e612      	b.n	8007c70 <_dtoa_r+0x698>
 800804a:	2a00      	cmp	r2, #0
 800804c:	dd07      	ble.n	800805e <_dtoa_r+0xa86>
 800804e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008052:	d0ed      	beq.n	8008030 <_dtoa_r+0xa58>
 8008054:	9a00      	ldr	r2, [sp, #0]
 8008056:	f108 0301 	add.w	r3, r8, #1
 800805a:	7013      	strb	r3, [r2, #0]
 800805c:	e608      	b.n	8007c70 <_dtoa_r+0x698>
 800805e:	9b07      	ldr	r3, [sp, #28]
 8008060:	9a07      	ldr	r2, [sp, #28]
 8008062:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008068:	4293      	cmp	r3, r2
 800806a:	d028      	beq.n	80080be <_dtoa_r+0xae6>
 800806c:	4649      	mov	r1, r9
 800806e:	2300      	movs	r3, #0
 8008070:	220a      	movs	r2, #10
 8008072:	4658      	mov	r0, fp
 8008074:	f000 f9d6 	bl	8008424 <__multadd>
 8008078:	42af      	cmp	r7, r5
 800807a:	4681      	mov	r9, r0
 800807c:	f04f 0300 	mov.w	r3, #0
 8008080:	f04f 020a 	mov.w	r2, #10
 8008084:	4639      	mov	r1, r7
 8008086:	4658      	mov	r0, fp
 8008088:	d107      	bne.n	800809a <_dtoa_r+0xac2>
 800808a:	f000 f9cb 	bl	8008424 <__multadd>
 800808e:	4607      	mov	r7, r0
 8008090:	4605      	mov	r5, r0
 8008092:	9b07      	ldr	r3, [sp, #28]
 8008094:	3301      	adds	r3, #1
 8008096:	9307      	str	r3, [sp, #28]
 8008098:	e774      	b.n	8007f84 <_dtoa_r+0x9ac>
 800809a:	f000 f9c3 	bl	8008424 <__multadd>
 800809e:	4629      	mov	r1, r5
 80080a0:	4607      	mov	r7, r0
 80080a2:	2300      	movs	r3, #0
 80080a4:	220a      	movs	r2, #10
 80080a6:	4658      	mov	r0, fp
 80080a8:	f000 f9bc 	bl	8008424 <__multadd>
 80080ac:	4605      	mov	r5, r0
 80080ae:	e7f0      	b.n	8008092 <_dtoa_r+0xaba>
 80080b0:	9b00      	ldr	r3, [sp, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	bfcc      	ite	gt
 80080b6:	461e      	movgt	r6, r3
 80080b8:	2601      	movle	r6, #1
 80080ba:	4456      	add	r6, sl
 80080bc:	2700      	movs	r7, #0
 80080be:	4649      	mov	r1, r9
 80080c0:	2201      	movs	r2, #1
 80080c2:	4658      	mov	r0, fp
 80080c4:	f000 fb5a 	bl	800877c <__lshift>
 80080c8:	4621      	mov	r1, r4
 80080ca:	4681      	mov	r9, r0
 80080cc:	f000 fbc2 	bl	8008854 <__mcmp>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	dcb0      	bgt.n	8008036 <_dtoa_r+0xa5e>
 80080d4:	d102      	bne.n	80080dc <_dtoa_r+0xb04>
 80080d6:	f018 0f01 	tst.w	r8, #1
 80080da:	d1ac      	bne.n	8008036 <_dtoa_r+0xa5e>
 80080dc:	4633      	mov	r3, r6
 80080de:	461e      	mov	r6, r3
 80080e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080e4:	2a30      	cmp	r2, #48	@ 0x30
 80080e6:	d0fa      	beq.n	80080de <_dtoa_r+0xb06>
 80080e8:	e5c2      	b.n	8007c70 <_dtoa_r+0x698>
 80080ea:	459a      	cmp	sl, r3
 80080ec:	d1a4      	bne.n	8008038 <_dtoa_r+0xa60>
 80080ee:	9b04      	ldr	r3, [sp, #16]
 80080f0:	3301      	adds	r3, #1
 80080f2:	9304      	str	r3, [sp, #16]
 80080f4:	2331      	movs	r3, #49	@ 0x31
 80080f6:	f88a 3000 	strb.w	r3, [sl]
 80080fa:	e5b9      	b.n	8007c70 <_dtoa_r+0x698>
 80080fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80080fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800815c <_dtoa_r+0xb84>
 8008102:	b11b      	cbz	r3, 800810c <_dtoa_r+0xb34>
 8008104:	f10a 0308 	add.w	r3, sl, #8
 8008108:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800810a:	6013      	str	r3, [r2, #0]
 800810c:	4650      	mov	r0, sl
 800810e:	b019      	add	sp, #100	@ 0x64
 8008110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008116:	2b01      	cmp	r3, #1
 8008118:	f77f ae37 	ble.w	8007d8a <_dtoa_r+0x7b2>
 800811c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800811e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008120:	2001      	movs	r0, #1
 8008122:	e655      	b.n	8007dd0 <_dtoa_r+0x7f8>
 8008124:	9b00      	ldr	r3, [sp, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f77f aed6 	ble.w	8007ed8 <_dtoa_r+0x900>
 800812c:	4656      	mov	r6, sl
 800812e:	4621      	mov	r1, r4
 8008130:	4648      	mov	r0, r9
 8008132:	f7ff f9c8 	bl	80074c6 <quorem>
 8008136:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800813a:	f806 8b01 	strb.w	r8, [r6], #1
 800813e:	9b00      	ldr	r3, [sp, #0]
 8008140:	eba6 020a 	sub.w	r2, r6, sl
 8008144:	4293      	cmp	r3, r2
 8008146:	ddb3      	ble.n	80080b0 <_dtoa_r+0xad8>
 8008148:	4649      	mov	r1, r9
 800814a:	2300      	movs	r3, #0
 800814c:	220a      	movs	r2, #10
 800814e:	4658      	mov	r0, fp
 8008150:	f000 f968 	bl	8008424 <__multadd>
 8008154:	4681      	mov	r9, r0
 8008156:	e7ea      	b.n	800812e <_dtoa_r+0xb56>
 8008158:	08009cc0 	.word	0x08009cc0
 800815c:	08009c44 	.word	0x08009c44

08008160 <_free_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4605      	mov	r5, r0
 8008164:	2900      	cmp	r1, #0
 8008166:	d041      	beq.n	80081ec <_free_r+0x8c>
 8008168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800816c:	1f0c      	subs	r4, r1, #4
 800816e:	2b00      	cmp	r3, #0
 8008170:	bfb8      	it	lt
 8008172:	18e4      	addlt	r4, r4, r3
 8008174:	f000 f8e8 	bl	8008348 <__malloc_lock>
 8008178:	4a1d      	ldr	r2, [pc, #116]	@ (80081f0 <_free_r+0x90>)
 800817a:	6813      	ldr	r3, [r2, #0]
 800817c:	b933      	cbnz	r3, 800818c <_free_r+0x2c>
 800817e:	6063      	str	r3, [r4, #4]
 8008180:	6014      	str	r4, [r2, #0]
 8008182:	4628      	mov	r0, r5
 8008184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008188:	f000 b8e4 	b.w	8008354 <__malloc_unlock>
 800818c:	42a3      	cmp	r3, r4
 800818e:	d908      	bls.n	80081a2 <_free_r+0x42>
 8008190:	6820      	ldr	r0, [r4, #0]
 8008192:	1821      	adds	r1, r4, r0
 8008194:	428b      	cmp	r3, r1
 8008196:	bf01      	itttt	eq
 8008198:	6819      	ldreq	r1, [r3, #0]
 800819a:	685b      	ldreq	r3, [r3, #4]
 800819c:	1809      	addeq	r1, r1, r0
 800819e:	6021      	streq	r1, [r4, #0]
 80081a0:	e7ed      	b.n	800817e <_free_r+0x1e>
 80081a2:	461a      	mov	r2, r3
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	b10b      	cbz	r3, 80081ac <_free_r+0x4c>
 80081a8:	42a3      	cmp	r3, r4
 80081aa:	d9fa      	bls.n	80081a2 <_free_r+0x42>
 80081ac:	6811      	ldr	r1, [r2, #0]
 80081ae:	1850      	adds	r0, r2, r1
 80081b0:	42a0      	cmp	r0, r4
 80081b2:	d10b      	bne.n	80081cc <_free_r+0x6c>
 80081b4:	6820      	ldr	r0, [r4, #0]
 80081b6:	4401      	add	r1, r0
 80081b8:	1850      	adds	r0, r2, r1
 80081ba:	4283      	cmp	r3, r0
 80081bc:	6011      	str	r1, [r2, #0]
 80081be:	d1e0      	bne.n	8008182 <_free_r+0x22>
 80081c0:	6818      	ldr	r0, [r3, #0]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	6053      	str	r3, [r2, #4]
 80081c6:	4408      	add	r0, r1
 80081c8:	6010      	str	r0, [r2, #0]
 80081ca:	e7da      	b.n	8008182 <_free_r+0x22>
 80081cc:	d902      	bls.n	80081d4 <_free_r+0x74>
 80081ce:	230c      	movs	r3, #12
 80081d0:	602b      	str	r3, [r5, #0]
 80081d2:	e7d6      	b.n	8008182 <_free_r+0x22>
 80081d4:	6820      	ldr	r0, [r4, #0]
 80081d6:	1821      	adds	r1, r4, r0
 80081d8:	428b      	cmp	r3, r1
 80081da:	bf04      	itt	eq
 80081dc:	6819      	ldreq	r1, [r3, #0]
 80081de:	685b      	ldreq	r3, [r3, #4]
 80081e0:	6063      	str	r3, [r4, #4]
 80081e2:	bf04      	itt	eq
 80081e4:	1809      	addeq	r1, r1, r0
 80081e6:	6021      	streq	r1, [r4, #0]
 80081e8:	6054      	str	r4, [r2, #4]
 80081ea:	e7ca      	b.n	8008182 <_free_r+0x22>
 80081ec:	bd38      	pop	{r3, r4, r5, pc}
 80081ee:	bf00      	nop
 80081f0:	200009b8 	.word	0x200009b8

080081f4 <malloc>:
 80081f4:	4b02      	ldr	r3, [pc, #8]	@ (8008200 <malloc+0xc>)
 80081f6:	4601      	mov	r1, r0
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	f000 b825 	b.w	8008248 <_malloc_r>
 80081fe:	bf00      	nop
 8008200:	20000020 	.word	0x20000020

08008204 <sbrk_aligned>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	4e0f      	ldr	r6, [pc, #60]	@ (8008244 <sbrk_aligned+0x40>)
 8008208:	460c      	mov	r4, r1
 800820a:	6831      	ldr	r1, [r6, #0]
 800820c:	4605      	mov	r5, r0
 800820e:	b911      	cbnz	r1, 8008216 <sbrk_aligned+0x12>
 8008210:	f000 fe46 	bl	8008ea0 <_sbrk_r>
 8008214:	6030      	str	r0, [r6, #0]
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	f000 fe41 	bl	8008ea0 <_sbrk_r>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d103      	bne.n	800822a <sbrk_aligned+0x26>
 8008222:	f04f 34ff 	mov.w	r4, #4294967295
 8008226:	4620      	mov	r0, r4
 8008228:	bd70      	pop	{r4, r5, r6, pc}
 800822a:	1cc4      	adds	r4, r0, #3
 800822c:	f024 0403 	bic.w	r4, r4, #3
 8008230:	42a0      	cmp	r0, r4
 8008232:	d0f8      	beq.n	8008226 <sbrk_aligned+0x22>
 8008234:	1a21      	subs	r1, r4, r0
 8008236:	4628      	mov	r0, r5
 8008238:	f000 fe32 	bl	8008ea0 <_sbrk_r>
 800823c:	3001      	adds	r0, #1
 800823e:	d1f2      	bne.n	8008226 <sbrk_aligned+0x22>
 8008240:	e7ef      	b.n	8008222 <sbrk_aligned+0x1e>
 8008242:	bf00      	nop
 8008244:	200009b4 	.word	0x200009b4

08008248 <_malloc_r>:
 8008248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800824c:	1ccd      	adds	r5, r1, #3
 800824e:	f025 0503 	bic.w	r5, r5, #3
 8008252:	3508      	adds	r5, #8
 8008254:	2d0c      	cmp	r5, #12
 8008256:	bf38      	it	cc
 8008258:	250c      	movcc	r5, #12
 800825a:	2d00      	cmp	r5, #0
 800825c:	4606      	mov	r6, r0
 800825e:	db01      	blt.n	8008264 <_malloc_r+0x1c>
 8008260:	42a9      	cmp	r1, r5
 8008262:	d904      	bls.n	800826e <_malloc_r+0x26>
 8008264:	230c      	movs	r3, #12
 8008266:	6033      	str	r3, [r6, #0]
 8008268:	2000      	movs	r0, #0
 800826a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008344 <_malloc_r+0xfc>
 8008272:	f000 f869 	bl	8008348 <__malloc_lock>
 8008276:	f8d8 3000 	ldr.w	r3, [r8]
 800827a:	461c      	mov	r4, r3
 800827c:	bb44      	cbnz	r4, 80082d0 <_malloc_r+0x88>
 800827e:	4629      	mov	r1, r5
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff ffbf 	bl	8008204 <sbrk_aligned>
 8008286:	1c43      	adds	r3, r0, #1
 8008288:	4604      	mov	r4, r0
 800828a:	d158      	bne.n	800833e <_malloc_r+0xf6>
 800828c:	f8d8 4000 	ldr.w	r4, [r8]
 8008290:	4627      	mov	r7, r4
 8008292:	2f00      	cmp	r7, #0
 8008294:	d143      	bne.n	800831e <_malloc_r+0xd6>
 8008296:	2c00      	cmp	r4, #0
 8008298:	d04b      	beq.n	8008332 <_malloc_r+0xea>
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	4639      	mov	r1, r7
 800829e:	4630      	mov	r0, r6
 80082a0:	eb04 0903 	add.w	r9, r4, r3
 80082a4:	f000 fdfc 	bl	8008ea0 <_sbrk_r>
 80082a8:	4581      	cmp	r9, r0
 80082aa:	d142      	bne.n	8008332 <_malloc_r+0xea>
 80082ac:	6821      	ldr	r1, [r4, #0]
 80082ae:	1a6d      	subs	r5, r5, r1
 80082b0:	4629      	mov	r1, r5
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ffa6 	bl	8008204 <sbrk_aligned>
 80082b8:	3001      	adds	r0, #1
 80082ba:	d03a      	beq.n	8008332 <_malloc_r+0xea>
 80082bc:	6823      	ldr	r3, [r4, #0]
 80082be:	442b      	add	r3, r5
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	f8d8 3000 	ldr.w	r3, [r8]
 80082c6:	685a      	ldr	r2, [r3, #4]
 80082c8:	bb62      	cbnz	r2, 8008324 <_malloc_r+0xdc>
 80082ca:	f8c8 7000 	str.w	r7, [r8]
 80082ce:	e00f      	b.n	80082f0 <_malloc_r+0xa8>
 80082d0:	6822      	ldr	r2, [r4, #0]
 80082d2:	1b52      	subs	r2, r2, r5
 80082d4:	d420      	bmi.n	8008318 <_malloc_r+0xd0>
 80082d6:	2a0b      	cmp	r2, #11
 80082d8:	d917      	bls.n	800830a <_malloc_r+0xc2>
 80082da:	1961      	adds	r1, r4, r5
 80082dc:	42a3      	cmp	r3, r4
 80082de:	6025      	str	r5, [r4, #0]
 80082e0:	bf18      	it	ne
 80082e2:	6059      	strne	r1, [r3, #4]
 80082e4:	6863      	ldr	r3, [r4, #4]
 80082e6:	bf08      	it	eq
 80082e8:	f8c8 1000 	streq.w	r1, [r8]
 80082ec:	5162      	str	r2, [r4, r5]
 80082ee:	604b      	str	r3, [r1, #4]
 80082f0:	4630      	mov	r0, r6
 80082f2:	f000 f82f 	bl	8008354 <__malloc_unlock>
 80082f6:	f104 000b 	add.w	r0, r4, #11
 80082fa:	1d23      	adds	r3, r4, #4
 80082fc:	f020 0007 	bic.w	r0, r0, #7
 8008300:	1ac2      	subs	r2, r0, r3
 8008302:	bf1c      	itt	ne
 8008304:	1a1b      	subne	r3, r3, r0
 8008306:	50a3      	strne	r3, [r4, r2]
 8008308:	e7af      	b.n	800826a <_malloc_r+0x22>
 800830a:	6862      	ldr	r2, [r4, #4]
 800830c:	42a3      	cmp	r3, r4
 800830e:	bf0c      	ite	eq
 8008310:	f8c8 2000 	streq.w	r2, [r8]
 8008314:	605a      	strne	r2, [r3, #4]
 8008316:	e7eb      	b.n	80082f0 <_malloc_r+0xa8>
 8008318:	4623      	mov	r3, r4
 800831a:	6864      	ldr	r4, [r4, #4]
 800831c:	e7ae      	b.n	800827c <_malloc_r+0x34>
 800831e:	463c      	mov	r4, r7
 8008320:	687f      	ldr	r7, [r7, #4]
 8008322:	e7b6      	b.n	8008292 <_malloc_r+0x4a>
 8008324:	461a      	mov	r2, r3
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	42a3      	cmp	r3, r4
 800832a:	d1fb      	bne.n	8008324 <_malloc_r+0xdc>
 800832c:	2300      	movs	r3, #0
 800832e:	6053      	str	r3, [r2, #4]
 8008330:	e7de      	b.n	80082f0 <_malloc_r+0xa8>
 8008332:	230c      	movs	r3, #12
 8008334:	6033      	str	r3, [r6, #0]
 8008336:	4630      	mov	r0, r6
 8008338:	f000 f80c 	bl	8008354 <__malloc_unlock>
 800833c:	e794      	b.n	8008268 <_malloc_r+0x20>
 800833e:	6005      	str	r5, [r0, #0]
 8008340:	e7d6      	b.n	80082f0 <_malloc_r+0xa8>
 8008342:	bf00      	nop
 8008344:	200009b8 	.word	0x200009b8

08008348 <__malloc_lock>:
 8008348:	4801      	ldr	r0, [pc, #4]	@ (8008350 <__malloc_lock+0x8>)
 800834a:	f7ff b8ac 	b.w	80074a6 <__retarget_lock_acquire_recursive>
 800834e:	bf00      	nop
 8008350:	200009b0 	.word	0x200009b0

08008354 <__malloc_unlock>:
 8008354:	4801      	ldr	r0, [pc, #4]	@ (800835c <__malloc_unlock+0x8>)
 8008356:	f7ff b8a7 	b.w	80074a8 <__retarget_lock_release_recursive>
 800835a:	bf00      	nop
 800835c:	200009b0 	.word	0x200009b0

08008360 <_Balloc>:
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	69c6      	ldr	r6, [r0, #28]
 8008364:	4604      	mov	r4, r0
 8008366:	460d      	mov	r5, r1
 8008368:	b976      	cbnz	r6, 8008388 <_Balloc+0x28>
 800836a:	2010      	movs	r0, #16
 800836c:	f7ff ff42 	bl	80081f4 <malloc>
 8008370:	4602      	mov	r2, r0
 8008372:	61e0      	str	r0, [r4, #28]
 8008374:	b920      	cbnz	r0, 8008380 <_Balloc+0x20>
 8008376:	4b18      	ldr	r3, [pc, #96]	@ (80083d8 <_Balloc+0x78>)
 8008378:	4818      	ldr	r0, [pc, #96]	@ (80083dc <_Balloc+0x7c>)
 800837a:	216b      	movs	r1, #107	@ 0x6b
 800837c:	f000 fda0 	bl	8008ec0 <__assert_func>
 8008380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008384:	6006      	str	r6, [r0, #0]
 8008386:	60c6      	str	r6, [r0, #12]
 8008388:	69e6      	ldr	r6, [r4, #28]
 800838a:	68f3      	ldr	r3, [r6, #12]
 800838c:	b183      	cbz	r3, 80083b0 <_Balloc+0x50>
 800838e:	69e3      	ldr	r3, [r4, #28]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008396:	b9b8      	cbnz	r0, 80083c8 <_Balloc+0x68>
 8008398:	2101      	movs	r1, #1
 800839a:	fa01 f605 	lsl.w	r6, r1, r5
 800839e:	1d72      	adds	r2, r6, #5
 80083a0:	0092      	lsls	r2, r2, #2
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 fdaa 	bl	8008efc <_calloc_r>
 80083a8:	b160      	cbz	r0, 80083c4 <_Balloc+0x64>
 80083aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083ae:	e00e      	b.n	80083ce <_Balloc+0x6e>
 80083b0:	2221      	movs	r2, #33	@ 0x21
 80083b2:	2104      	movs	r1, #4
 80083b4:	4620      	mov	r0, r4
 80083b6:	f000 fda1 	bl	8008efc <_calloc_r>
 80083ba:	69e3      	ldr	r3, [r4, #28]
 80083bc:	60f0      	str	r0, [r6, #12]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d1e4      	bne.n	800838e <_Balloc+0x2e>
 80083c4:	2000      	movs	r0, #0
 80083c6:	bd70      	pop	{r4, r5, r6, pc}
 80083c8:	6802      	ldr	r2, [r0, #0]
 80083ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083ce:	2300      	movs	r3, #0
 80083d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083d4:	e7f7      	b.n	80083c6 <_Balloc+0x66>
 80083d6:	bf00      	nop
 80083d8:	08009c51 	.word	0x08009c51
 80083dc:	08009cd1 	.word	0x08009cd1

080083e0 <_Bfree>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	69c6      	ldr	r6, [r0, #28]
 80083e4:	4605      	mov	r5, r0
 80083e6:	460c      	mov	r4, r1
 80083e8:	b976      	cbnz	r6, 8008408 <_Bfree+0x28>
 80083ea:	2010      	movs	r0, #16
 80083ec:	f7ff ff02 	bl	80081f4 <malloc>
 80083f0:	4602      	mov	r2, r0
 80083f2:	61e8      	str	r0, [r5, #28]
 80083f4:	b920      	cbnz	r0, 8008400 <_Bfree+0x20>
 80083f6:	4b09      	ldr	r3, [pc, #36]	@ (800841c <_Bfree+0x3c>)
 80083f8:	4809      	ldr	r0, [pc, #36]	@ (8008420 <_Bfree+0x40>)
 80083fa:	218f      	movs	r1, #143	@ 0x8f
 80083fc:	f000 fd60 	bl	8008ec0 <__assert_func>
 8008400:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008404:	6006      	str	r6, [r0, #0]
 8008406:	60c6      	str	r6, [r0, #12]
 8008408:	b13c      	cbz	r4, 800841a <_Bfree+0x3a>
 800840a:	69eb      	ldr	r3, [r5, #28]
 800840c:	6862      	ldr	r2, [r4, #4]
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008414:	6021      	str	r1, [r4, #0]
 8008416:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800841a:	bd70      	pop	{r4, r5, r6, pc}
 800841c:	08009c51 	.word	0x08009c51
 8008420:	08009cd1 	.word	0x08009cd1

08008424 <__multadd>:
 8008424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008428:	690d      	ldr	r5, [r1, #16]
 800842a:	4607      	mov	r7, r0
 800842c:	460c      	mov	r4, r1
 800842e:	461e      	mov	r6, r3
 8008430:	f101 0c14 	add.w	ip, r1, #20
 8008434:	2000      	movs	r0, #0
 8008436:	f8dc 3000 	ldr.w	r3, [ip]
 800843a:	b299      	uxth	r1, r3
 800843c:	fb02 6101 	mla	r1, r2, r1, r6
 8008440:	0c1e      	lsrs	r6, r3, #16
 8008442:	0c0b      	lsrs	r3, r1, #16
 8008444:	fb02 3306 	mla	r3, r2, r6, r3
 8008448:	b289      	uxth	r1, r1
 800844a:	3001      	adds	r0, #1
 800844c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008450:	4285      	cmp	r5, r0
 8008452:	f84c 1b04 	str.w	r1, [ip], #4
 8008456:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800845a:	dcec      	bgt.n	8008436 <__multadd+0x12>
 800845c:	b30e      	cbz	r6, 80084a2 <__multadd+0x7e>
 800845e:	68a3      	ldr	r3, [r4, #8]
 8008460:	42ab      	cmp	r3, r5
 8008462:	dc19      	bgt.n	8008498 <__multadd+0x74>
 8008464:	6861      	ldr	r1, [r4, #4]
 8008466:	4638      	mov	r0, r7
 8008468:	3101      	adds	r1, #1
 800846a:	f7ff ff79 	bl	8008360 <_Balloc>
 800846e:	4680      	mov	r8, r0
 8008470:	b928      	cbnz	r0, 800847e <__multadd+0x5a>
 8008472:	4602      	mov	r2, r0
 8008474:	4b0c      	ldr	r3, [pc, #48]	@ (80084a8 <__multadd+0x84>)
 8008476:	480d      	ldr	r0, [pc, #52]	@ (80084ac <__multadd+0x88>)
 8008478:	21ba      	movs	r1, #186	@ 0xba
 800847a:	f000 fd21 	bl	8008ec0 <__assert_func>
 800847e:	6922      	ldr	r2, [r4, #16]
 8008480:	3202      	adds	r2, #2
 8008482:	f104 010c 	add.w	r1, r4, #12
 8008486:	0092      	lsls	r2, r2, #2
 8008488:	300c      	adds	r0, #12
 800848a:	f7ff f80e 	bl	80074aa <memcpy>
 800848e:	4621      	mov	r1, r4
 8008490:	4638      	mov	r0, r7
 8008492:	f7ff ffa5 	bl	80083e0 <_Bfree>
 8008496:	4644      	mov	r4, r8
 8008498:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800849c:	3501      	adds	r5, #1
 800849e:	615e      	str	r6, [r3, #20]
 80084a0:	6125      	str	r5, [r4, #16]
 80084a2:	4620      	mov	r0, r4
 80084a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084a8:	08009cc0 	.word	0x08009cc0
 80084ac:	08009cd1 	.word	0x08009cd1

080084b0 <__hi0bits>:
 80084b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80084b4:	4603      	mov	r3, r0
 80084b6:	bf36      	itet	cc
 80084b8:	0403      	lslcc	r3, r0, #16
 80084ba:	2000      	movcs	r0, #0
 80084bc:	2010      	movcc	r0, #16
 80084be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084c2:	bf3c      	itt	cc
 80084c4:	021b      	lslcc	r3, r3, #8
 80084c6:	3008      	addcc	r0, #8
 80084c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084cc:	bf3c      	itt	cc
 80084ce:	011b      	lslcc	r3, r3, #4
 80084d0:	3004      	addcc	r0, #4
 80084d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084d6:	bf3c      	itt	cc
 80084d8:	009b      	lslcc	r3, r3, #2
 80084da:	3002      	addcc	r0, #2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	db05      	blt.n	80084ec <__hi0bits+0x3c>
 80084e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80084e4:	f100 0001 	add.w	r0, r0, #1
 80084e8:	bf08      	it	eq
 80084ea:	2020      	moveq	r0, #32
 80084ec:	4770      	bx	lr

080084ee <__lo0bits>:
 80084ee:	6803      	ldr	r3, [r0, #0]
 80084f0:	4602      	mov	r2, r0
 80084f2:	f013 0007 	ands.w	r0, r3, #7
 80084f6:	d00b      	beq.n	8008510 <__lo0bits+0x22>
 80084f8:	07d9      	lsls	r1, r3, #31
 80084fa:	d421      	bmi.n	8008540 <__lo0bits+0x52>
 80084fc:	0798      	lsls	r0, r3, #30
 80084fe:	bf49      	itett	mi
 8008500:	085b      	lsrmi	r3, r3, #1
 8008502:	089b      	lsrpl	r3, r3, #2
 8008504:	2001      	movmi	r0, #1
 8008506:	6013      	strmi	r3, [r2, #0]
 8008508:	bf5c      	itt	pl
 800850a:	6013      	strpl	r3, [r2, #0]
 800850c:	2002      	movpl	r0, #2
 800850e:	4770      	bx	lr
 8008510:	b299      	uxth	r1, r3
 8008512:	b909      	cbnz	r1, 8008518 <__lo0bits+0x2a>
 8008514:	0c1b      	lsrs	r3, r3, #16
 8008516:	2010      	movs	r0, #16
 8008518:	b2d9      	uxtb	r1, r3
 800851a:	b909      	cbnz	r1, 8008520 <__lo0bits+0x32>
 800851c:	3008      	adds	r0, #8
 800851e:	0a1b      	lsrs	r3, r3, #8
 8008520:	0719      	lsls	r1, r3, #28
 8008522:	bf04      	itt	eq
 8008524:	091b      	lsreq	r3, r3, #4
 8008526:	3004      	addeq	r0, #4
 8008528:	0799      	lsls	r1, r3, #30
 800852a:	bf04      	itt	eq
 800852c:	089b      	lsreq	r3, r3, #2
 800852e:	3002      	addeq	r0, #2
 8008530:	07d9      	lsls	r1, r3, #31
 8008532:	d403      	bmi.n	800853c <__lo0bits+0x4e>
 8008534:	085b      	lsrs	r3, r3, #1
 8008536:	f100 0001 	add.w	r0, r0, #1
 800853a:	d003      	beq.n	8008544 <__lo0bits+0x56>
 800853c:	6013      	str	r3, [r2, #0]
 800853e:	4770      	bx	lr
 8008540:	2000      	movs	r0, #0
 8008542:	4770      	bx	lr
 8008544:	2020      	movs	r0, #32
 8008546:	4770      	bx	lr

08008548 <__i2b>:
 8008548:	b510      	push	{r4, lr}
 800854a:	460c      	mov	r4, r1
 800854c:	2101      	movs	r1, #1
 800854e:	f7ff ff07 	bl	8008360 <_Balloc>
 8008552:	4602      	mov	r2, r0
 8008554:	b928      	cbnz	r0, 8008562 <__i2b+0x1a>
 8008556:	4b05      	ldr	r3, [pc, #20]	@ (800856c <__i2b+0x24>)
 8008558:	4805      	ldr	r0, [pc, #20]	@ (8008570 <__i2b+0x28>)
 800855a:	f240 1145 	movw	r1, #325	@ 0x145
 800855e:	f000 fcaf 	bl	8008ec0 <__assert_func>
 8008562:	2301      	movs	r3, #1
 8008564:	6144      	str	r4, [r0, #20]
 8008566:	6103      	str	r3, [r0, #16]
 8008568:	bd10      	pop	{r4, pc}
 800856a:	bf00      	nop
 800856c:	08009cc0 	.word	0x08009cc0
 8008570:	08009cd1 	.word	0x08009cd1

08008574 <__multiply>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	4614      	mov	r4, r2
 800857a:	690a      	ldr	r2, [r1, #16]
 800857c:	6923      	ldr	r3, [r4, #16]
 800857e:	429a      	cmp	r2, r3
 8008580:	bfa8      	it	ge
 8008582:	4623      	movge	r3, r4
 8008584:	460f      	mov	r7, r1
 8008586:	bfa4      	itt	ge
 8008588:	460c      	movge	r4, r1
 800858a:	461f      	movge	r7, r3
 800858c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008590:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008594:	68a3      	ldr	r3, [r4, #8]
 8008596:	6861      	ldr	r1, [r4, #4]
 8008598:	eb0a 0609 	add.w	r6, sl, r9
 800859c:	42b3      	cmp	r3, r6
 800859e:	b085      	sub	sp, #20
 80085a0:	bfb8      	it	lt
 80085a2:	3101      	addlt	r1, #1
 80085a4:	f7ff fedc 	bl	8008360 <_Balloc>
 80085a8:	b930      	cbnz	r0, 80085b8 <__multiply+0x44>
 80085aa:	4602      	mov	r2, r0
 80085ac:	4b44      	ldr	r3, [pc, #272]	@ (80086c0 <__multiply+0x14c>)
 80085ae:	4845      	ldr	r0, [pc, #276]	@ (80086c4 <__multiply+0x150>)
 80085b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80085b4:	f000 fc84 	bl	8008ec0 <__assert_func>
 80085b8:	f100 0514 	add.w	r5, r0, #20
 80085bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085c0:	462b      	mov	r3, r5
 80085c2:	2200      	movs	r2, #0
 80085c4:	4543      	cmp	r3, r8
 80085c6:	d321      	bcc.n	800860c <__multiply+0x98>
 80085c8:	f107 0114 	add.w	r1, r7, #20
 80085cc:	f104 0214 	add.w	r2, r4, #20
 80085d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80085d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80085d8:	9302      	str	r3, [sp, #8]
 80085da:	1b13      	subs	r3, r2, r4
 80085dc:	3b15      	subs	r3, #21
 80085de:	f023 0303 	bic.w	r3, r3, #3
 80085e2:	3304      	adds	r3, #4
 80085e4:	f104 0715 	add.w	r7, r4, #21
 80085e8:	42ba      	cmp	r2, r7
 80085ea:	bf38      	it	cc
 80085ec:	2304      	movcc	r3, #4
 80085ee:	9301      	str	r3, [sp, #4]
 80085f0:	9b02      	ldr	r3, [sp, #8]
 80085f2:	9103      	str	r1, [sp, #12]
 80085f4:	428b      	cmp	r3, r1
 80085f6:	d80c      	bhi.n	8008612 <__multiply+0x9e>
 80085f8:	2e00      	cmp	r6, #0
 80085fa:	dd03      	ble.n	8008604 <__multiply+0x90>
 80085fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008600:	2b00      	cmp	r3, #0
 8008602:	d05b      	beq.n	80086bc <__multiply+0x148>
 8008604:	6106      	str	r6, [r0, #16]
 8008606:	b005      	add	sp, #20
 8008608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860c:	f843 2b04 	str.w	r2, [r3], #4
 8008610:	e7d8      	b.n	80085c4 <__multiply+0x50>
 8008612:	f8b1 a000 	ldrh.w	sl, [r1]
 8008616:	f1ba 0f00 	cmp.w	sl, #0
 800861a:	d024      	beq.n	8008666 <__multiply+0xf2>
 800861c:	f104 0e14 	add.w	lr, r4, #20
 8008620:	46a9      	mov	r9, r5
 8008622:	f04f 0c00 	mov.w	ip, #0
 8008626:	f85e 7b04 	ldr.w	r7, [lr], #4
 800862a:	f8d9 3000 	ldr.w	r3, [r9]
 800862e:	fa1f fb87 	uxth.w	fp, r7
 8008632:	b29b      	uxth	r3, r3
 8008634:	fb0a 330b 	mla	r3, sl, fp, r3
 8008638:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800863c:	f8d9 7000 	ldr.w	r7, [r9]
 8008640:	4463      	add	r3, ip
 8008642:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008646:	fb0a c70b 	mla	r7, sl, fp, ip
 800864a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800864e:	b29b      	uxth	r3, r3
 8008650:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008654:	4572      	cmp	r2, lr
 8008656:	f849 3b04 	str.w	r3, [r9], #4
 800865a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800865e:	d8e2      	bhi.n	8008626 <__multiply+0xb2>
 8008660:	9b01      	ldr	r3, [sp, #4]
 8008662:	f845 c003 	str.w	ip, [r5, r3]
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800866c:	3104      	adds	r1, #4
 800866e:	f1b9 0f00 	cmp.w	r9, #0
 8008672:	d021      	beq.n	80086b8 <__multiply+0x144>
 8008674:	682b      	ldr	r3, [r5, #0]
 8008676:	f104 0c14 	add.w	ip, r4, #20
 800867a:	46ae      	mov	lr, r5
 800867c:	f04f 0a00 	mov.w	sl, #0
 8008680:	f8bc b000 	ldrh.w	fp, [ip]
 8008684:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008688:	fb09 770b 	mla	r7, r9, fp, r7
 800868c:	4457      	add	r7, sl
 800868e:	b29b      	uxth	r3, r3
 8008690:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008694:	f84e 3b04 	str.w	r3, [lr], #4
 8008698:	f85c 3b04 	ldr.w	r3, [ip], #4
 800869c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086a0:	f8be 3000 	ldrh.w	r3, [lr]
 80086a4:	fb09 330a 	mla	r3, r9, sl, r3
 80086a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80086ac:	4562      	cmp	r2, ip
 80086ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086b2:	d8e5      	bhi.n	8008680 <__multiply+0x10c>
 80086b4:	9f01      	ldr	r7, [sp, #4]
 80086b6:	51eb      	str	r3, [r5, r7]
 80086b8:	3504      	adds	r5, #4
 80086ba:	e799      	b.n	80085f0 <__multiply+0x7c>
 80086bc:	3e01      	subs	r6, #1
 80086be:	e79b      	b.n	80085f8 <__multiply+0x84>
 80086c0:	08009cc0 	.word	0x08009cc0
 80086c4:	08009cd1 	.word	0x08009cd1

080086c8 <__pow5mult>:
 80086c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086cc:	4615      	mov	r5, r2
 80086ce:	f012 0203 	ands.w	r2, r2, #3
 80086d2:	4607      	mov	r7, r0
 80086d4:	460e      	mov	r6, r1
 80086d6:	d007      	beq.n	80086e8 <__pow5mult+0x20>
 80086d8:	4c25      	ldr	r4, [pc, #148]	@ (8008770 <__pow5mult+0xa8>)
 80086da:	3a01      	subs	r2, #1
 80086dc:	2300      	movs	r3, #0
 80086de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086e2:	f7ff fe9f 	bl	8008424 <__multadd>
 80086e6:	4606      	mov	r6, r0
 80086e8:	10ad      	asrs	r5, r5, #2
 80086ea:	d03d      	beq.n	8008768 <__pow5mult+0xa0>
 80086ec:	69fc      	ldr	r4, [r7, #28]
 80086ee:	b97c      	cbnz	r4, 8008710 <__pow5mult+0x48>
 80086f0:	2010      	movs	r0, #16
 80086f2:	f7ff fd7f 	bl	80081f4 <malloc>
 80086f6:	4602      	mov	r2, r0
 80086f8:	61f8      	str	r0, [r7, #28]
 80086fa:	b928      	cbnz	r0, 8008708 <__pow5mult+0x40>
 80086fc:	4b1d      	ldr	r3, [pc, #116]	@ (8008774 <__pow5mult+0xac>)
 80086fe:	481e      	ldr	r0, [pc, #120]	@ (8008778 <__pow5mult+0xb0>)
 8008700:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008704:	f000 fbdc 	bl	8008ec0 <__assert_func>
 8008708:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800870c:	6004      	str	r4, [r0, #0]
 800870e:	60c4      	str	r4, [r0, #12]
 8008710:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008714:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008718:	b94c      	cbnz	r4, 800872e <__pow5mult+0x66>
 800871a:	f240 2171 	movw	r1, #625	@ 0x271
 800871e:	4638      	mov	r0, r7
 8008720:	f7ff ff12 	bl	8008548 <__i2b>
 8008724:	2300      	movs	r3, #0
 8008726:	f8c8 0008 	str.w	r0, [r8, #8]
 800872a:	4604      	mov	r4, r0
 800872c:	6003      	str	r3, [r0, #0]
 800872e:	f04f 0900 	mov.w	r9, #0
 8008732:	07eb      	lsls	r3, r5, #31
 8008734:	d50a      	bpl.n	800874c <__pow5mult+0x84>
 8008736:	4631      	mov	r1, r6
 8008738:	4622      	mov	r2, r4
 800873a:	4638      	mov	r0, r7
 800873c:	f7ff ff1a 	bl	8008574 <__multiply>
 8008740:	4631      	mov	r1, r6
 8008742:	4680      	mov	r8, r0
 8008744:	4638      	mov	r0, r7
 8008746:	f7ff fe4b 	bl	80083e0 <_Bfree>
 800874a:	4646      	mov	r6, r8
 800874c:	106d      	asrs	r5, r5, #1
 800874e:	d00b      	beq.n	8008768 <__pow5mult+0xa0>
 8008750:	6820      	ldr	r0, [r4, #0]
 8008752:	b938      	cbnz	r0, 8008764 <__pow5mult+0x9c>
 8008754:	4622      	mov	r2, r4
 8008756:	4621      	mov	r1, r4
 8008758:	4638      	mov	r0, r7
 800875a:	f7ff ff0b 	bl	8008574 <__multiply>
 800875e:	6020      	str	r0, [r4, #0]
 8008760:	f8c0 9000 	str.w	r9, [r0]
 8008764:	4604      	mov	r4, r0
 8008766:	e7e4      	b.n	8008732 <__pow5mult+0x6a>
 8008768:	4630      	mov	r0, r6
 800876a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800876e:	bf00      	nop
 8008770:	08009d2c 	.word	0x08009d2c
 8008774:	08009c51 	.word	0x08009c51
 8008778:	08009cd1 	.word	0x08009cd1

0800877c <__lshift>:
 800877c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008780:	460c      	mov	r4, r1
 8008782:	6849      	ldr	r1, [r1, #4]
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800878a:	68a3      	ldr	r3, [r4, #8]
 800878c:	4607      	mov	r7, r0
 800878e:	4691      	mov	r9, r2
 8008790:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008794:	f108 0601 	add.w	r6, r8, #1
 8008798:	42b3      	cmp	r3, r6
 800879a:	db0b      	blt.n	80087b4 <__lshift+0x38>
 800879c:	4638      	mov	r0, r7
 800879e:	f7ff fddf 	bl	8008360 <_Balloc>
 80087a2:	4605      	mov	r5, r0
 80087a4:	b948      	cbnz	r0, 80087ba <__lshift+0x3e>
 80087a6:	4602      	mov	r2, r0
 80087a8:	4b28      	ldr	r3, [pc, #160]	@ (800884c <__lshift+0xd0>)
 80087aa:	4829      	ldr	r0, [pc, #164]	@ (8008850 <__lshift+0xd4>)
 80087ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80087b0:	f000 fb86 	bl	8008ec0 <__assert_func>
 80087b4:	3101      	adds	r1, #1
 80087b6:	005b      	lsls	r3, r3, #1
 80087b8:	e7ee      	b.n	8008798 <__lshift+0x1c>
 80087ba:	2300      	movs	r3, #0
 80087bc:	f100 0114 	add.w	r1, r0, #20
 80087c0:	f100 0210 	add.w	r2, r0, #16
 80087c4:	4618      	mov	r0, r3
 80087c6:	4553      	cmp	r3, sl
 80087c8:	db33      	blt.n	8008832 <__lshift+0xb6>
 80087ca:	6920      	ldr	r0, [r4, #16]
 80087cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087d0:	f104 0314 	add.w	r3, r4, #20
 80087d4:	f019 091f 	ands.w	r9, r9, #31
 80087d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087e0:	d02b      	beq.n	800883a <__lshift+0xbe>
 80087e2:	f1c9 0e20 	rsb	lr, r9, #32
 80087e6:	468a      	mov	sl, r1
 80087e8:	2200      	movs	r2, #0
 80087ea:	6818      	ldr	r0, [r3, #0]
 80087ec:	fa00 f009 	lsl.w	r0, r0, r9
 80087f0:	4310      	orrs	r0, r2
 80087f2:	f84a 0b04 	str.w	r0, [sl], #4
 80087f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087fa:	459c      	cmp	ip, r3
 80087fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8008800:	d8f3      	bhi.n	80087ea <__lshift+0x6e>
 8008802:	ebac 0304 	sub.w	r3, ip, r4
 8008806:	3b15      	subs	r3, #21
 8008808:	f023 0303 	bic.w	r3, r3, #3
 800880c:	3304      	adds	r3, #4
 800880e:	f104 0015 	add.w	r0, r4, #21
 8008812:	4584      	cmp	ip, r0
 8008814:	bf38      	it	cc
 8008816:	2304      	movcc	r3, #4
 8008818:	50ca      	str	r2, [r1, r3]
 800881a:	b10a      	cbz	r2, 8008820 <__lshift+0xa4>
 800881c:	f108 0602 	add.w	r6, r8, #2
 8008820:	3e01      	subs	r6, #1
 8008822:	4638      	mov	r0, r7
 8008824:	612e      	str	r6, [r5, #16]
 8008826:	4621      	mov	r1, r4
 8008828:	f7ff fdda 	bl	80083e0 <_Bfree>
 800882c:	4628      	mov	r0, r5
 800882e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008832:	f842 0f04 	str.w	r0, [r2, #4]!
 8008836:	3301      	adds	r3, #1
 8008838:	e7c5      	b.n	80087c6 <__lshift+0x4a>
 800883a:	3904      	subs	r1, #4
 800883c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008840:	f841 2f04 	str.w	r2, [r1, #4]!
 8008844:	459c      	cmp	ip, r3
 8008846:	d8f9      	bhi.n	800883c <__lshift+0xc0>
 8008848:	e7ea      	b.n	8008820 <__lshift+0xa4>
 800884a:	bf00      	nop
 800884c:	08009cc0 	.word	0x08009cc0
 8008850:	08009cd1 	.word	0x08009cd1

08008854 <__mcmp>:
 8008854:	690a      	ldr	r2, [r1, #16]
 8008856:	4603      	mov	r3, r0
 8008858:	6900      	ldr	r0, [r0, #16]
 800885a:	1a80      	subs	r0, r0, r2
 800885c:	b530      	push	{r4, r5, lr}
 800885e:	d10e      	bne.n	800887e <__mcmp+0x2a>
 8008860:	3314      	adds	r3, #20
 8008862:	3114      	adds	r1, #20
 8008864:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008868:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800886c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008870:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008874:	4295      	cmp	r5, r2
 8008876:	d003      	beq.n	8008880 <__mcmp+0x2c>
 8008878:	d205      	bcs.n	8008886 <__mcmp+0x32>
 800887a:	f04f 30ff 	mov.w	r0, #4294967295
 800887e:	bd30      	pop	{r4, r5, pc}
 8008880:	42a3      	cmp	r3, r4
 8008882:	d3f3      	bcc.n	800886c <__mcmp+0x18>
 8008884:	e7fb      	b.n	800887e <__mcmp+0x2a>
 8008886:	2001      	movs	r0, #1
 8008888:	e7f9      	b.n	800887e <__mcmp+0x2a>
	...

0800888c <__mdiff>:
 800888c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008890:	4689      	mov	r9, r1
 8008892:	4606      	mov	r6, r0
 8008894:	4611      	mov	r1, r2
 8008896:	4648      	mov	r0, r9
 8008898:	4614      	mov	r4, r2
 800889a:	f7ff ffdb 	bl	8008854 <__mcmp>
 800889e:	1e05      	subs	r5, r0, #0
 80088a0:	d112      	bne.n	80088c8 <__mdiff+0x3c>
 80088a2:	4629      	mov	r1, r5
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff fd5b 	bl	8008360 <_Balloc>
 80088aa:	4602      	mov	r2, r0
 80088ac:	b928      	cbnz	r0, 80088ba <__mdiff+0x2e>
 80088ae:	4b3f      	ldr	r3, [pc, #252]	@ (80089ac <__mdiff+0x120>)
 80088b0:	f240 2137 	movw	r1, #567	@ 0x237
 80088b4:	483e      	ldr	r0, [pc, #248]	@ (80089b0 <__mdiff+0x124>)
 80088b6:	f000 fb03 	bl	8008ec0 <__assert_func>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088c0:	4610      	mov	r0, r2
 80088c2:	b003      	add	sp, #12
 80088c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c8:	bfbc      	itt	lt
 80088ca:	464b      	movlt	r3, r9
 80088cc:	46a1      	movlt	r9, r4
 80088ce:	4630      	mov	r0, r6
 80088d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80088d4:	bfba      	itte	lt
 80088d6:	461c      	movlt	r4, r3
 80088d8:	2501      	movlt	r5, #1
 80088da:	2500      	movge	r5, #0
 80088dc:	f7ff fd40 	bl	8008360 <_Balloc>
 80088e0:	4602      	mov	r2, r0
 80088e2:	b918      	cbnz	r0, 80088ec <__mdiff+0x60>
 80088e4:	4b31      	ldr	r3, [pc, #196]	@ (80089ac <__mdiff+0x120>)
 80088e6:	f240 2145 	movw	r1, #581	@ 0x245
 80088ea:	e7e3      	b.n	80088b4 <__mdiff+0x28>
 80088ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80088f0:	6926      	ldr	r6, [r4, #16]
 80088f2:	60c5      	str	r5, [r0, #12]
 80088f4:	f109 0310 	add.w	r3, r9, #16
 80088f8:	f109 0514 	add.w	r5, r9, #20
 80088fc:	f104 0e14 	add.w	lr, r4, #20
 8008900:	f100 0b14 	add.w	fp, r0, #20
 8008904:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008908:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800890c:	9301      	str	r3, [sp, #4]
 800890e:	46d9      	mov	r9, fp
 8008910:	f04f 0c00 	mov.w	ip, #0
 8008914:	9b01      	ldr	r3, [sp, #4]
 8008916:	f85e 0b04 	ldr.w	r0, [lr], #4
 800891a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800891e:	9301      	str	r3, [sp, #4]
 8008920:	fa1f f38a 	uxth.w	r3, sl
 8008924:	4619      	mov	r1, r3
 8008926:	b283      	uxth	r3, r0
 8008928:	1acb      	subs	r3, r1, r3
 800892a:	0c00      	lsrs	r0, r0, #16
 800892c:	4463      	add	r3, ip
 800892e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008932:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008936:	b29b      	uxth	r3, r3
 8008938:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800893c:	4576      	cmp	r6, lr
 800893e:	f849 3b04 	str.w	r3, [r9], #4
 8008942:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008946:	d8e5      	bhi.n	8008914 <__mdiff+0x88>
 8008948:	1b33      	subs	r3, r6, r4
 800894a:	3b15      	subs	r3, #21
 800894c:	f023 0303 	bic.w	r3, r3, #3
 8008950:	3415      	adds	r4, #21
 8008952:	3304      	adds	r3, #4
 8008954:	42a6      	cmp	r6, r4
 8008956:	bf38      	it	cc
 8008958:	2304      	movcc	r3, #4
 800895a:	441d      	add	r5, r3
 800895c:	445b      	add	r3, fp
 800895e:	461e      	mov	r6, r3
 8008960:	462c      	mov	r4, r5
 8008962:	4544      	cmp	r4, r8
 8008964:	d30e      	bcc.n	8008984 <__mdiff+0xf8>
 8008966:	f108 0103 	add.w	r1, r8, #3
 800896a:	1b49      	subs	r1, r1, r5
 800896c:	f021 0103 	bic.w	r1, r1, #3
 8008970:	3d03      	subs	r5, #3
 8008972:	45a8      	cmp	r8, r5
 8008974:	bf38      	it	cc
 8008976:	2100      	movcc	r1, #0
 8008978:	440b      	add	r3, r1
 800897a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800897e:	b191      	cbz	r1, 80089a6 <__mdiff+0x11a>
 8008980:	6117      	str	r7, [r2, #16]
 8008982:	e79d      	b.n	80088c0 <__mdiff+0x34>
 8008984:	f854 1b04 	ldr.w	r1, [r4], #4
 8008988:	46e6      	mov	lr, ip
 800898a:	0c08      	lsrs	r0, r1, #16
 800898c:	fa1c fc81 	uxtah	ip, ip, r1
 8008990:	4471      	add	r1, lr
 8008992:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008996:	b289      	uxth	r1, r1
 8008998:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800899c:	f846 1b04 	str.w	r1, [r6], #4
 80089a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089a4:	e7dd      	b.n	8008962 <__mdiff+0xd6>
 80089a6:	3f01      	subs	r7, #1
 80089a8:	e7e7      	b.n	800897a <__mdiff+0xee>
 80089aa:	bf00      	nop
 80089ac:	08009cc0 	.word	0x08009cc0
 80089b0:	08009cd1 	.word	0x08009cd1

080089b4 <__d2b>:
 80089b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80089b8:	460f      	mov	r7, r1
 80089ba:	2101      	movs	r1, #1
 80089bc:	ec59 8b10 	vmov	r8, r9, d0
 80089c0:	4616      	mov	r6, r2
 80089c2:	f7ff fccd 	bl	8008360 <_Balloc>
 80089c6:	4604      	mov	r4, r0
 80089c8:	b930      	cbnz	r0, 80089d8 <__d2b+0x24>
 80089ca:	4602      	mov	r2, r0
 80089cc:	4b23      	ldr	r3, [pc, #140]	@ (8008a5c <__d2b+0xa8>)
 80089ce:	4824      	ldr	r0, [pc, #144]	@ (8008a60 <__d2b+0xac>)
 80089d0:	f240 310f 	movw	r1, #783	@ 0x30f
 80089d4:	f000 fa74 	bl	8008ec0 <__assert_func>
 80089d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089e0:	b10d      	cbz	r5, 80089e6 <__d2b+0x32>
 80089e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089e6:	9301      	str	r3, [sp, #4]
 80089e8:	f1b8 0300 	subs.w	r3, r8, #0
 80089ec:	d023      	beq.n	8008a36 <__d2b+0x82>
 80089ee:	4668      	mov	r0, sp
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	f7ff fd7c 	bl	80084ee <__lo0bits>
 80089f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089fa:	b1d0      	cbz	r0, 8008a32 <__d2b+0x7e>
 80089fc:	f1c0 0320 	rsb	r3, r0, #32
 8008a00:	fa02 f303 	lsl.w	r3, r2, r3
 8008a04:	430b      	orrs	r3, r1
 8008a06:	40c2      	lsrs	r2, r0
 8008a08:	6163      	str	r3, [r4, #20]
 8008a0a:	9201      	str	r2, [sp, #4]
 8008a0c:	9b01      	ldr	r3, [sp, #4]
 8008a0e:	61a3      	str	r3, [r4, #24]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	bf0c      	ite	eq
 8008a14:	2201      	moveq	r2, #1
 8008a16:	2202      	movne	r2, #2
 8008a18:	6122      	str	r2, [r4, #16]
 8008a1a:	b1a5      	cbz	r5, 8008a46 <__d2b+0x92>
 8008a1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008a20:	4405      	add	r5, r0
 8008a22:	603d      	str	r5, [r7, #0]
 8008a24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008a28:	6030      	str	r0, [r6, #0]
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	b003      	add	sp, #12
 8008a2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a32:	6161      	str	r1, [r4, #20]
 8008a34:	e7ea      	b.n	8008a0c <__d2b+0x58>
 8008a36:	a801      	add	r0, sp, #4
 8008a38:	f7ff fd59 	bl	80084ee <__lo0bits>
 8008a3c:	9b01      	ldr	r3, [sp, #4]
 8008a3e:	6163      	str	r3, [r4, #20]
 8008a40:	3020      	adds	r0, #32
 8008a42:	2201      	movs	r2, #1
 8008a44:	e7e8      	b.n	8008a18 <__d2b+0x64>
 8008a46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008a4e:	6038      	str	r0, [r7, #0]
 8008a50:	6918      	ldr	r0, [r3, #16]
 8008a52:	f7ff fd2d 	bl	80084b0 <__hi0bits>
 8008a56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a5a:	e7e5      	b.n	8008a28 <__d2b+0x74>
 8008a5c:	08009cc0 	.word	0x08009cc0
 8008a60:	08009cd1 	.word	0x08009cd1

08008a64 <__ssputs_r>:
 8008a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a68:	688e      	ldr	r6, [r1, #8]
 8008a6a:	461f      	mov	r7, r3
 8008a6c:	42be      	cmp	r6, r7
 8008a6e:	680b      	ldr	r3, [r1, #0]
 8008a70:	4682      	mov	sl, r0
 8008a72:	460c      	mov	r4, r1
 8008a74:	4690      	mov	r8, r2
 8008a76:	d82d      	bhi.n	8008ad4 <__ssputs_r+0x70>
 8008a78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008a80:	d026      	beq.n	8008ad0 <__ssputs_r+0x6c>
 8008a82:	6965      	ldr	r5, [r4, #20]
 8008a84:	6909      	ldr	r1, [r1, #16]
 8008a86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a8a:	eba3 0901 	sub.w	r9, r3, r1
 8008a8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a92:	1c7b      	adds	r3, r7, #1
 8008a94:	444b      	add	r3, r9
 8008a96:	106d      	asrs	r5, r5, #1
 8008a98:	429d      	cmp	r5, r3
 8008a9a:	bf38      	it	cc
 8008a9c:	461d      	movcc	r5, r3
 8008a9e:	0553      	lsls	r3, r2, #21
 8008aa0:	d527      	bpl.n	8008af2 <__ssputs_r+0x8e>
 8008aa2:	4629      	mov	r1, r5
 8008aa4:	f7ff fbd0 	bl	8008248 <_malloc_r>
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	b360      	cbz	r0, 8008b06 <__ssputs_r+0xa2>
 8008aac:	6921      	ldr	r1, [r4, #16]
 8008aae:	464a      	mov	r2, r9
 8008ab0:	f7fe fcfb 	bl	80074aa <memcpy>
 8008ab4:	89a3      	ldrh	r3, [r4, #12]
 8008ab6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008abe:	81a3      	strh	r3, [r4, #12]
 8008ac0:	6126      	str	r6, [r4, #16]
 8008ac2:	6165      	str	r5, [r4, #20]
 8008ac4:	444e      	add	r6, r9
 8008ac6:	eba5 0509 	sub.w	r5, r5, r9
 8008aca:	6026      	str	r6, [r4, #0]
 8008acc:	60a5      	str	r5, [r4, #8]
 8008ace:	463e      	mov	r6, r7
 8008ad0:	42be      	cmp	r6, r7
 8008ad2:	d900      	bls.n	8008ad6 <__ssputs_r+0x72>
 8008ad4:	463e      	mov	r6, r7
 8008ad6:	6820      	ldr	r0, [r4, #0]
 8008ad8:	4632      	mov	r2, r6
 8008ada:	4641      	mov	r1, r8
 8008adc:	f000 f9c6 	bl	8008e6c <memmove>
 8008ae0:	68a3      	ldr	r3, [r4, #8]
 8008ae2:	1b9b      	subs	r3, r3, r6
 8008ae4:	60a3      	str	r3, [r4, #8]
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	4433      	add	r3, r6
 8008aea:	6023      	str	r3, [r4, #0]
 8008aec:	2000      	movs	r0, #0
 8008aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af2:	462a      	mov	r2, r5
 8008af4:	f000 fa28 	bl	8008f48 <_realloc_r>
 8008af8:	4606      	mov	r6, r0
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d1e0      	bne.n	8008ac0 <__ssputs_r+0x5c>
 8008afe:	6921      	ldr	r1, [r4, #16]
 8008b00:	4650      	mov	r0, sl
 8008b02:	f7ff fb2d 	bl	8008160 <_free_r>
 8008b06:	230c      	movs	r3, #12
 8008b08:	f8ca 3000 	str.w	r3, [sl]
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	f04f 30ff 	mov.w	r0, #4294967295
 8008b18:	e7e9      	b.n	8008aee <__ssputs_r+0x8a>
	...

08008b1c <_svfiprintf_r>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	4698      	mov	r8, r3
 8008b22:	898b      	ldrh	r3, [r1, #12]
 8008b24:	061b      	lsls	r3, r3, #24
 8008b26:	b09d      	sub	sp, #116	@ 0x74
 8008b28:	4607      	mov	r7, r0
 8008b2a:	460d      	mov	r5, r1
 8008b2c:	4614      	mov	r4, r2
 8008b2e:	d510      	bpl.n	8008b52 <_svfiprintf_r+0x36>
 8008b30:	690b      	ldr	r3, [r1, #16]
 8008b32:	b973      	cbnz	r3, 8008b52 <_svfiprintf_r+0x36>
 8008b34:	2140      	movs	r1, #64	@ 0x40
 8008b36:	f7ff fb87 	bl	8008248 <_malloc_r>
 8008b3a:	6028      	str	r0, [r5, #0]
 8008b3c:	6128      	str	r0, [r5, #16]
 8008b3e:	b930      	cbnz	r0, 8008b4e <_svfiprintf_r+0x32>
 8008b40:	230c      	movs	r3, #12
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	f04f 30ff 	mov.w	r0, #4294967295
 8008b48:	b01d      	add	sp, #116	@ 0x74
 8008b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4e:	2340      	movs	r3, #64	@ 0x40
 8008b50:	616b      	str	r3, [r5, #20]
 8008b52:	2300      	movs	r3, #0
 8008b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b56:	2320      	movs	r3, #32
 8008b58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b60:	2330      	movs	r3, #48	@ 0x30
 8008b62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008d00 <_svfiprintf_r+0x1e4>
 8008b66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b6a:	f04f 0901 	mov.w	r9, #1
 8008b6e:	4623      	mov	r3, r4
 8008b70:	469a      	mov	sl, r3
 8008b72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b76:	b10a      	cbz	r2, 8008b7c <_svfiprintf_r+0x60>
 8008b78:	2a25      	cmp	r2, #37	@ 0x25
 8008b7a:	d1f9      	bne.n	8008b70 <_svfiprintf_r+0x54>
 8008b7c:	ebba 0b04 	subs.w	fp, sl, r4
 8008b80:	d00b      	beq.n	8008b9a <_svfiprintf_r+0x7e>
 8008b82:	465b      	mov	r3, fp
 8008b84:	4622      	mov	r2, r4
 8008b86:	4629      	mov	r1, r5
 8008b88:	4638      	mov	r0, r7
 8008b8a:	f7ff ff6b 	bl	8008a64 <__ssputs_r>
 8008b8e:	3001      	adds	r0, #1
 8008b90:	f000 80a7 	beq.w	8008ce2 <_svfiprintf_r+0x1c6>
 8008b94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b96:	445a      	add	r2, fp
 8008b98:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 809f 	beq.w	8008ce2 <_svfiprintf_r+0x1c6>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8008baa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bae:	f10a 0a01 	add.w	sl, sl, #1
 8008bb2:	9304      	str	r3, [sp, #16]
 8008bb4:	9307      	str	r3, [sp, #28]
 8008bb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008bba:	931a      	str	r3, [sp, #104]	@ 0x68
 8008bbc:	4654      	mov	r4, sl
 8008bbe:	2205      	movs	r2, #5
 8008bc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc4:	484e      	ldr	r0, [pc, #312]	@ (8008d00 <_svfiprintf_r+0x1e4>)
 8008bc6:	f7f7 fb03 	bl	80001d0 <memchr>
 8008bca:	9a04      	ldr	r2, [sp, #16]
 8008bcc:	b9d8      	cbnz	r0, 8008c06 <_svfiprintf_r+0xea>
 8008bce:	06d0      	lsls	r0, r2, #27
 8008bd0:	bf44      	itt	mi
 8008bd2:	2320      	movmi	r3, #32
 8008bd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bd8:	0711      	lsls	r1, r2, #28
 8008bda:	bf44      	itt	mi
 8008bdc:	232b      	movmi	r3, #43	@ 0x2b
 8008bde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008be2:	f89a 3000 	ldrb.w	r3, [sl]
 8008be6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008be8:	d015      	beq.n	8008c16 <_svfiprintf_r+0xfa>
 8008bea:	9a07      	ldr	r2, [sp, #28]
 8008bec:	4654      	mov	r4, sl
 8008bee:	2000      	movs	r0, #0
 8008bf0:	f04f 0c0a 	mov.w	ip, #10
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bfa:	3b30      	subs	r3, #48	@ 0x30
 8008bfc:	2b09      	cmp	r3, #9
 8008bfe:	d94b      	bls.n	8008c98 <_svfiprintf_r+0x17c>
 8008c00:	b1b0      	cbz	r0, 8008c30 <_svfiprintf_r+0x114>
 8008c02:	9207      	str	r2, [sp, #28]
 8008c04:	e014      	b.n	8008c30 <_svfiprintf_r+0x114>
 8008c06:	eba0 0308 	sub.w	r3, r0, r8
 8008c0a:	fa09 f303 	lsl.w	r3, r9, r3
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	9304      	str	r3, [sp, #16]
 8008c12:	46a2      	mov	sl, r4
 8008c14:	e7d2      	b.n	8008bbc <_svfiprintf_r+0xa0>
 8008c16:	9b03      	ldr	r3, [sp, #12]
 8008c18:	1d19      	adds	r1, r3, #4
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	9103      	str	r1, [sp, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	bfbb      	ittet	lt
 8008c22:	425b      	neglt	r3, r3
 8008c24:	f042 0202 	orrlt.w	r2, r2, #2
 8008c28:	9307      	strge	r3, [sp, #28]
 8008c2a:	9307      	strlt	r3, [sp, #28]
 8008c2c:	bfb8      	it	lt
 8008c2e:	9204      	strlt	r2, [sp, #16]
 8008c30:	7823      	ldrb	r3, [r4, #0]
 8008c32:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c34:	d10a      	bne.n	8008c4c <_svfiprintf_r+0x130>
 8008c36:	7863      	ldrb	r3, [r4, #1]
 8008c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c3a:	d132      	bne.n	8008ca2 <_svfiprintf_r+0x186>
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	1d1a      	adds	r2, r3, #4
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	9203      	str	r2, [sp, #12]
 8008c44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c48:	3402      	adds	r4, #2
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008d10 <_svfiprintf_r+0x1f4>
 8008c50:	7821      	ldrb	r1, [r4, #0]
 8008c52:	2203      	movs	r2, #3
 8008c54:	4650      	mov	r0, sl
 8008c56:	f7f7 fabb 	bl	80001d0 <memchr>
 8008c5a:	b138      	cbz	r0, 8008c6c <_svfiprintf_r+0x150>
 8008c5c:	9b04      	ldr	r3, [sp, #16]
 8008c5e:	eba0 000a 	sub.w	r0, r0, sl
 8008c62:	2240      	movs	r2, #64	@ 0x40
 8008c64:	4082      	lsls	r2, r0
 8008c66:	4313      	orrs	r3, r2
 8008c68:	3401      	adds	r4, #1
 8008c6a:	9304      	str	r3, [sp, #16]
 8008c6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c70:	4824      	ldr	r0, [pc, #144]	@ (8008d04 <_svfiprintf_r+0x1e8>)
 8008c72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c76:	2206      	movs	r2, #6
 8008c78:	f7f7 faaa 	bl	80001d0 <memchr>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d036      	beq.n	8008cee <_svfiprintf_r+0x1d2>
 8008c80:	4b21      	ldr	r3, [pc, #132]	@ (8008d08 <_svfiprintf_r+0x1ec>)
 8008c82:	bb1b      	cbnz	r3, 8008ccc <_svfiprintf_r+0x1b0>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	3307      	adds	r3, #7
 8008c88:	f023 0307 	bic.w	r3, r3, #7
 8008c8c:	3308      	adds	r3, #8
 8008c8e:	9303      	str	r3, [sp, #12]
 8008c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c92:	4433      	add	r3, r6
 8008c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c96:	e76a      	b.n	8008b6e <_svfiprintf_r+0x52>
 8008c98:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	e7a8      	b.n	8008bf4 <_svfiprintf_r+0xd8>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	3401      	adds	r4, #1
 8008ca6:	9305      	str	r3, [sp, #20]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f04f 0c0a 	mov.w	ip, #10
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cb4:	3a30      	subs	r2, #48	@ 0x30
 8008cb6:	2a09      	cmp	r2, #9
 8008cb8:	d903      	bls.n	8008cc2 <_svfiprintf_r+0x1a6>
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0c6      	beq.n	8008c4c <_svfiprintf_r+0x130>
 8008cbe:	9105      	str	r1, [sp, #20]
 8008cc0:	e7c4      	b.n	8008c4c <_svfiprintf_r+0x130>
 8008cc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e7f0      	b.n	8008cae <_svfiprintf_r+0x192>
 8008ccc:	ab03      	add	r3, sp, #12
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	462a      	mov	r2, r5
 8008cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8008d0c <_svfiprintf_r+0x1f0>)
 8008cd4:	a904      	add	r1, sp, #16
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7fd fe8a 	bl	80069f0 <_printf_float>
 8008cdc:	1c42      	adds	r2, r0, #1
 8008cde:	4606      	mov	r6, r0
 8008ce0:	d1d6      	bne.n	8008c90 <_svfiprintf_r+0x174>
 8008ce2:	89ab      	ldrh	r3, [r5, #12]
 8008ce4:	065b      	lsls	r3, r3, #25
 8008ce6:	f53f af2d 	bmi.w	8008b44 <_svfiprintf_r+0x28>
 8008cea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cec:	e72c      	b.n	8008b48 <_svfiprintf_r+0x2c>
 8008cee:	ab03      	add	r3, sp, #12
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	462a      	mov	r2, r5
 8008cf4:	4b05      	ldr	r3, [pc, #20]	@ (8008d0c <_svfiprintf_r+0x1f0>)
 8008cf6:	a904      	add	r1, sp, #16
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	f7fe f911 	bl	8006f20 <_printf_i>
 8008cfe:	e7ed      	b.n	8008cdc <_svfiprintf_r+0x1c0>
 8008d00:	08009e28 	.word	0x08009e28
 8008d04:	08009e32 	.word	0x08009e32
 8008d08:	080069f1 	.word	0x080069f1
 8008d0c:	08008a65 	.word	0x08008a65
 8008d10:	08009e2e 	.word	0x08009e2e

08008d14 <__sflush_r>:
 8008d14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d1c:	0716      	lsls	r6, r2, #28
 8008d1e:	4605      	mov	r5, r0
 8008d20:	460c      	mov	r4, r1
 8008d22:	d454      	bmi.n	8008dce <__sflush_r+0xba>
 8008d24:	684b      	ldr	r3, [r1, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	dc02      	bgt.n	8008d30 <__sflush_r+0x1c>
 8008d2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dd48      	ble.n	8008dc2 <__sflush_r+0xae>
 8008d30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d32:	2e00      	cmp	r6, #0
 8008d34:	d045      	beq.n	8008dc2 <__sflush_r+0xae>
 8008d36:	2300      	movs	r3, #0
 8008d38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d3c:	682f      	ldr	r7, [r5, #0]
 8008d3e:	6a21      	ldr	r1, [r4, #32]
 8008d40:	602b      	str	r3, [r5, #0]
 8008d42:	d030      	beq.n	8008da6 <__sflush_r+0x92>
 8008d44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	0759      	lsls	r1, r3, #29
 8008d4a:	d505      	bpl.n	8008d58 <__sflush_r+0x44>
 8008d4c:	6863      	ldr	r3, [r4, #4]
 8008d4e:	1ad2      	subs	r2, r2, r3
 8008d50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d52:	b10b      	cbz	r3, 8008d58 <__sflush_r+0x44>
 8008d54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d56:	1ad2      	subs	r2, r2, r3
 8008d58:	2300      	movs	r3, #0
 8008d5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d5c:	6a21      	ldr	r1, [r4, #32]
 8008d5e:	4628      	mov	r0, r5
 8008d60:	47b0      	blx	r6
 8008d62:	1c43      	adds	r3, r0, #1
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	d106      	bne.n	8008d76 <__sflush_r+0x62>
 8008d68:	6829      	ldr	r1, [r5, #0]
 8008d6a:	291d      	cmp	r1, #29
 8008d6c:	d82b      	bhi.n	8008dc6 <__sflush_r+0xb2>
 8008d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8008e18 <__sflush_r+0x104>)
 8008d70:	410a      	asrs	r2, r1
 8008d72:	07d6      	lsls	r6, r2, #31
 8008d74:	d427      	bmi.n	8008dc6 <__sflush_r+0xb2>
 8008d76:	2200      	movs	r2, #0
 8008d78:	6062      	str	r2, [r4, #4]
 8008d7a:	04d9      	lsls	r1, r3, #19
 8008d7c:	6922      	ldr	r2, [r4, #16]
 8008d7e:	6022      	str	r2, [r4, #0]
 8008d80:	d504      	bpl.n	8008d8c <__sflush_r+0x78>
 8008d82:	1c42      	adds	r2, r0, #1
 8008d84:	d101      	bne.n	8008d8a <__sflush_r+0x76>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	b903      	cbnz	r3, 8008d8c <__sflush_r+0x78>
 8008d8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d8e:	602f      	str	r7, [r5, #0]
 8008d90:	b1b9      	cbz	r1, 8008dc2 <__sflush_r+0xae>
 8008d92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d96:	4299      	cmp	r1, r3
 8008d98:	d002      	beq.n	8008da0 <__sflush_r+0x8c>
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f7ff f9e0 	bl	8008160 <_free_r>
 8008da0:	2300      	movs	r3, #0
 8008da2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008da4:	e00d      	b.n	8008dc2 <__sflush_r+0xae>
 8008da6:	2301      	movs	r3, #1
 8008da8:	4628      	mov	r0, r5
 8008daa:	47b0      	blx	r6
 8008dac:	4602      	mov	r2, r0
 8008dae:	1c50      	adds	r0, r2, #1
 8008db0:	d1c9      	bne.n	8008d46 <__sflush_r+0x32>
 8008db2:	682b      	ldr	r3, [r5, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d0c6      	beq.n	8008d46 <__sflush_r+0x32>
 8008db8:	2b1d      	cmp	r3, #29
 8008dba:	d001      	beq.n	8008dc0 <__sflush_r+0xac>
 8008dbc:	2b16      	cmp	r3, #22
 8008dbe:	d11e      	bne.n	8008dfe <__sflush_r+0xea>
 8008dc0:	602f      	str	r7, [r5, #0]
 8008dc2:	2000      	movs	r0, #0
 8008dc4:	e022      	b.n	8008e0c <__sflush_r+0xf8>
 8008dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dca:	b21b      	sxth	r3, r3
 8008dcc:	e01b      	b.n	8008e06 <__sflush_r+0xf2>
 8008dce:	690f      	ldr	r7, [r1, #16]
 8008dd0:	2f00      	cmp	r7, #0
 8008dd2:	d0f6      	beq.n	8008dc2 <__sflush_r+0xae>
 8008dd4:	0793      	lsls	r3, r2, #30
 8008dd6:	680e      	ldr	r6, [r1, #0]
 8008dd8:	bf08      	it	eq
 8008dda:	694b      	ldreq	r3, [r1, #20]
 8008ddc:	600f      	str	r7, [r1, #0]
 8008dde:	bf18      	it	ne
 8008de0:	2300      	movne	r3, #0
 8008de2:	eba6 0807 	sub.w	r8, r6, r7
 8008de6:	608b      	str	r3, [r1, #8]
 8008de8:	f1b8 0f00 	cmp.w	r8, #0
 8008dec:	dde9      	ble.n	8008dc2 <__sflush_r+0xae>
 8008dee:	6a21      	ldr	r1, [r4, #32]
 8008df0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008df2:	4643      	mov	r3, r8
 8008df4:	463a      	mov	r2, r7
 8008df6:	4628      	mov	r0, r5
 8008df8:	47b0      	blx	r6
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	dc08      	bgt.n	8008e10 <__sflush_r+0xfc>
 8008dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e06:	81a3      	strh	r3, [r4, #12]
 8008e08:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e10:	4407      	add	r7, r0
 8008e12:	eba8 0800 	sub.w	r8, r8, r0
 8008e16:	e7e7      	b.n	8008de8 <__sflush_r+0xd4>
 8008e18:	dfbffffe 	.word	0xdfbffffe

08008e1c <_fflush_r>:
 8008e1c:	b538      	push	{r3, r4, r5, lr}
 8008e1e:	690b      	ldr	r3, [r1, #16]
 8008e20:	4605      	mov	r5, r0
 8008e22:	460c      	mov	r4, r1
 8008e24:	b913      	cbnz	r3, 8008e2c <_fflush_r+0x10>
 8008e26:	2500      	movs	r5, #0
 8008e28:	4628      	mov	r0, r5
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	b118      	cbz	r0, 8008e36 <_fflush_r+0x1a>
 8008e2e:	6a03      	ldr	r3, [r0, #32]
 8008e30:	b90b      	cbnz	r3, 8008e36 <_fflush_r+0x1a>
 8008e32:	f7fe fa21 	bl	8007278 <__sinit>
 8008e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d0f3      	beq.n	8008e26 <_fflush_r+0xa>
 8008e3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e40:	07d0      	lsls	r0, r2, #31
 8008e42:	d404      	bmi.n	8008e4e <_fflush_r+0x32>
 8008e44:	0599      	lsls	r1, r3, #22
 8008e46:	d402      	bmi.n	8008e4e <_fflush_r+0x32>
 8008e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e4a:	f7fe fb2c 	bl	80074a6 <__retarget_lock_acquire_recursive>
 8008e4e:	4628      	mov	r0, r5
 8008e50:	4621      	mov	r1, r4
 8008e52:	f7ff ff5f 	bl	8008d14 <__sflush_r>
 8008e56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e58:	07da      	lsls	r2, r3, #31
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	d4e4      	bmi.n	8008e28 <_fflush_r+0xc>
 8008e5e:	89a3      	ldrh	r3, [r4, #12]
 8008e60:	059b      	lsls	r3, r3, #22
 8008e62:	d4e1      	bmi.n	8008e28 <_fflush_r+0xc>
 8008e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e66:	f7fe fb1f 	bl	80074a8 <__retarget_lock_release_recursive>
 8008e6a:	e7dd      	b.n	8008e28 <_fflush_r+0xc>

08008e6c <memmove>:
 8008e6c:	4288      	cmp	r0, r1
 8008e6e:	b510      	push	{r4, lr}
 8008e70:	eb01 0402 	add.w	r4, r1, r2
 8008e74:	d902      	bls.n	8008e7c <memmove+0x10>
 8008e76:	4284      	cmp	r4, r0
 8008e78:	4623      	mov	r3, r4
 8008e7a:	d807      	bhi.n	8008e8c <memmove+0x20>
 8008e7c:	1e43      	subs	r3, r0, #1
 8008e7e:	42a1      	cmp	r1, r4
 8008e80:	d008      	beq.n	8008e94 <memmove+0x28>
 8008e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e8a:	e7f8      	b.n	8008e7e <memmove+0x12>
 8008e8c:	4402      	add	r2, r0
 8008e8e:	4601      	mov	r1, r0
 8008e90:	428a      	cmp	r2, r1
 8008e92:	d100      	bne.n	8008e96 <memmove+0x2a>
 8008e94:	bd10      	pop	{r4, pc}
 8008e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e9e:	e7f7      	b.n	8008e90 <memmove+0x24>

08008ea0 <_sbrk_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d06      	ldr	r5, [pc, #24]	@ (8008ebc <_sbrk_r+0x1c>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	602b      	str	r3, [r5, #0]
 8008eac:	f7f8 fe44 	bl	8001b38 <_sbrk>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_sbrk_r+0x1a>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_sbrk_r+0x1a>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	200009ac 	.word	0x200009ac

08008ec0 <__assert_func>:
 8008ec0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	4b09      	ldr	r3, [pc, #36]	@ (8008eec <__assert_func+0x2c>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4605      	mov	r5, r0
 8008ecc:	68d8      	ldr	r0, [r3, #12]
 8008ece:	b954      	cbnz	r4, 8008ee6 <__assert_func+0x26>
 8008ed0:	4b07      	ldr	r3, [pc, #28]	@ (8008ef0 <__assert_func+0x30>)
 8008ed2:	461c      	mov	r4, r3
 8008ed4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ed8:	9100      	str	r1, [sp, #0]
 8008eda:	462b      	mov	r3, r5
 8008edc:	4905      	ldr	r1, [pc, #20]	@ (8008ef4 <__assert_func+0x34>)
 8008ede:	f000 f86f 	bl	8008fc0 <fiprintf>
 8008ee2:	f000 f87f 	bl	8008fe4 <abort>
 8008ee6:	4b04      	ldr	r3, [pc, #16]	@ (8008ef8 <__assert_func+0x38>)
 8008ee8:	e7f4      	b.n	8008ed4 <__assert_func+0x14>
 8008eea:	bf00      	nop
 8008eec:	20000020 	.word	0x20000020
 8008ef0:	08009e7e 	.word	0x08009e7e
 8008ef4:	08009e50 	.word	0x08009e50
 8008ef8:	08009e43 	.word	0x08009e43

08008efc <_calloc_r>:
 8008efc:	b570      	push	{r4, r5, r6, lr}
 8008efe:	fba1 5402 	umull	r5, r4, r1, r2
 8008f02:	b93c      	cbnz	r4, 8008f14 <_calloc_r+0x18>
 8008f04:	4629      	mov	r1, r5
 8008f06:	f7ff f99f 	bl	8008248 <_malloc_r>
 8008f0a:	4606      	mov	r6, r0
 8008f0c:	b928      	cbnz	r0, 8008f1a <_calloc_r+0x1e>
 8008f0e:	2600      	movs	r6, #0
 8008f10:	4630      	mov	r0, r6
 8008f12:	bd70      	pop	{r4, r5, r6, pc}
 8008f14:	220c      	movs	r2, #12
 8008f16:	6002      	str	r2, [r0, #0]
 8008f18:	e7f9      	b.n	8008f0e <_calloc_r+0x12>
 8008f1a:	462a      	mov	r2, r5
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	f7fe fa44 	bl	80073aa <memset>
 8008f22:	e7f5      	b.n	8008f10 <_calloc_r+0x14>

08008f24 <__ascii_mbtowc>:
 8008f24:	b082      	sub	sp, #8
 8008f26:	b901      	cbnz	r1, 8008f2a <__ascii_mbtowc+0x6>
 8008f28:	a901      	add	r1, sp, #4
 8008f2a:	b142      	cbz	r2, 8008f3e <__ascii_mbtowc+0x1a>
 8008f2c:	b14b      	cbz	r3, 8008f42 <__ascii_mbtowc+0x1e>
 8008f2e:	7813      	ldrb	r3, [r2, #0]
 8008f30:	600b      	str	r3, [r1, #0]
 8008f32:	7812      	ldrb	r2, [r2, #0]
 8008f34:	1e10      	subs	r0, r2, #0
 8008f36:	bf18      	it	ne
 8008f38:	2001      	movne	r0, #1
 8008f3a:	b002      	add	sp, #8
 8008f3c:	4770      	bx	lr
 8008f3e:	4610      	mov	r0, r2
 8008f40:	e7fb      	b.n	8008f3a <__ascii_mbtowc+0x16>
 8008f42:	f06f 0001 	mvn.w	r0, #1
 8008f46:	e7f8      	b.n	8008f3a <__ascii_mbtowc+0x16>

08008f48 <_realloc_r>:
 8008f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4c:	4680      	mov	r8, r0
 8008f4e:	4615      	mov	r5, r2
 8008f50:	460c      	mov	r4, r1
 8008f52:	b921      	cbnz	r1, 8008f5e <_realloc_r+0x16>
 8008f54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f58:	4611      	mov	r1, r2
 8008f5a:	f7ff b975 	b.w	8008248 <_malloc_r>
 8008f5e:	b92a      	cbnz	r2, 8008f6c <_realloc_r+0x24>
 8008f60:	f7ff f8fe 	bl	8008160 <_free_r>
 8008f64:	2400      	movs	r4, #0
 8008f66:	4620      	mov	r0, r4
 8008f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f6c:	f000 f841 	bl	8008ff2 <_malloc_usable_size_r>
 8008f70:	4285      	cmp	r5, r0
 8008f72:	4606      	mov	r6, r0
 8008f74:	d802      	bhi.n	8008f7c <_realloc_r+0x34>
 8008f76:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008f7a:	d8f4      	bhi.n	8008f66 <_realloc_r+0x1e>
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	4640      	mov	r0, r8
 8008f80:	f7ff f962 	bl	8008248 <_malloc_r>
 8008f84:	4607      	mov	r7, r0
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d0ec      	beq.n	8008f64 <_realloc_r+0x1c>
 8008f8a:	42b5      	cmp	r5, r6
 8008f8c:	462a      	mov	r2, r5
 8008f8e:	4621      	mov	r1, r4
 8008f90:	bf28      	it	cs
 8008f92:	4632      	movcs	r2, r6
 8008f94:	f7fe fa89 	bl	80074aa <memcpy>
 8008f98:	4621      	mov	r1, r4
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f7ff f8e0 	bl	8008160 <_free_r>
 8008fa0:	463c      	mov	r4, r7
 8008fa2:	e7e0      	b.n	8008f66 <_realloc_r+0x1e>

08008fa4 <__ascii_wctomb>:
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	4608      	mov	r0, r1
 8008fa8:	b141      	cbz	r1, 8008fbc <__ascii_wctomb+0x18>
 8008faa:	2aff      	cmp	r2, #255	@ 0xff
 8008fac:	d904      	bls.n	8008fb8 <__ascii_wctomb+0x14>
 8008fae:	228a      	movs	r2, #138	@ 0x8a
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb6:	4770      	bx	lr
 8008fb8:	700a      	strb	r2, [r1, #0]
 8008fba:	2001      	movs	r0, #1
 8008fbc:	4770      	bx	lr
	...

08008fc0 <fiprintf>:
 8008fc0:	b40e      	push	{r1, r2, r3}
 8008fc2:	b503      	push	{r0, r1, lr}
 8008fc4:	4601      	mov	r1, r0
 8008fc6:	ab03      	add	r3, sp, #12
 8008fc8:	4805      	ldr	r0, [pc, #20]	@ (8008fe0 <fiprintf+0x20>)
 8008fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fce:	6800      	ldr	r0, [r0, #0]
 8008fd0:	9301      	str	r3, [sp, #4]
 8008fd2:	f000 f83f 	bl	8009054 <_vfiprintf_r>
 8008fd6:	b002      	add	sp, #8
 8008fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fdc:	b003      	add	sp, #12
 8008fde:	4770      	bx	lr
 8008fe0:	20000020 	.word	0x20000020

08008fe4 <abort>:
 8008fe4:	b508      	push	{r3, lr}
 8008fe6:	2006      	movs	r0, #6
 8008fe8:	f000 fa08 	bl	80093fc <raise>
 8008fec:	2001      	movs	r0, #1
 8008fee:	f7f8 fd2b 	bl	8001a48 <_exit>

08008ff2 <_malloc_usable_size_r>:
 8008ff2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff6:	1f18      	subs	r0, r3, #4
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	bfbc      	itt	lt
 8008ffc:	580b      	ldrlt	r3, [r1, r0]
 8008ffe:	18c0      	addlt	r0, r0, r3
 8009000:	4770      	bx	lr

08009002 <__sfputc_r>:
 8009002:	6893      	ldr	r3, [r2, #8]
 8009004:	3b01      	subs	r3, #1
 8009006:	2b00      	cmp	r3, #0
 8009008:	b410      	push	{r4}
 800900a:	6093      	str	r3, [r2, #8]
 800900c:	da08      	bge.n	8009020 <__sfputc_r+0x1e>
 800900e:	6994      	ldr	r4, [r2, #24]
 8009010:	42a3      	cmp	r3, r4
 8009012:	db01      	blt.n	8009018 <__sfputc_r+0x16>
 8009014:	290a      	cmp	r1, #10
 8009016:	d103      	bne.n	8009020 <__sfputc_r+0x1e>
 8009018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800901c:	f000 b932 	b.w	8009284 <__swbuf_r>
 8009020:	6813      	ldr	r3, [r2, #0]
 8009022:	1c58      	adds	r0, r3, #1
 8009024:	6010      	str	r0, [r2, #0]
 8009026:	7019      	strb	r1, [r3, #0]
 8009028:	4608      	mov	r0, r1
 800902a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800902e:	4770      	bx	lr

08009030 <__sfputs_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	4606      	mov	r6, r0
 8009034:	460f      	mov	r7, r1
 8009036:	4614      	mov	r4, r2
 8009038:	18d5      	adds	r5, r2, r3
 800903a:	42ac      	cmp	r4, r5
 800903c:	d101      	bne.n	8009042 <__sfputs_r+0x12>
 800903e:	2000      	movs	r0, #0
 8009040:	e007      	b.n	8009052 <__sfputs_r+0x22>
 8009042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009046:	463a      	mov	r2, r7
 8009048:	4630      	mov	r0, r6
 800904a:	f7ff ffda 	bl	8009002 <__sfputc_r>
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	d1f3      	bne.n	800903a <__sfputs_r+0xa>
 8009052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009054 <_vfiprintf_r>:
 8009054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009058:	460d      	mov	r5, r1
 800905a:	b09d      	sub	sp, #116	@ 0x74
 800905c:	4614      	mov	r4, r2
 800905e:	4698      	mov	r8, r3
 8009060:	4606      	mov	r6, r0
 8009062:	b118      	cbz	r0, 800906c <_vfiprintf_r+0x18>
 8009064:	6a03      	ldr	r3, [r0, #32]
 8009066:	b90b      	cbnz	r3, 800906c <_vfiprintf_r+0x18>
 8009068:	f7fe f906 	bl	8007278 <__sinit>
 800906c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800906e:	07d9      	lsls	r1, r3, #31
 8009070:	d405      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009072:	89ab      	ldrh	r3, [r5, #12]
 8009074:	059a      	lsls	r2, r3, #22
 8009076:	d402      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800907a:	f7fe fa14 	bl	80074a6 <__retarget_lock_acquire_recursive>
 800907e:	89ab      	ldrh	r3, [r5, #12]
 8009080:	071b      	lsls	r3, r3, #28
 8009082:	d501      	bpl.n	8009088 <_vfiprintf_r+0x34>
 8009084:	692b      	ldr	r3, [r5, #16]
 8009086:	b99b      	cbnz	r3, 80090b0 <_vfiprintf_r+0x5c>
 8009088:	4629      	mov	r1, r5
 800908a:	4630      	mov	r0, r6
 800908c:	f000 f938 	bl	8009300 <__swsetup_r>
 8009090:	b170      	cbz	r0, 80090b0 <_vfiprintf_r+0x5c>
 8009092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009094:	07dc      	lsls	r4, r3, #31
 8009096:	d504      	bpl.n	80090a2 <_vfiprintf_r+0x4e>
 8009098:	f04f 30ff 	mov.w	r0, #4294967295
 800909c:	b01d      	add	sp, #116	@ 0x74
 800909e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a2:	89ab      	ldrh	r3, [r5, #12]
 80090a4:	0598      	lsls	r0, r3, #22
 80090a6:	d4f7      	bmi.n	8009098 <_vfiprintf_r+0x44>
 80090a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090aa:	f7fe f9fd 	bl	80074a8 <__retarget_lock_release_recursive>
 80090ae:	e7f3      	b.n	8009098 <_vfiprintf_r+0x44>
 80090b0:	2300      	movs	r3, #0
 80090b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b4:	2320      	movs	r3, #32
 80090b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80090be:	2330      	movs	r3, #48	@ 0x30
 80090c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009270 <_vfiprintf_r+0x21c>
 80090c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090c8:	f04f 0901 	mov.w	r9, #1
 80090cc:	4623      	mov	r3, r4
 80090ce:	469a      	mov	sl, r3
 80090d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090d4:	b10a      	cbz	r2, 80090da <_vfiprintf_r+0x86>
 80090d6:	2a25      	cmp	r2, #37	@ 0x25
 80090d8:	d1f9      	bne.n	80090ce <_vfiprintf_r+0x7a>
 80090da:	ebba 0b04 	subs.w	fp, sl, r4
 80090de:	d00b      	beq.n	80090f8 <_vfiprintf_r+0xa4>
 80090e0:	465b      	mov	r3, fp
 80090e2:	4622      	mov	r2, r4
 80090e4:	4629      	mov	r1, r5
 80090e6:	4630      	mov	r0, r6
 80090e8:	f7ff ffa2 	bl	8009030 <__sfputs_r>
 80090ec:	3001      	adds	r0, #1
 80090ee:	f000 80a7 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 80090f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090f4:	445a      	add	r2, fp
 80090f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80090f8:	f89a 3000 	ldrb.w	r3, [sl]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f000 809f 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 8009102:	2300      	movs	r3, #0
 8009104:	f04f 32ff 	mov.w	r2, #4294967295
 8009108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800910c:	f10a 0a01 	add.w	sl, sl, #1
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009118:	931a      	str	r3, [sp, #104]	@ 0x68
 800911a:	4654      	mov	r4, sl
 800911c:	2205      	movs	r2, #5
 800911e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009122:	4853      	ldr	r0, [pc, #332]	@ (8009270 <_vfiprintf_r+0x21c>)
 8009124:	f7f7 f854 	bl	80001d0 <memchr>
 8009128:	9a04      	ldr	r2, [sp, #16]
 800912a:	b9d8      	cbnz	r0, 8009164 <_vfiprintf_r+0x110>
 800912c:	06d1      	lsls	r1, r2, #27
 800912e:	bf44      	itt	mi
 8009130:	2320      	movmi	r3, #32
 8009132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009136:	0713      	lsls	r3, r2, #28
 8009138:	bf44      	itt	mi
 800913a:	232b      	movmi	r3, #43	@ 0x2b
 800913c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009140:	f89a 3000 	ldrb.w	r3, [sl]
 8009144:	2b2a      	cmp	r3, #42	@ 0x2a
 8009146:	d015      	beq.n	8009174 <_vfiprintf_r+0x120>
 8009148:	9a07      	ldr	r2, [sp, #28]
 800914a:	4654      	mov	r4, sl
 800914c:	2000      	movs	r0, #0
 800914e:	f04f 0c0a 	mov.w	ip, #10
 8009152:	4621      	mov	r1, r4
 8009154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009158:	3b30      	subs	r3, #48	@ 0x30
 800915a:	2b09      	cmp	r3, #9
 800915c:	d94b      	bls.n	80091f6 <_vfiprintf_r+0x1a2>
 800915e:	b1b0      	cbz	r0, 800918e <_vfiprintf_r+0x13a>
 8009160:	9207      	str	r2, [sp, #28]
 8009162:	e014      	b.n	800918e <_vfiprintf_r+0x13a>
 8009164:	eba0 0308 	sub.w	r3, r0, r8
 8009168:	fa09 f303 	lsl.w	r3, r9, r3
 800916c:	4313      	orrs	r3, r2
 800916e:	9304      	str	r3, [sp, #16]
 8009170:	46a2      	mov	sl, r4
 8009172:	e7d2      	b.n	800911a <_vfiprintf_r+0xc6>
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	1d19      	adds	r1, r3, #4
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	9103      	str	r1, [sp, #12]
 800917c:	2b00      	cmp	r3, #0
 800917e:	bfbb      	ittet	lt
 8009180:	425b      	neglt	r3, r3
 8009182:	f042 0202 	orrlt.w	r2, r2, #2
 8009186:	9307      	strge	r3, [sp, #28]
 8009188:	9307      	strlt	r3, [sp, #28]
 800918a:	bfb8      	it	lt
 800918c:	9204      	strlt	r2, [sp, #16]
 800918e:	7823      	ldrb	r3, [r4, #0]
 8009190:	2b2e      	cmp	r3, #46	@ 0x2e
 8009192:	d10a      	bne.n	80091aa <_vfiprintf_r+0x156>
 8009194:	7863      	ldrb	r3, [r4, #1]
 8009196:	2b2a      	cmp	r3, #42	@ 0x2a
 8009198:	d132      	bne.n	8009200 <_vfiprintf_r+0x1ac>
 800919a:	9b03      	ldr	r3, [sp, #12]
 800919c:	1d1a      	adds	r2, r3, #4
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	9203      	str	r2, [sp, #12]
 80091a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091a6:	3402      	adds	r4, #2
 80091a8:	9305      	str	r3, [sp, #20]
 80091aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009280 <_vfiprintf_r+0x22c>
 80091ae:	7821      	ldrb	r1, [r4, #0]
 80091b0:	2203      	movs	r2, #3
 80091b2:	4650      	mov	r0, sl
 80091b4:	f7f7 f80c 	bl	80001d0 <memchr>
 80091b8:	b138      	cbz	r0, 80091ca <_vfiprintf_r+0x176>
 80091ba:	9b04      	ldr	r3, [sp, #16]
 80091bc:	eba0 000a 	sub.w	r0, r0, sl
 80091c0:	2240      	movs	r2, #64	@ 0x40
 80091c2:	4082      	lsls	r2, r0
 80091c4:	4313      	orrs	r3, r2
 80091c6:	3401      	adds	r4, #1
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ce:	4829      	ldr	r0, [pc, #164]	@ (8009274 <_vfiprintf_r+0x220>)
 80091d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091d4:	2206      	movs	r2, #6
 80091d6:	f7f6 fffb 	bl	80001d0 <memchr>
 80091da:	2800      	cmp	r0, #0
 80091dc:	d03f      	beq.n	800925e <_vfiprintf_r+0x20a>
 80091de:	4b26      	ldr	r3, [pc, #152]	@ (8009278 <_vfiprintf_r+0x224>)
 80091e0:	bb1b      	cbnz	r3, 800922a <_vfiprintf_r+0x1d6>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	3307      	adds	r3, #7
 80091e6:	f023 0307 	bic.w	r3, r3, #7
 80091ea:	3308      	adds	r3, #8
 80091ec:	9303      	str	r3, [sp, #12]
 80091ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f0:	443b      	add	r3, r7
 80091f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091f4:	e76a      	b.n	80090cc <_vfiprintf_r+0x78>
 80091f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80091fa:	460c      	mov	r4, r1
 80091fc:	2001      	movs	r0, #1
 80091fe:	e7a8      	b.n	8009152 <_vfiprintf_r+0xfe>
 8009200:	2300      	movs	r3, #0
 8009202:	3401      	adds	r4, #1
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	4619      	mov	r1, r3
 8009208:	f04f 0c0a 	mov.w	ip, #10
 800920c:	4620      	mov	r0, r4
 800920e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009212:	3a30      	subs	r2, #48	@ 0x30
 8009214:	2a09      	cmp	r2, #9
 8009216:	d903      	bls.n	8009220 <_vfiprintf_r+0x1cc>
 8009218:	2b00      	cmp	r3, #0
 800921a:	d0c6      	beq.n	80091aa <_vfiprintf_r+0x156>
 800921c:	9105      	str	r1, [sp, #20]
 800921e:	e7c4      	b.n	80091aa <_vfiprintf_r+0x156>
 8009220:	fb0c 2101 	mla	r1, ip, r1, r2
 8009224:	4604      	mov	r4, r0
 8009226:	2301      	movs	r3, #1
 8009228:	e7f0      	b.n	800920c <_vfiprintf_r+0x1b8>
 800922a:	ab03      	add	r3, sp, #12
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	462a      	mov	r2, r5
 8009230:	4b12      	ldr	r3, [pc, #72]	@ (800927c <_vfiprintf_r+0x228>)
 8009232:	a904      	add	r1, sp, #16
 8009234:	4630      	mov	r0, r6
 8009236:	f7fd fbdb 	bl	80069f0 <_printf_float>
 800923a:	4607      	mov	r7, r0
 800923c:	1c78      	adds	r0, r7, #1
 800923e:	d1d6      	bne.n	80091ee <_vfiprintf_r+0x19a>
 8009240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009242:	07d9      	lsls	r1, r3, #31
 8009244:	d405      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 8009246:	89ab      	ldrh	r3, [r5, #12]
 8009248:	059a      	lsls	r2, r3, #22
 800924a:	d402      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 800924c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800924e:	f7fe f92b 	bl	80074a8 <__retarget_lock_release_recursive>
 8009252:	89ab      	ldrh	r3, [r5, #12]
 8009254:	065b      	lsls	r3, r3, #25
 8009256:	f53f af1f 	bmi.w	8009098 <_vfiprintf_r+0x44>
 800925a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800925c:	e71e      	b.n	800909c <_vfiprintf_r+0x48>
 800925e:	ab03      	add	r3, sp, #12
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	462a      	mov	r2, r5
 8009264:	4b05      	ldr	r3, [pc, #20]	@ (800927c <_vfiprintf_r+0x228>)
 8009266:	a904      	add	r1, sp, #16
 8009268:	4630      	mov	r0, r6
 800926a:	f7fd fe59 	bl	8006f20 <_printf_i>
 800926e:	e7e4      	b.n	800923a <_vfiprintf_r+0x1e6>
 8009270:	08009e28 	.word	0x08009e28
 8009274:	08009e32 	.word	0x08009e32
 8009278:	080069f1 	.word	0x080069f1
 800927c:	08009031 	.word	0x08009031
 8009280:	08009e2e 	.word	0x08009e2e

08009284 <__swbuf_r>:
 8009284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009286:	460e      	mov	r6, r1
 8009288:	4614      	mov	r4, r2
 800928a:	4605      	mov	r5, r0
 800928c:	b118      	cbz	r0, 8009296 <__swbuf_r+0x12>
 800928e:	6a03      	ldr	r3, [r0, #32]
 8009290:	b90b      	cbnz	r3, 8009296 <__swbuf_r+0x12>
 8009292:	f7fd fff1 	bl	8007278 <__sinit>
 8009296:	69a3      	ldr	r3, [r4, #24]
 8009298:	60a3      	str	r3, [r4, #8]
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	071a      	lsls	r2, r3, #28
 800929e:	d501      	bpl.n	80092a4 <__swbuf_r+0x20>
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	b943      	cbnz	r3, 80092b6 <__swbuf_r+0x32>
 80092a4:	4621      	mov	r1, r4
 80092a6:	4628      	mov	r0, r5
 80092a8:	f000 f82a 	bl	8009300 <__swsetup_r>
 80092ac:	b118      	cbz	r0, 80092b6 <__swbuf_r+0x32>
 80092ae:	f04f 37ff 	mov.w	r7, #4294967295
 80092b2:	4638      	mov	r0, r7
 80092b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b6:	6823      	ldr	r3, [r4, #0]
 80092b8:	6922      	ldr	r2, [r4, #16]
 80092ba:	1a98      	subs	r0, r3, r2
 80092bc:	6963      	ldr	r3, [r4, #20]
 80092be:	b2f6      	uxtb	r6, r6
 80092c0:	4283      	cmp	r3, r0
 80092c2:	4637      	mov	r7, r6
 80092c4:	dc05      	bgt.n	80092d2 <__swbuf_r+0x4e>
 80092c6:	4621      	mov	r1, r4
 80092c8:	4628      	mov	r0, r5
 80092ca:	f7ff fda7 	bl	8008e1c <_fflush_r>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d1ed      	bne.n	80092ae <__swbuf_r+0x2a>
 80092d2:	68a3      	ldr	r3, [r4, #8]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	60a3      	str	r3, [r4, #8]
 80092d8:	6823      	ldr	r3, [r4, #0]
 80092da:	1c5a      	adds	r2, r3, #1
 80092dc:	6022      	str	r2, [r4, #0]
 80092de:	701e      	strb	r6, [r3, #0]
 80092e0:	6962      	ldr	r2, [r4, #20]
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d004      	beq.n	80092f2 <__swbuf_r+0x6e>
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	07db      	lsls	r3, r3, #31
 80092ec:	d5e1      	bpl.n	80092b2 <__swbuf_r+0x2e>
 80092ee:	2e0a      	cmp	r6, #10
 80092f0:	d1df      	bne.n	80092b2 <__swbuf_r+0x2e>
 80092f2:	4621      	mov	r1, r4
 80092f4:	4628      	mov	r0, r5
 80092f6:	f7ff fd91 	bl	8008e1c <_fflush_r>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	d0d9      	beq.n	80092b2 <__swbuf_r+0x2e>
 80092fe:	e7d6      	b.n	80092ae <__swbuf_r+0x2a>

08009300 <__swsetup_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4b29      	ldr	r3, [pc, #164]	@ (80093a8 <__swsetup_r+0xa8>)
 8009304:	4605      	mov	r5, r0
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	460c      	mov	r4, r1
 800930a:	b118      	cbz	r0, 8009314 <__swsetup_r+0x14>
 800930c:	6a03      	ldr	r3, [r0, #32]
 800930e:	b90b      	cbnz	r3, 8009314 <__swsetup_r+0x14>
 8009310:	f7fd ffb2 	bl	8007278 <__sinit>
 8009314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009318:	0719      	lsls	r1, r3, #28
 800931a:	d422      	bmi.n	8009362 <__swsetup_r+0x62>
 800931c:	06da      	lsls	r2, r3, #27
 800931e:	d407      	bmi.n	8009330 <__swsetup_r+0x30>
 8009320:	2209      	movs	r2, #9
 8009322:	602a      	str	r2, [r5, #0]
 8009324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009328:	81a3      	strh	r3, [r4, #12]
 800932a:	f04f 30ff 	mov.w	r0, #4294967295
 800932e:	e033      	b.n	8009398 <__swsetup_r+0x98>
 8009330:	0758      	lsls	r0, r3, #29
 8009332:	d512      	bpl.n	800935a <__swsetup_r+0x5a>
 8009334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009336:	b141      	cbz	r1, 800934a <__swsetup_r+0x4a>
 8009338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800933c:	4299      	cmp	r1, r3
 800933e:	d002      	beq.n	8009346 <__swsetup_r+0x46>
 8009340:	4628      	mov	r0, r5
 8009342:	f7fe ff0d 	bl	8008160 <_free_r>
 8009346:	2300      	movs	r3, #0
 8009348:	6363      	str	r3, [r4, #52]	@ 0x34
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	2300      	movs	r3, #0
 8009354:	6063      	str	r3, [r4, #4]
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	89a3      	ldrh	r3, [r4, #12]
 800935c:	f043 0308 	orr.w	r3, r3, #8
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	6923      	ldr	r3, [r4, #16]
 8009364:	b94b      	cbnz	r3, 800937a <__swsetup_r+0x7a>
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800936c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009370:	d003      	beq.n	800937a <__swsetup_r+0x7a>
 8009372:	4621      	mov	r1, r4
 8009374:	4628      	mov	r0, r5
 8009376:	f000 f883 	bl	8009480 <__smakebuf_r>
 800937a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800937e:	f013 0201 	ands.w	r2, r3, #1
 8009382:	d00a      	beq.n	800939a <__swsetup_r+0x9a>
 8009384:	2200      	movs	r2, #0
 8009386:	60a2      	str	r2, [r4, #8]
 8009388:	6962      	ldr	r2, [r4, #20]
 800938a:	4252      	negs	r2, r2
 800938c:	61a2      	str	r2, [r4, #24]
 800938e:	6922      	ldr	r2, [r4, #16]
 8009390:	b942      	cbnz	r2, 80093a4 <__swsetup_r+0xa4>
 8009392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009396:	d1c5      	bne.n	8009324 <__swsetup_r+0x24>
 8009398:	bd38      	pop	{r3, r4, r5, pc}
 800939a:	0799      	lsls	r1, r3, #30
 800939c:	bf58      	it	pl
 800939e:	6962      	ldrpl	r2, [r4, #20]
 80093a0:	60a2      	str	r2, [r4, #8]
 80093a2:	e7f4      	b.n	800938e <__swsetup_r+0x8e>
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7f7      	b.n	8009398 <__swsetup_r+0x98>
 80093a8:	20000020 	.word	0x20000020

080093ac <_raise_r>:
 80093ac:	291f      	cmp	r1, #31
 80093ae:	b538      	push	{r3, r4, r5, lr}
 80093b0:	4605      	mov	r5, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	d904      	bls.n	80093c0 <_raise_r+0x14>
 80093b6:	2316      	movs	r3, #22
 80093b8:	6003      	str	r3, [r0, #0]
 80093ba:	f04f 30ff 	mov.w	r0, #4294967295
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80093c2:	b112      	cbz	r2, 80093ca <_raise_r+0x1e>
 80093c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093c8:	b94b      	cbnz	r3, 80093de <_raise_r+0x32>
 80093ca:	4628      	mov	r0, r5
 80093cc:	f000 f830 	bl	8009430 <_getpid_r>
 80093d0:	4622      	mov	r2, r4
 80093d2:	4601      	mov	r1, r0
 80093d4:	4628      	mov	r0, r5
 80093d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093da:	f000 b817 	b.w	800940c <_kill_r>
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d00a      	beq.n	80093f8 <_raise_r+0x4c>
 80093e2:	1c59      	adds	r1, r3, #1
 80093e4:	d103      	bne.n	80093ee <_raise_r+0x42>
 80093e6:	2316      	movs	r3, #22
 80093e8:	6003      	str	r3, [r0, #0]
 80093ea:	2001      	movs	r0, #1
 80093ec:	e7e7      	b.n	80093be <_raise_r+0x12>
 80093ee:	2100      	movs	r1, #0
 80093f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80093f4:	4620      	mov	r0, r4
 80093f6:	4798      	blx	r3
 80093f8:	2000      	movs	r0, #0
 80093fa:	e7e0      	b.n	80093be <_raise_r+0x12>

080093fc <raise>:
 80093fc:	4b02      	ldr	r3, [pc, #8]	@ (8009408 <raise+0xc>)
 80093fe:	4601      	mov	r1, r0
 8009400:	6818      	ldr	r0, [r3, #0]
 8009402:	f7ff bfd3 	b.w	80093ac <_raise_r>
 8009406:	bf00      	nop
 8009408:	20000020 	.word	0x20000020

0800940c <_kill_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	@ (800942c <_kill_r+0x20>)
 8009410:	2300      	movs	r3, #0
 8009412:	4604      	mov	r4, r0
 8009414:	4608      	mov	r0, r1
 8009416:	4611      	mov	r1, r2
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	f7f8 fb05 	bl	8001a28 <_kill>
 800941e:	1c43      	adds	r3, r0, #1
 8009420:	d102      	bne.n	8009428 <_kill_r+0x1c>
 8009422:	682b      	ldr	r3, [r5, #0]
 8009424:	b103      	cbz	r3, 8009428 <_kill_r+0x1c>
 8009426:	6023      	str	r3, [r4, #0]
 8009428:	bd38      	pop	{r3, r4, r5, pc}
 800942a:	bf00      	nop
 800942c:	200009ac 	.word	0x200009ac

08009430 <_getpid_r>:
 8009430:	f7f8 baf2 	b.w	8001a18 <_getpid>

08009434 <__swhatbuf_r>:
 8009434:	b570      	push	{r4, r5, r6, lr}
 8009436:	460c      	mov	r4, r1
 8009438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800943c:	2900      	cmp	r1, #0
 800943e:	b096      	sub	sp, #88	@ 0x58
 8009440:	4615      	mov	r5, r2
 8009442:	461e      	mov	r6, r3
 8009444:	da0d      	bge.n	8009462 <__swhatbuf_r+0x2e>
 8009446:	89a3      	ldrh	r3, [r4, #12]
 8009448:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800944c:	f04f 0100 	mov.w	r1, #0
 8009450:	bf14      	ite	ne
 8009452:	2340      	movne	r3, #64	@ 0x40
 8009454:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009458:	2000      	movs	r0, #0
 800945a:	6031      	str	r1, [r6, #0]
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	b016      	add	sp, #88	@ 0x58
 8009460:	bd70      	pop	{r4, r5, r6, pc}
 8009462:	466a      	mov	r2, sp
 8009464:	f000 f848 	bl	80094f8 <_fstat_r>
 8009468:	2800      	cmp	r0, #0
 800946a:	dbec      	blt.n	8009446 <__swhatbuf_r+0x12>
 800946c:	9901      	ldr	r1, [sp, #4]
 800946e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009472:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009476:	4259      	negs	r1, r3
 8009478:	4159      	adcs	r1, r3
 800947a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800947e:	e7eb      	b.n	8009458 <__swhatbuf_r+0x24>

08009480 <__smakebuf_r>:
 8009480:	898b      	ldrh	r3, [r1, #12]
 8009482:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009484:	079d      	lsls	r5, r3, #30
 8009486:	4606      	mov	r6, r0
 8009488:	460c      	mov	r4, r1
 800948a:	d507      	bpl.n	800949c <__smakebuf_r+0x1c>
 800948c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	6123      	str	r3, [r4, #16]
 8009494:	2301      	movs	r3, #1
 8009496:	6163      	str	r3, [r4, #20]
 8009498:	b003      	add	sp, #12
 800949a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800949c:	ab01      	add	r3, sp, #4
 800949e:	466a      	mov	r2, sp
 80094a0:	f7ff ffc8 	bl	8009434 <__swhatbuf_r>
 80094a4:	9f00      	ldr	r7, [sp, #0]
 80094a6:	4605      	mov	r5, r0
 80094a8:	4639      	mov	r1, r7
 80094aa:	4630      	mov	r0, r6
 80094ac:	f7fe fecc 	bl	8008248 <_malloc_r>
 80094b0:	b948      	cbnz	r0, 80094c6 <__smakebuf_r+0x46>
 80094b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b6:	059a      	lsls	r2, r3, #22
 80094b8:	d4ee      	bmi.n	8009498 <__smakebuf_r+0x18>
 80094ba:	f023 0303 	bic.w	r3, r3, #3
 80094be:	f043 0302 	orr.w	r3, r3, #2
 80094c2:	81a3      	strh	r3, [r4, #12]
 80094c4:	e7e2      	b.n	800948c <__smakebuf_r+0xc>
 80094c6:	89a3      	ldrh	r3, [r4, #12]
 80094c8:	6020      	str	r0, [r4, #0]
 80094ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	9b01      	ldr	r3, [sp, #4]
 80094d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094d6:	b15b      	cbz	r3, 80094f0 <__smakebuf_r+0x70>
 80094d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094dc:	4630      	mov	r0, r6
 80094de:	f000 f81d 	bl	800951c <_isatty_r>
 80094e2:	b128      	cbz	r0, 80094f0 <__smakebuf_r+0x70>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f023 0303 	bic.w	r3, r3, #3
 80094ea:	f043 0301 	orr.w	r3, r3, #1
 80094ee:	81a3      	strh	r3, [r4, #12]
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	431d      	orrs	r5, r3
 80094f4:	81a5      	strh	r5, [r4, #12]
 80094f6:	e7cf      	b.n	8009498 <__smakebuf_r+0x18>

080094f8 <_fstat_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4d07      	ldr	r5, [pc, #28]	@ (8009518 <_fstat_r+0x20>)
 80094fc:	2300      	movs	r3, #0
 80094fe:	4604      	mov	r4, r0
 8009500:	4608      	mov	r0, r1
 8009502:	4611      	mov	r1, r2
 8009504:	602b      	str	r3, [r5, #0]
 8009506:	f7f8 faef 	bl	8001ae8 <_fstat>
 800950a:	1c43      	adds	r3, r0, #1
 800950c:	d102      	bne.n	8009514 <_fstat_r+0x1c>
 800950e:	682b      	ldr	r3, [r5, #0]
 8009510:	b103      	cbz	r3, 8009514 <_fstat_r+0x1c>
 8009512:	6023      	str	r3, [r4, #0]
 8009514:	bd38      	pop	{r3, r4, r5, pc}
 8009516:	bf00      	nop
 8009518:	200009ac 	.word	0x200009ac

0800951c <_isatty_r>:
 800951c:	b538      	push	{r3, r4, r5, lr}
 800951e:	4d06      	ldr	r5, [pc, #24]	@ (8009538 <_isatty_r+0x1c>)
 8009520:	2300      	movs	r3, #0
 8009522:	4604      	mov	r4, r0
 8009524:	4608      	mov	r0, r1
 8009526:	602b      	str	r3, [r5, #0]
 8009528:	f7f8 faee 	bl	8001b08 <_isatty>
 800952c:	1c43      	adds	r3, r0, #1
 800952e:	d102      	bne.n	8009536 <_isatty_r+0x1a>
 8009530:	682b      	ldr	r3, [r5, #0]
 8009532:	b103      	cbz	r3, 8009536 <_isatty_r+0x1a>
 8009534:	6023      	str	r3, [r4, #0]
 8009536:	bd38      	pop	{r3, r4, r5, pc}
 8009538:	200009ac 	.word	0x200009ac

0800953c <_init>:
 800953c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953e:	bf00      	nop
 8009540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009542:	bc08      	pop	{r3}
 8009544:	469e      	mov	lr, r3
 8009546:	4770      	bx	lr

08009548 <_fini>:
 8009548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954a:	bf00      	nop
 800954c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800954e:	bc08      	pop	{r3}
 8009550:	469e      	mov	lr, r3
 8009552:	4770      	bx	lr
