///Register `MACQ0TXFCR` reader
pub type R = crate::R<MACQ0TXFCRrs>;
///Register `MACQ0TXFCR` writer
pub type W = crate::W<MACQ0TXFCRrs>;
///Field `FCB_BPA` reader - Flow Control Busy or Backpressure Activate
pub type FCB_BPA_R = crate::BitReader;
///Field `FCB_BPA` writer - Flow Control Busy or Backpressure Activate
pub type FCB_BPA_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TFE` reader - Transmit Flow Control Enable
pub type TFE_R = crate::BitReader;
///Field `TFE` writer - Transmit Flow Control Enable
pub type TFE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PLT` reader - Pause Low Threshold
pub type PLT_R = crate::FieldReader;
///Field `PLT` writer - Pause Low Threshold
pub type PLT_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `DZPQ` reader - Disable Zero-Quanta Pause
pub type DZPQ_R = crate::BitReader;
///Field `DZPQ` writer - Disable Zero-Quanta Pause
pub type DZPQ_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PT` reader - Pause Time
pub type PT_R = crate::FieldReader<u16>;
///Field `PT` writer - Pause Time
pub type PT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    ///Bit 0 - Flow Control Busy or Backpressure Activate
    #[inline(always)]
    pub fn fcb_bpa(&self) -> FCB_BPA_R {
        FCB_BPA_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Transmit Flow Control Enable
    #[inline(always)]
    pub fn tfe(&self) -> TFE_R {
        TFE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bits 4:6 - Pause Low Threshold
    #[inline(always)]
    pub fn plt(&self) -> PLT_R {
        PLT_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bit 7 - Disable Zero-Quanta Pause
    #[inline(always)]
    pub fn dzpq(&self) -> DZPQ_R {
        DZPQ_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bits 16:31 - Pause Time
    #[inline(always)]
    pub fn pt(&self) -> PT_R {
        PT_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MACQ0TXFCR")
            .field("fcb_bpa", &self.fcb_bpa())
            .field("tfe", &self.tfe())
            .field("plt", &self.plt())
            .field("dzpq", &self.dzpq())
            .field("pt", &self.pt())
            .finish()
    }
}
impl W {
    ///Bit 0 - Flow Control Busy or Backpressure Activate
    #[inline(always)]
    pub fn fcb_bpa(&mut self) -> FCB_BPA_W<MACQ0TXFCRrs> {
        FCB_BPA_W::new(self, 0)
    }
    ///Bit 1 - Transmit Flow Control Enable
    #[inline(always)]
    pub fn tfe(&mut self) -> TFE_W<MACQ0TXFCRrs> {
        TFE_W::new(self, 1)
    }
    ///Bits 4:6 - Pause Low Threshold
    #[inline(always)]
    pub fn plt(&mut self) -> PLT_W<MACQ0TXFCRrs> {
        PLT_W::new(self, 4)
    }
    ///Bit 7 - Disable Zero-Quanta Pause
    #[inline(always)]
    pub fn dzpq(&mut self) -> DZPQ_W<MACQ0TXFCRrs> {
        DZPQ_W::new(self, 7)
    }
    ///Bits 16:31 - Pause Time
    #[inline(always)]
    pub fn pt(&mut self) -> PT_W<MACQ0TXFCRrs> {
        PT_W::new(self, 16)
    }
}
/**Tx Queue 0 flow control register

You can [`read`](crate::Reg::read) this register and get [`macq0txfcr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`macq0txfcr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N655.html#ETH:MACQ0TXFCR)*/
pub struct MACQ0TXFCRrs;
impl crate::RegisterSpec for MACQ0TXFCRrs {
    type Ux = u32;
}
///`read()` method returns [`macq0txfcr::R`](R) reader structure
impl crate::Readable for MACQ0TXFCRrs {}
///`write(|w| ..)` method takes [`macq0txfcr::W`](W) writer structure
impl crate::Writable for MACQ0TXFCRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets MACQ0TXFCR to value 0
impl crate::Resettable for MACQ0TXFCRrs {}
