$date
	Thu Apr 20 00:47:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module imm_gen_tb $end
$var wire 32 ! imm_out [31:0] $end
$var reg 32 " instruction_code [31:0] $end
$scope module i_g $end
$var wire 32 # instruction_code [31:0] $end
$var reg 32 $ imm_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101010010100 $
b1010101101100100000010101100011 #
b1010101101100100000010101100011 "
b101010010100 !
$end
#1
b10101001010 $
b10101001010 !
b1010101101100100000010100100011 "
b1010101101100100000010100100011 #
#2
