<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-rc32434 › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2002 Integrated Device Technology, Inc.</span>
<span class="cm"> *		All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * DMA register definition.</span>
<span class="cm"> *</span>
<span class="cm"> * Author : ryan.holmQVist@idt.com</span>
<span class="cm"> * Date   : 20011005</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_RC32434_DMA_H</span>
<span class="cp">#define __ASM_RC32434_DMA_H</span>

<span class="cp">#include &lt;asm/mach-rc32434/rb.h&gt;</span>

<span class="cp">#define DMA0_BASE_ADDR			0x18040000</span>

<span class="cm">/*</span>
<span class="cm"> * DMA descriptor (in physical memory).</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">dma_desc</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>			<span class="cm">/* Control. use DMAD_* */</span>
	<span class="n">u32</span> <span class="n">ca</span><span class="p">;</span>				<span class="cm">/* Current Address. */</span>
	<span class="n">u32</span> <span class="n">devcs</span><span class="p">;</span>			<span class="cm">/* Device control and status. */</span>
	<span class="n">u32</span> <span class="n">link</span><span class="p">;</span>			<span class="cm">/* Next descriptor in chain. */</span>
<span class="p">};</span>

<span class="cp">#define DMA_DESC_SIZ			sizeof(struct dma_desc)</span>
<span class="cp">#define DMA_DESC_COUNT_BIT		0</span>
<span class="cp">#define DMA_DESC_COUNT_MSK		0x0003ffff</span>
<span class="cp">#define DMA_DESC_DS_BIT			20</span>
<span class="cp">#define DMA_DESC_DS_MSK			0x00300000</span>

<span class="cp">#define DMA_DESC_DEV_CMD_BIT		22</span>
<span class="cp">#define DMA_DESC_DEV_CMD_MSK		0x01c00000</span>

<span class="cm">/* DMA command sizes */</span>
<span class="cp">#define DMA_DESC_DEV_CMD_BYTE		0</span>
<span class="cp">#define DMA_DESC_DEV_CMD_HLF_WD		1</span>
<span class="cp">#define DMA_DESC_DEV_CMD_WORD		2</span>
<span class="cp">#define DMA_DESC_DEV_CMD_2WORDS		3</span>
<span class="cp">#define DMA_DESC_DEV_CMD_4WORDS		4</span>
<span class="cp">#define DMA_DESC_DEV_CMD_6WORDS		5</span>
<span class="cp">#define DMA_DESC_DEV_CMD_8WORDS		6</span>
<span class="cp">#define DMA_DESC_DEV_CMD_16WORDS	7</span>

<span class="cm">/* DMA descriptors interrupts */</span>
<span class="cp">#define DMA_DESC_COF			(1 &lt;&lt; 25) </span><span class="cm">/* Chain on finished */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_COD			(1 &lt;&lt; 26) </span><span class="cm">/* Chain on done */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_IOF			(1 &lt;&lt; 27) </span><span class="cm">/* Interrupt on finished */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_IOD			(1 &lt;&lt; 28) </span><span class="cm">/* Interrupt on done */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_TERM			(1 &lt;&lt; 29) </span><span class="cm">/* Terminated */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_DONE			(1 &lt;&lt; 30) </span><span class="cm">/* Done */</span><span class="cp"></span>
<span class="cp">#define DMA_DESC_FINI			(1 &lt;&lt; 31) </span><span class="cm">/* Finished */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * DMA register (within Internal Register Map).</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">dma_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dmac</span><span class="p">;</span>		<span class="cm">/* Control. */</span>
	<span class="n">u32</span> <span class="n">dmas</span><span class="p">;</span>		<span class="cm">/* Status. */</span>
	<span class="n">u32</span> <span class="n">dmasm</span><span class="p">;</span>		<span class="cm">/* Mask. */</span>
	<span class="n">u32</span> <span class="n">dmadptr</span><span class="p">;</span>		<span class="cm">/* Descriptor pointer. */</span>
	<span class="n">u32</span> <span class="n">dmandptr</span><span class="p">;</span>		<span class="cm">/* Next descriptor pointer. */</span>
<span class="p">};</span>

<span class="cm">/* DMA channels specific registers */</span>
<span class="cp">#define DMA_CHAN_RUN_BIT		(1 &lt;&lt; 0)</span>
<span class="cp">#define DMA_CHAN_DONE_BIT		(1 &lt;&lt; 1)</span>
<span class="cp">#define DMA_CHAN_MODE_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define DMA_CHAN_MODE_MSK		0x0000000c</span>
<span class="cp">#define  DMA_CHAN_MODE_AUTO		0</span>
<span class="cp">#define  DMA_CHAN_MODE_BURST		1</span>
<span class="cp">#define  DMA_CHAN_MODE_XFRT		2</span>
<span class="cp">#define  DMA_CHAN_MODE_RSVD		3</span>
<span class="cp">#define DMA_CHAN_ACT_BIT		(1 &lt;&lt; 4)</span>

<span class="cm">/* DMA status registers */</span>
<span class="cp">#define DMA_STAT_FINI			(1 &lt;&lt; 0)</span>
<span class="cp">#define DMA_STAT_DONE			(1 &lt;&lt; 1)</span>
<span class="cp">#define DMA_STAT_CHAIN			(1 &lt;&lt; 2)</span>
<span class="cp">#define DMA_STAT_ERR			(1 &lt;&lt; 3)</span>
<span class="cp">#define DMA_STAT_HALT			(1 &lt;&lt; 4)</span>

<span class="cm">/*</span>
<span class="cm"> * DMA channel definitions</span>
<span class="cm"> */</span>

<span class="cp">#define DMA_CHAN_ETH_RCV		0</span>
<span class="cp">#define DMA_CHAN_ETH_XMT		1</span>
<span class="cp">#define DMA_CHAN_MEM_TO_FIFO		2</span>
<span class="cp">#define DMA_CHAN_FIFO_TO_MEM		3</span>
<span class="cp">#define DMA_CHAN_PCI_TO_MEM		4</span>
<span class="cp">#define DMA_CHAN_MEM_TO_PCI		5</span>
<span class="cp">#define DMA_CHAN_COUNT			6</span>

<span class="k">struct</span> <span class="n">dma_channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_reg</span> <span class="n">ch</span><span class="p">[</span><span class="n">DMA_CHAN_COUNT</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_RC32434_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
