<profile>

<section name = "Vitis HLS Report for 'compute_Pipeline_GRAD_GRAD_INNER'" level="0">
<item name = "Date">Tue Dec 17 15:07:16 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.901 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1029, 1029, 10.290 us, 10.290 us, 1029, 1029, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- GRAD_GRAD_INNER">1027, 1027, 5, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 150, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_28s_16s_44_4_1_U11">mul_mul_28s_16s_44_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln177_1_fu_150_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln177_fu_124_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln180_fu_191_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln181_fu_180_p2">+, 0, 0, 17, 10, 10</column>
<column name="icmp_ln177_fu_118_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln180_fu_136_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="select_ln177_1_fu_156_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln177_fu_142_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_indvar_flatten9_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 6, 12</column>
<column name="i_fu_56">9, 2, 6, 12</column>
<column name="indvar_flatten9_fu_60">9, 2, 11, 22</column>
<column name="j_fu_52">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_56">6, 0, 6, 0</column>
<column name="indvar_flatten9_fu_60">11, 0, 11, 0</column>
<column name="j_fu_52">6, 0, 6, 0</column>
<column name="sext_ln177_cast_reg_253">44, 0, 44, 0</column>
<column name="zext_ln1270_reg_262">10, 0, 64, 54</column>
<column name="zext_ln1270_reg_262">64, 32, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_Pipeline_GRAD_GRAD_INNER, return value</column>
<column name="sext_ln177">in, 28, ap_none, sext_ln177, scalar</column>
<column name="gradient_V_address0">out, 10, ap_memory, gradient_V, array</column>
<column name="gradient_V_ce0">out, 1, ap_memory, gradient_V, array</column>
<column name="gradient_V_we0">out, 1, ap_memory, gradient_V, array</column>
<column name="gradient_V_d0">out, 32, ap_memory, gradient_V, array</column>
<column name="training_instance_V_address0">out, 10, ap_memory, training_instance_V, array</column>
<column name="training_instance_V_ce0">out, 1, ap_memory, training_instance_V, array</column>
<column name="training_instance_V_q0">in, 16, ap_memory, training_instance_V, array</column>
</table>
</item>
</section>
</profile>
