#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 21 22:46:08 2021
# Process ID: 24184
# Current directory: D:/moshushiyan/lab5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17436 D:\moshushiyan\lab5_1\lab5_1.xpr
# Log file: D:/moshushiyan/lab5_1/vivado.log
# Journal file: D:/moshushiyan/lab5_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/lab5_1/lab5_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 21 22:46:25 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
set_property PROGRAM.FILE {D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/DIO.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/DIO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/DIO.bit} [get_hw_devices xc7a100t_0]'
close [ open D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/FSM.v w ]
add_files D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/FSM.v
update_compile_order -fileset sources_1
close [ open D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/AR.v w ]
add_files D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/AR.v
update_compile_order -fileset sources_1
close [ open D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/DR.v w ]
add_files D:/moshushiyan/lab5_1/lab5_1.srcs/sources_1/new/DR.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 22 00:55:40 2021] Launched synth_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/synth_1/runme.log
[Mon Nov 22 00:55:40 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 22 00:56:17 2021] Launched synth_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/synth_1/runme.log
[Mon Nov 22 00:56:17 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Nov 22 00:58:52 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab5_1/lab5_1.runs/impl_1/runme.log
