#ifndef __HAL_CLK_TEST_H__
#define __HAL_CLK_TEST_H__


/*
==============================================================================

FILE: HALclkTest.h

DESCRIPTION:
  This file contains the ids for configuring the debug clock circuitry
  for the clock HAL.


==============================================================================

$Header: $

==============================================================================
            Copyright (c) 2023 QUALCOMM Technologies Incorporated.
                    All Rights Reserved.
                  QUALCOMM Proprietary/GTDR
==============================================================================

*/


/*============================================================================

             DEFINITIONS AND DECLARATIONS FOR MODULE

=============================================================================*/


/* ============================================================================
**    Defines
** ==========================================================================*/

/*
 * Masks used during test clock frequency calculation setup.
 */
#define HAL_CLK_TEST_TYPE_MASK    (0xF0000)
#define HAL_CLK_TEST_SEL_MASK     (0x07FFF)


/*
 * AOSSCC debug clocks
 */
#define HAL_CLK_AOSSCC_TEST                                          (1 << 0x10)

#define HAL_CLK_AOSSCC_TEST_BI_TCXO                                  (HAL_CLK_AOSSCC_TEST | 0x001)
#define HAL_CLK_AOSSCC_TEST_CORE_PI_SLEEP_CLK                        (HAL_CLK_AOSSCC_TEST | 0x002)
#define HAL_CLK_AOSSCC_TEST_CORE_BI_PLL_TEST_SE                      (HAL_CLK_AOSSCC_TEST | 0x003)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_PROC_FREERUN_CLK             (HAL_CLK_AOSSCC_TEST | 0x004)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_PROC_DEBUG_CLK               (HAL_CLK_AOSSCC_TEST | 0x005)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_PROC_AHB_CLK                 (HAL_CLK_AOSSCC_TEST | 0x006)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_BRIDGE_SPLITTER_CLK          (HAL_CLK_AOSSCC_TEST | 0x007)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_BUS_AHB_CLK                  (HAL_CLK_AOSSCC_TEST | 0x008)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_BUS_AHB_SLP_STG_CLK          (HAL_CLK_AOSSCC_TEST | 0x009)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_BUS_CLK                          (HAL_CLK_AOSSCC_TEST | 0x00A)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_CB_DIV_CLK                       (HAL_CLK_AOSSCC_TEST | 0x00B)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_MESSAGE_RAM_CLK                  (HAL_CLK_AOSSCC_TEST | 0x00C)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_ACCEL_GDSC_CTRL_CLK         (HAL_CLK_AOSSCC_TEST | 0x00D)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_RO_CLK                       (HAL_CLK_AOSSCC_TEST | 0x00E)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_PWR_MUX_CTRL_CLK                 (HAL_CLK_AOSSCC_TEST | 0x00F)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AO_DAP_CLK                       (HAL_CLK_AOSSCC_TEST | 0x010)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_DAP_CLK                      (HAL_CLK_AOSSCC_TEST | 0x011)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_WCSS_TS_CLK                      (HAL_CLK_AOSSCC_TEST | 0x012)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RO_CLK                           (HAL_CLK_AOSSCC_TEST | 0x013)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_EUD_AT_CLK                       (HAL_CLK_AOSSCC_TEST | 0x014)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_XO_CLK                           (HAL_CLK_AOSSCC_TEST | 0x015)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_GDSC_CTRL_CLK               (HAL_CLK_AOSSCC_TEST | 0x016)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_TSENS_HW_CLK                     (HAL_CLK_AOSSCC_TEST | 0x017)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_CLK                         (HAL_CLK_AOSSCC_TEST | 0x018)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_PMIC_ARB_CLK                     (HAL_CLK_AOSSCC_TEST | 0x019)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_PMIC_ARB2_CLK                    (HAL_CLK_AOSSCC_TEST | 0x01A)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_PMIC_ARB_COMMON_CLK              (HAL_CLK_AOSSCC_TEST | 0x01B)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_GLOBAL_CNTR_CLK             (HAL_CLK_AOSSCC_TEST | 0x01C)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL0_CLK                    (HAL_CLK_AOSSCC_TEST | 0x01D)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL1_CLK                    (HAL_CLK_AOSSCC_TEST | 0x01E)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL2_CLK                    (HAL_CLK_AOSSCC_TEST | 0x01F)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL3_CLK                    (HAL_CLK_AOSSCC_TEST | 0x020)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SLEEP_CLK                        (HAL_CLK_AOSSCC_TEST | 0x021)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_INT_SLEEP_CLK                    (HAL_CLK_AOSSCC_TEST | 0x022)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_RPMH_DEBUG_CLK              (HAL_CLK_AOSSCC_TEST | 0x023)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_CLK                         (HAL_CLK_AOSSCC_TEST | 0x024)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_AO_CLK                      (HAL_CLK_AOSSCC_TEST | 0x025)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_MEM_CLK                     (HAL_CLK_AOSSCC_TEST | 0x026)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_MEM_SLP_STG_CLK             (HAL_CLK_AOSSCC_TEST | 0x027)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_TS_CLK                      (HAL_CLK_AOSSCC_TEST | 0x028)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_TS_AO_CLK                   (HAL_CLK_AOSSCC_TEST | 0x029)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SWAO_BUS_CLK                     (HAL_CLK_AOSSCC_TEST | 0x02A)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SPMI_CFG_AHB_CLK                 (HAL_CLK_AOSSCC_TEST | 0x02B)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SPMI_SER_CLK                     (HAL_CLK_AOSSCC_TEST | 0x02C)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SPMI_AOD_SER_CLK                 (HAL_CLK_AOSSCC_TEST | 0x02D)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SPMI2_SER_CLK                    (HAL_CLK_AOSSCC_TEST | 0x02E)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_SPMI2_AOD_SER_CLK                (HAL_CLK_AOSSCC_TEST | 0x02F)
#define HAL_CLK_AOSSCC_TEST_WCSS_DBG_CLK                             (HAL_CLK_AOSSCC_TEST | 0x030)
#define HAL_CLK_AOSSCC_TEST_SSC_DBG_CLK                              (HAL_CLK_AOSSCC_TEST | 0x031)
#define HAL_CLK_AOSSCC_TEST_LPM_SCLK_IN                              (HAL_CLK_AOSSCC_TEST | 0x032)
#define HAL_CLK_AOSSCC_TEST_SPMI4P8_SCLK_IN                          (HAL_CLK_AOSSCC_TEST | 0x033)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_ACCEL_CLK                   (HAL_CLK_AOSSCC_TEST | 0x034)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_ACCEL_CPRF_CLK              (HAL_CLK_AOSSCC_TEST | 0x035)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_RPMH_ACCEL_GLOBAL_CNTR_CLK       (HAL_CLK_AOSSCC_TEST | 0x036)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_AOP_RO_DIV4_CLK                  (HAL_CLK_AOSSCC_TEST | 0x037)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_ICBM_CLK                         (HAL_CLK_AOSSCC_TEST | 0x038)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL4_CLK                    (HAL_CLK_AOSSCC_TEST | 0x039)
#define HAL_CLK_AOSSCC_TEST_AOSS_CC_IBI_CTRL5_CLK                    (HAL_CLK_AOSSCC_TEST | 0x03A)


/*
 * APSSCC debug clocks
 */
#define HAL_CLK_APSSCC_TEST                                          (2 << 0x10)

#define HAL_CLK_APSSCC_TEST_APSS_CC_SILVER_PRE_ACD_DEBUG_DIV_CLK_SRC (HAL_CLK_APSSCC_TEST | 0x001)
#define HAL_CLK_APSSCC_TEST_APSS_CC_SILVER_POST_ACD_DEBUG_DIV_CLK_SRC (HAL_CLK_APSSCC_TEST | 0x002)
#define HAL_CLK_APSSCC_TEST_APSS_CC_GOLD_PRE_ACD_DEBUG_DIV_CLK_SRC   (HAL_CLK_APSSCC_TEST | 0x003)
#define HAL_CLK_APSSCC_TEST_APSS_CC_GOLD_POST_ACD_DEBUG_DIV_CLK_SRC  (HAL_CLK_APSSCC_TEST | 0x004)
#define HAL_CLK_APSSCC_TEST_APSS_CC_L3_PRE_ACD_DEBUG_DIV_CLK_SRC     (HAL_CLK_APSSCC_TEST | 0x005)
#define HAL_CLK_APSSCC_TEST_APSS_CC_L3_POST_ACD_DEBUG_DIV_CLK_SRC    (HAL_CLK_APSSCC_TEST | 0x006)
#define HAL_CLK_APSSCC_TEST_APSS_CC_GOLD_PLUS_PRE_ACD_DEBUG_DIV_CLK_SRC (HAL_CLK_APSSCC_TEST | 0x007)
#define HAL_CLK_APSSCC_TEST_APSS_CC_GOLD_PLUS_POST_ACD_DEBUG_DIV_CLK_SRC (HAL_CLK_APSSCC_TEST | 0x008)
#define HAL_CLK_APSSCC_TEST_APSS_CC_LMH_CLK                          (HAL_CLK_APSSCC_TEST | 0x009)
#define HAL_CLK_APSSCC_TEST_APSS_CC_OSM_CLK                          (HAL_CLK_APSSCC_TEST | 0x00A)
#define HAL_CLK_APSSCC_TEST_APSS_CC_IPM_CLK                          (HAL_CLK_APSSCC_TEST | 0x00B)
#define HAL_CLK_APSSCC_TEST_APSS_CC_PERIPH_CLK                       (HAL_CLK_APSSCC_TEST | 0x00C)
#define HAL_CLK_APSSCC_TEST_APSS_CC_AHB_CLK                          (HAL_CLK_APSSCC_TEST | 0x00D)
#define HAL_CLK_APSSCC_TEST_APSS_CC_SLEEP_CLK                        (HAL_CLK_APSSCC_TEST | 0x00E)
#define HAL_CLK_APSSCC_TEST_APSS_CC_XO_DFD_CLK                       (HAL_CLK_APSSCC_TEST | 0x00F)
#define HAL_CLK_APSSCC_TEST_APSS_CC_RBCPR_CLK                        (HAL_CLK_APSSCC_TEST | 0x010)
#define HAL_CLK_APSSCC_TEST_APSS_CC_TSENS_APC0_LLM_CLK               (HAL_CLK_APSSCC_TEST | 0x011)
#define HAL_CLK_APSSCC_TEST_APSS_CC_TSENS_APC1_LLM_CLK               (HAL_CLK_APSSCC_TEST | 0x012)
#define HAL_CLK_APSSCC_TEST_APSS_CC_MIBU_CLK                         (HAL_CLK_APSSCC_TEST | 0x013)
#define HAL_CLK_APSSCC_TEST_APSS_CC_XO_HW_CTRL_CLK                   (HAL_CLK_APSSCC_TEST | 0x014)
#define HAL_CLK_APSSCC_TEST_APSS_CC_AHB_CUSTOM_GATED_CLK             (HAL_CLK_APSSCC_TEST | 0x015)
#define HAL_CLK_APSSCC_TEST_APSS_CC_EPCB_I_RX_DFD_CLK                (HAL_CLK_APSSCC_TEST | 0x016)
#define HAL_CLK_APSSCC_TEST_APSS_CC_XO_RSCC_DFD_CLK                  (HAL_CLK_APSSCC_TEST | 0x017)
#define HAL_CLK_APSSCC_TEST_APSS_CC_ATB_CX_CLK                       (HAL_CLK_APSSCC_TEST | 0x018)
#define HAL_CLK_APSSCC_TEST_APSS_CC_ATB_APC0_CLK                     (HAL_CLK_APSSCC_TEST | 0x019)
#define HAL_CLK_APSSCC_TEST_APSS_CC_APB_CX_CLK                       (HAL_CLK_APSSCC_TEST | 0x01A)
#define HAL_CLK_APSSCC_TEST_APSS_CC_APB_APC0_CLK                     (HAL_CLK_APSSCC_TEST | 0x01B)
#define HAL_CLK_APSSCC_TEST_APSS_CC_AHB_APC0_CLK                     (HAL_CLK_APSSCC_TEST | 0x01C)
#define HAL_CLK_APSSCC_TEST_APSS_CC_AHB_APC1_CLK                     (HAL_CLK_APSSCC_TEST | 0x01D)
#define HAL_CLK_APSSCC_TEST_APSS_CC_AHB_CX_CLK                       (HAL_CLK_APSSCC_TEST | 0x01E)
#define HAL_CLK_APSSCC_TEST_APSS_CC_LMH_LITE_CLK                     (HAL_CLK_APSSCC_TEST | 0x01F)
#define HAL_CLK_APSSCC_TEST_APSS_CC_MIBU_SYS_CLK                     (HAL_CLK_APSSCC_TEST | 0x020)
#define HAL_CLK_APSSCC_TEST_APSS_CC_CURR_SSC_CLK                     (HAL_CLK_APSSCC_TEST | 0x026)
#define HAL_CLK_APSSCC_TEST_APSS_CC_PPU_CLK                          (HAL_CLK_APSSCC_TEST | 0x028)


/*
 * CAMCC debug clocks
 */
#define HAL_CLK_CAMCC_TEST                                           (3 << 0x10)

#define HAL_CLK_CAMCC_TEST_CAM_CC_MCLK0_CLK                          (HAL_CLK_CAMCC_TEST | 0x001)
#define HAL_CLK_CAMCC_TEST_CAM_CC_MCLK1_CLK                          (HAL_CLK_CAMCC_TEST | 0x002)
#define HAL_CLK_CAMCC_TEST_CAM_CC_MCLK2_CLK                          (HAL_CLK_CAMCC_TEST | 0x003)
#define HAL_CLK_CAMCC_TEST_CAM_CC_MCLK3_CLK                          (HAL_CLK_CAMCC_TEST | 0x004)
#define HAL_CLK_CAMCC_TEST_CAM_CC_MCLK4_CLK                          (HAL_CLK_CAMCC_TEST | 0x005)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSI0PHYTIMER_CLK                   (HAL_CLK_CAMCC_TEST | 0x006)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSIPHY0_CLK                        (HAL_CLK_CAMCC_TEST | 0x007)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSI1PHYTIMER_CLK                   (HAL_CLK_CAMCC_TEST | 0x008)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSIPHY1_CLK                        (HAL_CLK_CAMCC_TEST | 0x009)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSI2PHYTIMER_CLK                   (HAL_CLK_CAMCC_TEST | 0x00A)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSIPHY2_CLK                        (HAL_CLK_CAMCC_TEST | 0x00B)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSI3PHYTIMER_CLK                   (HAL_CLK_CAMCC_TEST | 0x00C)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CSIPHY3_CLK                        (HAL_CLK_CAMCC_TEST | 0x00D)
#define HAL_CLK_CAMCC_TEST_CAM_CC_BPS_CLK                            (HAL_CLK_CAMCC_TEST | 0x00E)
#define HAL_CLK_CAMCC_TEST_CAM_CC_BPS_SLP_STG_CLK                    (HAL_CLK_CAMCC_TEST | 0x00F)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_BPS_CLK                       (HAL_CLK_CAMCC_TEST | 0x010)
#define HAL_CLK_CAMCC_TEST_CAM_CC_BPS_AREG_CLK                       (HAL_CLK_CAMCC_TEST | 0x011)
#define HAL_CLK_CAMCC_TEST_CAM_CC_BPS_AHB_CLK                        (HAL_CLK_CAMCC_TEST | 0x012)
#define HAL_CLK_CAMCC_TEST_CAM_CC_OPE_0_CLK                          (HAL_CLK_CAMCC_TEST | 0x013)
#define HAL_CLK_CAMCC_TEST_CAM_CC_OPE_0_SLP_STG_CLK                  (HAL_CLK_CAMCC_TEST | 0x014)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_OPE_0_CLK                     (HAL_CLK_CAMCC_TEST | 0x015)
#define HAL_CLK_CAMCC_TEST_CAM_CC_OPE_0_AREG_CLK                     (HAL_CLK_CAMCC_TEST | 0x016)
#define HAL_CLK_CAMCC_TEST_CAM_CC_OPE_0_AHB_CLK                      (HAL_CLK_CAMCC_TEST | 0x017)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_CLK                          (HAL_CLK_CAMCC_TEST | 0x018)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_SLP_STG_CLK                  (HAL_CLK_CAMCC_TEST | 0x019)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_TFE_0_CLK                     (HAL_CLK_CAMCC_TEST | 0x01A)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_CSID_CLK                     (HAL_CLK_CAMCC_TEST | 0x01B)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_CSID_SLP_STG_CLK             (HAL_CLK_CAMCC_TEST | 0x01C)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_TFE_0_CSID_CLK                (HAL_CLK_CAMCC_TEST | 0x01D)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_CPHY_RX_CLK                  (HAL_CLK_CAMCC_TEST | 0x01E)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_0_AHB_CLK                      (HAL_CLK_CAMCC_TEST | 0x01F)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_CLK                          (HAL_CLK_CAMCC_TEST | 0x020)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_SLP_STG_CLK                  (HAL_CLK_CAMCC_TEST | 0x021)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_TFE_1_CLK                     (HAL_CLK_CAMCC_TEST | 0x022)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_CSID_CLK                     (HAL_CLK_CAMCC_TEST | 0x023)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_CSID_SLP_STG_CLK             (HAL_CLK_CAMCC_TEST | 0x024)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_CPHY_RX_CLK                  (HAL_CLK_CAMCC_TEST | 0x025)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_1_AHB_CLK                      (HAL_CLK_CAMCC_TEST | 0x026)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_CLK                          (HAL_CLK_CAMCC_TEST | 0x027)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_SLP_STG_CLK                  (HAL_CLK_CAMCC_TEST | 0x028)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SPDM_TFE_2_CLK                     (HAL_CLK_CAMCC_TEST | 0x029)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_CSID_CLK                     (HAL_CLK_CAMCC_TEST | 0x02A)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_CSID_SLP_STG_CLK             (HAL_CLK_CAMCC_TEST | 0x02B)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_CPHY_RX_CLK                  (HAL_CLK_CAMCC_TEST | 0x02C)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TFE_2_AHB_CLK                      (HAL_CLK_CAMCC_TEST | 0x02D)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_ATB_CLK                        (HAL_CLK_CAMCC_TEST | 0x02E)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_CTI_CLK                        (HAL_CLK_CAMCC_TEST | 0x02F)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_TS_CLK                         (HAL_CLK_CAMCC_TEST | 0x030)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_APB_CLK                        (HAL_CLK_CAMCC_TEST | 0x031)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_CLK                            (HAL_CLK_CAMCC_TEST | 0x032)
#define HAL_CLK_CAMCC_TEST_CAM_CC_ICP_SLP_STG_CLK                    (HAL_CLK_CAMCC_TEST | 0x033)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SYS_TMR_CLK                        (HAL_CLK_CAMCC_TEST | 0x034)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CCI_0_CLK                          (HAL_CLK_CAMCC_TEST | 0x035)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CCI_1_CLK                          (HAL_CLK_CAMCC_TEST | 0x036)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CPAS_AHB_CLK                       (HAL_CLK_CAMCC_TEST | 0x037)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_AXI_SF_CLK                  (HAL_CLK_CAMCC_TEST | 0x038)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_AXI_HF_CLK                  (HAL_CLK_CAMCC_TEST | 0x039)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_AXI_SF_SLP_STG_CLK          (HAL_CLK_CAMCC_TEST | 0x03A)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_AXI_HF_SLP_STG_CLK          (HAL_CLK_CAMCC_TEST | 0x03B)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_RT_AXI_CLK                  (HAL_CLK_CAMCC_TEST | 0x03C)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_RT_AXI_SLP_STG_CLK          (HAL_CLK_CAMCC_TEST | 0x03D)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_ATB_CLK                     (HAL_CLK_CAMCC_TEST | 0x03E)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_NRT_AXI_CLK                 (HAL_CLK_CAMCC_TEST | 0x03F)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CAMNOC_NRT_AXI_SLP_STG_CLK         (HAL_CLK_CAMCC_TEST | 0x040)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SOC_AHB_CLK                        (HAL_CLK_CAMCC_TEST | 0x041)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CORE_AHB_CLK                       (HAL_CLK_CAMCC_TEST | 0x042)
#define HAL_CLK_CAMCC_TEST_CAM_CC_GDSC_CLK                           (HAL_CLK_CAMCC_TEST | 0x043)
#define HAL_CLK_CAMCC_TEST_CAM_CC_TOP_SHIFT_CLK                      (HAL_CLK_CAMCC_TEST | 0x044)
#define HAL_CLK_CAMCC_TEST_CAM_CC_SLEEP_CLK                          (HAL_CLK_CAMCC_TEST | 0x045)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CRE_CLK                            (HAL_CLK_CAMCC_TEST | 0x046)
#define HAL_CLK_CAMCC_TEST_CAM_CC_CRE_AHB_CLK                        (HAL_CLK_CAMCC_TEST | 0x047)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_AXI_SF_CLK                       (HAL_CLK_CAMCC_TEST | 0x048)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_AXI_HF_CLK                       (HAL_CLK_CAMCC_TEST | 0x049)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_ICP_ATB_CLK                      (HAL_CLK_CAMCC_TEST | 0x04A)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_ICP_CTI_CLK                      (HAL_CLK_CAMCC_TEST | 0x04B)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_ICP_TS_CLK                       (HAL_CLK_CAMCC_TEST | 0x04C)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_ICP_APB_CLK                      (HAL_CLK_CAMCC_TEST | 0x04D)
#define HAL_CLK_CAMCC_TEST_GCC_MMSS_AHB_CLK                          (HAL_CLK_CAMCC_TEST | 0x04E)


/*
 * DISPCC debug clocks
 */
#define HAL_CLK_DISPCC_TEST                                          (4 << 0x10)

#define HAL_CLK_DISPCC_TEST_MM_DSI0_PHY_PLL_OUT_DSICLK               (HAL_CLK_DISPCC_TEST | 0x001)
#define HAL_CLK_DISPCC_TEST_MM_DSI0_PHY_PLL_OUT_BYTECLK              (HAL_CLK_DISPCC_TEST | 0x002)
#define HAL_CLK_DISPCC_TEST_MM_DP0_PHY_PLL_LINK_CLK                  (HAL_CLK_DISPCC_TEST | 0x008)
#define HAL_CLK_DISPCC_TEST_MM_DP0_PHY_PLL_VCO_DIV_CLK               (HAL_CLK_DISPCC_TEST | 0x009)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_ESC0_CLK                    (HAL_CLK_DISPCC_TEST | 0x017)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_PCLK0_CLK                   (HAL_CLK_DISPCC_TEST | 0x020)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_SPDM_PCLK0_CLK              (HAL_CLK_DISPCC_TEST | 0x021)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_BYTE0_CLK                   (HAL_CLK_DISPCC_TEST | 0x024)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_BYTE0_INTF_CLK              (HAL_CLK_DISPCC_TEST | 0x025)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_LINK_CLK              (HAL_CLK_DISPCC_TEST | 0x030)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK (HAL_CLK_DISPCC_TEST | 0x031)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK         (HAL_CLK_DISPCC_TEST | 0x032)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_CRYPTO_CLK            (HAL_CLK_DISPCC_TEST | 0x033)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_SPDM_DP_PIXEL_CLK           (HAL_CLK_DISPCC_TEST | 0x038)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_SPDM_DP_PIXEL1_CLK          (HAL_CLK_DISPCC_TEST | 0x039)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_PIXEL0_CLK            (HAL_CLK_DISPCC_TEST | 0x03C)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_PIXEL1_CLK            (HAL_CLK_DISPCC_TEST | 0x03D)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_VSYNC_CLK                   (HAL_CLK_DISPCC_TEST | 0x050)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_DPTX0_AUX_CLK               (HAL_CLK_DISPCC_TEST | 0x051)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_VSYNC1_CLK                  (HAL_CLK_DISPCC_TEST | 0x055)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_RSCC_VSYNC_CLK              (HAL_CLK_DISPCC_TEST | 0x056)
#define HAL_CLK_DISPCC_TEST_DISP_CC_XO_CLK                           (HAL_CLK_DISPCC_TEST | 0x057)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_CLK                     (HAL_CLK_DISPCC_TEST | 0x058)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_LUT_CLK                 (HAL_CLK_DISPCC_TEST | 0x059)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_AHB_CLK                     (HAL_CLK_DISPCC_TEST | 0x05A)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP1_CLK                    (HAL_CLK_DISPCC_TEST | 0x05B)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_LUT1_CLK                (HAL_CLK_DISPCC_TEST | 0x05C)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_AHB1_CLK                    (HAL_CLK_DISPCC_TEST | 0x05D)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_NON_GDSC_AHB_CLK            (HAL_CLK_DISPCC_TEST | 0x05E)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_RSCC_AHB_CLK                (HAL_CLK_DISPCC_TEST | 0x05F)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_LUT_SLP_STG_CLK         (HAL_CLK_DISPCC_TEST | 0x060)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_SLP_STG_CLK             (HAL_CLK_DISPCC_TEST | 0x061)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP_LUT1_SLP_STG_CLK        (HAL_CLK_DISPCC_TEST | 0x062)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_MDP1_SLP_STG_CLK            (HAL_CLK_DISPCC_TEST | 0x063)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_SPDM_MDP_CLK                (HAL_CLK_DISPCC_TEST | 0x064)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_SPDM_DP_CRYPTO_CLK          (HAL_CLK_DISPCC_TEST | 0x065)
#define HAL_CLK_DISPCC_TEST_CHIP_SLEEP_CLK                           (HAL_CLK_DISPCC_TEST | 0x066)
#define HAL_CLK_DISPCC_TEST_DISP_CC_SLEEP_CLK                        (HAL_CLK_DISPCC_TEST | 0x067)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG0_CLK                           (HAL_CLK_DISPCC_TEST | 0x068)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG1_CLK                           (HAL_CLK_DISPCC_TEST | 0x069)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG2_CLK                           (HAL_CLK_DISPCC_TEST | 0x06A)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG3_CLK                           (HAL_CLK_DISPCC_TEST | 0x06B)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG4_CLK                           (HAL_CLK_DISPCC_TEST | 0x06C)
#define HAL_CLK_DISPCC_TEST_PHY_DEBUG5_CLK                           (HAL_CLK_DISPCC_TEST | 0x06D)
#define HAL_CLK_DISPCC_TEST_DISP_CC_MDSS_ACCU_CLK                    (HAL_CLK_DISPCC_TEST | 0x070)
#define HAL_CLK_DISPCC_TEST_GCC_DISP_GPLL0_CLK                       (HAL_CLK_DISPCC_TEST | 0x072)


/*
 * DPCC debug clocks
 */
#define HAL_CLK_DPCC_TEST                                            (5 << 0x10)

#define HAL_CLK_DPCC_TEST_BI_TCXO                                    (HAL_CLK_DPCC_TEST | 0x001)
#define HAL_CLK_DPCC_TEST_CORE_PI_SLEEP_CLK                          (HAL_CLK_DPCC_TEST | 0x002)
#define HAL_CLK_DPCC_TEST_CORE_BI_PLL_TEST_SE                        (HAL_CLK_DPCC_TEST | 0x003)
#define HAL_CLK_DPCC_TEST_LPICC_DEBUG_CLK                            (HAL_CLK_DPCC_TEST | 0x004)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_XO_CLK                         (HAL_CLK_DPCC_TEST | 0x005)
#define HAL_CLK_DPCC_TEST_DPCC_LAGG_SHUB_CLK                         (HAL_CLK_DPCC_TEST | 0x006)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_SHUB_CLK                       (HAL_CLK_DPCC_TEST | 0x007)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_SHUB_SLP_STG_CLK               (HAL_CLK_DPCC_TEST | 0x008)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_PWRCTL_CLK                     (HAL_CLK_DPCC_TEST | 0x009)
#define HAL_CLK_DPCC_TEST_DPCC_LPASS_CLK                             (HAL_CLK_DPCC_TEST | 0x00A)
#define HAL_CLK_DPCC_TEST_DPCC_NSPNOC_CLK                            (HAL_CLK_DPCC_TEST | 0x00B)
#define HAL_CLK_DPCC_TEST_DPCC_GPU_CLK                               (HAL_CLK_DPCC_TEST | 0x00C)
#define HAL_CLK_DPCC_TEST_DPCC_MDSP_CLK                              (HAL_CLK_DPCC_TEST | 0x00D)
#define HAL_CLK_DPCC_TEST_DPCC_MODEM_CLK                             (HAL_CLK_DPCC_TEST | 0x00E)
#define HAL_CLK_DPCC_TEST_DPCC_MNOC_HF_CLK                           (HAL_CLK_DPCC_TEST | 0x00F)
#define HAL_CLK_DPCC_TEST_DPCC_MNOC_SF_CLK                           (HAL_CLK_DPCC_TEST | 0x010)
#define HAL_CLK_DPCC_TEST_DPCC_CNOC_SF_CLK                           (HAL_CLK_DPCC_TEST | 0x011)
#define HAL_CLK_DPCC_TEST_DPCC_WLAN_Q6_CLK                           (HAL_CLK_DPCC_TEST | 0x012)
#define HAL_CLK_DPCC_TEST_DPCC_SNOC_SF_CLK                           (HAL_CLK_DPCC_TEST | 0x013)
#define HAL_CLK_DPCC_TEST_DPCC_SYS_TCU_CLK                           (HAL_CLK_DPCC_TEST | 0x014)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_CFG_CLK                        (HAL_CLK_DPCC_TEST | 0x015)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_ATB_CLK                        (HAL_CLK_DPCC_TEST | 0x016)
#define HAL_CLK_DPCC_TEST_DPCC_GEMNOC_TS_CLK                         (HAL_CLK_DPCC_TEST | 0x017)
#define HAL_CLK_DPCC_TEST_DPCC_PCIE_SF_CLK                           (HAL_CLK_DPCC_TEST | 0x018)
#define HAL_CLK_DPCC_TEST_DPCC_SNOC_GC_CLK                           (HAL_CLK_DPCC_TEST | 0x019)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_XO_CLK                        (HAL_CLK_DPCC_TEST | 0x01A)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_XO_CLK                        (HAL_CLK_DPCC_TEST | 0x01B)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_SLEEP_CLK                     (HAL_CLK_DPCC_TEST | 0x01C)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_SLEEP_CLK                     (HAL_CLK_DPCC_TEST | 0x01D)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_SHUB_CLK                      (HAL_CLK_DPCC_TEST | 0x01E)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_SHUB_SLP_STG_CLK              (HAL_CLK_DPCC_TEST | 0x01F)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_SHUB_CLK                      (HAL_CLK_DPCC_TEST | 0x020)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_SHUB_SLP_STG_CLK              (HAL_CLK_DPCC_TEST | 0x021)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_CFG_CLK                       (HAL_CLK_DPCC_TEST | 0x022)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_CFG_CLK                       (HAL_CLK_DPCC_TEST | 0x023)
#define HAL_CLK_DPCC_TEST_DPCC_CH0_MC5_ATB_CLK                       (HAL_CLK_DPCC_TEST | 0x024)
#define HAL_CLK_DPCC_TEST_DPCC_CH1_MC5_ATB_CLK                       (HAL_CLK_DPCC_TEST | 0x025)
#define HAL_CLK_DPCC_TEST_DPCC_PHY0_XO_CLK                           (HAL_CLK_DPCC_TEST | 0x026)
#define HAL_CLK_DPCC_TEST_DPCC_PHY0_SLEEP_CLK                        (HAL_CLK_DPCC_TEST | 0x027)
#define HAL_CLK_DPCC_TEST_DPCC_PHY0_XO_REF_CLK                       (HAL_CLK_DPCC_TEST | 0x028)
#define HAL_CLK_DPCC_TEST_DPCC_SHRM_XO_CLK                           (HAL_CLK_DPCC_TEST | 0x029)
#define HAL_CLK_DPCC_TEST_DPCC_SHRM_CLK                              (HAL_CLK_DPCC_TEST | 0x02A)
#define HAL_CLK_DPCC_TEST_DPCC_MC_GPU_CLK                            (HAL_CLK_DPCC_TEST | 0x02B)
#define HAL_CLK_DPCC_TEST_DPCC_SHRM_DEBUG_CLK                        (HAL_CLK_DPCC_TEST | 0x02C)
#define HAL_CLK_DPCC_TEST_DPCC_SHRM_TPDM_CMB_CLK                     (HAL_CLK_DPCC_TEST | 0x02D)
#define HAL_CLK_DPCC_TEST_DPCC_SHRM_RCG_CLK                          (HAL_CLK_DPCC_TEST | 0x02E)
#define HAL_CLK_DPCC_TEST_DPCC_MCCC_XO_CLK                           (HAL_CLK_DPCC_TEST | 0x02F)
#define HAL_CLK_DPCC_TEST_DPCC_MCCC_CLK                              (HAL_CLK_DPCC_TEST | 0x030)
#define HAL_CLK_DPCC_TEST_DPCC_XO_CLK                                (HAL_CLK_DPCC_TEST | 0x031)
#define HAL_CLK_DPCC_TEST_DPCC_XO_DIV_16_CLK                         (HAL_CLK_DPCC_TEST | 0x032)
#define HAL_CLK_DPCC_TEST_DPCC_DDRSS_TOP_XO_CLK                      (HAL_CLK_DPCC_TEST | 0x033)
#define HAL_CLK_DPCC_TEST_DPCC_AHB2PHY_CLK                           (HAL_CLK_DPCC_TEST | 0x034)
#define HAL_CLK_DPCC_TEST_DPCC_TGU_XO_CLK                            (HAL_CLK_DPCC_TEST | 0x035)
#define HAL_CLK_DPCC_TEST_DPCC_CFG_CLK                               (HAL_CLK_DPCC_TEST | 0x036)
#define HAL_CLK_DPCC_TEST_DPCC_DCNOC_CLK                             (HAL_CLK_DPCC_TEST | 0x037)
#define HAL_CLK_DPCC_TEST_DPCC_MCCC_CFG_CLK                          (HAL_CLK_DPCC_TEST | 0x038)
#define HAL_CLK_DPCC_TEST_DPCC_LAGG_CFG_CLK                          (HAL_CLK_DPCC_TEST | 0x039)
#define HAL_CLK_DPCC_TEST_DPCC_REGS_CFG_CLK                          (HAL_CLK_DPCC_TEST | 0x03A)
#define HAL_CLK_DPCC_TEST_DPCC_QMIP_CFG_CLK                          (HAL_CLK_DPCC_TEST | 0x03B)
#define HAL_CLK_DPCC_TEST_DPCC_DPM_CFG_CLK                           (HAL_CLK_DPCC_TEST | 0x03C)
#define HAL_CLK_DPCC_TEST_DPCC_DCNOC_SHRM_CLK                        (HAL_CLK_DPCC_TEST | 0x03D)
#define HAL_CLK_DPCC_TEST_DPCC_MC_SRC0_CLK                           (HAL_CLK_DPCC_TEST | 0x03E)
#define HAL_CLK_DPCC_TEST_DPCC_MC_SRC1_CLK                           (HAL_CLK_DPCC_TEST | 0x03F)
#define HAL_CLK_DPCC_TEST_DPCC_DPM_CB_CLK                            (HAL_CLK_DPCC_TEST | 0x040)
#define HAL_CLK_DPCC_TEST_DPCC_DPM_SHUB_CLK                          (HAL_CLK_DPCC_TEST | 0x041)
#define HAL_CLK_DPCC_TEST_DPCC_DPM_CORE_CLK                          (HAL_CLK_DPCC_TEST | 0x042)
#define HAL_CLK_DPCC_TEST_DPCC_DPM_TPDM_CMB_CLK                      (HAL_CLK_DPCC_TEST | 0x043)
#define HAL_CLK_DPCC_TEST_DPCC_PWRCTL_CLK                            (HAL_CLK_DPCC_TEST | 0x044)
#define HAL_CLK_DPCC_TEST_DDRPHY0_PLL_TEST_CLK                       (HAL_CLK_DPCC_TEST | 0x045)
#define HAL_CLK_DPCC_TEST_MCCC_SLV0_PLL_TEST_CLK                     (HAL_CLK_DPCC_TEST | 0x046)
#define HAL_CLK_DPCC_TEST_MCCC_SLV1_PLL_TEST_CLK                     (HAL_CLK_DPCC_TEST | 0x047)
#define HAL_CLK_DPCC_TEST_DPCC_MC_MDSP_CLK                           (HAL_CLK_DPCC_TEST | 0x048)


/*
 * GCC debug clocks
 */
#define HAL_CLK_GCC_TEST                                             (6 << 0x10)

#define HAL_CLK_GCC_TEST_BI_TCXO                                     (HAL_CLK_GCC_TEST | 0x001)
#define HAL_CLK_GCC_TEST_CORE_PI_SLEEP_CLK                           (HAL_CLK_GCC_TEST | 0x002)
#define HAL_CLK_GCC_TEST_TIC_CLK                                     (HAL_CLK_GCC_TEST | 0x003)
#define HAL_CLK_GCC_TEST_AUD_REF_CLK                                 (HAL_CLK_GCC_TEST | 0x004)
#define HAL_CLK_GCC_TEST_CORE_BI_PLL_TEST_SE                         (HAL_CLK_GCC_TEST | 0x005)
#define HAL_CLK_GCC_TEST_GCC_JBIST_REF_CLK                           (HAL_CLK_GCC_TEST | 0x006)
#define HAL_CLK_GCC_TEST_AOSS_GCC_CB_CLK                             (HAL_CLK_GCC_TEST | 0x007)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_CPUSS_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x008)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_NAV_QX_CLK                      (HAL_CLK_GCC_TEST | 0x009)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_TME_QXM_CLK                     (HAL_CLK_GCC_TEST | 0x00A)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_AXI_CLK                         (HAL_CLK_GCC_TEST | 0x00B)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_SF_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x00C)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_AHB_CFG_CLK                     (HAL_CLK_GCC_TEST | 0x00D)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_AT_CLK                          (HAL_CLK_GCC_TEST | 0x00E)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_QOSGEN_EXTREF_CLK               (HAL_CLK_GCC_TEST | 0x00F)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_GC_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x010)
#define HAL_CLK_GCC_TEST_GCC_CNOC_APSS_QH_CLK                        (HAL_CLK_GCC_TEST | 0x011)
#define HAL_CLK_GCC_TEST_GCC_CNOC_CENTER_QX_CLK                      (HAL_CLK_GCC_TEST | 0x012)
#define HAL_CLK_GCC_TEST_GCC_CNOC_SF_QX_CLK                          (HAL_CLK_GCC_TEST | 0x013)
#define HAL_CLK_GCC_TEST_GCC_CNOC_NORTH_QX_CLK                       (HAL_CLK_GCC_TEST | 0x014)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_SOUTH_CLK                   (HAL_CLK_GCC_TEST | 0x015)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_NORTH_CLK                   (HAL_CLK_GCC_TEST | 0x016)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x017)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_WEST_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x018)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PCIE_SF_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x019)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_NORTH_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x01A)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_EAST_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x01B)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_SOUTH_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x01C)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_HF_MMNOC_AHB_CLK                (HAL_CLK_GCC_TEST | 0x01D)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_SF_MMNOC_AHB_CLK                (HAL_CLK_GCC_TEST | 0x01E)
#define HAL_CLK_GCC_TEST_GCC_CNOC_QDSS_STM_CLK                       (HAL_CLK_GCC_TEST | 0x01F)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_USB3_PRIM_AXI_CLK               (HAL_CLK_GCC_TEST | 0x020)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_LPASS_CLK                       (HAL_CLK_GCC_TEST | 0x021)
#define HAL_CLK_GCC_TEST_GCC_NOC_WEST_DCD_XO_CLK                     (HAL_CLK_GCC_TEST | 0x022)
#define HAL_CLK_GCC_TEST_GCC_NOC_EAST_DCD_XO_CLK                     (HAL_CLK_GCC_TEST | 0x023)
#define HAL_CLK_GCC_TEST_GCC_NOC_NORTH_DCD_XO_CLK                    (HAL_CLK_GCC_TEST | 0x024)
#define HAL_CLK_GCC_TEST_GCC_NOC_PCIE_NORTH_DCD_XO_CLK               (HAL_CLK_GCC_TEST | 0x025)
#define HAL_CLK_GCC_TEST_GCC_NOC_SOUTH_DCD_XO_CLK                    (HAL_CLK_GCC_TEST | 0x026)
#define HAL_CLK_GCC_TEST_GCC_NOC_CENTER_DCD_XO_CLK                   (HAL_CLK_GCC_TEST | 0x027)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_AHB2PHY_XO_CLK                  (HAL_CLK_GCC_TEST | 0x028)
#define HAL_CLK_GCC_TEST_GCC_NOC_LPASS_DCD_XO_CLK                    (HAL_CLK_GCC_TEST | 0x029)
#define HAL_CLK_GCC_TEST_GCC_NOC_MMNOC_HF_CNOC_DCD_XO_CLK            (HAL_CLK_GCC_TEST | 0x02A)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_CLK                         (HAL_CLK_GCC_TEST | 0x02B)
#define HAL_CLK_GCC_TEST_GCC_CONFIG_NOC_AT_CLK                       (HAL_CLK_GCC_TEST | 0x02C)
#define HAL_CLK_GCC_TEST_GCC_CONFIG_NOC_LPASS_BOOT_CLK               (HAL_CLK_GCC_TEST | 0x02D)
#define HAL_CLK_GCC_TEST_GCC_CNOC_SOUTH_QX_CLK                       (HAL_CLK_GCC_TEST | 0x02E)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_WEST_CLK                    (HAL_CLK_GCC_TEST | 0x02F)
#define HAL_CLK_GCC_TEST_GCC_NOC_MMNOC_SF_CNOC_DCD_XO_CLK            (HAL_CLK_GCC_TEST | 0x030)
#define HAL_CLK_GCC_TEST_GCC_CNOC_CENTER_GC_QX_CLK                   (HAL_CLK_GCC_TEST | 0x031)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_LPASS_TILE_AHB_CLK              (HAL_CLK_GCC_TEST | 0x032)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_PCIE_EAST_AHB_CLK               (HAL_CLK_GCC_TEST | 0x033)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_IPCC_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x034)
#define HAL_CLK_GCC_TEST_GCC_NOC_PCIE_EAST_DCD_XO_CLK                (HAL_CLK_GCC_TEST | 0x035)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PCIE_SF_AXI_CLONE_CLK              (HAL_CLK_GCC_TEST | 0x036)
#define HAL_CLK_GCC_TEST_GCC_CNOC_SOUTH_QX_CENTER_TILE_CLK           (HAL_CLK_GCC_TEST | 0x037)
#define HAL_CLK_GCC_TEST_GCC_CNOC_SOUTH_QX_PCIE_EAST_TILE_CLK        (HAL_CLK_GCC_TEST | 0x038)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_PCIE_ANOC_AHB_CLK               (HAL_CLK_GCC_TEST | 0x039)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CLK             (HAL_CLK_GCC_TEST | 0x03A)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x03B)
#define HAL_CLK_GCC_TEST_GCC_QMIP_AGGRE_NOC_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x03C)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CLK         (HAL_CLK_GCC_TEST | 0x03D)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CLK         (HAL_CLK_GCC_TEST | 0x03E)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_QOSGEN_EXTREF_CLK             (HAL_CLK_GCC_TEST | 0x03F)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_CENTER_AXI_CLK                (HAL_CLK_GCC_TEST | 0x040)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_QDSS_BAM_CLK                  (HAL_CLK_GCC_TEST | 0x041)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_CENTER_HS_AXI_CLK             (HAL_CLK_GCC_TEST | 0x042)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x043)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_TUNNEL_CLK               (HAL_CLK_GCC_TEST | 0x044)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_EAST_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x045)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_EAST_TUNNEL_CLK               (HAL_CLK_GCC_TEST | 0x046)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_SOUTH_HS_AXI_CLK              (HAL_CLK_GCC_TEST | 0x047)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_NORTH_HS_AXI_CLK              (HAL_CLK_GCC_TEST | 0x048)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_SOUTH_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x049)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_SOUTH_TUNNEL_CLK              (HAL_CLK_GCC_TEST | 0x04A)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_NORTH_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x04B)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_NORTH_TUNNEL_CLK              (HAL_CLK_GCC_TEST | 0x04C)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_PCIE_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x04D)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_USB3_PRIM_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x04E)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_UFS_PHY_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x04F)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_IPA_CLK                       (HAL_CLK_GCC_TEST | 0x050)
#define HAL_CLK_GCC_TEST_GCC_ANOC_PCIE_PWRCTL_CLK                    (HAL_CLK_GCC_TEST | 0x051)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_CNOC_PERIPH_WEST_AHB_CLK          (HAL_CLK_GCC_TEST | 0x052)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_NORTH_AXI_NORTH_TILE_CLK      (HAL_CLK_GCC_TEST | 0x053)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_TUNNEL_WEST_TILE_CLK     (HAL_CLK_GCC_TEST | 0x054)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_PCIE_SOUTH_AXI_CLK            (HAL_CLK_GCC_TEST | 0x055)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_QUP2_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x056)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_PCIE_AXI_CLONE_CLK            (HAL_CLK_GCC_TEST | 0x057)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_AHB_CFG_CLK              (HAL_CLK_GCC_TEST | 0x058)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_AXI_CENTER_TILE_CLK      (HAL_CLK_GCC_TEST | 0x059)
#define HAL_CLK_GCC_TEST_GCC_AGGRE_NOC_WEST_AXI_WEST_TILE_CLK        (HAL_CLK_GCC_TEST | 0x05A)
#define HAL_CLK_GCC_TEST_GCC_TIC_CLK                                 (HAL_CLK_GCC_TEST | 0x05B)
#define HAL_CLK_GCC_TEST_GCC_TIC_CFG_QX_CLK                          (HAL_CLK_GCC_TEST | 0x05C)
#define HAL_CLK_GCC_TEST_GCC_IMEM_CFG_QX_CLK                         (HAL_CLK_GCC_TEST | 0x05D)
#define HAL_CLK_GCC_TEST_GCC_IMEM_CFG_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x05E)
#define HAL_CLK_GCC_TEST_GCC_TCU_CFG_QX_CLK                          (HAL_CLK_GCC_TEST | 0x05F)
#define HAL_CLK_GCC_TEST_GCC_MMU_TCU_CLK                             (HAL_CLK_GCC_TEST | 0x060)
#define HAL_CLK_GCC_TEST_GCC_MMU_TCU_SLP_STG_CLK                     (HAL_CLK_GCC_TEST | 0x061)
#define HAL_CLK_GCC_TEST_GCC_TCU_ANOC_QTB1_CLK                       (HAL_CLK_GCC_TEST | 0x062)
#define HAL_CLK_GCC_TEST_GCC_TCU_ANOC_QTB2_CLK                       (HAL_CLK_GCC_TEST | 0x063)
#define HAL_CLK_GCC_TEST_GCC_TCU_MMNOC_QTB_SF_CLK                    (HAL_CLK_GCC_TEST | 0x064)
#define HAL_CLK_GCC_TEST_GCC_TCU_MMNOC_QTB_HF01_CLK                  (HAL_CLK_GCC_TEST | 0x065)
#define HAL_CLK_GCC_TEST_GCC_TCU_MMNOC_QTB_HF23_CLK                  (HAL_CLK_GCC_TEST | 0x066)
#define HAL_CLK_GCC_TEST_GCC_TCU_ANOC_PCIE_QTB_CLK                   (HAL_CLK_GCC_TEST | 0x067)
#define HAL_CLK_GCC_TEST_GCC_TCU_TURING_Q6_QTB0_CLK                  (HAL_CLK_GCC_TEST | 0x068)
#define HAL_CLK_GCC_TEST_GCC_TCU_LPASS_AUDIO_QTB_CLK                 (HAL_CLK_GCC_TEST | 0x069)
#define HAL_CLK_GCC_TEST_GCC_ANOC_PCIE_AT_CLK                        (HAL_CLK_GCC_TEST | 0x06A)
#define HAL_CLK_GCC_TEST_GCC_ANOC_PCIE_TSCTR_CLK                     (HAL_CLK_GCC_TEST | 0x06B)
#define HAL_CLK_GCC_TEST_GCC_ANOC_PCIE_QOSGEN_EXTREF_CLK             (HAL_CLK_GCC_TEST | 0x06C)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_AT_CLK                         (HAL_CLK_GCC_TEST | 0x06D)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_AHB_CFG_CLK                    (HAL_CLK_GCC_TEST | 0x06E)
#define HAL_CLK_GCC_TEST_GCC_NOC_MMNOC_HF_DCD_XO_CLK                 (HAL_CLK_GCC_TEST | 0x06F)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_TSCTR_CLK                      (HAL_CLK_GCC_TEST | 0x070)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_QX_CLK                         (HAL_CLK_GCC_TEST | 0x071)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_PWRCTL_CLK                     (HAL_CLK_GCC_TEST | 0x072)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_QOSGEN_EXTREF_CLK              (HAL_CLK_GCC_TEST | 0x073)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_AT_CLK                         (HAL_CLK_GCC_TEST | 0x074)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_AHB_CFG_CLK                    (HAL_CLK_GCC_TEST | 0x075)
#define HAL_CLK_GCC_TEST_GCC_NOC_MMNOC_SF_DCD_XO_CLK                 (HAL_CLK_GCC_TEST | 0x076)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_TSCTR_CLK                      (HAL_CLK_GCC_TEST | 0x077)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_CLK                            (HAL_CLK_GCC_TEST | 0x078)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_PWRCTL_CLK                     (HAL_CLK_GCC_TEST | 0x079)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_QOSGEN_EXTREF_CLK              (HAL_CLK_GCC_TEST | 0x07A)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_NON_GDSC_AT_CLK                (HAL_CLK_GCC_TEST | 0x07B)
#define HAL_CLK_GCC_TEST_GCC_MMSS_AT_CLK                             (HAL_CLK_GCC_TEST | 0x07C)
#define HAL_CLK_GCC_TEST_GCC_MMSS_QMIP_CORE_CLK                      (HAL_CLK_GCC_TEST | 0x07D)
#define HAL_CLK_GCC_TEST_GCC_MMSS_TRIG_CLK                           (HAL_CLK_GCC_TEST | 0x07E)
#define HAL_CLK_GCC_TEST_GCC_MMSS_QM_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x07F)
#define HAL_CLK_GCC_TEST_GCC_CAMERA_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x080)
#define HAL_CLK_GCC_TEST_GCC_QMIP_CAMERA_NRT_AHB_CLK                 (HAL_CLK_GCC_TEST | 0x081)
#define HAL_CLK_GCC_TEST_GCC_QMIP_CAMERA_RT_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x082)
#define HAL_CLK_GCC_TEST_GCC_CAMERA_HF_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x083)
#define HAL_CLK_GCC_TEST_GCC_CAMERA_SF_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x084)
#define HAL_CLK_GCC_TEST_GCC_CAMERA_HF_XO_CLK                        (HAL_CLK_GCC_TEST | 0x085)
#define HAL_CLK_GCC_TEST_GCC_CAMERA_SF_XO_CLK                        (HAL_CLK_GCC_TEST | 0x086)
#define HAL_CLK_GCC_TEST_CAMERA_GCC_DEBUG_CLK                        (HAL_CLK_GCC_TEST | 0x087)
#define HAL_CLK_GCC_TEST_GCC_DISP_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x088)
#define HAL_CLK_GCC_TEST_GCC_QMIP_DISP_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x089)
#define HAL_CLK_GCC_TEST_GCC_DISP_HF_AXI_CLK                         (HAL_CLK_GCC_TEST | 0x08A)
#define HAL_CLK_GCC_TEST_GCC_DISP_XO_CLK                             (HAL_CLK_GCC_TEST | 0x08B)
#define HAL_CLK_GCC_TEST_MDSS_GCC_DEBUG_CLK                          (HAL_CLK_GCC_TEST | 0x08C)
#define HAL_CLK_GCC_TEST_GCC_DISP_GPLL0_DIV_CLK_SRC                  (HAL_CLK_GCC_TEST | 0x08D)
#define HAL_CLK_GCC_TEST_GCC_VIDEO_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x08E)
#define HAL_CLK_GCC_TEST_GCC_QMIP_VIDEO_CVP_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x08F)
#define HAL_CLK_GCC_TEST_GCC_QMIP_VIDEO_VCODEC_AHB_CLK               (HAL_CLK_GCC_TEST | 0x090)
#define HAL_CLK_GCC_TEST_GCC_QMIP_VIDEO_V_CPU_AHB_CLK                (HAL_CLK_GCC_TEST | 0x091)
#define HAL_CLK_GCC_TEST_GCC_QMIP_VIDEO_CV_CPU_AHB_CLK               (HAL_CLK_GCC_TEST | 0x092)
#define HAL_CLK_GCC_TEST_GCC_VIDEO_AXI0_CLK                          (HAL_CLK_GCC_TEST | 0x093)
#define HAL_CLK_GCC_TEST_GCC_VIDEO_XO_CLK                            (HAL_CLK_GCC_TEST | 0x094)
#define HAL_CLK_GCC_TEST_VIDEO_GCC_DEBUG_CLK                         (HAL_CLK_GCC_TEST | 0x095)
#define HAL_CLK_GCC_TEST_GCC_QDSS_DAP_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x096)
#define HAL_CLK_GCC_TEST_GCC_QDSS_CFG_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x097)
#define HAL_CLK_GCC_TEST_GCC_QDSS_CENTER_AT_CLK                      (HAL_CLK_GCC_TEST | 0x098)
#define HAL_CLK_GCC_TEST_GCC_SOUTH_AT_CLK                            (HAL_CLK_GCC_TEST | 0x099)
#define HAL_CLK_GCC_TEST_GCC_WEST_AT_CLK                             (HAL_CLK_GCC_TEST | 0x09A)
#define HAL_CLK_GCC_TEST_GCC_NORTH_AT_CLK                            (HAL_CLK_GCC_TEST | 0x09B)
#define HAL_CLK_GCC_TEST_GCC_PHY_AT_CLK                              (HAL_CLK_GCC_TEST | 0x09C)
#define HAL_CLK_GCC_TEST_GCC_QDSS_ETR_USB_CLK                        (HAL_CLK_GCC_TEST | 0x09D)
#define HAL_CLK_GCC_TEST_GCC_QDSS_ETR_DDR_CLK                        (HAL_CLK_GCC_TEST | 0x09E)
#define HAL_CLK_GCC_TEST_GCC_QDSS_STM_CLK                            (HAL_CLK_GCC_TEST | 0x09F)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TRACECLKIN_CLK                     (HAL_CLK_GCC_TEST | 0x0A0)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_CLK                          (HAL_CLK_GCC_TEST | 0x0A1)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TRIG_CLK                           (HAL_CLK_GCC_TEST | 0x0A2)
#define HAL_CLK_GCC_TEST_GCC_QDSS_DAP_CLK                            (HAL_CLK_GCC_TEST | 0x0A3)
#define HAL_CLK_GCC_TEST_GCC_CENTER_APB_CLK                          (HAL_CLK_GCC_TEST | 0x0A4)
#define HAL_CLK_GCC_TEST_GCC_NORTH_APB_CLK                           (HAL_CLK_GCC_TEST | 0x0A5)
#define HAL_CLK_GCC_TEST_GCC_SOUTH_APB_CLK                           (HAL_CLK_GCC_TEST | 0x0A6)
#define HAL_CLK_GCC_TEST_GCC_WEST_APB_CLK                            (HAL_CLK_GCC_TEST | 0x0A7)
#define HAL_CLK_GCC_TEST_GCC_EAST_APB_CLK                            (HAL_CLK_GCC_TEST | 0x0A8)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_HF_APB_CLK                        (HAL_CLK_GCC_TEST | 0x0A9)
#define HAL_CLK_GCC_TEST_GCC_MMNOC_SF_APB_CLK                        (HAL_CLK_GCC_TEST | 0x0AA)
#define HAL_CLK_GCC_TEST_GCC_QDSS_XO_CLK                             (HAL_CLK_GCC_TEST | 0x0AB)
#define HAL_CLK_GCC_TEST_GCC_QDSS_USB_PRIM_CLK                       (HAL_CLK_GCC_TEST | 0x0AC)
#define HAL_CLK_GCC_TEST_GCC_LPASS_APB_CLK                           (HAL_CLK_GCC_TEST | 0x0AD)
#define HAL_CLK_GCC_TEST_GCC_EAST_AT_CLK                             (HAL_CLK_GCC_TEST | 0x0AE)
#define HAL_CLK_GCC_TEST_GCC_USB30_PRIM_MASTER_CLK                   (HAL_CLK_GCC_TEST | 0x0AF)
#define HAL_CLK_GCC_TEST_GCC_USB30_PRIM_SLEEP_CLK                    (HAL_CLK_GCC_TEST | 0x0B0)
#define HAL_CLK_GCC_TEST_GCC_USB30_PRIM_MOCK_UTMI_CLK                (HAL_CLK_GCC_TEST | 0x0B1)
#define HAL_CLK_GCC_TEST_GCC_USB3_PRIM_PHY_AUX_CLK                   (HAL_CLK_GCC_TEST | 0x0B2)
#define HAL_CLK_GCC_TEST_GCC_USB3_PRIM_PHY_COM_AUX_CLK               (HAL_CLK_GCC_TEST | 0x0B3)
#define HAL_CLK_GCC_TEST_GCC_USB3_PRIM_PHY_PIPE_CLK                  (HAL_CLK_GCC_TEST | 0x0B4)
#define HAL_CLK_GCC_TEST_GCC_USB3_PRIM_LPC_GPLL_SRC_0_CLK_SRC        (HAL_CLK_GCC_TEST | 0x0B5)
#define HAL_CLK_GCC_TEST_GCC_USB3_PRIM_LPC_GPLL_SRC_1_CLK_SRC        (HAL_CLK_GCC_TEST | 0x0B6)
#define HAL_CLK_GCC_TEST_USB3DPPHY_GCC_DEBUG_CLK                     (HAL_CLK_GCC_TEST | 0x0B7)
#define HAL_CLK_GCC_TEST_GCC_USB30_PRIM_ATB_CLK                      (HAL_CLK_GCC_TEST | 0x0B8)
#define HAL_CLK_GCC_TEST_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK         (HAL_CLK_GCC_TEST | 0x0B9)
#define HAL_CLK_GCC_TEST_QUSB2PHY_PRIM_GCC_USB30_UTMI_CLK            (HAL_CLK_GCC_TEST | 0x0BA)
#define HAL_CLK_GCC_TEST_USB3PHY_GCC_DEBUG_CLK                       (HAL_CLK_GCC_TEST | 0x0BB)
#define HAL_CLK_GCC_TEST_GCC_AHB2PHY_0_CLK                           (HAL_CLK_GCC_TEST | 0x0BC)
#define HAL_CLK_GCC_TEST_GCC_SDCC2_APPS_CLK                          (HAL_CLK_GCC_TEST | 0x0BD)
#define HAL_CLK_GCC_TEST_GCC_SDCC2_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x0BE)
#define HAL_CLK_GCC_TEST_GCC_SDCC2_AT_CLK                            (HAL_CLK_GCC_TEST | 0x0BF)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP_0_M_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x0C0)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP_0_S_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x0C1)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_CORE_CLK                    (HAL_CLK_GCC_TEST | 0x0C2)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_CORE_2X_CLK                 (HAL_CLK_GCC_TEST | 0x0C3)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S0_CLK                      (HAL_CLK_GCC_TEST | 0x0C4)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S1_CLK                      (HAL_CLK_GCC_TEST | 0x0C5)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S2_CLK                      (HAL_CLK_GCC_TEST | 0x0C6)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S3_CLK                      (HAL_CLK_GCC_TEST | 0x0C7)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S4_CLK                      (HAL_CLK_GCC_TEST | 0x0C8)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S5_CLK                      (HAL_CLK_GCC_TEST | 0x0C9)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_S6_CLK                      (HAL_CLK_GCC_TEST | 0x0CA)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP0_QSPI_REF_CLK                (HAL_CLK_GCC_TEST | 0x0CB)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP_1_M_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x0CC)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP_1_S_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x0CD)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_CORE_CLK                    (HAL_CLK_GCC_TEST | 0x0CE)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_CORE_2X_CLK                 (HAL_CLK_GCC_TEST | 0x0CF)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S0_CLK                      (HAL_CLK_GCC_TEST | 0x0D0)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S1_CLK                      (HAL_CLK_GCC_TEST | 0x0D1)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S2_CLK                      (HAL_CLK_GCC_TEST | 0x0D2)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S3_CLK                      (HAL_CLK_GCC_TEST | 0x0D3)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S4_CLK                      (HAL_CLK_GCC_TEST | 0x0D4)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S5_CLK                      (HAL_CLK_GCC_TEST | 0x0D5)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_S6_CLK                      (HAL_CLK_GCC_TEST | 0x0D6)
#define HAL_CLK_GCC_TEST_GCC_QUPV3_WRAP1_QSPI_REF_CLK                (HAL_CLK_GCC_TEST | 0x0D7)
#define HAL_CLK_GCC_TEST_GCC_PDM_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x0D8)
#define HAL_CLK_GCC_TEST_GCC_PDM_XO4_CLK                             (HAL_CLK_GCC_TEST | 0x0D9)
#define HAL_CLK_GCC_TEST_GCC_PDM2_CLK                                (HAL_CLK_GCC_TEST | 0x0DA)
#define HAL_CLK_GCC_TEST_GCC_PMU_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x0DB)
#define HAL_CLK_GCC_TEST_GCC_PMU_CORE_CLK                            (HAL_CLK_GCC_TEST | 0x0DC)
#define HAL_CLK_GCC_TEST_GCC_PRNG_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x0DD)
#define HAL_CLK_GCC_TEST_GCC_TME_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x0DE)
#define HAL_CLK_GCC_TEST_GCC_TME_BOOT_ROM_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x0DF)
#define HAL_CLK_GCC_TEST_GCC_TME_SNOC_QXM_CLK                        (HAL_CLK_GCC_TEST | 0x0E0)
#define HAL_CLK_GCC_TEST_GCC_TME_GPLL0_CPH_CLK_SRC                   (HAL_CLK_GCC_TEST | 0x0E1)
#define HAL_CLK_GCC_TEST_GCC_TME_GPLL0_DIV2_CPH_CLK_SRC              (HAL_CLK_GCC_TEST | 0x0E2)
#define HAL_CLK_GCC_TEST_GCC_TME_TRIG_CLK                            (HAL_CLK_GCC_TEST | 0x0E3)
#define HAL_CLK_GCC_TEST_GCC_TME_AT_CLK                              (HAL_CLK_GCC_TEST | 0x0E4)
#define HAL_CLK_GCC_TEST_TME_GCC_DEBUG_CLK                           (HAL_CLK_GCC_TEST | 0x0E5)
#define HAL_CLK_GCC_TEST_GCC_TCSR_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x0E6)
#define HAL_CLK_GCC_TEST_GCC_TCSR_ACC_SERIAL_CLK                     (HAL_CLK_GCC_TEST | 0x0E7)
#define HAL_CLK_GCC_TEST_GCC_MEMRED_P2S_CLK                          (HAL_CLK_GCC_TEST | 0x0E8)
#define HAL_CLK_GCC_TEST_GCC_BOOT_ROM_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x0E9)
#define HAL_CLK_GCC_TEST_GCC_TLMM_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x0EA)
#define HAL_CLK_GCC_TEST_GCC_TLMM_CLK                                (HAL_CLK_GCC_TEST | 0x0EB)
#define HAL_CLK_GCC_TEST_GCC_AOSS_CNOC_M_AHB_CLK                     (HAL_CLK_GCC_TEST | 0x0EC)
#define HAL_CLK_GCC_TEST_GCC_AOSS_CNOC_S_AHB_CLK                     (HAL_CLK_GCC_TEST | 0x0ED)
#define HAL_CLK_GCC_TEST_GCC_AOSS_AT_CLK                             (HAL_CLK_GCC_TEST | 0x0EE)
#define HAL_CLK_GCC_TEST_AOSS_GCC_DEBUG_CLK                          (HAL_CLK_GCC_TEST | 0x0EF)
#define HAL_CLK_GCC_TEST_GCC_SPDM_FF_CLK                             (HAL_CLK_GCC_TEST | 0x0F0)
#define HAL_CLK_GCC_TEST_GCC_SPDM_MEMNOC_CY_CLK                      (HAL_CLK_GCC_TEST | 0x0F1)
#define HAL_CLK_GCC_TEST_GCC_SPDM_SNOC_CY_CLK                        (HAL_CLK_GCC_TEST | 0x0F2)
#define HAL_CLK_GCC_TEST_GCC_SPDM_PNOC_CY_CLK                        (HAL_CLK_GCC_TEST | 0x0F3)
#define HAL_CLK_GCC_TEST_GCC_CE1_CLK                                 (HAL_CLK_GCC_TEST | 0x0F4)
#define HAL_CLK_GCC_TEST_GCC_CE1_AXI_CLK                             (HAL_CLK_GCC_TEST | 0x0F5)
#define HAL_CLK_GCC_TEST_GCC_CE1_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x0F6)
#define HAL_CLK_GCC_TEST_GCC_AT_CLK                                  (HAL_CLK_GCC_TEST | 0x0F7)
#define HAL_CLK_GCC_TEST_GCC_CORE_CLK                                (HAL_CLK_GCC_TEST | 0x0F8)
#define HAL_CLK_GCC_TEST_GCC_AHB_CONFIG_CLK                          (HAL_CLK_GCC_TEST | 0x0F9)
#define HAL_CLK_GCC_TEST_GCC_AO_PGM_CLK                              (HAL_CLK_GCC_TEST | 0x0FA)
#define HAL_CLK_GCC_TEST_GCC_XO_CLK                                  (HAL_CLK_GCC_TEST | 0x0FB)
#define HAL_CLK_GCC_TEST_GCC_XO_DIV4_CLK                             (HAL_CLK_GCC_TEST | 0x0FC)
#define HAL_CLK_GCC_TEST_GCC_XO_DIV16_CLK                            (HAL_CLK_GCC_TEST | 0x0FD)
#define HAL_CLK_GCC_TEST_GCC_SLEEP_CLK                               (HAL_CLK_GCC_TEST | 0x0FE)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_MMNOC_SF_CLK                      (HAL_CLK_GCC_TEST | 0x0FF)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_MMNOC_HF_QX_CLK                   (HAL_CLK_GCC_TEST | 0x100)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_TCU_CLK                           (HAL_CLK_GCC_TEST | 0x101)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_TURING_Q6_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x102)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_MSS_Q6_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x103)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_MODEM_CLK                         (HAL_CLK_GCC_TEST | 0x104)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_GPU_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x105)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_PCIE_SF_QTB_CLK                   (HAL_CLK_GCC_TEST | 0x106)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_SNOC_SF_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x107)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_CONFIG_NOC_SF_CLK                 (HAL_CLK_GCC_TEST | 0x108)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x109)
#define HAL_CLK_GCC_TEST_GCC_MEMNOC_CLK                              (HAL_CLK_GCC_TEST | 0x10A)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_LPASS_SHUB_CLK                    (HAL_CLK_GCC_TEST | 0x10B)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x10C)
#define HAL_CLK_GCC_TEST_GCC_SHRM_CLK                                (HAL_CLK_GCC_TEST | 0x10D)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_GIC_CLK                           (HAL_CLK_GCC_TEST | 0x10E)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_PWRCTL_CLK                        (HAL_CLK_GCC_TEST | 0x10F)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_GPLL0_MAIN_CLK_SRC                (HAL_CLK_GCC_TEST | 0x110)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_WPSS_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x111)
#define HAL_CLK_GCC_TEST_DDRSS_GCC_DEBUG_CLK                         (HAL_CLK_GCC_TEST | 0x112)
#define HAL_CLK_GCC_TEST_GCC_DDRSS_SNOC_GC_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x113)
#define HAL_CLK_GCC_TEST_GCC_LPASS_CFG_NOC_SWAY_CLK                  (HAL_CLK_GCC_TEST | 0x114)
#define HAL_CLK_GCC_TEST_GCC_QMIP_LPASS_QTB_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x115)
#define HAL_CLK_GCC_TEST_GCC_LPASS_TRIG_CLK                          (HAL_CLK_GCC_TEST | 0x116)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x117)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AXIS2_CLK                         (HAL_CLK_GCC_TEST | 0x118)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AON_NOC_DDRSS_SHUB_CLK            (HAL_CLK_GCC_TEST | 0x119)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CLK (HAL_CLK_GCC_TEST | 0x11A)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CLK          (HAL_CLK_GCC_TEST | 0x11B)
#define HAL_CLK_GCC_TEST_GCC_LPASS_GPLL0_DIV_CLK_SRC                 (HAL_CLK_GCC_TEST | 0x11C)
#define HAL_CLK_GCC_TEST_LPASS_GCC_DEBUG_CLK                         (HAL_CLK_GCC_TEST | 0x11D)
#define HAL_CLK_GCC_TEST_GCC_LPASS_CORE_AXIM_CLK                     (HAL_CLK_GCC_TEST | 0x11E)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CLONE_CLK    (HAL_CLK_GCC_TEST | 0x11F)
#define HAL_CLK_GCC_TEST_GCC_LPASS_QTB_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x120)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AUDIO_QTB_CLK                     (HAL_CLK_GCC_TEST | 0x121)
#define HAL_CLK_GCC_TEST_GCC_LPASS_QOSGEN_EXTREF_CLK                 (HAL_CLK_GCC_TEST | 0x122)
#define HAL_CLK_GCC_TEST_GCC_LPASS_QDSS_TSCTR_CLK                    (HAL_CLK_GCC_TEST | 0x123)
#define HAL_CLK_GCC_TEST_GCC_LPASS_QTB_AT_CLK                        (HAL_CLK_GCC_TEST | 0x124)
#define HAL_CLK_GCC_TEST_GCC_LPASS_XO_CLK                            (HAL_CLK_GCC_TEST | 0x125)
#define HAL_CLK_GCC_TEST_GCC_LPASS_PWRCTL_CLK                        (HAL_CLK_GCC_TEST | 0x126)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_QTB0_CLK                      (HAL_CLK_GCC_TEST | 0x127)
#define HAL_CLK_GCC_TEST_GCC_TURING_NSP_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x128)
#define HAL_CLK_GCC_TEST_GCC_NSP_QOSGEN_EXTREF_CLK                   (HAL_CLK_GCC_TEST | 0x129)
#define HAL_CLK_GCC_TEST_GCC_NSP_QDSS_TSCTR_CLK                      (HAL_CLK_GCC_TEST | 0x12A)
#define HAL_CLK_GCC_TEST_GCC_TURING_QTB_AT_CLK                       (HAL_CLK_GCC_TEST | 0x12B)
#define HAL_CLK_GCC_TEST_GCC_TURING_XO_CLK                           (HAL_CLK_GCC_TEST | 0x12C)
#define HAL_CLK_GCC_TEST_GCC_TURING_PWRCTL_CLK                       (HAL_CLK_GCC_TEST | 0x12D)
#define HAL_CLK_GCC_TEST_GCC_TURING_MMNOC_SF_CLK                     (HAL_CLK_GCC_TEST | 0x12E)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x12F)
#define HAL_CLK_GCC_TEST_GCC_TURING_CFG_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x130)
#define HAL_CLK_GCC_TEST_GCC_TURING_AT_CLK                           (HAL_CLK_GCC_TEST | 0x131)
#define HAL_CLK_GCC_TEST_GCC_QMIP_TURING_NSP_AHB_CLK                 (HAL_CLK_GCC_TEST | 0x132)
#define HAL_CLK_GCC_TEST_GCC_TURING_TRIG_CLK                         (HAL_CLK_GCC_TEST | 0x133)
#define HAL_CLK_GCC_TEST_TURING_GCC_DEBUG_CLK                        (HAL_CLK_GCC_TEST | 0x134)
#define HAL_CLK_GCC_TEST_GCC_CPUSS_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x135)
#define HAL_CLK_GCC_TEST_GCC_CPUSS_GIC_CLK                           (HAL_CLK_GCC_TEST | 0x136)
#define HAL_CLK_GCC_TEST_GCC_QMIP_CPUSS_GIC_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x137)
#define HAL_CLK_GCC_TEST_GCC_CPUSS_TRIG_CLK                          (HAL_CLK_GCC_TEST | 0x138)
#define HAL_CLK_GCC_TEST_GCC_CPUSS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x139)
#define HAL_CLK_GCC_TEST_GCC_CPUSS_CONFIG_NOC_SF_CLK                 (HAL_CLK_GCC_TEST | 0x13A)
#define HAL_CLK_GCC_TEST_GCC_APSS_QDSS_TSCTR_CLK                     (HAL_CLK_GCC_TEST | 0x13B)
#define HAL_CLK_GCC_TEST_GCC_APSS_QDSS_APB_CLK                       (HAL_CLK_GCC_TEST | 0x13C)
#define HAL_CLK_GCC_TEST_CPUSS_GCC_DEBUG_CLK                         (HAL_CLK_GCC_TEST | 0x13D)
#define HAL_CLK_GCC_TEST_GCC_NOC_BUS_TIMEOUT_EXTREF_CLK              (HAL_CLK_GCC_TEST | 0x13E)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_CX_CLK                            (HAL_CLK_GCC_TEST | 0x13F)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_CX_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x140)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_MXA_CLK                           (HAL_CLK_GCC_TEST | 0x141)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_MXA_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x142)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_HMX_CLK                           (HAL_CLK_GCC_TEST | 0x143)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_HMX_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x144)
#define HAL_CLK_GCC_TEST_GCC_FRQ_MEASURE_REF_CLK                     (HAL_CLK_GCC_TEST | 0x145)
#define HAL_CLK_GCC_TEST_QUSB2PHY_GCC_CLK_TEST_PRIM                  (HAL_CLK_GCC_TEST | 0x146)
#define HAL_CLK_GCC_TEST_QUSB2PHY_GCC_CLK_TEST_SEC                   (HAL_CLK_GCC_TEST | 0x147)
#define HAL_CLK_GCC_TEST_GCC_GP1_CLK                                 (HAL_CLK_GCC_TEST | 0x148)
#define HAL_CLK_GCC_TEST_GCC_GP2_CLK                                 (HAL_CLK_GCC_TEST | 0x149)
#define HAL_CLK_GCC_TEST_GCC_GP3_CLK                                 (HAL_CLK_GCC_TEST | 0x14A)
#define HAL_CLK_GCC_TEST_GCC_QMIP_PCIE_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x14B)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_SLV_Q2A_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x14C)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_SLV_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x14D)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_MSTR_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x14E)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_CFG_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x14F)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_AUX_CLK                          (HAL_CLK_GCC_TEST | 0x150)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_PIPE_CLK                         (HAL_CLK_GCC_TEST | 0x151)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_PHY_RCHNG_CLK                    (HAL_CLK_GCC_TEST | 0x152)
#define HAL_CLK_GCC_TEST_GCC_PCIE_0_PIPE_DIV2_CLK                    (HAL_CLK_GCC_TEST | 0x153)
#define HAL_CLK_GCC_TEST_PCIE_0_PIPE_CLK                             (HAL_CLK_GCC_TEST | 0x154)
#define HAL_CLK_GCC_TEST_PCIE_0_GCC_DEBUG_CLK                        (HAL_CLK_GCC_TEST | 0x155)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_AXI_CLK                         (HAL_CLK_GCC_TEST | 0x156)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x157)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_TX_SYMBOL_0_CLK                 (HAL_CLK_GCC_TEST | 0x158)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_RX_SYMBOL_0_CLK                 (HAL_CLK_GCC_TEST | 0x159)
#define HAL_CLK_GCC_TEST_UFS_PHY_TX_SYMBOL_0_CLK                     (HAL_CLK_GCC_TEST | 0x15A)
#define HAL_CLK_GCC_TEST_UFS_PHY_RX_SYMBOL_0_CLK                     (HAL_CLK_GCC_TEST | 0x15B)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_UNIPRO_CORE_CLK                 (HAL_CLK_GCC_TEST | 0x15C)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_ICE_CORE_CLK                    (HAL_CLK_GCC_TEST | 0x15D)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_PHY_AUX_CLK                     (HAL_CLK_GCC_TEST | 0x15E)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_RX_SYMBOL_1_CLK                 (HAL_CLK_GCC_TEST | 0x15F)
#define HAL_CLK_GCC_TEST_GCC_UFS_AT_CLK                              (HAL_CLK_GCC_TEST | 0x160)
#define HAL_CLK_GCC_TEST_UFS_PHY_RX_SYMBOL_1_CLK                     (HAL_CLK_GCC_TEST | 0x161)
#define HAL_CLK_GCC_TEST_UFS_PHY_GCC_DEBUG_CLK                       (HAL_CLK_GCC_TEST | 0x162)
#define HAL_CLK_GCC_TEST_GCC_VDDMXC_VS_CLK                           (HAL_CLK_GCC_TEST | 0x163)
#define HAL_CLK_GCC_TEST_GCC_VDDCX_VS_CLK                            (HAL_CLK_GCC_TEST | 0x164)
#define HAL_CLK_GCC_TEST_GCC_VDDMX_VS_CLK                            (HAL_CLK_GCC_TEST | 0x165)
#define HAL_CLK_GCC_TEST_GCC_VDDA_VS_CLK                             (HAL_CLK_GCC_TEST | 0x166)
#define HAL_CLK_GCC_TEST_GCC_VS_CTRL_CLK                             (HAL_CLK_GCC_TEST | 0x167)
#define HAL_CLK_GCC_TEST_GCC_VS_CTRL_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x168)
#define HAL_CLK_GCC_TEST_GCC_MSS_VS_CLK                              (HAL_CLK_GCC_TEST | 0x169)
#define HAL_CLK_GCC_TEST_GCC_GPU_VS_CLK                              (HAL_CLK_GCC_TEST | 0x16A)
#define HAL_CLK_GCC_TEST_GCC_APC_VS_CLK                              (HAL_CLK_GCC_TEST | 0x16B)
#define HAL_CLK_GCC_TEST_GCC_MDSS_VS_0_CLK                           (HAL_CLK_GCC_TEST | 0x16C)
#define HAL_CLK_GCC_TEST_GCC_MDSS_VS_1_CLK                           (HAL_CLK_GCC_TEST | 0x16D)
#define HAL_CLK_GCC_TEST_SLEEP_CLK                                   (HAL_CLK_GCC_TEST | 0x16E)
#define HAL_CLK_GCC_TEST_GCC_DCC_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x16F)
#define HAL_CLK_GCC_TEST_GCC_IPA_2X_CLK                              (HAL_CLK_GCC_TEST | 0x170)
#define HAL_CLK_GCC_TEST_GCC_IPA_CLK                                 (HAL_CLK_GCC_TEST | 0x171)
#define HAL_CLK_GCC_TEST_GCC_IPA_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x172)
#define HAL_CLK_GCC_TEST_GCC_IPA_XO_CLK                              (HAL_CLK_GCC_TEST | 0x173)
#define HAL_CLK_GCC_TEST_GCC_IPA_APB_CLK                             (HAL_CLK_GCC_TEST | 0x174)
#define HAL_CLK_GCC_TEST_GCC_IPA_AT_CLK                              (HAL_CLK_GCC_TEST | 0x175)
#define HAL_CLK_GCC_TEST_GCC_MSS_CFG_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x176)
#define HAL_CLK_GCC_TEST_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CLK            (HAL_CLK_GCC_TEST | 0x177)
#define HAL_CLK_GCC_TEST_GCC_QMIP_MSS_Q6_CFG_AHB_CLK                 (HAL_CLK_GCC_TEST | 0x178)
#define HAL_CLK_GCC_TEST_GCC_MSS_OFFLINE_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x179)
#define HAL_CLK_GCC_TEST_GCC_MSS_AXIS2_CLK                           (HAL_CLK_GCC_TEST | 0x17A)
#define HAL_CLK_GCC_TEST_GCC_MSS_TRIG_CLK                            (HAL_CLK_GCC_TEST | 0x17B)
#define HAL_CLK_GCC_TEST_GCC_MSS_AT_CLK                              (HAL_CLK_GCC_TEST | 0x17C)
#define HAL_CLK_GCC_TEST_GCC_MSS_SNOC_AXI_CLK                        (HAL_CLK_GCC_TEST | 0x17D)
#define HAL_CLK_GCC_TEST_GCC_MSS_Q6_MEMNOC_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x17E)
#define HAL_CLK_GCC_TEST_GCC_MSS_GPLL0_DIV_CLK_SRC                   (HAL_CLK_GCC_TEST | 0x17F)
#define HAL_CLK_GCC_TEST_MSS_GCC_DEBUG_CLK                           (HAL_CLK_GCC_TEST | 0x180)
#define HAL_CLK_GCC_TEST_GCC_GLM_AHB_CLK                             (HAL_CLK_GCC_TEST | 0x181)
#define HAL_CLK_GCC_TEST_GCC_GLM_CLK                                 (HAL_CLK_GCC_TEST | 0x182)
#define HAL_CLK_GCC_TEST_GCC_GLM_XO_CLK                              (HAL_CLK_GCC_TEST | 0x183)
#define HAL_CLK_GCC_TEST_GCC_GPU_CFG_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x184)
#define HAL_CLK_GCC_TEST_GCC_QMIP_GPU_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x185)
#define HAL_CLK_GCC_TEST_GCC_GPU_AT_CLK                              (HAL_CLK_GCC_TEST | 0x186)
#define HAL_CLK_GCC_TEST_GPU_GCC_DEBUG_CLK                           (HAL_CLK_GCC_TEST | 0x187)
#define HAL_CLK_GCC_TEST_GCC_GPU_MEMNOC_GFX_CLK                      (HAL_CLK_GCC_TEST | 0x188)
#define HAL_CLK_GCC_TEST_GCC_GPU_TRIG_CLK                            (HAL_CLK_GCC_TEST | 0x189)
#define HAL_CLK_GCC_TEST_GCC_GPU_SNOC_DVM_GFX_CLK                    (HAL_CLK_GCC_TEST | 0x18A)
#define HAL_CLK_GCC_TEST_GCC_GPU_GPLL0_CLK_SRC                       (HAL_CLK_GCC_TEST | 0x18B)
#define HAL_CLK_GCC_TEST_GCC_GPU_GPLL0_DIV_CLK_SRC                   (HAL_CLK_GCC_TEST | 0x18C)
#define HAL_CLK_GCC_TEST_GCC_NAV_AXI_CLK                             (HAL_CLK_GCC_TEST | 0x18D)
#define HAL_CLK_GCC_TEST_NAV_GCC_DEBUG_CLK                           (HAL_CLK_GCC_TEST | 0x18E)
#define HAL_CLK_GCC_TEST_GCC_AHB2PHY_1_CLK                           (HAL_CLK_GCC_TEST | 0x18F)
#define HAL_CLK_GCC_TEST_GCC_CM_PHY_REFGEN1_CLK                      (HAL_CLK_GCC_TEST | 0x190)
#define HAL_CLK_GCC_TEST_GCC_CM_PHY_REFGEN2_CLK                      (HAL_CLK_GCC_TEST | 0x191)
#define HAL_CLK_GCC_TEST_GCC_QSPI_CNOC_PERIPH_AHB_CLK                (HAL_CLK_GCC_TEST | 0x192)
#define HAL_CLK_GCC_TEST_GCC_QSPI_CORE_CLK                           (HAL_CLK_GCC_TEST | 0x193)
#define HAL_CLK_GCC_TEST_GCC_IPCC_CORE_CLK                           (HAL_CLK_GCC_TEST | 0x194)
#define HAL_CLK_GCC_TEST_GCC_IPCC_CORE_DRAGONLINK_CLK                (HAL_CLK_GCC_TEST | 0x195)
#define HAL_CLK_GCC_TEST_GCC_RDPM_CX_CLK                             (HAL_CLK_GCC_TEST | 0x196)
#define HAL_CLK_GCC_TEST_GCC_RDPM_CX_DRAGONLINK_CLK                  (HAL_CLK_GCC_TEST | 0x197)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXA_CLK                            (HAL_CLK_GCC_TEST | 0x198)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXA_DRAGONLINK_CLK                 (HAL_CLK_GCC_TEST | 0x199)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXC_CLK                            (HAL_CLK_GCC_TEST | 0x19A)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXC_DRAGONLINK_CLK                 (HAL_CLK_GCC_TEST | 0x19B)
#define HAL_CLK_GCC_TEST_GCC_RDPM_CX_AHB_CLK                         (HAL_CLK_GCC_TEST | 0x19C)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXA_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x19D)
#define HAL_CLK_GCC_TEST_GCC_RDPM_MXC_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x19E)
#define HAL_CLK_GCC_TEST_GCC_RDPM_CB_CLK                             (HAL_CLK_GCC_TEST | 0x19F)
#define HAL_CLK_GCC_TEST_GCC_PCIE_RSCC_CFG_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x1A0)
#define HAL_CLK_GCC_TEST_GCC_PCIE_RSCC_XO_CLK                        (HAL_CLK_GCC_TEST | 0x1A1)
#define HAL_CLK_GCC_TEST_GCC_WPSS_AXI_CLK                            (HAL_CLK_GCC_TEST | 0x1A2)
#define HAL_CLK_GCC_TEST_GCC_WPSS_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x1A3)
#define HAL_CLK_GCC_TEST_GCC_WPSS_AHB_BDG_MST_CLK                    (HAL_CLK_GCC_TEST | 0x1A4)
#define HAL_CLK_GCC_TEST_GCC_WPSS_M_AT_CLK                           (HAL_CLK_GCC_TEST | 0x1A5)
#define HAL_CLK_GCC_TEST_GCC_WPSS_AT_CLK                             (HAL_CLK_GCC_TEST | 0x1A6)
#define HAL_CLK_GCC_TEST_GCC_WPSS_TRIG_CLK                           (HAL_CLK_GCC_TEST | 0x1A7)
#define HAL_CLK_GCC_TEST_GCC_WPSS_THROTTLE_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x1A8)
#define HAL_CLK_GCC_TEST_WPSS_GCC_DEBUG_CLK                          (HAL_CLK_GCC_TEST | 0x1A9)
#define HAL_CLK_GCC_TEST_GCC_WPSS_RSCP_CLK                           (HAL_CLK_GCC_TEST | 0x1AA)
#define HAL_CLK_GCC_TEST_GCC_WPSS_XO_CLK                             (HAL_CLK_GCC_TEST | 0x1AB)
#define HAL_CLK_GCC_TEST_GCC_PIMEM_AXI_CLK                           (HAL_CLK_GCC_TEST | 0x1AC)
#define HAL_CLK_GCC_TEST_GCC_PIMEM_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x1AD)
#define HAL_CLK_GCC_TEST_GCC_PIMEM_AT_CLK                            (HAL_CLK_GCC_TEST | 0x1AE)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x1AF)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_APPS_CLK                          (HAL_CLK_GCC_TEST | 0x1B0)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_ICE_CORE_CLK                      (HAL_CLK_GCC_TEST | 0x1B1)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_AT_CLK                            (HAL_CLK_GCC_TEST | 0x1B2)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_SLV_Q2A_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x1B3)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_SLV_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x1B4)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_MSTR_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x1B5)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_CFG_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x1B6)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_AUX_CLK                          (HAL_CLK_GCC_TEST | 0x1B7)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_PIPE_CLK                         (HAL_CLK_GCC_TEST | 0x1B8)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_PHY_RCHNG_CLK                    (HAL_CLK_GCC_TEST | 0x1B9)
#define HAL_CLK_GCC_TEST_GCC_PCIE_1_PIPE_DIV2_CLK                    (HAL_CLK_GCC_TEST | 0x1BA)
#define HAL_CLK_GCC_TEST_PCIE_1_PIPE_CLK                             (HAL_CLK_GCC_TEST | 0x1BB)
#define HAL_CLK_GCC_TEST_PCIE_1_GCC_DEBUG_CLK                        (HAL_CLK_GCC_TEST | 0x1BC)


/*
 * GPUCC debug clocks
 */
#define HAL_CLK_GPUCC_TEST                                           (7 << 0x10)

#define HAL_CLK_GPUCC_TEST_GCC_GPU_CFG_AHB_CLK                       (HAL_CLK_GPUCC_TEST | 0x001)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_SNOC_DVM_GFX_CLK                  (HAL_CLK_GPUCC_TEST | 0x002)
#define HAL_CLK_GPUCC_TEST_GCC_QDSS_TSCTR_DIV16_CLK                  (HAL_CLK_GPUCC_TEST | 0x003)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_TRIG_CLK                          (HAL_CLK_GPUCC_TEST | 0x004)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_APB_CLK                           (HAL_CLK_GPUCC_TEST | 0x005)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_AT_CLK                            (HAL_CLK_GPUCC_TEST | 0x006)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_SLEEP_CLK                         (HAL_CLK_GPUCC_TEST | 0x007)
#define HAL_CLK_GPUCC_TEST_CB_CLK                                    (HAL_CLK_GPUCC_TEST | 0x008)
#define HAL_CLK_GPUCC_TEST_GCC_GPU_MEMNOC_AXI_CLK                    (HAL_CLK_GPUCC_TEST | 0x009)
#define HAL_CLK_GPUCC_TEST_GCC_DPM_CLK                               (HAL_CLK_GPUCC_TEST | 0x00A)
#define HAL_CLK_GPUCC_TEST_GX_CLK_CTL_DEBUG_CLK                      (HAL_CLK_GPUCC_TEST | 0x00B)
#define HAL_CLK_GPUCC_TEST_GX_CLK_CTL_PLL_OUT_TEST                   (HAL_CLK_GPUCC_TEST | 0x00C)
#define HAL_CLK_GPUCC_TEST_GPU_CC_RSCC_XO_AON_CLK                    (HAL_CLK_GPUCC_TEST | 0x00D)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CXO_AON_CLK                        (HAL_CLK_GPUCC_TEST | 0x00E)
#define HAL_CLK_GPUCC_TEST_GPU_CC_FREQ_MEASURE_CLK                   (HAL_CLK_GPUCC_TEST | 0x00F)
#define HAL_CLK_GPUCC_TEST_GPU_CC_DEMET_CLK                          (HAL_CLK_GPUCC_TEST | 0x010)
#define HAL_CLK_GPUCC_TEST_GPU_CC_GX_GMU_CLK                         (HAL_CLK_GPUCC_TEST | 0x011)
#define HAL_CLK_GPUCC_TEST_GPU_CC_GX_AHB_FF_CLK                      (HAL_CLK_GPUCC_TEST | 0x012)
#define HAL_CLK_GPUCC_TEST_GPU_CC_GX_ACD_AHB_FF_CLK                  (HAL_CLK_GPUCC_TEST | 0x013)
#define HAL_CLK_GPUCC_TEST_GPU_CC_GX_RCG_AHB_FF_CLK                  (HAL_CLK_GPUCC_TEST | 0x014)
#define HAL_CLK_GPUCC_TEST_GPU_CC_GX_ACCU_SHIFT_CLK                  (HAL_CLK_GPUCC_TEST | 0x015)
#define HAL_CLK_GPUCC_TEST_BI_TCXO_GATED_FOR_GX                      (HAL_CLK_GPUCC_TEST | 0x016)
#define HAL_CLK_GPUCC_TEST_GPU_CC_AHB_CLK                            (HAL_CLK_GPUCC_TEST | 0x017)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_QDSS_AT_CLK                     (HAL_CLK_GPUCC_TEST | 0x018)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_QDSS_TSCTR_CLK                  (HAL_CLK_GPUCC_TEST | 0x019)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_APB_CLK                         (HAL_CLK_GPUCC_TEST | 0x01A)
#define HAL_CLK_GPUCC_TEST_GPU_CC_SLEEP_CLK                          (HAL_CLK_GPUCC_TEST | 0x01B)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_QDSS_TRIG_CLK                   (HAL_CLK_GPUCC_TEST | 0x01C)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_GMU_CLK                         (HAL_CLK_GPUCC_TEST | 0x01D)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CXO_CLK                            (HAL_CLK_GPUCC_TEST | 0x01E)
#define HAL_CLK_GPUCC_TEST_GPU_CC_HUB_CX_INT_CLK                     (HAL_CLK_GPUCC_TEST | 0x01F)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_FF_CLK                          (HAL_CLK_GPUCC_TEST | 0x020)
#define HAL_CLK_GPUCC_TEST_GPU_CC_MEMNOC_GFX_CLK                     (HAL_CLK_GPUCC_TEST | 0x021)
#define HAL_CLK_GPUCC_TEST_GPU_CC_MEMNOC_GFX_SLP_STG_CLK             (HAL_CLK_GPUCC_TEST | 0x022)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_GMU_SLP_STG_CLK                 (HAL_CLK_GPUCC_TEST | 0x023)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CX_ACCU_SHIFT_CLK                  (HAL_CLK_GPUCC_TEST | 0x024)
#define HAL_CLK_GPUCC_TEST_GPU_CC_DPM_CLK                            (HAL_CLK_GPUCC_TEST | 0x025)
#define HAL_CLK_GPUCC_TEST_GPU_CC_RBCPR_CLK                          (HAL_CLK_GPUCC_TEST | 0x026)
#define HAL_CLK_GPUCC_TEST_GPU_CC_RBCPR_AHB_CLK                      (HAL_CLK_GPUCC_TEST | 0x027)
#define HAL_CLK_GPUCC_TEST_GPU_CC_CB_CLK                             (HAL_CLK_GPUCC_TEST | 0x028)
#define HAL_CLK_GPUCC_TEST_GPU_CC_RSCC_HUB_AON_CLK                   (HAL_CLK_GPUCC_TEST | 0x029)
#define HAL_CLK_GPUCC_TEST_GPU_CC_HUB_AON_CLK                        (HAL_CLK_GPUCC_TEST | 0x02A)


/*
 * GXCLKCTL debug clocks
 */
#define HAL_CLK_GXCLKCTL_TEST                                        (8 << 0x10)

#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_CLK_CTL_XO_CLK               (HAL_CLK_GXCLKCTL_TEST | 0x001)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_DEMET_CLK                    (HAL_CLK_GXCLKCTL_TEST | 0x002)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_GX_GFX3D_CLK                 (HAL_CLK_GXCLKCTL_TEST | 0x003)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_GX_CXO_CLK                   (HAL_CLK_GXCLKCTL_TEST | 0x004)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_GX_GFX3D_SLP_STG_CLK         (HAL_CLK_GXCLKCTL_TEST | 0x005)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_GX_GFX3D_RDVM_CLK            (HAL_CLK_GXCLKCTL_TEST | 0x006)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_MND1X_GFX3D_CLK              (HAL_CLK_GXCLKCTL_TEST | 0x007)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_ACD_GFX3D_CLK                (HAL_CLK_GXCLKCTL_TEST | 0x008)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_ACD_CXO_CLK                  (HAL_CLK_GXCLKCTL_TEST | 0x009)
#define HAL_CLK_GXCLKCTL_TEST_GX_CLKCTL_GX_ACCU_CLK                  (HAL_CLK_GXCLKCTL_TEST | 0x00A)


/*
 * LPASSAONCC debug clocks
 */
#define HAL_CLK_LPASSAONCC_TEST                                      (9 << 0x10)

#define HAL_CLK_LPASSAONCC_TEST_LPASS_QDSP6_CORE_CLK                 (HAL_CLK_LPASSAONCC_TEST | 0x000)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_CORE_CLK                 (HAL_CLK_LPASSAONCC_TEST | 0x001)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AON_H_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x002)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_SLPGEN_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x002)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_TX_MCLK_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x003)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_MON_CLK                  (HAL_CLK_LPASSAONCC_TEST | 0x003)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_TX_MCLK_2X_CLK          (HAL_CLK_LPASSAONCC_TEST | 0x004)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_L2MEM_SLPGEN_CLK         (HAL_CLK_LPASSAONCC_TEST | 0x004)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_CSR_H_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x005)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_L2ITCM_SLPGEN_CLK        (HAL_CLK_LPASSAONCC_TEST | 0x005)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VA_XPU2_CLIENT_CLK      (HAL_CLK_LPASSAONCC_TEST | 0x006)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_Q6_CC_L2VTCM_SLPGEN_CLK        (HAL_CLK_LPASSAONCC_TEST | 0x006)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_ACD_CLK_OUT                    (HAL_CLK_LPASSAONCC_TEST | 0x007)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_HM_H_CLK          (HAL_CLK_LPASSAONCC_TEST | 0x007)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_HM_SLEEP_CLK      (HAL_CLK_LPASSAONCC_TEST | 0x008)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VA_CLK                  (HAL_CLK_LPASSAONCC_TEST | 0x009)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_DBG_TSCTR_CLK           (HAL_CLK_LPASSAONCC_TEST | 0x00A)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_XO_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x00B)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_DEBUG_H_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x00C)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_BUS_ALT_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x00D)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VA_2X_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x00E)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_QSM_XO_CLK              (HAL_CLK_LPASSAONCC_TEST | 0x00F)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_AHBM_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x010)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_AHBS_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x011)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VA_MEM0_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x012)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_H_CLK          (HAL_CLK_LPASSAONCC_TEST | 0x013)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AHB_TIMEOUT_CLK         (HAL_CLK_LPASSAONCC_TEST | 0x014)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_XPU2_CLIENT_CLK      (HAL_CLK_LPASSAONCC_TEST | 0x015)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_XPU2_CONFIG_CLK      (HAL_CLK_LPASSAONCC_TEST | 0x016)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AT_CLK                  (HAL_CLK_LPASSAONCC_TEST | 0x017)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_Q6_ATBM_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x018)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_PCLKDBG_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x019)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_T32_APB_ACCESS_CLK      (HAL_CLK_LPASSAONCC_TEST | 0x01A)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_CPR_CLK                 (HAL_CLK_LPASSAONCC_TEST | 0x01B)
#define HAL_CLK_LPASSAONCC_TEST_Q6_PLL_DTEST                         (HAL_CLK_LPASSAONCC_TEST | 0x01C)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_PDC_GDS_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x01D)
#define HAL_CLK_LPASSAONCC_TEST_Q6SS_DBG_CLK                         (HAL_CLK_LPASSAONCC_TEST | 0x01E)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AUDIO_CC_PLL_DTEST             (HAL_CLK_LPASSAONCC_TEST | 0x01F)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_NOC_AT_CLK     (HAL_CLK_LPASSAONCC_TEST | 0x020)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_RSC_HCLK_CLK            (HAL_CLK_LPASSAONCC_TEST | 0x021)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_NOC_XO_DIV_CLK (HAL_CLK_LPASSAONCC_TEST | 0x022)
#define HAL_CLK_LPASSAONCC_TEST_VA_CORE_DEBUG_CLK                    (HAL_CLK_LPASSAONCC_TEST | 0x023)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_MCC_ACCESS_CLK          (HAL_CLK_LPASSAONCC_TEST | 0x024)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VA_H_CLK                (HAL_CLK_LPASSAONCC_TEST | 0x025)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_LPI_NOC_CLK             (HAL_CLK_LPASSAONCC_TEST | 0x026)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_LPI_NOC_AUDIO_ML_CLK    (HAL_CLK_LPASSAONCC_TEST | 0x027)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_LPI_NOC_Q6_AXIS_CLK     (HAL_CLK_LPASSAONCC_TEST | 0x028)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_BROADCAST_CLK           (HAL_CLK_LPASSAONCC_TEST | 0x029)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_NOC_DBG_TSCTR_CLK (HAL_CLK_LPASSAONCC_TEST | 0x02A)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_XO_CLK         (HAL_CLK_LPASSAONCC_TEST | 0x02B)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_CPR_H_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x02C)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_DEBUG_XPU_CLIENT_CLK    (HAL_CLK_LPASSAONCC_TEST | 0x02D)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_SLEEP_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x02E)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_PDC_H_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x02F)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_ICB_LINK_CLK            (HAL_CLK_LPASSAONCC_TEST | 0x030)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_XO_DIV16_CLK            (HAL_CLK_LPASSAONCC_TEST | 0x031)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_SSC_H_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x032)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VS_VDDMX_CLK            (HAL_CLK_LPASSAONCC_TEST | 0x033)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_VS_VDDCX_CLK            (HAL_CLK_LPASSAONCC_TEST | 0x034)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_CONFIG_CLK     (HAL_CLK_LPASSAONCC_TEST | 0x035)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_AUDIO_ML_CLIENT_CLK     (HAL_CLK_LPASSAONCC_TEST | 0x036)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AON_CC_RO_CLK                  (HAL_CLK_LPASSAONCC_TEST | 0x037)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_SSC_DBG_CLK                    (HAL_CLK_LPASSAONCC_TEST | 0x038)
#define HAL_CLK_LPASSAONCC_TEST_LPASS_AUDIO_CC_DBG_CLK               (HAL_CLK_LPASSAONCC_TEST | 0x03F)


/*
 * LPASSAUDIOCC debug clocks
 */
#define HAL_CLK_LPASSAUDIOCC_TEST                                    (10 << 0x10)

#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_BUS_CLK             (HAL_CLK_LPASSAUDIOCC_TEST | 0x001)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_CODEC_MEM_CLK       (HAL_CLK_LPASSAUDIOCC_TEST | 0x002)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_CODEC_MEM0_CLK      (HAL_CLK_LPASSAUDIOCC_TEST | 0x003)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_CODEC_MEM1_CLK      (HAL_CLK_LPASSAUDIOCC_TEST | 0x004)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_CODEC_MEM2_CLK      (HAL_CLK_LPASSAUDIOCC_TEST | 0x005)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_BUS_TIMEOUT_CLK     (HAL_CLK_LPASSAUDIOCC_TEST | 0x007)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF1_IBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x008)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF1_EBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x009)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF2_IBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x00A)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF2_EBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x00B)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF3_IBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x00C)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF3_EBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x00D)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_MCLK0_CLK       (HAL_CLK_LPASSAUDIOCC_TEST | 0x00E)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_MCLK1_CLK       (HAL_CLK_LPASSAUDIOCC_TEST | 0x00F)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_WSA_MCLK_2X_CLK     (HAL_CLK_LPASSAUDIOCC_TEST | 0x010)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_WSA_MCLK_CLK        (HAL_CLK_LPASSAUDIOCC_TEST | 0x011)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_XPU2_CLIENT_CLK     (HAL_CLK_LPASSAUDIOCC_TEST | 0x012)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_SLIMBUS_CORE_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x013)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_RX_MCLK_2X_CLK      (HAL_CLK_LPASSAUDIOCC_TEST | 0x014)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_RX_MCLK_CLK         (HAL_CLK_LPASSAUDIOCC_TEST | 0x015)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_LPAIF_PCMOE_CLK     (HAL_CLK_LPASSAUDIOCC_TEST | 0x016)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_SAMPLING_CLK        (HAL_CLK_LPASSAUDIOCC_TEST | 0x017)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_WSA2_MCLK_2X_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x018)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_WSA2_MCLK_CLK       (HAL_CLK_LPASSAUDIOCC_TEST | 0x019)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_VA_TX_MCLK_MUX_CLK  (HAL_CLK_LPASSAUDIOCC_TEST | 0x01A)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_ATIMER_CLK          (HAL_CLK_LPASSAUDIOCC_TEST | 0x01B)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF4_IBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x01C)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF4_EBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x01D)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_2X_WSA_CLK  (HAL_CLK_LPASSAUDIOCC_TEST | 0x01E)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_WSA_CLK     (HAL_CLK_LPASSAUDIOCC_TEST | 0x01F)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_2X_WSA2_CLK (HAL_CLK_LPASSAUDIOCC_TEST | 0x020)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_WSA2_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x021)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_2X_RX_CLK   (HAL_CLK_LPASSAUDIOCC_TEST | 0x022)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_TX_MCLK_RX_CLK      (HAL_CLK_LPASSAUDIOCC_TEST | 0x023)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_SLIMBUS_CLK         (HAL_CLK_LPASSAUDIOCC_TEST | 0x024)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF5_IBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x025)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_EXT_IF5_EBIT_CLK    (HAL_CLK_LPASSAUDIOCC_TEST | 0x026)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_XO_CLK              (HAL_CLK_LPASSAUDIOCC_TEST | 0x027)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_BT_SWR_CLK          (HAL_CLK_LPASSAUDIOCC_TEST | 0x02B)
#define HAL_CLK_LPASSAUDIOCC_TEST_LPASS_AUDIO_CC_BT_SWR_2X_CLK       (HAL_CLK_LPASSAUDIOCC_TEST | 0x02C)


/*
 * LPASSCORECC debug clocks
 */
#define HAL_CLK_LPASSCORECC_TEST                                     (11 << 0x10)

#define HAL_CLK_LPASSCORECC_TEST_LPASS_AON_CC_DEBUG_CLK              (HAL_CLK_LPASSCORECC_TEST | 0x001)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_LPM_CORE_CLK          (HAL_CLK_LPASSCORECC_TEST | 0x002)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_BUS_TIMEOUT_CORE_CLK  (HAL_CLK_LPASSCORECC_TEST | 0x003)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF0_EBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x004)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF1_EBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x005)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF2_EBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x006)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_MCLK0_CLK         (HAL_CLK_LPASSCORECC_TEST | 0x007)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_MCLK1_CLK         (HAL_CLK_LPASSCORECC_TEST | 0x008)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_MCLK2_CLK         (HAL_CLK_LPASSCORECC_TEST | 0x009)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_HW_AF_CLK             (HAL_CLK_LPASSCORECC_TEST | 0x014)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_HW_AF_NOC_CLK         (HAL_CLK_LPASSCORECC_TEST | 0x016)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_HW_AF_NOC_ANOC_CLK    (HAL_CLK_LPASSCORECC_TEST | 0x017)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_SAMPLING_CLK          (HAL_CLK_LPASSCORECC_TEST | 0x023)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF0_IBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x027)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF1_IBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x029)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_EXT_IF2_IBIT_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x02B)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_PCMOE_CLK             (HAL_CLK_LPASSCORECC_TEST | 0x02E)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_AVSYNC_ATIME_CLK      (HAL_CLK_LPASSCORECC_TEST | 0x02F)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_AVSYNC_STC_CLK        (HAL_CLK_LPASSCORECC_TEST | 0x030)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_RESAMPLER_CLK         (HAL_CLK_LPASSCORECC_TEST | 0x031)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_XO_CLK                (HAL_CLK_LPASSCORECC_TEST | 0x032)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_SLEEP_CLK             (HAL_CLK_LPASSCORECC_TEST | 0x033)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_CORE_CLK              (HAL_CLK_LPASSCORECC_TEST | 0x034)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_SYSNOC_MPORT_CORE_CLK (HAL_CLK_LPASSCORECC_TEST | 0x035)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_LPM_MEM0_CORE_CLK     (HAL_CLK_LPASSCORECC_TEST | 0x038)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_Q6SS_AXIM2_CORE_CLK   (HAL_CLK_LPASSCORECC_TEST | 0x03E)
#define HAL_CLK_LPASSCORECC_TEST_LPASS_CORE_CC_SYSNOC_SWAY_CORE_CLK  (HAL_CLK_LPASSCORECC_TEST | 0x03F)


/*
 * MSSCC debug clocks
 */
#define HAL_CLK_MSSCC_TEST                                           (12 << 0x10)

#define HAL_CLK_MSSCC_TEST_MSS_CC_BIT_COXM_MND_CLK_SRC               (HAL_CLK_MSSCC_TEST | 0x001)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BIT_COXM2_MND_CLK_SRC              (HAL_CLK_MSSCC_TEST | 0x002)
#define HAL_CLK_MSSCC_TEST_MSS_CC_AXI_OFFLINE_CLK                    (HAL_CLK_MSSCC_TEST | 0x003)
#define HAL_CLK_MSSCC_TEST_MSS_CC_XO_CX_CLK                          (HAL_CLK_MSSCC_TEST | 0x005)
#define HAL_CLK_MSSCC_TEST_MSS_CC_AXI_CRYPTO_CLK                     (HAL_CLK_MSSCC_TEST | 0x006)
#define HAL_CLK_MSSCC_TEST_MSS_CC_XO_CX_Q6_CLK                       (HAL_CLK_MSSCC_TEST | 0x007)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_CONFIG_CLK                     (HAL_CLK_MSSCC_TEST | 0x009)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_RFC_CLK                        (HAL_CLK_MSSCC_TEST | 0x00A)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_COXM2_CLK                      (HAL_CLK_MSSCC_TEST | 0x00B)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_COXM_CLK                       (HAL_CLK_MSSCC_TEST | 0x00C)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_CRYPTO_CLK                     (HAL_CLK_MSSCC_TEST | 0x00D)
#define HAL_CLK_MSSCC_TEST_MSS_CC_XO_CX_VQ6_CLK                      (HAL_CLK_MSSCC_TEST | 0x00E)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_GERAN_ENCRYPT_ACC_CLK          (HAL_CLK_MSSCC_TEST | 0x00F)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_STMR_CLK                       (HAL_CLK_MSSCC_TEST | 0x011)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_TIMEOUT_CLK                    (HAL_CLK_MSSCC_TEST | 0x012)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_UIM0_CLK                       (HAL_CLK_MSSCC_TEST | 0x013)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_UIM1_CLK                       (HAL_CLK_MSSCC_TEST | 0x014)
#define HAL_CLK_MSSCC_TEST_MSS_CC_TCM_Q6_CLK                         (HAL_CLK_MSSCC_TEST | 0x015)
#define HAL_CLK_MSSCC_TEST_MSS_CC_TCM_OFFLINE_CLK                    (HAL_CLK_MSSCC_TEST | 0x016)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_RSCC_CLK                       (HAL_CLK_MSSCC_TEST | 0x017)
#define HAL_CLK_MSSCC_TEST_MSS_CC_RFFE_XO_CLK                        (HAL_CLK_MSSCC_TEST | 0x019)
#define HAL_CLK_MSSCC_TEST_MSS_CC_SRC_UIM0_MND_CLK_SRC               (HAL_CLK_MSSCC_TEST | 0x01A)
#define HAL_CLK_MSSCC_TEST_MSS_CC_SRC_UIM1_MND_CLK_SRC               (HAL_CLK_MSSCC_TEST | 0x01B)
#define HAL_CLK_MSSCC_TEST_MSS_CC_RFFE_2XO_CLK                       (HAL_CLK_MSSCC_TEST | 0x01C)
#define HAL_CLK_MSSCC_TEST_MSS_CC_RFFE_4XO_CLK                       (HAL_CLK_MSSCC_TEST | 0x01D)
#define HAL_CLK_MSSCC_TEST_MSS_CC_CARD_SRC_UIM0_CLK                  (HAL_CLK_MSSCC_TEST | 0x01E)
#define HAL_CLK_MSSCC_TEST_MSS_CC_CARD_SRC_UIM1_CLK                  (HAL_CLK_MSSCC_TEST | 0x01F)
#define HAL_CLK_MSSCC_TEST_MSS_CC_UART_BIT_UIM0_CLK                  (HAL_CLK_MSSCC_TEST | 0x023)
#define HAL_CLK_MSSCC_TEST_MSS_CC_UART_BIT_UIM1_CLK                  (HAL_CLK_MSSCC_TEST | 0x024)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BIT_COXM_CLK                       (HAL_CLK_MSSCC_TEST | 0x025)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BIT_COXM2_CLK                      (HAL_CLK_MSSCC_TEST | 0x026)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_Q6_ALT_CLK                     (HAL_CLK_MSSCC_TEST | 0x027)
#define HAL_CLK_MSSCC_TEST_MSS_CC_XO_RSCC_CLK                        (HAL_CLK_MSSCC_TEST | 0x02C)
#define HAL_CLK_MSSCC_TEST_MSS_CC_DRAGON_CLK                         (HAL_CLK_MSSCC_TEST | 0x02D)
#define HAL_CLK_MSSCC_TEST_MSS_CC_Q6VQ6_AXIM1_CLK                    (HAL_CLK_MSSCC_TEST | 0x037)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_Q6_CLK                         (HAL_CLK_MSSCC_TEST | 0x039)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_VQ6SS_CLK                      (HAL_CLK_MSSCC_TEST | 0x03A)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_OFFLINE_CLK                    (HAL_CLK_MSSCC_TEST | 0x03B)
#define HAL_CLK_MSSCC_TEST_MSS_CC_SRC_UIM0_CLK_SRC                   (HAL_CLK_MSSCC_TEST | 0x03C)
#define HAL_CLK_MSSCC_TEST_MSS_CC_SRC_UIM1_CLK_SRC                   (HAL_CLK_MSSCC_TEST | 0x03D)
#define HAL_CLK_MSSCC_TEST_MSS_CC_BUS_NAV_CLK                        (HAL_CLK_MSSCC_TEST | 0x03E)


/*
 * MSSQ6CC debug clocks
 */
#define HAL_CLK_MSSQ6CC_TEST                                         (13 << 0x10)

#define HAL_CLK_MSSQ6CC_TEST_MND_CLK                                 (HAL_CLK_MSSQ6CC_TEST | 0x000)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_CORE_CLK                      (HAL_CLK_MSSQ6CC_TEST | 0x001)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_SLPGEN_CLK                    (HAL_CLK_MSSQ6CC_TEST | 0x002)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_MON_CLK                       (HAL_CLK_MSSQ6CC_TEST | 0x003)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_L2MEM_SLPGEN_CLK              (HAL_CLK_MSSQ6CC_TEST | 0x004)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_L2ITCM_SLPGEN_CLK             (HAL_CLK_MSSQ6CC_TEST | 0x005)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_L2VTCM_SLPGEN_CLK             (HAL_CLK_MSSQ6CC_TEST | 0x006)
#define HAL_CLK_MSSQ6CC_TEST_ACD_CLK_OUT                             (HAL_CLK_MSSQ6CC_TEST | 0x007)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_ACD_XO_CLK                    (HAL_CLK_MSSQ6CC_TEST | 0x008)
#define HAL_CLK_MSSQ6CC_TEST_MSS_Q6_CC_MDC_SLPGEN_CLK                (HAL_CLK_MSSQ6CC_TEST | 0x009)


/*
 * NAVCC debug clocks
 */
#define HAL_CLK_NAVCC_TEST                                           (14 << 0x10)

#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_MAIN_CLK_SRC                    (HAL_CLK_NAVCC_TEST | 0x001)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_CORE_CLK                        (HAL_CLK_NAVCC_TEST | 0x005)
#define HAL_CLK_NAVCC_TEST_NAV_CC_CP_CLK                             (HAL_CLK_NAVCC_TEST | 0x006)
#define HAL_CLK_NAVCC_TEST_NAV_CC_DMA_CLK                            (HAL_CLK_NAVCC_TEST | 0x007)
#define HAL_CLK_NAVCC_TEST_NAV_CC_DP_CLK                             (HAL_CLK_NAVCC_TEST | 0x008)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_QLINK_CLK                       (HAL_CLK_NAVCC_TEST | 0x009)
#define HAL_CLK_NAVCC_TEST_NAV_CC_SNOC_CLK                           (HAL_CLK_NAVCC_TEST | 0x00A)
#define HAL_CLK_NAVCC_TEST_NAV_CC_STMR_XO_CLK                        (HAL_CLK_NAVCC_TEST | 0x00B)
#define HAL_CLK_NAVCC_TEST_NAV_CC_XO_SRC_CLK                         (HAL_CLK_NAVCC_TEST | 0x00C)
#define HAL_CLK_NAVCC_TEST_NAV_CC_QLBR_RX_DBG_CLK                    (HAL_CLK_NAVCC_TEST | 0x00D)
#define HAL_CLK_NAVCC_TEST_NAV_CC_SNOC_DBG_CLK                       (HAL_CLK_NAVCC_TEST | 0x00E)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_CORE_DBG_CLK                    (HAL_CLK_NAVCC_TEST | 0x00F)
#define HAL_CLK_NAVCC_TEST_NAV_CC_DMA_AHB2AXI_CLK                    (HAL_CLK_NAVCC_TEST | 0x010)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_QLINK_POSTGFMUX_CLK             (HAL_CLK_NAVCC_TEST | 0x011)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_CORE_SLP_STG_CLK                (HAL_CLK_NAVCC_TEST | 0x012)
#define HAL_CLK_NAVCC_TEST_NAV_CC_BB_QLINK_POSTGFMUX_CLK_SRC         (HAL_CLK_NAVCC_TEST | 0x013)


/*
 * SCC debug clocks
 */
#define HAL_CLK_SCC_TEST                                             (15 << 0x10)

#define HAL_CLK_SCC_TEST_SCC_CRIF_CLK                                (HAL_CLK_SCC_TEST | 0x000)
#define HAL_CLK_SCC_TEST_SCC_AHB2AHB_M_CLK                           (HAL_CLK_SCC_TEST | 0x001)
#define HAL_CLK_SCC_TEST_SCC_CSR_H_CLK                               (HAL_CLK_SCC_TEST | 0x002)
#define HAL_CLK_SCC_TEST_SCC_SMEM_CLK                                (HAL_CLK_SCC_TEST | 0x003)
#define HAL_CLK_SCC_TEST_SCC_AHB_TIMEOUT_CLK                         (HAL_CLK_SCC_TEST | 0x004)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_S_HCLK_CLK                        (HAL_CLK_SCC_TEST | 0x005)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_M_HCLK_CLK                        (HAL_CLK_SCC_TEST | 0x006)
#define HAL_CLK_SCC_TEST_SCC_MPU_CLIENT_CLK                          (HAL_CLK_SCC_TEST | 0x007)
#define HAL_CLK_SCC_TEST_SCC_MPU_CONFIG_CLK                          (HAL_CLK_SCC_TEST | 0x008)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_2XCORE_CLK                        (HAL_CLK_SCC_TEST | 0x009)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_CORE_CLK                          (HAL_CLK_SCC_TEST | 0x00A)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE0_CLK                           (HAL_CLK_SCC_TEST | 0x00B)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE1_CLK                           (HAL_CLK_SCC_TEST | 0x00C)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE2_CLK                           (HAL_CLK_SCC_TEST | 0x00D)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE3_CLK                           (HAL_CLK_SCC_TEST | 0x00E)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE4_CLK                           (HAL_CLK_SCC_TEST | 0x00F)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE5_CLK                           (HAL_CLK_SCC_TEST | 0x010)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE6_CLK                           (HAL_CLK_SCC_TEST | 0x011)
#define HAL_CLK_SCC_TEST_SCC_QUPV3_SE7_CLK                           (HAL_CLK_SCC_TEST | 0x012)
#define HAL_CLK_SCC_TEST_SCC_SLEEP_CLK                               (HAL_CLK_SCC_TEST | 0x013)


/*
 * TCSRCC debug clocks
 */
#define HAL_CLK_TCSRCC_TEST                                          (16 << 0x10)



/*
 * TMECC debug clocks
 */
#define HAL_CLK_TMECC_TEST                                           (17 << 0x10)

#define HAL_CLK_TMECC_TEST_BI_TCXO                                   (HAL_CLK_TMECC_TEST | 0x001)
#define HAL_CLK_TMECC_TEST_GCC_TME_CC_GPLL0_OUT_MAIN                 (HAL_CLK_TMECC_TEST | 0x002)
#define HAL_CLK_TMECC_TEST_GCC_TME_CC_APB_CLK                        (HAL_CLK_TMECC_TEST | 0x003)
#define HAL_CLK_TMECC_TEST_GCC_TME_CC_AT_CLK                         (HAL_CLK_TMECC_TEST | 0x004)
#define HAL_CLK_TMECC_TEST_CHIP_SLEEP_CLK                            (HAL_CLK_TMECC_TEST | 0x005)
#define HAL_CLK_TMECC_TEST_TME_CC_RVSS_SS_CLK                        (HAL_CLK_TMECC_TEST | 0x006)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_CORE_DEBUG_CLK                 (HAL_CLK_TMECC_TEST | 0x007)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_SRAM_QTIMER_INTC_CLK           (HAL_CLK_TMECC_TEST | 0x008)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_BUS_CLK                        (HAL_CLK_TMECC_TEST | 0x009)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_RTC_CLK                        (HAL_CLK_TMECC_TEST | 0x00A)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_ROM_XO_CLK                     (HAL_CLK_TMECC_TEST | 0x00B)
#define HAL_CLK_TMECC_TEST_TME_CC_CNOC_BRIDGE_CLK                    (HAL_CLK_TMECC_TEST | 0x00C)
#define HAL_CLK_TMECC_TEST_TME_CC_CNOC_BRIDGE_CPU_XPU4_CLK           (HAL_CLK_TMECC_TEST | 0x00D)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_AHB_CLK                   (HAL_CLK_TMECC_TEST | 0x00E)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_XPU_CLK                   (HAL_CLK_TMECC_TEST | 0x00F)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_RSC_CLK                   (HAL_CLK_TMECC_TEST | 0x010)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_CSR_CLK                   (HAL_CLK_TMECC_TEST | 0x011)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_DEBUG_CLK                 (HAL_CLK_TMECC_TEST | 0x012)
#define HAL_CLK_TMECC_TEST_TME_CC_KEYTABLE_CLK                       (HAL_CLK_TMECC_TEST | 0x013)
#define HAL_CLK_TMECC_TEST_TME_CC_HSDMA_CLK                          (HAL_CLK_TMECC_TEST | 0x014)
#define HAL_CLK_TMECC_TEST_TME_CC_SYMM_CRYPTO_0_CLK                  (HAL_CLK_TMECC_TEST | 0x015)
#define HAL_CLK_TMECC_TEST_TME_CC_SYMM_CRYPTO_1_CLK                  (HAL_CLK_TMECC_TEST | 0x016)
#define HAL_CLK_TMECC_TEST_TME_CC_SYMM_CRYPTO_0_LIB_CLK              (HAL_CLK_TMECC_TEST | 0x017)
#define HAL_CLK_TMECC_TEST_TME_CC_SYMM_CRYPTO_1_LIB_CLK              (HAL_CLK_TMECC_TEST | 0x018)
#define HAL_CLK_TMECC_TEST_TME_CC_INFIFO_0_CLK                       (HAL_CLK_TMECC_TEST | 0x019)
#define HAL_CLK_TMECC_TEST_TME_CC_INFIFO_1_CLK                       (HAL_CLK_TMECC_TEST | 0x01A)
#define HAL_CLK_TMECC_TEST_TME_CC_OUTFIFO_0_CLK                      (HAL_CLK_TMECC_TEST | 0x01B)
#define HAL_CLK_TMECC_TEST_TME_CC_OUTFIFO_1_CLK                      (HAL_CLK_TMECC_TEST | 0x01C)
#define HAL_CLK_TMECC_TEST_TME_CC_HW_LAYER_AHB_BRIDGE_CLK            (HAL_CLK_TMECC_TEST | 0x01D)
#define HAL_CLK_TMECC_TEST_TME_CC_APB_CLK                            (HAL_CLK_TMECC_TEST | 0x01E)
#define HAL_CLK_TMECC_TEST_TME_CC_AT_CLK                             (HAL_CLK_TMECC_TEST | 0x01F)
#define HAL_CLK_TMECC_TEST_TME_CC_KEYTABLE_DIV_CLK                   (HAL_CLK_TMECC_TEST | 0x020)
#define HAL_CLK_TMECC_TEST_TME_CC_SEQ_CORE_CLK                       (HAL_CLK_TMECC_TEST | 0x021)
#define HAL_CLK_TMECC_TEST_TME_CC_PKA_CLK                            (HAL_CLK_TMECC_TEST | 0x022)
#define HAL_CLK_TMECC_TEST_TME_CC_PRNG_CLK                           (HAL_CLK_TMECC_TEST | 0x023)
#define HAL_CLK_TMECC_TEST_TME_CC_FUSE_CTRL_CLK                      (HAL_CLK_TMECC_TEST | 0x024)
#define HAL_CLK_TMECC_TEST_TME_CC_FUSE_CTRL_LOCAL_DIG_CLK            (HAL_CLK_TMECC_TEST | 0x025)
#define HAL_CLK_TMECC_TEST_TME_CC_FUSE_CTRL_DEBUG_VECTOR_CLK         (HAL_CLK_TMECC_TEST | 0x026)
#define HAL_CLK_TMECC_TEST_TME_CC_SP_FUSE_CTRL_CLK                   (HAL_CLK_TMECC_TEST | 0x027)
#define HAL_CLK_TMECC_TEST_TME_CC_CRI_CM_CLK                         (HAL_CLK_TMECC_TEST | 0x028)
#define HAL_CLK_TMECC_TEST_TME_CC_AHB_CLK                            (HAL_CLK_TMECC_TEST | 0x029)
#define HAL_CLK_TMECC_TEST_TME_CC_XO_CLK                             (HAL_CLK_TMECC_TEST | 0x02A)
#define HAL_CLK_TMECC_TEST_TME_CC_SLEEP_CLK                          (HAL_CLK_TMECC_TEST | 0x02B)
#define HAL_CLK_TMECC_TEST_TME_CC_XO_DIV_CLK                         (HAL_CLK_TMECC_TEST | 0x02C)
#define HAL_CLK_TMECC_TEST_GCC_TME_CC_GPLL0_OUT_EVEN                 (HAL_CLK_TMECC_TEST | 0x02D)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_SRAM_QTIMER_INTC_SLP_STG_CLK   (HAL_CLK_TMECC_TEST | 0x02E)
#define HAL_CLK_TMECC_TEST_TME_CC_SEQ_CORE_SLP_STG_CLK               (HAL_CLK_TMECC_TEST | 0x02F)
#define HAL_CLK_TMECC_TEST_TME_CC_SEQ_ROM_XO_CLK                     (HAL_CLK_TMECC_TEST | 0x030)
#define HAL_CLK_TMECC_TEST_TME_CC_CPU_CORE_COMPLEX_CLK               (HAL_CLK_TMECC_TEST | 0x031)


/*
 * TURINGCC debug clocks
 */
#define HAL_CLK_TURINGCC_TEST                                        (18 << 0x10)

#define HAL_CLK_TURINGCC_TEST_CC_TURING_CXO_CLK                      (HAL_CLK_TURINGCC_TEST | 0x000)
#define HAL_CLK_TURINGCC_TEST_CORE_BI_PLL_TEST_SE                    (HAL_CLK_TURINGCC_TEST | 0x002)
#define HAL_CLK_TURINGCC_TEST_TEMP_Q6SS_LLM_SSC_CLK                  (HAL_CLK_TURINGCC_TEST | 0x004)
#define HAL_CLK_TURINGCC_TEST_CXDPM_Q6SS_LLM_CURR_SSC_CLK            (HAL_CLK_TURINGCC_TEST | 0x005)
#define HAL_CLK_TURINGCC_TEST_CC_TURING_Q6_AXIM_CLK                  (HAL_CLK_TURINGCC_TEST | 0x009)
#define HAL_CLK_TURINGCC_TEST_CC_TURING_ATBM_AT_CLK                  (HAL_CLK_TURINGCC_TEST | 0x00A)
#define HAL_CLK_TURINGCC_TEST_TURING_Q6SS_TSCTR_1TO2_CLK             (HAL_CLK_TURINGCC_TEST | 0x00B)
#define HAL_CLK_TURINGCC_TEST_Q6SS_DBG_IN_CLK                        (HAL_CLK_TURINGCC_TEST | 0x00C)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_TURING_WRAPPER_AON_CLK       (HAL_CLK_TURINGCC_TEST | 0x00D)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_TURING_WRAPPER_CNOC_SWAY_AON_CLK (HAL_CLK_TURINGCC_TEST | 0x00E)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_TURING_WRAPPER_BUS_TIMEOUT_AON_CLK (HAL_CLK_TURINGCC_TEST | 0x00F)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_TURING_WRAPPER_RSCC_AON_CLK  (HAL_CLK_TURINGCC_TEST | 0x010)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPAUX_XO_CLK                (HAL_CLK_TURINGCC_TEST | 0x011)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPAUX_ACCU_XO_CLK           (HAL_CLK_TURINGCC_TEST | 0x012)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_XO_CLK                       (HAL_CLK_TURINGCC_TEST | 0x015)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_XO_CDIV_CLK                  (HAL_CLK_TURINGCC_TEST | 0x016)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_CENG_AHBS_CLK                (HAL_CLK_TURINGCC_TEST | 0x029)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPNOC_AHBS_CLK              (HAL_CLK_TURINGCC_TEST | 0x02A)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_CENG_CLK                     (HAL_CLK_TURINGCC_TEST | 0x02B)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPNOC_CLK                   (HAL_CLK_TURINGCC_TEST | 0x02C)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPNOC_ATB_CLK               (HAL_CLK_TURINGCC_TEST | 0x02E)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_NSPNOC_APB_CLK               (HAL_CLK_TURINGCC_TEST | 0x02F)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_Q6_AXIM_CLK             (HAL_CLK_TURINGCC_TEST | 0x038)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_AHBM_AON_CLK            (HAL_CLK_TURINGCC_TEST | 0x03B)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_AHBS_AON_CLK            (HAL_CLK_TURINGCC_TEST | 0x03C)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_ALT_RESET_AON_CLK       (HAL_CLK_TURINGCC_TEST | 0x03D)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_LMH_CLK                 (HAL_CLK_TURINGCC_TEST | 0x03E)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_LLM_TEMP_SSC_CLK        (HAL_CLK_TURINGCC_TEST | 0x041)
#define HAL_CLK_TURINGCC_TEST_TURING_CC_Q6SS_LLM_CURR_SSC_CLK        (HAL_CLK_TURINGCC_TEST | 0x042)


/*
 * TURINGQ6CC debug clocks
 */
#define HAL_CLK_TURINGQ6CC_TEST                                      (19 << 0x10)

#define HAL_CLK_TURINGQ6CC_TEST_MND_CLK                              (HAL_CLK_TURINGQ6CC_TEST | 0x000)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_CORE_CLK                (HAL_CLK_TURINGQ6CC_TEST | 0x001)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_SLPGEN_CLK              (HAL_CLK_TURINGQ6CC_TEST | 0x002)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_MON_CLK                 (HAL_CLK_TURINGQ6CC_TEST | 0x003)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_L2MEM_SLPGEN_CLK        (HAL_CLK_TURINGQ6CC_TEST | 0x004)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_L2ITCM_SLPGEN_CLK       (HAL_CLK_TURINGQ6CC_TEST | 0x005)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_L2VTCM_SLPGEN_CLK       (HAL_CLK_TURINGQ6CC_TEST | 0x006)
#define HAL_CLK_TURINGQ6CC_TEST_ACD_CLK_OUT                          (HAL_CLK_TURINGQ6CC_TEST | 0x007)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_ACD_XO_CLK              (HAL_CLK_TURINGQ6CC_TEST | 0x008)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_PLL_AHBS_CLK            (HAL_CLK_TURINGQ6CC_TEST | 0x009)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_ACD_AHBS_CLK            (HAL_CLK_TURINGQ6CC_TEST | 0x00A)
#define HAL_CLK_TURINGQ6CC_TEST_TURING_Q6_CC_ACD_SCAN_CLK            (HAL_CLK_TURINGQ6CC_TEST | 0x00B)


/*
 * VIDEOCC debug clocks
 */
#define HAL_CLK_VIDEOCC_TEST                                         (20 << 0x10)

#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0C_CLK                      (HAL_CLK_VIDEOCC_TEST | 0x001)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0C_SLP_STG_CLK              (HAL_CLK_VIDEOCC_TEST | 0x002)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0_CLK                       (HAL_CLK_VIDEOCC_TEST | 0x003)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0_SLP_STG_CLK               (HAL_CLK_VIDEOCC_TEST | 0x004)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_AHB_CLK                        (HAL_CLK_VIDEOCC_TEST | 0x005)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_XO_CLK                         (HAL_CLK_VIDEOCC_TEST | 0x006)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0_SHIFT_CLK                 (HAL_CLK_VIDEOCC_TEST | 0x007)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_MVS0C_SHIFT_CLK                (HAL_CLK_VIDEOCC_TEST | 0x008)
#define HAL_CLK_VIDEOCC_TEST_VIDEO_CC_SLEEP_CLK                      (HAL_CLK_VIDEOCC_TEST | 0x009)


/*
 * WPSS debug clocks
 */
#define HAL_CLK_WPSS_TEST                                            (21 << 0x10)

#define HAL_CLK_WPSS_TEST_WPSS_Q6SS_CORE_CLK                         (HAL_CLK_WPSS_TEST | 0x001)
#define HAL_CLK_WPSS_TEST_WPSS_Q6SS_MON_CLK                          (HAL_CLK_WPSS_TEST | 0x003)


#endif // __HAL_CLK_TEST_H__

