Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 11 16:19:34 2020
| Host         : FuckVivadoSupportChinese running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.822    -1047.460                     48                  306        0.151        0.000                      0                  306        4.600        0.000                       0                   243  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -21.822    -1047.460                     48                  306        0.151        0.000                      0                  306        4.600        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           48  Failing Endpoints,  Worst Slack      -21.822ns,  Total Violation    -1047.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452    35.068 r  result0__16/PCOUT[0]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_153
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452    35.068 r  result0__16/PCOUT[10]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_143
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452    35.068 r  result0__16/PCOUT[11]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_142
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452    35.068 r  result0__16/PCOUT[12]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_141
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452    35.068 r  result0__16/PCOUT[13]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_140
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452    35.068 r  result0__16/PCOUT[14]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_139
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452    35.068 r  result0__16/PCOUT[15]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_138
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452    35.068 r  result0__16/PCOUT[16]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_137
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452    35.068 r  result0__16/PCOUT[17]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_136
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    

Slack (VIOLATED) :        -21.822ns  (required time - arrival time)
  Source:                 data_pipeline_reg[19][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result0__17/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        30.366ns  (logic 29.826ns (98.221%)  route 0.540ns (1.779%))
  Logic Levels:           19  (DSP48E1=19)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.597     4.702    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  data_pipeline_reg[19][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.269     4.971 r  data_pipeline_reg[19][11]/Q
                         net (fo=19, routed)          0.491     5.462    data_pipeline_reg[19]__0[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.421     8.883 r  products[19]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.883    products_n_106_[19]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    10.335 r  result0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.335    result0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.787 r  result0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.787    result0__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.239 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.239    result0__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.691 r  result0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.691    result0__2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.143 r  result0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.143    result0__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.595 r  result0__4/PCOUT[47]
                         net (fo=1, routed)           0.050    17.644    result0__4_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.096 r  result0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.096    result0__5_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.548 r  result0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.548    result0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.000 r  result0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    22.000    result0__7_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.452 r  result0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.452    result0__8_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.904 r  result0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.904    result0__9_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.356 r  result0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.356    result0__10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.808 r  result0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.808    result0__11_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.260 r  result0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.260    result0__12_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.712 r  result0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.712    result0__13_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.164 r  result0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.164    result0__14_n_106
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.616 r  result0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.616    result0__15_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452    35.068 r  result0__16/PCOUT[18]
                         net (fo=1, routed)           0.000    35.068    result0__16_n_135
    DSP48_X0Y22          DSP48E1                                      r  result0__17/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.353    14.275    clk_IBUF_BUFG
    DSP48_X0Y22          DSP48E1                                      r  result0__17/CLK
                         clock pessimism              0.193    14.468    
                         clock uncertainty           -0.035    14.433    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.187    13.246    result0__17
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -35.068    
  -------------------------------------------------------------------
                         slack                                -21.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_pipeline_reg[10][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[11][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.330%)  route 0.111ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.595     1.593    clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  data_pipeline_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  data_pipeline_reg[10][6]/Q
                         net (fo=2, routed)           0.111     1.804    data_pipeline_reg[10]__0[6]
    SLICE_X13Y32         FDCE                                         r  data_pipeline_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.815     2.130    clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  data_pipeline_reg[11][6]/C
                         clock pessimism             -0.524     1.606    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.047     1.653    data_pipeline_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 data_pipeline_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.875%)  route 0.123ns (55.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.604     1.602    clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  data_pipeline_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.100     1.702 r  data_pipeline_reg[2][7]/Q
                         net (fo=2, routed)           0.123     1.825    data_pipeline_reg[2]__0[7]
    SLICE_X12Y49         FDCE                                         r  data_pipeline_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.824     2.139    clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  data_pipeline_reg[3][7]/C
                         clock pessimism             -0.505     1.634    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.037     1.671    data_pipeline_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 data_pipeline_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[4][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.711%)  route 0.361ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.552     1.550    clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  data_pipeline_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.100     1.650 r  data_pipeline_reg[3][8]/Q
                         net (fo=2, routed)           0.361     2.011    data_pipeline_reg[3]__0[8]
    SLICE_X12Y47         FDCE                                         r  data_pipeline_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.824     2.139    clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  data_pipeline_reg[4][8]/C
                         clock pessimism             -0.325     1.814    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.040     1.854    data_pipeline_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 data_pipeline_reg[14][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.590    clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  data_pipeline_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.100     1.690 r  data_pipeline_reg[14][4]/Q
                         net (fo=2, routed)           0.112     1.802    data_pipeline_reg[14]__0[4]
    SLICE_X11Y21         FDCE                                         r  data_pipeline_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.811     2.126    clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  data_pipeline_reg[15][4]/C
                         clock pessimism             -0.523     1.603    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.041     1.644    data_pipeline_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 data_pipeline_reg[12][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[13][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.391%)  route 0.107ns (51.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.590     1.588    clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  data_pipeline_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.100     1.688 r  data_pipeline_reg[12][3]/Q
                         net (fo=2, routed)           0.107     1.795    data_pipeline_reg[12]__0[3]
    SLICE_X13Y25         FDCE                                         r  data_pipeline_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.807     2.122    clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  data_pipeline_reg[13][3]/C
                         clock pessimism             -0.524     1.598    
    SLICE_X13Y25         FDCE (Hold_fdce_C_D)         0.038     1.636    data_pipeline_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 data_pipeline_reg[8][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[9][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.596    clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  data_pipeline_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  data_pipeline_reg[8][7]/Q
                         net (fo=2, routed)           0.112     1.808    data_pipeline_reg[8]__0[7]
    SLICE_X12Y36         FDCE                                         r  data_pipeline_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.818     2.133    clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  data_pipeline_reg[9][7]/C
                         clock pessimism             -0.526     1.607    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.040     1.647    data_pipeline_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 data_pipeline_reg[10][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[11][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.595     1.593    clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  data_pipeline_reg[10][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  data_pipeline_reg[10][7]/Q
                         net (fo=2, routed)           0.112     1.805    data_pipeline_reg[10]__0[7]
    SLICE_X12Y31         FDCE                                         r  data_pipeline_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.814     2.129    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  data_pipeline_reg[11][7]/C
                         clock pessimism             -0.525     1.604    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.040     1.644    data_pipeline_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 data_pipeline_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.755%)  route 0.119ns (54.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.601     1.599    clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  data_pipeline_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.100     1.699 r  data_pipeline_reg[6][7]/Q
                         net (fo=2, routed)           0.119     1.818    data_pipeline_reg[6]__0[7]
    SLICE_X13Y42         FDCE                                         r  data_pipeline_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.822     2.137    clk_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  data_pipeline_reg[7][7]/C
                         clock pessimism             -0.524     1.613    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.043     1.656    data_pipeline_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 data_pipeline_reg[12][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[13][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.189%)  route 0.112ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  data_pipeline_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  data_pipeline_reg[12][6]/Q
                         net (fo=2, routed)           0.112     1.801    data_pipeline_reg[12]__0[6]
    SLICE_X12Y26         FDCE                                         r  data_pipeline_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.808     2.123    clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  data_pipeline_reg[13][6]/C
                         clock pessimism             -0.524     1.599    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.040     1.639    data_pipeline_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_pipeline_reg[14][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_pipeline_reg[15][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.652%)  route 0.120ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.591     1.589    clk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  data_pipeline_reg[14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.118     1.707 r  data_pipeline_reg[14][8]/Q
                         net (fo=2, routed)           0.120     1.827    data_pipeline_reg[14]__0[8]
    SLICE_X11Y22         FDCE                                         r  data_pipeline_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.810     2.125    clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  data_pipeline_reg[15][8]/C
                         clock pessimism             -0.505     1.620    
    SLICE_X11Y22         FDCE (Hold_fdce_C_D)         0.041     1.661    data_pipeline_reg[15][8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y22    result0__17/CLK
Min Period        n/a     BUFG/I       n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X12Y32   data_pipeline_reg[11][10]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y32   data_pipeline_reg[11][4]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y32   data_pipeline_reg[11][6]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X12Y32   data_pipeline_reg[11][9]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X11Y49   data_pipeline_reg[4][10]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X12Y47   data_pipeline_reg[5][8]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y37   data_pipeline_reg[9][4]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y37   data_pipeline_reg[9][6]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X11Y49   data_pipeline_reg[4][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y47   data_pipeline_reg[5][8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y37   data_pipeline_reg[9][4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y37   data_pipeline_reg[9][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y32   data_pipeline_reg[11][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y32   data_pipeline_reg[11][10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y32   data_pipeline_reg[11][4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y32   data_pipeline_reg[11][4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y32   data_pipeline_reg[11][6]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y32   data_pipeline_reg[11][6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y11   data_pipeline_reg[0][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y10   data_pipeline_reg[0][1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y10   data_pipeline_reg[0][2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X11Y9    data_pipeline_reg[0][3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y11   data_pipeline_reg[0][4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X11Y11   data_pipeline_reg[0][5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X11Y11   data_pipeline_reg[0][6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X11Y10   data_pipeline_reg[0][7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y30   data_pipeline_reg[10][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X13Y30   data_pipeline_reg[10][0]/C



