module testbench;
reg [3:0] A, B;
reg Cin;
wire [3:0] S;
wire Cout;
cla dut (A,B,Cin,S,Cout);
initial begin
A=4'b0110; B=4'b1011; Cin=0; #10;
A=4'b1000; B=4'b1111; Cin=0; #10;
$finish;
end
endmodule