INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanm/Documents/GitHub/ArquitecturaDeComputadoras/Vivado/counter/counter.srcs/sources_1/new/DUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanm/Documents/GitHub/ArquitecturaDeComputadoras/Vivado/counter/counter.srcs/sim_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
