Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 04:14:28 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1769)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: gs1/clk_25/num_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.874   -22830.377                   7143                11621        0.122        0.000                      0                11621        4.500        0.000                       0                  3963  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.874   -22830.377                   7143                11519        0.122        0.000                      0                11519        4.500        0.000                       0                  3963  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.628        0.000                      0                  102        0.417        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         7143  Failing Endpoints,  Worst Slack      -17.874ns,  Total Violation   -22830.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.874ns  (required time - arrival time)
  Source:                 gs1/as2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.747ns  (logic 19.255ns (69.395%)  route 8.492ns (30.605%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.554     5.075    gs1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  gs1/as2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gs1/as2_reg[4]/Q
                         net (fo=3, routed)           0.661     6.192    gs1/as2_reg_n_0_[4]
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.316 r  gs1/nin5/O
                         net (fo=112, routed)         0.772     7.088    gs1/num[1]
    SLICE_X28Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.212 r  gs1/sum20_i_69/O
                         net (fo=1, routed)           0.000     7.212    gs1/sum20_i_69_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  gs1/sum20_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.744    gs1/sum20_i_48_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 r  gs1/sum20_i_39/O[1]
                         net (fo=2, routed)           0.522     8.600    gs1/hn7/C[5]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  gs1/sum20_i_46/O
                         net (fo=1, routed)           0.000     8.903    gs1/sum20_i_46_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.543 r  gs1/sum20_i_25/O[3]
                         net (fo=3, routed)           0.615    10.158    gs1/hn7/p_0_in[7]
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    10.840 r  gs1/sum20_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.840    gs1/sum20_i_15_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.163 r  gs1/sum20_i_14/O[1]
                         net (fo=15, routed)          0.802    11.965    gs1/nn/on1/sum20_3[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.306    12.271 r  gs1/nn/on1/sum20_i_3_replica/O
                         net (fo=1, routed)           0.401    12.672    gs1/nn/on3/g[9]_repN_alias
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    16.708 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.710    gs1/nn/on3/sum10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.423 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.425    gs1/nn/on3/sum1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.138 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.140    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.853 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.855    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.568 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    23.570    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.088 r  gs1/nn/on3/sum1__3/P[3]
                         net (fo=4, routed)           1.096    26.183    gs1/nn/on3/sum1__3_n_102
    SLICE_X14Y64         LUT4 (Prop_lut4_I2_O)        0.124    26.307 r  gs1/nn/on3/cur_level[3]_i_309/O
                         net (fo=1, routed)           0.000    26.307    gs1/nn/on3/cur_level[3]_i_309_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.840    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    26.957    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    27.074    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.328 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         1.046    28.374    gs1/nn/on3/sum1__3_0[0]
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.367    28.741 r  gs1/nn/on3/mkey_reg[3]_i_44/O
                         net (fo=1, routed)           0.677    29.418    gs1/nn/on3/mkey_reg[3]_i_44_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.925 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.925    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.039    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.310 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=4, routed)           0.776    31.086    gs1/nn_n_74
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.373    31.459 r  gs1/mkey_reg[3]_i_1/O
                         net (fo=4, routed)           0.813    32.272    gs1/last_move_reg[0]_0[1]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.124    32.396 r  gs1/move[1]_i_9/O
                         net (fo=1, routed)           0.302    32.698    gs1/switch_ai
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.124    32.822 r  gs1/move[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.822    gs1/move[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  gs1/move_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.424    14.765    gs1/clk_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  gs1/move_reg[0]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.032    14.948    gs1/move_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -32.822    
  -------------------------------------------------------------------
                         slack                                -17.874    

Slack (VIOLATED) :        -17.781ns  (required time - arrival time)
  Source:                 gs1/as2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.651ns  (logic 19.255ns (69.636%)  route 8.396ns (30.364%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=6 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.554     5.075    gs1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  gs1/as2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gs1/as2_reg[4]/Q
                         net (fo=3, routed)           0.661     6.192    gs1/as2_reg_n_0_[4]
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.316 r  gs1/nin5/O
                         net (fo=112, routed)         0.772     7.088    gs1/num[1]
    SLICE_X28Y52         LUT3 (Prop_lut3_I2_O)        0.124     7.212 r  gs1/sum20_i_69/O
                         net (fo=1, routed)           0.000     7.212    gs1/sum20_i_69_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  gs1/sum20_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.744    gs1/sum20_i_48_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 r  gs1/sum20_i_39/O[1]
                         net (fo=2, routed)           0.522     8.600    gs1/hn7/C[5]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  gs1/sum20_i_46/O
                         net (fo=1, routed)           0.000     8.903    gs1/sum20_i_46_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.543 r  gs1/sum20_i_25/O[3]
                         net (fo=3, routed)           0.615    10.158    gs1/hn7/p_0_in[7]
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    10.840 r  gs1/sum20_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.840    gs1/sum20_i_15_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.163 r  gs1/sum20_i_14/O[1]
                         net (fo=15, routed)          0.802    11.965    gs1/nn/on1/sum20_3[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.306    12.271 r  gs1/nn/on1/sum20_i_3_replica/O
                         net (fo=1, routed)           0.401    12.672    gs1/nn/on3/g[9]_repN_alias
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    16.708 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.710    gs1/nn/on3/sum10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.423 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.425    gs1/nn/on3/sum1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.138 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.140    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.853 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    21.855    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.568 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    23.570    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.088 r  gs1/nn/on3/sum1__3/P[3]
                         net (fo=4, routed)           1.096    26.183    gs1/nn/on3/sum1__3_n_102
    SLICE_X14Y64         LUT4 (Prop_lut4_I2_O)        0.124    26.307 r  gs1/nn/on3/cur_level[3]_i_309/O
                         net (fo=1, routed)           0.000    26.307    gs1/nn/on3/cur_level[3]_i_309_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.840    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    26.957    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    27.074    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.328 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         1.046    28.374    gs1/nn/on3/sum1__3_0[0]
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.367    28.741 r  gs1/nn/on3/mkey_reg[3]_i_44/O
                         net (fo=1, routed)           0.677    29.418    gs1/nn/on3/mkey_reg[3]_i_44_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.925 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.925    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.039    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.310 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=4, routed)           0.776    31.086    gs1/nn_n_74
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.373    31.459 r  gs1/mkey_reg[3]_i_1/O
                         net (fo=4, routed)           0.857    32.316    KeyEv/key_de/Q[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.440 r  KeyEv/key_de/move[1]_i_4_comp_1/O
                         net (fo=1, routed)           0.162    32.602    KeyEv/key_de/switch_ai
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.726 r  KeyEv/key_de/move[1]_i_1/O
                         net (fo=1, routed)           0.000    32.726    gs1/move_reg[1]_1
    SLICE_X36Y71         FDRE                                         r  gs1/move_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.423    14.764    gs1/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gs1/move_reg[1]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.029    14.944    gs1/move_reg[1]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -32.726    
  -------------------------------------------------------------------
                         slack                                -17.781    

Slack (VIOLATED) :        -7.386ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.202ns  (logic 2.435ns (14.155%)  route 14.767ns (85.845%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.557     5.078    gs1/clk_IBUF_BUFG
    SLICE_X14Y95         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  gs1/x_reg[0]/Q
                         net (fo=187, routed)         0.966     6.562    gs1/num[14]
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  gs1/as2[5]_i_105/O
                         net (fo=1, routed)           0.000     6.686    gs1/as2[5]_i_105_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.913 r  gs1/as2_reg[5]_i_38/O[1]
                         net (fo=12, routed)          0.809     7.722    gs1/as2_reg[5]_i_38_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.025 r  gs1/as2[5]_i_84/O
                         net (fo=1, routed)           0.000     8.025    gs1/as2[5]_i_84_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.273 r  gs1/as2_reg[5]_i_29/O[2]
                         net (fo=187, routed)         6.257    14.530    gs1/board2[4]
    SLICE_X50Y145        MUXF7 (Prop_muxf7_S_O)       0.470    15.000 r  gs1/as2_reg[5]_i_56/O
                         net (fo=1, routed)           1.918    16.919    gs1/as2_reg[5]_i_56_n_0
    SLICE_X37Y124        LUT6 (Prop_lut6_I5_O)        0.297    17.216 r  gs1/as2[5]_i_17/O
                         net (fo=1, routed)           3.680    20.895    gs1/as2[5]_i_17_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.019 r  gs1/as2[5]_i_5/O
                         net (fo=1, routed)           0.280    21.299    gs1/as2[5]_i_5_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I2_O)        0.124    21.423 r  gs1/as2[5]_i_2/O
                         net (fo=3, routed)           0.857    22.280    gs1/as2[5]_i_2_n_0
    SLICE_X28Y52         FDRE                                         r  gs1/as3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.438    14.779    gs1/clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  gs1/as3_reg[3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)       -0.108    14.894    gs1/as3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -22.280    
  -------------------------------------------------------------------
                         slack                                 -7.386    

Slack (VIOLATED) :        -7.158ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.976ns  (logic 1.848ns (10.886%)  route 15.128ns (89.114%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.627    22.053    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X48Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.607    14.948    gs1/clk_IBUF_BUFG
    SLICE_X48Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][4]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X48Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.895    gs1/genblk1[160].board_reg[160][4]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -22.053    
  -------------------------------------------------------------------
                         slack                                 -7.158    

Slack (VIOLATED) :        -7.127ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.942ns  (logic 1.848ns (10.908%)  route 15.094ns (89.092%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.593    22.018    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X47Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.604    14.945    gs1/clk_IBUF_BUFG
    SLICE_X47Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][5]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.892    gs1/genblk1[160].board_reg[160][5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -22.018    
  -------------------------------------------------------------------
                         slack                                 -7.127    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.966ns  (logic 2.435ns (14.352%)  route 14.531ns (85.648%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.557     5.078    gs1/clk_IBUF_BUFG
    SLICE_X14Y95         FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  gs1/x_reg[0]/Q
                         net (fo=187, routed)         0.966     6.562    gs1/num[14]
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  gs1/as2[5]_i_105/O
                         net (fo=1, routed)           0.000     6.686    gs1/as2[5]_i_105_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.913 r  gs1/as2_reg[5]_i_38/O[1]
                         net (fo=12, routed)          0.809     7.722    gs1/as2_reg[5]_i_38_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.025 r  gs1/as2[5]_i_84/O
                         net (fo=1, routed)           0.000     8.025    gs1/as2[5]_i_84_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.273 r  gs1/as2_reg[5]_i_29/O[2]
                         net (fo=187, routed)         6.257    14.530    gs1/board2[4]
    SLICE_X50Y145        MUXF7 (Prop_muxf7_S_O)       0.470    15.000 r  gs1/as2_reg[5]_i_56/O
                         net (fo=1, routed)           1.918    16.919    gs1/as2_reg[5]_i_56_n_0
    SLICE_X37Y124        LUT6 (Prop_lut6_I5_O)        0.297    17.216 r  gs1/as2[5]_i_17/O
                         net (fo=1, routed)           3.680    20.895    gs1/as2[5]_i_17_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.019 r  gs1/as2[5]_i_5/O
                         net (fo=1, routed)           0.280    21.299    gs1/as2[5]_i_5_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I2_O)        0.124    21.423 r  gs1/as2[5]_i_2/O
                         net (fo=3, routed)           0.622    22.044    gs1/as2[5]_i_2_n_0
    SLICE_X29Y52         FDRE                                         r  gs1/as1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.438    14.779    gs1/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  gs1/as1_reg[4]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.067    14.935    gs1/as1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -22.044    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -7.104ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.921ns  (logic 1.848ns (10.921%)  route 15.073ns (89.079%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.572    21.998    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.607    14.948    gs1/clk_IBUF_BUFG
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][0]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X49Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.895    gs1/genblk1[160].board_reg[160][0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 -7.104    

Slack (VIOLATED) :        -7.104ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.921ns  (logic 1.848ns (10.921%)  route 15.073ns (89.079%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.572    21.998    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.607    14.948    gs1/clk_IBUF_BUFG
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][1]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X49Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.895    gs1/genblk1[160].board_reg[160][1]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 -7.104    

Slack (VIOLATED) :        -7.104ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.921ns  (logic 1.848ns (10.921%)  route 15.073ns (89.079%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.572    21.998    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.607    14.948    gs1/clk_IBUF_BUFG
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][2]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X49Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.895    gs1/genblk1[160].board_reg[160][2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 -7.104    

Slack (VIOLATED) :        -7.104ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[160].board_reg[160][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.921ns  (logic 1.848ns (10.921%)  route 15.073ns (89.079%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.556     5.077    gs1/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.871     6.466    gs1/num[15]
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.837 r  gs1/genblk1[279].board_reg[279][8]_i_9/O[0]
                         net (fo=2, routed)           0.456     7.293    gs1/board2__0[3]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.299     7.592 r  gs1/genblk1[279].board[279][8]_i_12/O
                         net (fo=1, routed)           0.000     7.592    gs1/genblk1[279].board[279][8]_i_12_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.822 f  gs1/genblk1[279].board_reg[279][8]_i_3/O[1]
                         net (fo=324, routed)        12.526    20.348    gs1/genblk1[279].board_reg[279][8]_i_3_n_6
    SLICE_X48Y135        LUT5 (Prop_lut5_I2_O)        0.306    20.654 r  gs1/genblk1[160].board[160][8]_i_4/O
                         net (fo=10, routed)          0.648    21.302    gs1/genblk1[160].board[160][8]_i_4_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I3_O)        0.124    21.426 r  gs1/genblk1[160].board[160][8]_i_1/O
                         net (fo=9, routed)           0.572    21.998    gs1/genblk1[160].board[160][8]_i_1_n_0
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.607    14.948    gs1/clk_IBUF_BUFG
    SLICE_X49Y135        FDRE                                         r  gs1/genblk1[160].board_reg[160][3]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X49Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.895    gs1/genblk1[160].board_reg[160][3]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 -7.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gs1/genblk1[216].board_reg[216][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[216].board_reg[216][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.627%)  route 0.250ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.634     1.518    gs1/clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  gs1/genblk1[216].board_reg[216][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.128     1.646 r  gs1/genblk1[216].board_reg[216][1]/Q
                         net (fo=13, routed)          0.250     1.895    gs1/genblk1[216].board_reg[216]_308[1]
    SLICE_X33Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.994 r  gs1/genblk1[216].board[216][3]_i_1/O
                         net (fo=1, routed)           0.000     1.994    gs1/p_0_in__79[3]
    SLICE_X33Y119        FDRE                                         r  gs1/genblk1[216].board_reg[216][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.906     2.034    gs1/clk_IBUF_BUFG
    SLICE_X33Y119        FDRE                                         r  gs1/genblk1[216].board_reg[216][3]/C
                         clock pessimism             -0.253     1.780    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.092     1.872    gs1/genblk1[216].board_reg[216][3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gs1/genblk1[377].board_reg[377][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[377].board_reg[377][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.678%)  route 0.270ns (56.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.551     1.434    gs1/clk_IBUF_BUFG
    SLICE_X34Y79         FDRE                                         r  gs1/genblk1[377].board_reg[377][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gs1/genblk1[377].board_reg[377][5]/Q
                         net (fo=11, routed)          0.270     1.868    gs1/genblk1[377].board_reg[377]_211[5]
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  gs1/genblk1[377].board[377][7]_i_1/O
                         net (fo=1, routed)           0.000     1.913    gs1/p_0_in__119__0[7]
    SLICE_X36Y80         FDRE                                         r  gs1/genblk1[377].board_reg[377][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.819     1.947    gs1/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  gs1/genblk1[377].board_reg[377][7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.092     1.790    gs1/genblk1[377].board_reg[377][7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gs1/genblk1[117].board_reg[117][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[117].board_reg[117][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.643     1.527    gs1/clk_IBUF_BUFG
    SLICE_X35Y147        FDRE                                         r  gs1/genblk1[117].board_reg[117][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  gs1/genblk1[117].board_reg[117][6]/Q
                         net (fo=11, routed)          0.077     1.745    gs1/genblk1[117].board_reg[117]_40[6]
    SLICE_X34Y147        LUT5 (Prop_lut5_I2_O)        0.045     1.790 r  gs1/genblk1[117].board[117][7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    gs1/p_0_in__35__0[7]
    SLICE_X34Y147        FDRE                                         r  gs1/genblk1[117].board_reg[117][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.917     2.045    gs1/clk_IBUF_BUFG
    SLICE_X34Y147        FDRE                                         r  gs1/genblk1[117].board_reg[117][7]/C
                         clock pessimism             -0.505     1.540    
    SLICE_X34Y147        FDRE (Hold_fdre_C_D)         0.121     1.661    gs1/genblk1[117].board_reg[117][7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gs1/genblk1[206].board_reg[206][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[206].board_reg[206][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.630     1.514    gs1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  gs1/genblk1[206].board_reg[206][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  gs1/genblk1[206].board_reg[206][7]/Q
                         net (fo=9, routed)           0.077     1.732    gs1/genblk1[206].board_reg[206]_127[7]
    SLICE_X34Y123        LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  gs1/genblk1[206].board[206][8]_i_2/O
                         net (fo=1, routed)           0.000     1.777    gs1/p_0_in__35__0__0[8]
    SLICE_X34Y123        FDRE                                         r  gs1/genblk1[206].board_reg[206][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.901     2.029    gs1/clk_IBUF_BUFG
    SLICE_X34Y123        FDRE                                         r  gs1/genblk1[206].board_reg[206][8]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.121     1.648    gs1/genblk1[206].board_reg[206][8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gs1/genblk1[360].board_reg[360][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[360].board_reg[360][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.558     1.441    gs1/clk_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  gs1/genblk1[360].board_reg[360][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gs1/genblk1[360].board_reg[360][7]/Q
                         net (fo=9, routed)           0.088     1.671    gs1/genblk1[360].board_reg[360]_307[7]
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  gs1/genblk1[360].board[360][8]_i_2/O
                         net (fo=1, routed)           0.000     1.716    gs1/p_0_in__78[8]
    SLICE_X46Y86         FDRE                                         r  gs1/genblk1[360].board_reg[360][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.826     1.954    gs1/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  gs1/genblk1[360].board_reg[360][8]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.121     1.575    gs1/genblk1[360].board_reg[360][8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gs1/genblk1[307].board_reg[307][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[307].board_reg[307][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.562     1.445    gs1/clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  gs1/genblk1[307].board_reg[307][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gs1/genblk1[307].board_reg[307][7]/Q
                         net (fo=9, routed)           0.089     1.675    gs1/genblk1[307].board_reg[307]_256[7]
    SLICE_X46Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.720 r  gs1/genblk1[307].board[307][8]_i_2/O
                         net (fo=1, routed)           0.000     1.720    gs1/p_0_in__27[8]
    SLICE_X46Y93         FDRE                                         r  gs1/genblk1[307].board_reg[307][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.831     1.959    gs1/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  gs1/genblk1[307].board_reg[307][8]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     1.579    gs1/genblk1[307].board_reg[307][8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gs1/genblk1[78].board_reg[78][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[78].board_reg[78][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.744%)  route 0.093ns (33.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.673     1.557    gs1/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  gs1/genblk1[78].board_reg[78][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  gs1/genblk1[78].board_reg[78][7]/Q
                         net (fo=9, routed)           0.093     1.790    gs1/genblk1[78].board_reg[78]_115[7]
    SLICE_X6Y141         LUT6 (Prop_lut6_I1_O)        0.045     1.835 r  gs1/genblk1[78].board[78][8]_i_2/O
                         net (fo=1, routed)           0.000     1.835    gs1/p_0_in__23__0__0[8]
    SLICE_X6Y141         FDRE                                         r  gs1/genblk1[78].board_reg[78][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.947     2.075    gs1/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  gs1/genblk1[78].board_reg[78][8]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X6Y141         FDRE (Hold_fdre_C_D)         0.120     1.690    gs1/genblk1[78].board_reg[78][8]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gs1/genblk1[339].board_reg[339][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[339].board_reg[339][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.483%)  route 0.094ns (33.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.647     1.531    gs1/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  gs1/genblk1[339].board_reg[339][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  gs1/genblk1[339].board_reg[339][5]/Q
                         net (fo=11, routed)          0.094     1.765    gs1/genblk1[339].board_reg[339]_181[5]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  gs1/genblk1[339].board[339][6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    gs1/p_0_in__89__0[6]
    SLICE_X10Y100        FDRE                                         r  gs1/genblk1[339].board_reg[339][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.922     2.050    gs1/clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  gs1/genblk1[339].board_reg[339][6]/C
                         clock pessimism             -0.506     1.544    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120     1.664    gs1/genblk1[339].board_reg[339][6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.400%)  route 0.109ns (36.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.589     1.472    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y88          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.109     1.722    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.048     1.770 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.770    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.860     1.987    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y88          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.131     1.616    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gs1/genblk1[19].board_reg[19][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[19].board_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.662     1.546    gs1/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  gs1/genblk1[19].board_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gs1/genblk1[19].board_reg[19][7]/Q
                         net (fo=10, routed)          0.077     1.764    gs1/genblk1[19].board_reg[19]_399[7]
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  gs1/genblk1[19].board[19][8]_i_2/O
                         net (fo=1, routed)           0.000     1.809    gs1/p_0_in__170[8]
    SLICE_X1Y124         FDRE                                         r  gs1/genblk1[19].board_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.934     2.062    gs1/clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  gs1/genblk1[19].board_reg[19][8]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     1.650    gs1/genblk1[19].board_reg[19][8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79    DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81    DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81    DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81    DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    DB_R2/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81    KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   gs1/random_/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y138  gs1/genblk1[152].board_reg[152][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  gs1/genblk1[152].board_reg[152][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  gs1/genblk1[152].board_reg[152][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  gs1/genblk1[152].board_reg[152][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y119  gs1/genblk1[15].board_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y134  gs1/genblk1[165].board_reg[165][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y134  gs1/genblk1[165].board_reg[165][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y134  gs1/genblk1[165].board_reg[165][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y134  gs1/genblk1[166].board_reg[166][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    DB_R/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    DB_R/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    DB_R/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    DB_R/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DB_R2/DFF_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81    KeyEv/key_de/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   gs1/as4_reg[5]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.456ns (15.870%)  route 2.417ns (84.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.417     8.009    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y85         FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.435    14.776    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y85         FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y85         FDPE (Recov_fdpe_C_PRE)     -0.361    14.638    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.456ns (15.870%)  route 2.417ns (84.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.417     8.009    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y85         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.435    14.776    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y85         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.674%)  route 2.279ns (83.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.279     7.871    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y84         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.434    14.775    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y84         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.679    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.674%)  route 2.279ns (83.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.279     7.871    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y84         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.434    14.775    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y84         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.679    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.674%)  route 2.279ns (83.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.279     7.871    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y84         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.434    14.775    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y84         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.679    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.674%)  route 2.279ns (83.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.279     7.871    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X12Y84         FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.434    14.775    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y84         FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X12Y84         FDPE (Recov_fdpe_C_PRE)     -0.319    14.679    KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/key_in_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.941%)  route 2.086ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.086     7.677    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y82          FDCE                                         f  KeyEv/key_de/inst/inst/key_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.432    14.773    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y82          FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.591    KeyEv/key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/key_in_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.941%)  route 2.086ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.086     7.677    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y82          FDCE                                         f  KeyEv/key_de/inst/inst/key_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.432    14.773    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y82          FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[1]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.591    KeyEv/key_de/inst/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/key_in_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.941%)  route 2.086ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.086     7.677    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y82          FDCE                                         f  KeyEv/key_de/inst/inst/key_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.432    14.773    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y82          FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.591    KeyEv/key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/key_in_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.941%)  route 2.086ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.615     5.136    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.086     7.677    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y82          FDCE                                         f  KeyEv/key_de/inst/inst/key_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        1.432    14.773    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y82          FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.405    14.591    KeyEv/key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.203     1.814    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y87          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.859     1.987    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y87          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.203     1.814    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y87          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.859     1.987    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y87          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.203     1.814    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y87          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.859     1.987    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y87          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.203     1.814    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y87          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.859     1.987    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y87          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.361%)  route 0.258ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.258     1.868    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y86          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y86          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.361%)  route 0.258ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.258     1.868    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y86          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y86          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.361%)  route 0.258ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.258     1.868    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y86          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y86          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.361%)  route 0.258ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.258     1.868    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y86          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y86          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.361%)  route 0.258ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.258     1.868    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y86          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y86          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.881%)  route 0.301ns (68.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.586     1.469    OP_R/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.301     1.911    KeyEv/key_de/been_extend_reg_0
    SLICE_X7Y80          FDCE                                         f  KeyEv/key_de/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3962, routed)        0.851     1.979    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  KeyEv/key_de/key_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X7Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    KeyEv/key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.502    





