|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  hw8
Project Path         :  U:\slei\hw8
Project Fitted on    :  Sat Mar 04 16:04:02 1995

Device               :  M4128_96
Package              :  144
GLB Input Mux Size   :  19
Available Blocks     :  8
Speed                :  -7.5
Part Number          :  LC4128V-75T144I
Source Format        :  ABEL_Schematic


// Project 'hw8' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.02 secs
Partition Time                  0.01 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                53
Total Logic Functions           58
  Total Output Pins             37
  Total Bidir I/O Pins          0
  Total Buried Nodes            21
Total Flip-Flops                16
  Total D Flip-Flops            16
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             218

Total Reserved Pins             0
Total Locked Pins               90
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               3


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       89      5    -->    94
Logic Functions                   128       58     70    -->    45
  Input Registers                  96        0     96    -->     0

GLB Inputs                        288      143    145    -->    49
Logical Product Terms             640      202    438    -->    31
Occupied GLBs                       8        8      0    -->   100
Macrocells                        128       58     70    -->    45

Control Product Terms:
  GLB Clock/Clock Enables           8        0      8    -->     0
  GLB Reset/Presets                 8        0      8    -->     0
  Macrocell Clocks                128        0    128    -->     0
  Macrocell Clock Enables         128        0    128    -->     0
  Macrocell Enables               128        0    128    -->     0
  Macrocell Resets                128        0    128    -->     0
  Macrocell Presets               128        0    128    -->     0

Global Routing Pool               252       51    201    -->    20
  GRP from IFB                     ..       14     ..    -->    ..
    (from input signals)           ..       14     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       37     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      6    10    16     11/12     0    5      0             11       27        6
  GLB    B     10     7    17     11/12     0    4      0             12       27        7
  GLB    C     14     6    20     12/12     0   13      0              3       30       13
  GLB    D     14     6    20      9/12     0   12      0              4       31       12
-------------------------------------------------------------------------------------------
  GLB    E     16     6    22     12/12     0   12      0              4       25       12
  GLB    F     12     3    15     12/12     0    5      0             11       14        5
  GLB    G      6     9    15     12/12     0    3      0             13       23        6
  GLB    H      6    12    18     10/12     0    4      0             12       25        5
-------------------------------------------------------------------------------------------
TOTALS:        84    59   143     89/96     0   58      0             70      202       66

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Area
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
---------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |VCCIO0 |   -  |    |        |                 |       |
4     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |Control20
5     |  I_O  |   0  |B1  |    *   |LVCMOS18         | Input |Control21
6     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |Control22
7     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |Control23
8     |  I_O  |   0  |B5  |    *   |LVCMOS18         | Input |Control24
9     |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |Control25
10    |GNDIO0 |   -  |    |        |                 |       |
11    |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |Control26
12    |  I_O  |   0  |B9  |    *   |LVCMOS18         | Input |Control27
13    |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |Control28
14    |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |Control29
15    |  I_O  |   0  |B13 |        |                 |       |
16    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Output|AccumAddr7
17    | NC    |   -  |    |        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |VCCIO0 |   -  |    |        |                 |       |
20    | NC    |   -  |    |        |                 |       |
21    |  I_O  |   0  |C14 |    *   |LVCMOS18         | Output|AccumAddr6
22    |  I_O  |   0  |C13 |    *   |LVCMOS18         | Output|AccumAddr5
23    |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|AccumAddr4
24    |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|AccumAddr3
25    |  I_O  |   0  |C9  |    *   |LVCMOS18         | Output|AccumAddr2
26    |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|AccumAddr1
27    |GNDIO0 |   -  |    |        |                 |       |
28    |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|AccumAddr0
29    |  I_O  |   0  |C5  |    *   |LVCMOS18         | Output|AccumAddr12
30    |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|AccumAddr11
31    |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|AccumAddr10
32    |  I_O  |   0  |C1  |    *   |LVCMOS18         | Output|AccumAddr9
33    |  I_O  |   0  |C0  |    *   |LVCMOS18         | Output|AccumAddr8
34    |VCCIO0 |   -  |    |        |                 |       |
35    | TCK   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    | NC    |   -  |    |        |                 |       |
39    |  I_O  |   0  |D14 |        |                 |       |
40    |  I_O  |   0  |D13 |    *   |LVCMOS18         | Input |Reset
41    |  I_O  |   0  |D12 |        |                 |       |
42    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|Flags7
43    |  I_O  |   0  |D9  |    *   |LVCMOS18         | Output|Flags6
44    |  I_O  |   0  |D8  |    *   |LVCMOS18         | Output|Flags5
45    | NC    |   -  |    |        |                 |       |
46    |GNDIO0 |   -  |    |        |                 |       |
47    |VCCIO0 |   -  |    |        |                 |       |
48    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Output|Flags4
49    |  I_O  |   0  |D5  |    *   |LVCMOS18         | Output|Flags3
50    |  I_O  |   0  |D4  |    *   |LVCMOS18         | Output|Flags2
51    |  I_O  |   0  |D2  |    *   |LVCMOS18         | Output|Flags1
52    |  I_O  |   0  |D1  |    *   |LVCMOS18         | Output|Flags0
53    |  I_O  |   0  |D0  |        |                 |       |
54    |INCLK1 |   0  |    |        |                 |       |
55    |GNDIO1 |   -  |    |        |                 |       |
56    |INCLK2 |   1  |    |        |                 |       |
57    | VCC   |   -  |    |        |                 |       |
58    |  I_O  |   1  |E0  |    *   |LVCMOS18         | Output|SReg7
59    |  I_O  |   1  |E1  |    *   |LVCMOS18         | Output|SReg6
60    |  I_O  |   1  |E2  |    *   |LVCMOS18         | Output|SReg5
61    |  I_O  |   1  |E4  |    *   |LVCMOS18         | Output|SReg4
62    |  I_O  |   1  |E5  |    *   |LVCMOS18         | Output|SReg3
63    |  I_O  |   1  |E6  |    *   |LVCMOS18         | Output|SReg2
64    |VCCIO1 |   -  |    |        |                 |       |
65    |GNDIO1 |   -  |    |        |                 |       |
66    |  I_O  |   1  |E8  |    *   |LVCMOS18         | Output|SReg1
67    |  I_O  |   1  |E9  |    *   |LVCMOS18         | Output|SReg0
68    |  I_O  |   1  |E10 |    *   |LVCMOS18         | Output|XReg7
69    |  I_O  |   1  |E12 |    *   |LVCMOS18         | Output|XReg6
70    |  I_O  |   1  |E13 |    *   |LVCMOS18         | Output|XReg5
71    |  I_O  |   1  |E14 |    *   |LVCMOS18         | Output|XReg4
72    | NC    |   -  |    |        |                 |       |
73    | GND   |   -  |    |        |                 |       |
74    | TMS   |   -  |    |        |                 |       |
75    |VCCIO1 |   -  |    |        |                 |       |
76    |  I_O  |   1  |F0  |    *   |LVCMOS18         | Output|XReg3
77    |  I_O  |   1  |F1  |    *   |LVCMOS18         | Output|XReg2
78    |  I_O  |   1  |F2  |    *   |LVCMOS18         | Output|XReg1
79    |  I_O  |   1  |F4  |    *   |LVCMOS18         | Output|XReg0
80    |  I_O  |   1  |F5  |    *   |LVCMOS18         | Input |DataOff7
81    |  I_O  |   1  |F6  |    *   |LVCMOS18         | Input |DataOff6
82    |GNDIO1 |   -  |    |        |                 |       |
83    |  I_O  |   1  |F8  |    *   |LVCMOS18         | Input |DataOff5
84    |  I_O  |   1  |F9  |    *   |LVCMOS18         | Input |DataOff4
85    |  I_O  |   1  |F10 |    *   |LVCMOS18         | Input |DataOff3
86    |  I_O  |   1  |F12 |    *   |LVCMOS18         | Input |DataOff2
87    |  I_O  |   1  |F13 |    *   |LVCMOS18         | Input |DataOff1
88    |  I_O  |   1  |F14 |    *   |LVCMOS18         | Input |DataOff0
89    | NC    |   -  |    |        |                 |       |
90    |GNDIO1 |   -  |    |        |                 |       |
91    |VCCIO1 |   -  |    |        |                 |       |
92    | NC    |   -  |    |        |                 |       |
93    |  I_O  |   1  |G14 |    *   |LVCMOS18         | Input |AddrData7
94    |  I_O  |   1  |G13 |    *   |LVCMOS18         | Input |AddrData6
95    |  I_O  |   1  |G12 |    *   |LVCMOS18         | Input |AddrData5
96    |  I_O  |   1  |G10 |    *   |LVCMOS18         | Input |AddrData4
97    |  I_O  |   1  |G9  |    *   |LVCMOS18         | Input |AddrData3
98    |  I_O  |   1  |G8  |    *   |LVCMOS18         | Input |AddrData2
99    |GNDIO1 |   -  |    |        |                 |       |
100   |  I_O  |   1  |G6  |    *   |LVCMOS18         | Input |AddrData1
101   |  I_O  |   1  |G5  |    *   |LVCMOS18         | Input |AddrData0
102   |  I_O  |   1  |G4  |    *   |LVCMOS18         | Input |AddrData12
103   |  I_O  |   1  |G2  |    *   |LVCMOS18         | Input |AddrData11
104   |  I_O  |   1  |G1  |    *   |LVCMOS18         | Input |AddrData10
105   |  I_O  |   1  |G0  |    *   |LVCMOS18         | Input |AddrData9
106   |VCCIO1 |   -  |    |        |                 |       |
107   | TDO   |   -  |    |        |                 |       |
108   | VCC   |   -  |    |        |                 |       |
109   | GND   |   -  |    |        |                 |       |
110   | NC    |   -  |    |        |                 |       |
111   |  I_O  |   1  |H14 |    *   |LVCMOS18         | Input |AddrData8
112   |  I_O  |   1  |H13 |        |                 |       |
113   |  I_O  |   1  |H12 |    *   |LVCMOS18         | Input |Control0
114   |  I_O  |   1  |H10 |    *   |LVCMOS18         | Input |Control1
115   |  I_O  |   1  |H9  |    *   |LVCMOS18         | Input |Control2
116   |  I_O  |   1  |H8  |    *   |LVCMOS18         | Input |Control3
117   | NC    |   -  |    |        |                 |       |
118   |GNDIO1 |   -  |    |        |                 |       |
119   |VCCIO1 |   -  |    |        |                 |       |
120   |  I_O  |   1  |H6  |    *   |LVCMOS18         | Input |Control4
121   |  I_O  |   1  |H5  |    *   |LVCMOS18         | Input |Control5
122   |  I_O  |   1  |H4  |    *   |LVCMOS18         | Input |Control6
123   |  I_O  |   1  |H2  |    *   |LVCMOS18         | Input |Control7
124   |  I_O  |   1  |H1  |    *   |LVCMOS18         | Input |Control8
125   | I_O/OE|   1  |H0  |        |                 |       |
126   |INCLK3 |   1  |    |        |                 |       |
127   |GNDIO0 |   -  |    |        |                 |       |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |Clock
129   | VCC   |   -  |    |        |                 |       |
130   | I_O/OE|   0  |A0  |        |                 |       |
131   |  I_O  |   0  |A1  |    *   |LVCMOS18         | Input |Control9
132   |  I_O  |   0  |A2  |    *   |LVCMOS18         | Input |Control10
133   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |Control11
134   |  I_O  |   0  |A5  |    *   |LVCMOS18         | Input |Control12
135   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |Control13
136   |VCCIO0 |   -  |    |        |                 |       |
137   |GNDIO0 |   -  |    |        |                 |       |
138   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |Control14
139   |  I_O  |   0  |A9  |    *   |LVCMOS18         | Input |Control15
140   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |Control16
141   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Input |Control17
142   |  I_O  |   0  |A13 |    *   |LVCMOS18         | Input |Control18
143   |  I_O  |   0  |A14 |    *   |LVCMOS18         | Input |Control19
144   | NC    |   -  |    |        |                 |       |
---------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type               Pullup Signal
---------------------------------------------
 101   G  I/O     --------      Up AddrData0
 100   G  I/O     --------      Up AddrData1
 104   G  I/O     --------      Up AddrData10
 103   G  I/O     --------      Up AddrData11
 102   G  I/O     --------      Up AddrData12
  98   G  I/O     --------      Up AddrData2
  97   G  I/O     --------      Up AddrData3
  96   G  I/O     --------      Up AddrData4
  95   G  I/O     --------      Up AddrData5
  94   G  I/O     --------      Up AddrData6
  93   G  I/O     --------      Up AddrData7
 111   H  I/O     --------      Up AddrData8
 105   G  I/O     --------      Up AddrData9
 128  -- INCLK    --------      Up Clock
 113   H  I/O   6 AB-D-FGH      Up Control0
 114   H  I/O   5 A--D-FGH      Up Control1
 132   A  I/O     --------      Up Control10
 133   A  I/O     --------      Up Control11
 134   A  I/O     --------      Up Control12
 135   A  I/O     --------      Up Control13
 138   A  I/O     --------      Up Control14
 139   A  I/O     --------      Up Control15
 140   A  I/O     --------      Up Control16
 141   A  I/O     --------      Up Control17
 142   A  I/O     --------      Up Control18
 143   A  I/O     --------      Up Control19
 115   H  I/O   7 AB-DEFGH      Up Control2
   4   B  I/O     --------      Up Control20
   5   B  I/O     --------      Up Control21
   6   B  I/O     --------      Up Control22
   7   B  I/O     --------      Up Control23
   8   B  I/O     --------      Up Control24
   9   B  I/O     --------      Up Control25
  11   B  I/O     --------      Up Control26
  12   B  I/O     --------      Up Control27
  13   B  I/O     --------      Up Control28
  14   B  I/O     --------      Up Control29
 116   H  I/O   7 AB-DEFGH      Up Control3
 120   H  I/O   4 ABCD----      Up Control4
 121   H  I/O     --------      Up Control5
 122   H  I/O     --------      Up Control6
 123   H  I/O     --------      Up Control7
 124   H  I/O     --------      Up Control8
 131   A  I/O     --------      Up Control9
  88   F  I/O   2 --CD----      Up DataOff0
  87   F  I/O   2 --CD----      Up DataOff1
  86   F  I/O   2 -BC-----      Up DataOff2
  85   F  I/O   2 A-C-----      Up DataOff3
  84   F  I/O   1 --C-----      Up DataOff4
  83   F  I/O   2 --CD----      Up DataOff5
  81   F  I/O   2 -BC-----      Up DataOff6
  80   F  I/O   1 -B------      Up DataOff7
  40   D  I/O   2 ----EF--      Up Reset
---------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
----------------------------------------------------------------------------
  28   C  3  2   3  1 COM                  --------  Fast     Up AccumAddr0
  26   C  5  3   4  1 COM                  --------  Fast     Up AccumAddr1
  31   C  0  -   0  1 COM                  --------  Fast     Up AccumAddr10
  30   C  0  -   0  1 COM                  --------  Fast     Up AccumAddr11
  29   C  0  -   0  1 COM                  --------  Fast     Up AccumAddr12
  25   C  4  4   4  1 COM                  --------  Fast     Up AccumAddr2
  24   C  4  5   4  1 COM                  --------  Fast     Up AccumAddr3
  23   C  4  6   4  1 COM                  --------  Fast     Up AccumAddr4
  22   C  4  7   4  1 COM                  --------  Fast     Up AccumAddr5
  21   C  4  8   4  1 COM                  --------  Fast     Up AccumAddr6
  16   B  6  8   8  2 COM                  --------  Fast     Up AccumAddr7
  33   C  0  -   0  1 COM                  --------  Fast     Up AccumAddr8
  32   C  0  -   0  1 COM                  --------  Fast     Up AccumAddr9
  52   D  0  -   1  1 COM                  --------  Fast     Up Flags0
  51   D  0  -   1  1 COM                  --------  Fast     Up Flags1
  50   D  0  -   1  1 COM                  --------  Fast     Up Flags2
  49   D  0  -   1  1 COM                  --------  Fast     Up Flags3
  48   D  0  -   1  1 COM                  --------  Fast     Up Flags4
  44   D  0  -   1  1 COM                  --------  Fast     Up Flags5
  43   D  0  -   1  1 COM                  --------  Fast     Up Flags6
  42   D  0  -   1  1 COM                  --------  Fast     Up Flags7
  67   E  4  1   3  1 DFF      R         4 A---E-GH  Fast     Up SReg0
  66   E  4  2   2  1 DFF      R         4 A---E-GH  Fast     Up SReg1
  63   E  4  2   2  1 DFF      R         4 A---E-GH  Fast     Up SReg2
  62   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up SReg3
  61   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up SReg4
  60   E  4  3   2  1 DFF      R         4 -B-DE--H  Fast     Up SReg5
  59   E  4  3   2  1 DFF      R         3 -B-DE---  Fast     Up SReg6
  58   E  4  3   2  1 DFF      R         3 ---DEF--  Fast     Up SReg7
  79   F  4  1   3  1 DFF      R         4 A----FGH  Fast     Up XReg0
  78   F  4  2   2  1 DFF      R         4 A----FGH  Fast     Up XReg1
  77   F  4  2   2  1 DFF      R         4 A----FGH  Fast     Up XReg2
  76   F  4  2   2  1 DFF      R         3 -----FGH  Fast     Up XReg3
  71   E  4  2   2  1 DFF      R         3 ----E-GH  Fast     Up XReg4
  70   E  4  3   2  1 DFF      R         4 -B-DE--H  Fast     Up XReg5
  69   E  4  3   2  1 DFF      R         3 -B-DE---  Fast     Up XReg6
  68   E  4  3   2  1 DFF      R         3 ---DEF--  Fast     Up XReg7
----------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
-----------------------------------------------------------------------
-----------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P             Signal
-------------------------------------------------------------
 3   A  6  -   5  1 COM              2 --CD----  V0_AddrB0
 7   A  7  -   5  1 COM              2 --CD----  V0_AddrB1
 5   A  7  -   5  1 COM              2 -BC-----  V0_AddrB2
10   H  7  -   5  1 COM              2 A-C-----  V0_AddrB3
10   G  7  -   5  1 COM              1 --C-----  V0_AddrB4
 6   H  7  -   5  1 COM              2 --CD----  V0_AddrB5
 7   D  7  -   5  1 COM              2 -BC-----  V0_AddrB6
11   F  7  -   5  1 COM              1 -B------  V0_AddrB7
12   D  5  -   3  1 COM              2 -BC-----  V0_AddrCOut1
10   B  4  -   3  1 COM              2 A-C-----  V0_AddrCOut2
11   A  4  -   3  1 COM              1 --C-----  V0_AddrCOut3
13   C  4  -   3  1 COM              2 --CD----  V0_AddrCOut4
 9   D  4  -   3  1 COM              2 -BC-----  V0_AddrCOut5
 3   H 13  -   5  1 COM              2 -B-D----  V0_IDCOut4
 5   G  7  -   7  2 COM              3 A---EF--  V0_IDSum1
 1   A  9  -   9  2 COM              3 A---EF--  V0_IDSum2
 1   H 11  -  10  2 COM              3 ----EF-H  V0_IDSum3
 2   G 13  -  11  3 COM              2 ----E-G-  V0_IDSum4
 6   B  6  -   5  1 COM              2 ----E--H  V0_IDSum5
 3   B  8  -  11  3 COM              2 ---DE---  V0_IDSum6
 3   D 10  -  12  3 COM              2 ----EF--  V0_IDSum7
-------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
AccumAddr0 = DataOff0 & !Control4 & !V0_AddrB0
    # Control4 & V0_AddrB0
    # !DataOff0 & V0_AddrB0 ; (3 pterms, 3 signals)

AccumAddr1.X1 = !DataOff1 & DataOff0 & !Control4 & V0_AddrB0
    # DataOff1 & !DataOff0 & !Control4
    # DataOff1 & !Control4 & !V0_AddrB0 ; (3 pterms, 4 signals)
AccumAddr1.X2 = V0_AddrB1 ; (1 pterm, 1 signal)

AccumAddr10 = 0 ; (0 pterm, 0 signal)

AccumAddr11 = 0 ; (0 pterm, 0 signal)

AccumAddr12 = 0 ; (0 pterm, 0 signal)

AccumAddr2.X1 = !DataOff2 & !V0_AddrCOut1
    # Control4 & !V0_AddrCOut1
    # DataOff2 & !Control4 & V0_AddrCOut1 ; (3 pterms, 3 signals)
AccumAddr2.X2 = !V0_AddrB2 ; (1 pterm, 1 signal)

AccumAddr3.X1 = !DataOff3 & !V0_AddrCOut2
    # Control4 & !V0_AddrCOut2
    # DataOff3 & !Control4 & V0_AddrCOut2 ; (3 pterms, 3 signals)
AccumAddr3.X2 = !V0_AddrB3 ; (1 pterm, 1 signal)

AccumAddr4.X1 = !DataOff4 & !V0_AddrCOut3
    # Control4 & !V0_AddrCOut3
    # DataOff4 & !Control4 & V0_AddrCOut3 ; (3 pterms, 3 signals)
AccumAddr4.X2 = !V0_AddrB4 ; (1 pterm, 1 signal)

AccumAddr5.X1 = !DataOff5 & !V0_AddrCOut4
    # Control4 & !V0_AddrCOut4
    # DataOff5 & !Control4 & V0_AddrCOut4 ; (3 pterms, 3 signals)
AccumAddr5.X2 = !V0_AddrB5 ; (1 pterm, 1 signal)

AccumAddr6.X1 = !DataOff6 & !V0_AddrCOut5
    # Control4 & !V0_AddrCOut5
    # DataOff6 & !Control4 & V0_AddrCOut5 ; (3 pterms, 3 signals)
AccumAddr6.X2 = !V0_AddrB6 ; (1 pterm, 1 signal)

AccumAddr7.X1 = !DataOff7 & DataOff6 & !Control4 & V0_AddrB6
    # !DataOff7 & DataOff6 & !Control4 & V0_AddrCOut5
    # !DataOff7 & V0_AddrB6 & V0_AddrCOut5
    # DataOff7 & !DataOff6 & !Control4 & !V0_AddrB6
    # DataOff7 & !DataOff6 & !Control4 & !V0_AddrCOut5
    # DataOff7 & !Control4 & !V0_AddrB6 & !V0_AddrCOut5
    # Control4 & V0_AddrB6 & V0_AddrCOut5 ; (7 pterms, 5 signals)
AccumAddr7.X2 = V0_AddrB7 ; (1 pterm, 1 signal)

AccumAddr8 = 0 ; (0 pterm, 0 signal)

AccumAddr9 = 0 ; (0 pterm, 0 signal)

Flags0 = 1 ; (1 pterm, 0 signal)

Flags1 = 1 ; (1 pterm, 0 signal)

Flags2 = 1 ; (1 pterm, 0 signal)

Flags3 = 1 ; (1 pterm, 0 signal)

Flags4 = 1 ; (1 pterm, 0 signal)

Flags5 = 1 ; (1 pterm, 0 signal)

Flags6 = 1 ; (1 pterm, 0 signal)

Flags7 = 1 ; (1 pterm, 0 signal)

SReg0.D = !Control3 & Control2 & Reset & !SReg0.Q
    # Control3 & Reset & SReg0.Q
    # !Control2 & Reset & SReg0.Q ; (3 pterms, 4 signals)
SReg0.C = Clock ; (1 pterm, 1 signal)

SReg1.D = Control3 & Reset & SReg1.Q
    # !Control3 & Reset & V0_IDSum1 ; (2 pterms, 4 signals)
SReg1.C = Clock ; (1 pterm, 1 signal)

SReg2.D = Control3 & Reset & SReg2.Q
    # !Control3 & Reset & V0_IDSum2 ; (2 pterms, 4 signals)
SReg2.C = Clock ; (1 pterm, 1 signal)

SReg3.D = Control3 & Reset & SReg3.Q
    # !Control3 & Reset & V0_IDSum3 ; (2 pterms, 4 signals)
SReg3.C = Clock ; (1 pterm, 1 signal)

SReg4.D = Control3 & Reset & SReg4.Q
    # !Control3 & Reset & V0_IDSum4 ; (2 pterms, 4 signals)
SReg4.C = Clock ; (1 pterm, 1 signal)

SReg5.D = Control3 & Reset & SReg5.Q
    # !Control3 & Reset & V0_IDSum5 ; (2 pterms, 4 signals)
SReg5.C = Clock ; (1 pterm, 1 signal)

SReg6.D = Control3 & Reset & SReg6.Q
    # !Control3 & Reset & V0_IDSum6 ; (2 pterms, 4 signals)
SReg6.C = Clock ; (1 pterm, 1 signal)

SReg7.D = Control3 & Reset & SReg7.Q
    # !Control3 & Reset & V0_IDSum7 ; (2 pterms, 4 signals)
SReg7.C = Clock ; (1 pterm, 1 signal)

V0_AddrB0.X1 = !Control3 & !Control1 & !Control0 & SReg0.Q
    # !Control3 & Control2 & SReg0.Q
    # Control3 & !Control1 & !Control0 & XReg0.Q
    # Control3 & Control2 & XReg0.Q ; (4 pterms, 6 signals)
V0_AddrB0.X2 = Control2 & !Control1 ; (1 pterm, 2 signals)

V0_AddrB1 = !Control3 & !Control2 & !Control1 & !Control0 & SReg1.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg1.Q
    # !Control3 & Control2 & Control1 & SReg1.Q
    # Control3 & Control2 & Control1 & XReg1.Q
    # Control2 & !Control1 & V0_IDSum1 ; (5 pterms, 7 signals)

V0_AddrB2 = !Control3 & !Control2 & !Control1 & !Control0 & SReg2.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg2.Q
    # !Control3 & Control2 & Control1 & SReg2.Q
    # Control3 & Control2 & Control1 & XReg2.Q
    # Control2 & !Control1 & V0_IDSum2 ; (5 pterms, 7 signals)

V0_AddrB3 = !Control3 & !Control2 & !Control1 & !Control0 & SReg3.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg3.Q
    # !Control3 & Control2 & Control1 & SReg3.Q
    # Control3 & Control2 & Control1 & XReg3.Q
    # Control2 & !Control1 & V0_IDSum3 ; (5 pterms, 7 signals)

V0_AddrB4 = !Control3 & !Control2 & !Control1 & !Control0 & SReg4.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg4.Q
    # !Control3 & Control2 & Control1 & SReg4.Q
    # Control3 & Control2 & Control1 & XReg4.Q
    # Control2 & !Control1 & V0_IDSum4 ; (5 pterms, 7 signals)

V0_AddrB5 = !Control3 & !Control2 & !Control1 & !Control0 & SReg5.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg5.Q
    # !Control3 & Control2 & Control1 & SReg5.Q
    # Control3 & Control2 & Control1 & XReg5.Q
    # Control2 & !Control1 & V0_IDSum5 ; (5 pterms, 7 signals)

V0_AddrB6 = !Control3 & !Control2 & !Control1 & !Control0 & SReg6.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg6.Q
    # !Control3 & Control2 & Control1 & SReg6.Q
    # Control3 & Control2 & Control1 & XReg6.Q
    # Control2 & !Control1 & V0_IDSum6 ; (5 pterms, 7 signals)

V0_AddrB7 = !Control3 & !Control2 & !Control1 & !Control0 & SReg7.Q
    # Control3 & !Control2 & !Control1 & !Control0 & XReg7.Q
    # !Control3 & Control2 & Control1 & SReg7.Q
    # Control3 & Control2 & Control1 & XReg7.Q
    # Control2 & !Control1 & V0_IDSum7 ; (5 pterms, 7 signals)

V0_AddrCOut1 = DataOff1 & !Control4 & V0_AddrB1
    # DataOff0 & !Control4 & V0_AddrB1 & V0_AddrB0
    # DataOff1 & DataOff0 & !Control4 & V0_AddrB0 ; (3 pterms, 5 signals)

V0_AddrCOut2 = DataOff2 & !Control4 & V0_AddrB2
    # DataOff2 & !Control4 & V0_AddrCOut1
    # V0_AddrB2 & V0_AddrCOut1 ; (3 pterms, 4 signals)

V0_AddrCOut3 = DataOff3 & !Control4 & V0_AddrB3
    # DataOff3 & !Control4 & V0_AddrCOut2
    # V0_AddrB3 & V0_AddrCOut2 ; (3 pterms, 4 signals)

V0_AddrCOut4 = DataOff4 & !Control4 & V0_AddrB4
    # DataOff4 & !Control4 & V0_AddrCOut3
    # V0_AddrB4 & V0_AddrCOut3 ; (3 pterms, 4 signals)

V0_AddrCOut5 = DataOff5 & !Control4 & V0_AddrB5
    # DataOff5 & !Control4 & V0_AddrCOut4
    # V0_AddrB5 & V0_AddrCOut4 ; (3 pterms, 4 signals)

V0_IDCOut4.X1 = !Control3 & Control2 & !Control0 & !SReg4.Q & !SReg3.Q
       & !SReg2.Q & !SReg1.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !XReg4.Q & !XReg3.Q & !XReg2.Q
       & !XReg1.Q & !XReg0.Q
    # !Control3 & Control2 & Control0 & SReg4.Q & SReg3.Q & SReg2.Q & SReg1.Q
       & SReg0.Q
    # Control3 & Control2 & Control0 & XReg4.Q & XReg3.Q & XReg2.Q & XReg1.Q
       & XReg0.Q ; (4 pterms, 13 signals)
V0_IDCOut4.X2 = Control2 & !Control0 ; (1 pterm, 2 signals)

V0_IDSum1.X1 = !Control3 & Control2 & !SReg1.Q & SReg0.Q
    # !Control3 & !Control2 & SReg1.Q
    # !Control3 & SReg1.Q & !SReg0.Q
    # Control3 & Control2 & !XReg1.Q & XReg0.Q
    # Control3 & !Control2 & XReg1.Q
    # Control3 & XReg1.Q & !XReg0.Q ; (6 pterms, 6 signals)
V0_IDSum1.X2 = Control2 & !Control0 ; (1 pterm, 2 signals)

V0_IDSum2.X1 = !Control3 & Control2 & !Control0 & !SReg2.Q & !SReg1.Q
       & !SReg0.Q
    # !Control3 & Control2 & Control0 & !SReg2.Q & SReg1.Q & SReg0.Q
    # !Control3 & !Control2 & SReg2.Q
    # !Control3 & Control0 & SReg2.Q & !SReg1.Q
    # !Control3 & !Control0 & SReg2.Q & SReg0.Q
    # !Control3 & SReg2.Q & SReg1.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !XReg1.Q & !XReg0.Q
    # Control3 & Control2 & Control0 & XReg1.Q & XReg0.Q ; (8 pterms, 8 signals)
V0_IDSum2.X2 = Control3 & XReg2.Q ; (1 pterm, 2 signals)

V0_IDSum3.X1 = !Control3 & Control2 & !Control0 & !SReg3.Q & !SReg2.Q
       & !SReg1.Q & !SReg0.Q
    # !Control3 & Control2 & Control0 & !SReg3.Q & SReg2.Q & SReg1.Q & SReg0.Q
    # !Control3 & !Control2 & SReg3.Q
    # !Control3 & !Control0 & SReg3.Q & SReg2.Q
    # !Control3 & SReg3.Q & !SReg2.Q & SReg1.Q
    # !Control3 & SReg3.Q & !SReg1.Q & SReg0.Q
    # !Control3 & Control0 & SReg3.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !XReg2.Q & !XReg1.Q & !XReg0.Q
    # Control3 & Control2 & Control0 & XReg2.Q & XReg1.Q & XReg0.Q ; (9 pterms, 10 signals)
V0_IDSum3.X2 = Control3 & XReg3.Q ; (1 pterm, 2 signals)

V0_IDSum4.X1 = !Control3 & Control2 & !Control0 & !SReg4.Q & !SReg3.Q
       & !SReg2.Q & !SReg1.Q & !SReg0.Q
    # !Control3 & Control2 & Control0 & !SReg4.Q & SReg3.Q & SReg2.Q & SReg1.Q
       & SReg0.Q
    # !Control3 & !Control2 & SReg4.Q
    # !Control3 & Control0 & SReg4.Q & !SReg3.Q
    # !Control3 & SReg4.Q & !SReg2.Q & SReg1.Q
    # !Control3 & SReg4.Q & SReg3.Q & !SReg1.Q
    # !Control3 & !Control0 & SReg4.Q & SReg0.Q
    # !Control3 & SReg4.Q & SReg2.Q & !SReg0.Q
    # Control3 & Control2 & !Control0 & !XReg3.Q & !XReg2.Q & !XReg1.Q
       & !XReg0.Q
    # Control3 & Control2 & Control0 & XReg3.Q & XReg2.Q & XReg1.Q & XReg0.Q ; (10 pterms, 12 signals)
V0_IDSum4.X2 = Control3 & XReg4.Q ; (1 pterm, 2 signals)

V0_IDSum5.X1 = !Control3 & !SReg5.Q & V0_IDCOut4
    # !Control3 & SReg5.Q & !V0_IDCOut4
    # Control3 & !XReg5.Q & V0_IDCOut4
    # Control3 & XReg5.Q & !V0_IDCOut4 ; (4 pterms, 4 signals)
V0_IDSum5.X2 = Control2 & !Control0 ; (1 pterm, 2 signals)

V0_IDSum6.X1 = !Control3 & Control2 & !Control0 & !SReg6.Q & !SReg5.Q
       & !V0_IDCOut4
    # !Control3 & !Control2 & !SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & Control0 & !SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & !Control2 & SReg6.Q & !SReg5.Q
    # !Control3 & Control0 & SReg6.Q & !SReg5.Q
    # !Control3 & SReg6.Q & SReg5.Q & !V0_IDCOut4
    # !Control3 & Control2 & !Control0 & SReg6.Q & V0_IDCOut4
    # Control3 & Control2 & !Control0 & !XReg5.Q & !V0_IDCOut4
    # Control3 & !Control2 & XReg5.Q & V0_IDCOut4
    # Control3 & Control0 & XReg5.Q & V0_IDCOut4 ; (10 pterms, 7 signals)
V0_IDSum6.X2 = Control3 & XReg6.Q ; (1 pterm, 2 signals)

V0_IDSum7.X1 = !Control3 & Control2 & !Control0 & !SReg7.Q & !SReg6.Q
       & !SReg5.Q & !V0_IDCOut4
    # !Control3 & !Control2 & !SReg7.Q & SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & Control0 & !SReg7.Q & SReg6.Q & SReg5.Q & V0_IDCOut4
    # !Control3 & SReg7.Q & !SReg6.Q & SReg5.Q
    # !Control3 & SReg7.Q & !SReg5.Q & V0_IDCOut4
    # !Control3 & !Control2 & SReg7.Q & !V0_IDCOut4
    # !Control3 & Control0 & SReg7.Q & !V0_IDCOut4
    # !Control3 & Control2 & !Control0 & SReg7.Q & SReg6.Q
    # Control3 & Control2 & !Control0 & !XReg6.Q & !XReg5.Q & !V0_IDCOut4
    # Control3 & !Control2 & XReg6.Q & XReg5.Q & V0_IDCOut4
    # Control3 & Control0 & XReg6.Q & XReg5.Q & V0_IDCOut4 ; (11 pterms, 9 signals)
V0_IDSum7.X2 = Control3 & XReg7.Q ; (1 pterm, 2 signals)

XReg0.D = Control3 & Control2 & Reset & !XReg0.Q
    # !Control3 & Reset & XReg0.Q
    # !Control2 & Reset & XReg0.Q ; (3 pterms, 4 signals)
XReg0.C = Clock ; (1 pterm, 1 signal)

XReg1.D = !Control3 & Reset & XReg1.Q
    # Control3 & Reset & V0_IDSum1 ; (2 pterms, 4 signals)
XReg1.C = Clock ; (1 pterm, 1 signal)

XReg2.D = !Control3 & Reset & XReg2.Q
    # Control3 & Reset & V0_IDSum2 ; (2 pterms, 4 signals)
XReg2.C = Clock ; (1 pterm, 1 signal)

XReg3.D = !Control3 & Reset & XReg3.Q
    # Control3 & Reset & V0_IDSum3 ; (2 pterms, 4 signals)
XReg3.C = Clock ; (1 pterm, 1 signal)

XReg4.D = !Control3 & Reset & XReg4.Q
    # Control3 & Reset & V0_IDSum4 ; (2 pterms, 4 signals)
XReg4.C = Clock ; (1 pterm, 1 signal)

XReg5.D = !Control3 & Reset & XReg5.Q
    # Control3 & Reset & V0_IDSum5 ; (2 pterms, 4 signals)
XReg5.C = Clock ; (1 pterm, 1 signal)

XReg6.D = !Control3 & Reset & XReg6.Q
    # Control3 & Reset & V0_IDSum6 ; (2 pterms, 4 signals)
XReg6.C = Clock ; (1 pterm, 1 signal)

XReg7.D = !Control3 & Reset & XReg7.Q
    # Control3 & Reset & V0_IDSum7 ; (2 pterms, 4 signals)
XReg7.C = Clock ; (1 pterm, 1 signal)




