
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a80 <.init>:
  401a80:	stp	x29, x30, [sp, #-16]!
  401a84:	mov	x29, sp
  401a88:	bl	402010 <ferror@plt+0x60>
  401a8c:	ldp	x29, x30, [sp], #16
  401a90:	ret

Disassembly of section .plt:

0000000000401aa0 <memcpy@plt-0x20>:
  401aa0:	stp	x16, x30, [sp, #-16]!
  401aa4:	adrp	x16, 417000 <ferror@plt+0x15050>
  401aa8:	ldr	x17, [x16, #4088]
  401aac:	add	x16, x16, #0xff8
  401ab0:	br	x17
  401ab4:	nop
  401ab8:	nop
  401abc:	nop

0000000000401ac0 <memcpy@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ac4:	ldr	x17, [x16]
  401ac8:	add	x16, x16, #0x0
  401acc:	br	x17

0000000000401ad0 <scols_column_set_json_type@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ad4:	ldr	x17, [x16, #8]
  401ad8:	add	x16, x16, #0x8
  401adc:	br	x17

0000000000401ae0 <_exit@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ae4:	ldr	x17, [x16, #16]
  401ae8:	add	x16, x16, #0x10
  401aec:	br	x17

0000000000401af0 <strtoul@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401af4:	ldr	x17, [x16, #24]
  401af8:	add	x16, x16, #0x18
  401afc:	br	x17

0000000000401b00 <strlen@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b04:	ldr	x17, [x16, #32]
  401b08:	add	x16, x16, #0x20
  401b0c:	br	x17

0000000000401b10 <fputs@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b14:	ldr	x17, [x16, #40]
  401b18:	add	x16, x16, #0x28
  401b1c:	br	x17

0000000000401b20 <syslog@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b24:	ldr	x17, [x16, #48]
  401b28:	add	x16, x16, #0x30
  401b2c:	br	x17

0000000000401b30 <exit@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b34:	ldr	x17, [x16, #56]
  401b38:	add	x16, x16, #0x38
  401b3c:	br	x17

0000000000401b40 <dup@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b44:	ldr	x17, [x16, #64]
  401b48:	add	x16, x16, #0x40
  401b4c:	br	x17

0000000000401b50 <scols_line_refer_data@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b54:	ldr	x17, [x16, #72]
  401b58:	add	x16, x16, #0x48
  401b5c:	br	x17

0000000000401b60 <strtoimax@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b64:	ldr	x17, [x16, #80]
  401b68:	add	x16, x16, #0x50
  401b6c:	br	x17

0000000000401b70 <strtoll@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b74:	ldr	x17, [x16, #88]
  401b78:	add	x16, x16, #0x58
  401b7c:	br	x17

0000000000401b80 <strtod@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b84:	ldr	x17, [x16, #96]
  401b88:	add	x16, x16, #0x60
  401b8c:	br	x17

0000000000401b90 <scols_table_enable_noheadings@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16050>
  401b94:	ldr	x17, [x16, #104]
  401b98:	add	x16, x16, #0x68
  401b9c:	br	x17

0000000000401ba0 <scols_table_new_column@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ba4:	ldr	x17, [x16, #112]
  401ba8:	add	x16, x16, #0x70
  401bac:	br	x17

0000000000401bb0 <localtime_r@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401bb4:	ldr	x17, [x16, #120]
  401bb8:	add	x16, x16, #0x78
  401bbc:	br	x17

0000000000401bc0 <fgets_unlocked@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401bc4:	ldr	x17, [x16, #128]
  401bc8:	add	x16, x16, #0x80
  401bcc:	br	x17

0000000000401bd0 <strftime@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401bd4:	ldr	x17, [x16, #136]
  401bd8:	add	x16, x16, #0x88
  401bdc:	br	x17

0000000000401be0 <closelog@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401be4:	ldr	x17, [x16, #144]
  401be8:	add	x16, x16, #0x90
  401bec:	br	x17

0000000000401bf0 <__cxa_atexit@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401bf4:	ldr	x17, [x16, #152]
  401bf8:	add	x16, x16, #0x98
  401bfc:	br	x17

0000000000401c00 <fputc@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c04:	ldr	x17, [x16, #160]
  401c08:	add	x16, x16, #0xa0
  401c0c:	br	x17

0000000000401c10 <scols_table_enable_raw@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c14:	ldr	x17, [x16, #168]
  401c18:	add	x16, x16, #0xa8
  401c1c:	br	x17

0000000000401c20 <strptime@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c24:	ldr	x17, [x16, #176]
  401c28:	add	x16, x16, #0xb0
  401c2c:	br	x17

0000000000401c30 <snprintf@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c34:	ldr	x17, [x16, #184]
  401c38:	add	x16, x16, #0xb8
  401c3c:	br	x17

0000000000401c40 <localeconv@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c44:	ldr	x17, [x16, #192]
  401c48:	add	x16, x16, #0xc0
  401c4c:	br	x17

0000000000401c50 <fileno@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c54:	ldr	x17, [x16, #200]
  401c58:	add	x16, x16, #0xc8
  401c5c:	br	x17

0000000000401c60 <fclose@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c64:	ldr	x17, [x16, #208]
  401c68:	add	x16, x16, #0xd0
  401c6c:	br	x17

0000000000401c70 <fopen@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c74:	ldr	x17, [x16, #216]
  401c78:	add	x16, x16, #0xd8
  401c7c:	br	x17

0000000000401c80 <time@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c84:	ldr	x17, [x16, #224]
  401c88:	add	x16, x16, #0xe0
  401c8c:	br	x17

0000000000401c90 <malloc@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16050>
  401c94:	ldr	x17, [x16, #232]
  401c98:	add	x16, x16, #0xe8
  401c9c:	br	x17

0000000000401ca0 <open@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ca4:	ldr	x17, [x16, #240]
  401ca8:	add	x16, x16, #0xf0
  401cac:	br	x17

0000000000401cb0 <poll@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401cb4:	ldr	x17, [x16, #248]
  401cb8:	add	x16, x16, #0xf8
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401cc4:	ldr	x17, [x16, #256]
  401cc8:	add	x16, x16, #0x100
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401cd4:	ldr	x17, [x16, #264]
  401cd8:	add	x16, x16, #0x108
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ce4:	ldr	x17, [x16, #272]
  401ce8:	add	x16, x16, #0x110
  401cec:	br	x17

0000000000401cf0 <fgetc@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401cf4:	ldr	x17, [x16, #280]
  401cf8:	add	x16, x16, #0x118
  401cfc:	br	x17

0000000000401d00 <gettimeofday@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d04:	ldr	x17, [x16, #288]
  401d08:	add	x16, x16, #0x120
  401d0c:	br	x17

0000000000401d10 <gmtime_r@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d14:	ldr	x17, [x16, #296]
  401d18:	add	x16, x16, #0x128
  401d1c:	br	x17

0000000000401d20 <scols_new_table@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d24:	ldr	x17, [x16, #304]
  401d28:	add	x16, x16, #0x130
  401d2c:	br	x17

0000000000401d30 <strdup@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d34:	ldr	x17, [x16, #312]
  401d38:	add	x16, x16, #0x138
  401d3c:	br	x17

0000000000401d40 <scols_table_new_line@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d44:	ldr	x17, [x16, #320]
  401d48:	add	x16, x16, #0x140
  401d4c:	br	x17

0000000000401d50 <scols_unref_table@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d54:	ldr	x17, [x16, #328]
  401d58:	add	x16, x16, #0x148
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d64:	ldr	x17, [x16, #336]
  401d68:	add	x16, x16, #0x150
  401d6c:	br	x17

0000000000401d70 <__gmon_start__@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d74:	ldr	x17, [x16, #344]
  401d78:	add	x16, x16, #0x158
  401d7c:	br	x17

0000000000401d80 <mktime@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d84:	ldr	x17, [x16, #352]
  401d88:	add	x16, x16, #0x160
  401d8c:	br	x17

0000000000401d90 <write@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16050>
  401d94:	ldr	x17, [x16, #360]
  401d98:	add	x16, x16, #0x168
  401d9c:	br	x17

0000000000401da0 <strtoumax@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401da4:	ldr	x17, [x16, #368]
  401da8:	add	x16, x16, #0x170
  401dac:	br	x17

0000000000401db0 <abort@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401db4:	ldr	x17, [x16, #376]
  401db8:	add	x16, x16, #0x178
  401dbc:	br	x17

0000000000401dc0 <openlog@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401dc4:	ldr	x17, [x16, #384]
  401dc8:	add	x16, x16, #0x180
  401dcc:	br	x17

0000000000401dd0 <access@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401dd4:	ldr	x17, [x16, #392]
  401dd8:	add	x16, x16, #0x188
  401ddc:	br	x17

0000000000401de0 <textdomain@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401de4:	ldr	x17, [x16, #400]
  401de8:	add	x16, x16, #0x190
  401dec:	br	x17

0000000000401df0 <getopt_long@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401df4:	ldr	x17, [x16, #408]
  401df8:	add	x16, x16, #0x198
  401dfc:	br	x17

0000000000401e00 <strcmp@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e04:	ldr	x17, [x16, #416]
  401e08:	add	x16, x16, #0x1a0
  401e0c:	br	x17

0000000000401e10 <warn@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e14:	ldr	x17, [x16, #424]
  401e18:	add	x16, x16, #0x1a8
  401e1c:	br	x17

0000000000401e20 <__ctype_b_loc@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e24:	ldr	x17, [x16, #432]
  401e28:	add	x16, x16, #0x1b0
  401e2c:	br	x17

0000000000401e30 <strtol@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e34:	ldr	x17, [x16, #440]
  401e38:	add	x16, x16, #0x1b8
  401e3c:	br	x17

0000000000401e40 <free@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e44:	ldr	x17, [x16, #448]
  401e48:	add	x16, x16, #0x1c0
  401e4c:	br	x17

0000000000401e50 <scols_table_enable_json@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e54:	ldr	x17, [x16, #456]
  401e58:	add	x16, x16, #0x1c8
  401e5c:	br	x17

0000000000401e60 <strncasecmp@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e64:	ldr	x17, [x16, #464]
  401e68:	add	x16, x16, #0x1d0
  401e6c:	br	x17

0000000000401e70 <vasprintf@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e74:	ldr	x17, [x16, #472]
  401e78:	add	x16, x16, #0x1d8
  401e7c:	br	x17

0000000000401e80 <strndup@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e84:	ldr	x17, [x16, #480]
  401e88:	add	x16, x16, #0x1e0
  401e8c:	br	x17

0000000000401e90 <strspn@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x16050>
  401e94:	ldr	x17, [x16, #488]
  401e98:	add	x16, x16, #0x1e8
  401e9c:	br	x17

0000000000401ea0 <strchr@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ea4:	ldr	x17, [x16, #496]
  401ea8:	add	x16, x16, #0x1f0
  401eac:	br	x17

0000000000401eb0 <fcntl@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401eb4:	ldr	x17, [x16, #504]
  401eb8:	add	x16, x16, #0x1f8
  401ebc:	br	x17

0000000000401ec0 <fflush@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ec4:	ldr	x17, [x16, #512]
  401ec8:	add	x16, x16, #0x200
  401ecc:	br	x17

0000000000401ed0 <scols_print_table@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ed4:	ldr	x17, [x16, #520]
  401ed8:	add	x16, x16, #0x208
  401edc:	br	x17

0000000000401ee0 <warnx@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ee4:	ldr	x17, [x16, #528]
  401ee8:	add	x16, x16, #0x210
  401eec:	br	x17

0000000000401ef0 <read@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401ef4:	ldr	x17, [x16, #536]
  401ef8:	add	x16, x16, #0x218
  401efc:	br	x17

0000000000401f00 <memchr@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f04:	ldr	x17, [x16, #544]
  401f08:	add	x16, x16, #0x220
  401f0c:	br	x17

0000000000401f10 <dcgettext@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f14:	ldr	x17, [x16, #552]
  401f18:	add	x16, x16, #0x228
  401f1c:	br	x17

0000000000401f20 <errx@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f24:	ldr	x17, [x16, #560]
  401f28:	add	x16, x16, #0x230
  401f2c:	br	x17

0000000000401f30 <strcspn@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f34:	ldr	x17, [x16, #568]
  401f38:	add	x16, x16, #0x238
  401f3c:	br	x17

0000000000401f40 <printf@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f44:	ldr	x17, [x16, #576]
  401f48:	add	x16, x16, #0x240
  401f4c:	br	x17

0000000000401f50 <__assert_fail@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f54:	ldr	x17, [x16, #584]
  401f58:	add	x16, x16, #0x248
  401f5c:	br	x17

0000000000401f60 <__errno_location@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f64:	ldr	x17, [x16, #592]
  401f68:	add	x16, x16, #0x250
  401f6c:	br	x17

0000000000401f70 <fprintf@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f74:	ldr	x17, [x16, #600]
  401f78:	add	x16, x16, #0x258
  401f7c:	br	x17

0000000000401f80 <scols_init_debug@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f84:	ldr	x17, [x16, #608]
  401f88:	add	x16, x16, #0x260
  401f8c:	br	x17

0000000000401f90 <err@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x16050>
  401f94:	ldr	x17, [x16, #616]
  401f98:	add	x16, x16, #0x268
  401f9c:	br	x17

0000000000401fa0 <setlocale@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401fa4:	ldr	x17, [x16, #624]
  401fa8:	add	x16, x16, #0x270
  401fac:	br	x17

0000000000401fb0 <ferror@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x16050>
  401fb4:	ldr	x17, [x16, #632]
  401fb8:	add	x16, x16, #0x278
  401fbc:	br	x17

Disassembly of section .text:

0000000000401fc0 <.text>:
  401fc0:	mov	x29, #0x0                   	// #0
  401fc4:	mov	x30, #0x0                   	// #0
  401fc8:	mov	x5, x0
  401fcc:	ldr	x1, [sp]
  401fd0:	add	x2, sp, #0x8
  401fd4:	mov	x6, sp
  401fd8:	movz	x0, #0x0, lsl #48
  401fdc:	movk	x0, #0x0, lsl #32
  401fe0:	movk	x0, #0x40, lsl #16
  401fe4:	movk	x0, #0x2110
  401fe8:	movz	x3, #0x0, lsl #48
  401fec:	movk	x3, #0x0, lsl #32
  401ff0:	movk	x3, #0x40, lsl #16
  401ff4:	movk	x3, #0x5f60
  401ff8:	movz	x4, #0x0, lsl #48
  401ffc:	movk	x4, #0x0, lsl #32
  402000:	movk	x4, #0x40, lsl #16
  402004:	movk	x4, #0x5fe0
  402008:	bl	401ce0 <__libc_start_main@plt>
  40200c:	bl	401db0 <abort@plt>
  402010:	adrp	x0, 417000 <ferror@plt+0x15050>
  402014:	ldr	x0, [x0, #4064]
  402018:	cbz	x0, 402020 <ferror@plt+0x70>
  40201c:	b	401d70 <__gmon_start__@plt>
  402020:	ret
  402024:	adrp	x0, 418000 <ferror@plt+0x16050>
  402028:	add	x0, x0, #0x298
  40202c:	adrp	x1, 418000 <ferror@plt+0x16050>
  402030:	add	x1, x1, #0x298
  402034:	cmp	x0, x1
  402038:	b.eq	40206c <ferror@plt+0xbc>  // b.none
  40203c:	stp	x29, x30, [sp, #-32]!
  402040:	mov	x29, sp
  402044:	adrp	x0, 406000 <ferror@plt+0x4050>
  402048:	ldr	x0, [x0, #16]
  40204c:	str	x0, [sp, #24]
  402050:	mov	x1, x0
  402054:	cbz	x1, 402064 <ferror@plt+0xb4>
  402058:	adrp	x0, 418000 <ferror@plt+0x16050>
  40205c:	add	x0, x0, #0x298
  402060:	blr	x1
  402064:	ldp	x29, x30, [sp], #32
  402068:	ret
  40206c:	ret
  402070:	adrp	x0, 418000 <ferror@plt+0x16050>
  402074:	add	x0, x0, #0x298
  402078:	adrp	x1, 418000 <ferror@plt+0x16050>
  40207c:	add	x1, x1, #0x298
  402080:	sub	x0, x0, x1
  402084:	lsr	x1, x0, #63
  402088:	add	x0, x1, x0, asr #3
  40208c:	cmp	xzr, x0, asr #1
  402090:	b.eq	4020c8 <ferror@plt+0x118>  // b.none
  402094:	stp	x29, x30, [sp, #-32]!
  402098:	mov	x29, sp
  40209c:	asr	x1, x0, #1
  4020a0:	adrp	x0, 406000 <ferror@plt+0x4050>
  4020a4:	ldr	x0, [x0, #24]
  4020a8:	str	x0, [sp, #24]
  4020ac:	mov	x2, x0
  4020b0:	cbz	x2, 4020c0 <ferror@plt+0x110>
  4020b4:	adrp	x0, 418000 <ferror@plt+0x16050>
  4020b8:	add	x0, x0, #0x298
  4020bc:	blr	x2
  4020c0:	ldp	x29, x30, [sp], #32
  4020c4:	ret
  4020c8:	ret
  4020cc:	adrp	x0, 418000 <ferror@plt+0x16050>
  4020d0:	ldrb	w0, [x0, #704]
  4020d4:	cbnz	w0, 4020f8 <ferror@plt+0x148>
  4020d8:	stp	x29, x30, [sp, #-16]!
  4020dc:	mov	x29, sp
  4020e0:	bl	402024 <ferror@plt+0x74>
  4020e4:	adrp	x0, 418000 <ferror@plt+0x16050>
  4020e8:	mov	w1, #0x1                   	// #1
  4020ec:	strb	w1, [x0, #704]
  4020f0:	ldp	x29, x30, [sp], #16
  4020f4:	ret
  4020f8:	ret
  4020fc:	stp	x29, x30, [sp, #-16]!
  402100:	mov	x29, sp
  402104:	bl	402070 <ferror@plt+0xc0>
  402108:	ldp	x29, x30, [sp], #16
  40210c:	ret
  402110:	sub	sp, sp, #0x80
  402114:	stp	x20, x19, [sp, #112]
  402118:	mov	x20, x1
  40211c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402120:	stp	x22, x21, [sp, #96]
  402124:	mov	w21, w0
  402128:	add	x1, x1, #0x47f
  40212c:	mov	w0, #0x6                   	// #6
  402130:	stp	x29, x30, [sp, #32]
  402134:	stp	x28, x27, [sp, #48]
  402138:	stp	x26, x25, [sp, #64]
  40213c:	stp	x24, x23, [sp, #80]
  402140:	add	x29, sp, #0x20
  402144:	stp	xzr, xzr, [sp, #16]
  402148:	str	xzr, [sp, #8]
  40214c:	bl	401fa0 <setlocale@plt>
  402150:	adrp	x19, 406000 <ferror@plt+0x4050>
  402154:	add	x19, x19, #0x416
  402158:	adrp	x1, 406000 <ferror@plt+0x4050>
  40215c:	add	x1, x1, #0x421
  402160:	mov	x0, x19
  402164:	bl	401cd0 <bindtextdomain@plt>
  402168:	mov	x0, x19
  40216c:	bl	401de0 <textdomain@plt>
  402170:	bl	4024e0 <ferror@plt+0x530>
  402174:	adrp	x2, 406000 <ferror@plt+0x4050>
  402178:	adrp	x3, 406000 <ferror@plt+0x4050>
  40217c:	add	x2, x2, #0x433
  402180:	add	x3, x3, #0x68
  402184:	mov	w0, w21
  402188:	mov	x1, x20
  40218c:	mov	x4, xzr
  402190:	bl	401df0 <getopt_long@plt>
  402194:	cmn	w0, #0x1
  402198:	b.eq	402248 <ferror@plt+0x298>  // b.none
  40219c:	ldrb	w26, [sp, #24]
  4021a0:	adrp	x27, 406000 <ferror@plt+0x4050>
  4021a4:	adrp	x22, 406000 <ferror@plt+0x4050>
  4021a8:	adrp	x23, 406000 <ferror@plt+0x4050>
  4021ac:	mov	w24, w0
  4021b0:	mov	x19, xzr
  4021b4:	mov	w28, wzr
  4021b8:	add	x27, x27, #0x20
  4021bc:	add	x22, x22, #0x433
  4021c0:	add	x23, x23, #0x68
  4021c4:	b	4021f4 <ferror@plt+0x244>
  4021c8:	orr	w26, w26, #0x1
  4021cc:	mov	w28, w25
  4021d0:	mov	w0, w21
  4021d4:	mov	x1, x20
  4021d8:	mov	x2, x22
  4021dc:	mov	x3, x23
  4021e0:	mov	x4, xzr
  4021e4:	bl	401df0 <getopt_long@plt>
  4021e8:	mov	w24, w0
  4021ec:	cmn	w0, #0x1
  4021f0:	b.eq	402240 <ferror@plt+0x290>  // b.none
  4021f4:	add	x1, sp, #0x8
  4021f8:	mov	w0, w24
  4021fc:	mov	w25, w28
  402200:	bl	4024fc <ferror@plt+0x54c>
  402204:	sub	w8, w24, #0x4a
  402208:	cmp	w8, #0x36
  40220c:	b.hi	40245c <ferror@plt+0x4ac>  // b.pmore
  402210:	adr	x9, 4021c8 <ferror@plt+0x218>
  402214:	ldrb	w10, [x27, x8]
  402218:	add	x9, x9, x10, lsl #2
  40221c:	mov	w28, #0x1                   	// #1
  402220:	br	x9
  402224:	orr	w26, w26, #0x2
  402228:	b	4021cc <ferror@plt+0x21c>
  40222c:	orr	w26, w26, #0x4
  402230:	b	4021cc <ferror@plt+0x21c>
  402234:	adrp	x8, 418000 <ferror@plt+0x16050>
  402238:	ldr	x19, [x8, #672]
  40223c:	b	4021cc <ferror@plt+0x21c>
  402240:	strb	w26, [sp, #24]
  402244:	b	402250 <ferror@plt+0x2a0>
  402248:	mov	w28, wzr
  40224c:	mov	x19, xzr
  402250:	adrp	x8, 418000 <ferror@plt+0x16050>
  402254:	ldrsw	x8, [x8, #680]
  402258:	sub	w21, w21, w8
  40225c:	subs	w22, w21, #0x1
  402260:	add	x20, x20, x8, lsl #3
  402264:	b.lt	40237c <ferror@plt+0x3cc>  // b.tstop
  402268:	ldr	x0, [x20]
  40226c:	bl	4028ec <ferror@plt+0x93c>
  402270:	tbnz	w0, #31, 4024d4 <ferror@plt+0x524>
  402274:	cmp	w0, #0x0
  402278:	ccmp	x19, #0x0, #0x0, eq  // eq = none
  40227c:	mov	w8, #0x5                   	// #5
  402280:	add	x20, x20, #0x8
  402284:	csel	w8, w8, w0, eq  // eq = none
  402288:	mov	w21, w22
  40228c:	cmp	w8, #0x5
  402290:	b.hi	402388 <ferror@plt+0x3d8>  // b.pmore
  402294:	adrp	x9, 406000 <ferror@plt+0x4050>
  402298:	mov	w8, w8
  40229c:	add	x9, x9, #0x57
  4022a0:	adr	x10, 4022b0 <ferror@plt+0x300>
  4022a4:	ldrb	w11, [x9, x8]
  4022a8:	add	x10, x10, x11, lsl #2
  4022ac:	br	x10
  4022b0:	adrp	x8, 418000 <ferror@plt+0x16050>
  4022b4:	ldr	x10, [x8, #760]
  4022b8:	adrp	x9, 418000 <ferror@plt+0x16050>
  4022bc:	add	x9, x9, #0x2c8
  4022c0:	mov	w11, #0x1                   	// #1
  4022c4:	mov	w12, #0x2                   	// #2
  4022c8:	add	x13, x10, #0x1
  4022cc:	str	w11, [x9, x10, lsl #2]
  4022d0:	add	x14, x10, #0x2
  4022d4:	add	x11, x10, #0x3
  4022d8:	str	x13, [x8, #760]
  4022dc:	str	x14, [x8, #760]
  4022e0:	str	w12, [x9, x13, lsl #2]
  4022e4:	str	x11, [x8, #760]
  4022e8:	str	wzr, [x9, x14, lsl #2]
  4022ec:	cbz	w28, 402300 <ferror@plt+0x350>
  4022f0:	add	x10, x10, #0x4
  4022f4:	mov	w12, #0x3                   	// #3
  4022f8:	str	x10, [x8, #760]
  4022fc:	str	w12, [x9, x11, lsl #2]
  402300:	ldr	x10, [x8, #760]
  402304:	mov	w11, #0x4                   	// #4
  402308:	mov	w12, #0x5                   	// #5
  40230c:	add	x13, x10, #0x1
  402310:	str	w11, [x9, x10, lsl #2]
  402314:	add	x10, x10, #0x2
  402318:	str	x13, [x8, #760]
  40231c:	str	x10, [x8, #760]
  402320:	str	w12, [x9, x13, lsl #2]
  402324:	cbz	x19, 402350 <ferror@plt+0x3a0>
  402328:	adrp	x1, 418000 <ferror@plt+0x16050>
  40232c:	adrp	x3, 418000 <ferror@plt+0x16050>
  402330:	adrp	x4, 402000 <ferror@plt+0x50>
  402334:	add	x1, x1, #0x2c8
  402338:	add	x3, x3, #0x2f8
  40233c:	add	x4, x4, #0xaec
  402340:	mov	w2, #0xc                   	// #12
  402344:	mov	x0, x19
  402348:	bl	404954 <ferror@plt+0x29a4>
  40234c:	tbnz	w0, #31, 402454 <ferror@plt+0x4a4>
  402350:	add	x0, sp, #0x10
  402354:	bl	402bbc <ferror@plt+0xc0c>
  402358:	cbz	w21, 402414 <ferror@plt+0x464>
  40235c:	mov	w19, wzr
  402360:	ldr	x1, [x20], #8
  402364:	add	x0, sp, #0x10
  402368:	bl	402cbc <ferror@plt+0xd0c>
  40236c:	subs	w21, w21, #0x1
  402370:	orr	w19, w0, w19
  402374:	b.ne	402360 <ferror@plt+0x3b0>  // b.any
  402378:	b	402424 <ferror@plt+0x474>
  40237c:	mov	w8, wzr
  402380:	cmp	w8, #0x5
  402384:	b.ls	402294 <ferror@plt+0x2e4>  // b.plast
  402388:	mov	w19, wzr
  40238c:	b	40242c <ferror@plt+0x47c>
  402390:	mov	w19, wzr
  402394:	cbz	w21, 40242c <ferror@plt+0x47c>
  402398:	ldr	x1, [x20], #8
  40239c:	mov	w0, wzr
  4023a0:	bl	402f30 <ferror@plt+0xf80>
  4023a4:	subs	w21, w21, #0x1
  4023a8:	orr	w19, w0, w19
  4023ac:	b.ne	402398 <ferror@plt+0x3e8>  // b.any
  4023b0:	b	40242c <ferror@plt+0x47c>
  4023b4:	bl	402dd4 <ferror@plt+0xe24>
  4023b8:	mov	w19, w0
  4023bc:	b	40242c <ferror@plt+0x47c>
  4023c0:	mov	w19, wzr
  4023c4:	cbz	w21, 40242c <ferror@plt+0x47c>
  4023c8:	ldr	x1, [x20], #8
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	bl	402f30 <ferror@plt+0xf80>
  4023d4:	subs	w21, w21, #0x1
  4023d8:	orr	w19, w0, w19
  4023dc:	b.ne	4023c8 <ferror@plt+0x418>  // b.any
  4023e0:	b	40242c <ferror@plt+0x47c>
  4023e4:	cbz	w21, 402404 <ferror@plt+0x454>
  4023e8:	mov	w19, wzr
  4023ec:	ldr	x0, [x20], #8
  4023f0:	bl	402940 <ferror@plt+0x990>
  4023f4:	subs	w21, w21, #0x1
  4023f8:	orr	w19, w0, w19
  4023fc:	b.ne	4023ec <ferror@plt+0x43c>  // b.any
  402400:	b	40242c <ferror@plt+0x47c>
  402404:	mov	x0, xzr
  402408:	bl	402940 <ferror@plt+0x990>
  40240c:	mov	w19, w0
  402410:	b	40242c <ferror@plt+0x47c>
  402414:	add	x0, sp, #0x10
  402418:	mov	x1, xzr
  40241c:	bl	402cbc <ferror@plt+0xd0c>
  402420:	mov	w19, w0
  402424:	add	x0, sp, #0x10
  402428:	bl	402da8 <ferror@plt+0xdf8>
  40242c:	cmp	w19, #0x0
  402430:	cset	w0, ne  // ne = any
  402434:	ldp	x20, x19, [sp, #112]
  402438:	ldp	x22, x21, [sp, #96]
  40243c:	ldp	x24, x23, [sp, #80]
  402440:	ldp	x26, x25, [sp, #64]
  402444:	ldp	x28, x27, [sp, #48]
  402448:	ldp	x29, x30, [sp, #32]
  40244c:	add	sp, sp, #0x80
  402450:	ret
  402454:	mov	w0, #0x1                   	// #1
  402458:	b	402434 <ferror@plt+0x484>
  40245c:	adrp	x8, 418000 <ferror@plt+0x16050>
  402460:	ldr	x19, [x8, #664]
  402464:	strb	w26, [sp, #24]
  402468:	adrp	x1, 406000 <ferror@plt+0x4050>
  40246c:	add	x1, x1, #0x459
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, xzr
  402478:	bl	401f10 <dcgettext@plt>
  40247c:	adrp	x8, 418000 <ferror@plt+0x16050>
  402480:	ldr	x2, [x8, #696]
  402484:	mov	x1, x0
  402488:	mov	x0, x19
  40248c:	bl	401f70 <fprintf@plt>
  402490:	mov	w0, #0x1                   	// #1
  402494:	bl	401b30 <exit@plt>
  402498:	adrp	x1, 406000 <ferror@plt+0x4050>
  40249c:	add	x1, x1, #0x43b
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	strb	w26, [sp, #24]
  4024ac:	bl	401f10 <dcgettext@plt>
  4024b0:	adrp	x8, 418000 <ferror@plt+0x16050>
  4024b4:	ldr	x1, [x8, #696]
  4024b8:	adrp	x2, 406000 <ferror@plt+0x4050>
  4024bc:	add	x2, x2, #0x447
  4024c0:	bl	401f40 <printf@plt>
  4024c4:	mov	w0, wzr
  4024c8:	bl	401b30 <exit@plt>
  4024cc:	strb	w26, [sp, #24]
  4024d0:	bl	402618 <ferror@plt+0x668>
  4024d4:	adrp	x8, 418000 <ferror@plt+0x16050>
  4024d8:	ldr	x19, [x8, #664]
  4024dc:	b	402468 <ferror@plt+0x4b8>
  4024e0:	stp	x29, x30, [sp, #-16]!
  4024e4:	adrp	x0, 403000 <ferror@plt+0x1050>
  4024e8:	add	x0, x0, #0xec
  4024ec:	mov	x29, sp
  4024f0:	bl	405fe8 <ferror@plt+0x4038>
  4024f4:	ldp	x29, x30, [sp], #16
  4024f8:	ret
  4024fc:	stp	x29, x30, [sp, #-64]!
  402500:	cmp	w0, #0x4a
  402504:	stp	x24, x23, [sp, #16]
  402508:	stp	x22, x21, [sp, #32]
  40250c:	stp	x20, x19, [sp, #48]
  402510:	mov	x29, sp
  402514:	b.lt	402604 <ferror@plt+0x654>  // b.tstop
  402518:	adrp	x8, 406000 <ferror@plt+0x4050>
  40251c:	mov	w9, #0x4a                  	// #74
  402520:	add	x8, x8, #0x16c
  402524:	cmp	w9, w0
  402528:	b.eq	402540 <ferror@plt+0x590>  // b.none
  40252c:	ldr	w9, [x8], #4
  402530:	cbz	w9, 402604 <ferror@plt+0x654>
  402534:	cmp	w9, w0
  402538:	b.le	402524 <ferror@plt+0x574>
  40253c:	b	402604 <ferror@plt+0x654>
  402540:	ldr	w8, [x1]
  402544:	cbz	w8, 402600 <ferror@plt+0x650>
  402548:	cmp	w8, w0
  40254c:	b.eq	402604 <ferror@plt+0x654>  // b.none
  402550:	adrp	x22, 418000 <ferror@plt+0x16050>
  402554:	ldr	x19, [x22, #664]
  402558:	adrp	x1, 406000 <ferror@plt+0x4050>
  40255c:	add	x1, x1, #0x48c
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401f10 <dcgettext@plt>
  40256c:	adrp	x8, 418000 <ferror@plt+0x16050>
  402570:	ldr	x2, [x8, #696]
  402574:	mov	x1, x0
  402578:	mov	x0, x19
  40257c:	bl	401f70 <fprintf@plt>
  402580:	adrp	x24, 406000 <ferror@plt+0x4050>
  402584:	adrp	x19, 406000 <ferror@plt+0x4050>
  402588:	adrp	x20, 406000 <ferror@plt+0x4050>
  40258c:	mov	x23, xzr
  402590:	add	x24, x24, #0x168
  402594:	add	x19, x19, #0x4b4
  402598:	add	x20, x20, #0x4ae
  40259c:	ldr	w21, [x24, x23]
  4025a0:	cbz	w21, 4025ec <ferror@plt+0x63c>
  4025a4:	mov	w0, w21
  4025a8:	bl	4031d4 <ferror@plt+0x1224>
  4025ac:	cbnz	x0, 4025d0 <ferror@plt+0x620>
  4025b0:	mov	w0, w21
  4025b4:	bl	403210 <ferror@plt+0x1260>
  4025b8:	cbz	w0, 4025e0 <ferror@plt+0x630>
  4025bc:	ldr	x0, [x22, #664]
  4025c0:	mov	x1, x19
  4025c4:	mov	w2, w21
  4025c8:	bl	401f70 <fprintf@plt>
  4025cc:	b	4025e0 <ferror@plt+0x630>
  4025d0:	mov	x2, x0
  4025d4:	ldr	x0, [x22, #664]
  4025d8:	mov	x1, x20
  4025dc:	bl	401f70 <fprintf@plt>
  4025e0:	add	x23, x23, #0x4
  4025e4:	cmp	x23, #0x3c
  4025e8:	b.ne	40259c <ferror@plt+0x5ec>  // b.any
  4025ec:	ldr	x1, [x22, #664]
  4025f0:	mov	w0, #0xa                   	// #10
  4025f4:	bl	401c00 <fputc@plt>
  4025f8:	mov	w0, #0x1                   	// #1
  4025fc:	bl	401b30 <exit@plt>
  402600:	str	w0, [x1]
  402604:	ldp	x20, x19, [sp, #48]
  402608:	ldp	x22, x21, [sp, #32]
  40260c:	ldp	x24, x23, [sp, #16]
  402610:	ldp	x29, x30, [sp], #64
  402614:	ret
  402618:	stp	x29, x30, [sp, #-64]!
  40261c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402620:	add	x1, x1, #0x4b9
  402624:	mov	w2, #0x5                   	// #5
  402628:	mov	x0, xzr
  40262c:	stp	x24, x23, [sp, #16]
  402630:	stp	x22, x21, [sp, #32]
  402634:	stp	x20, x19, [sp, #48]
  402638:	mov	x29, sp
  40263c:	bl	401f10 <dcgettext@plt>
  402640:	adrp	x22, 418000 <ferror@plt+0x16050>
  402644:	ldr	x1, [x22, #688]
  402648:	bl	401b10 <fputs@plt>
  40264c:	ldr	x19, [x22, #688]
  402650:	adrp	x1, 406000 <ferror@plt+0x4050>
  402654:	add	x1, x1, #0x4c2
  402658:	mov	w2, #0x5                   	// #5
  40265c:	mov	x0, xzr
  402660:	bl	401f10 <dcgettext@plt>
  402664:	adrp	x8, 418000 <ferror@plt+0x16050>
  402668:	ldr	x2, [x8, #696]
  40266c:	mov	x1, x0
  402670:	mov	x0, x19
  402674:	bl	401f70 <fprintf@plt>
  402678:	ldr	x1, [x22, #688]
  40267c:	mov	w0, #0xa                   	// #10
  402680:	bl	401c00 <fputc@plt>
  402684:	adrp	x1, 406000 <ferror@plt+0x4050>
  402688:	add	x1, x1, #0x4ea
  40268c:	mov	w2, #0x5                   	// #5
  402690:	mov	x0, xzr
  402694:	bl	401f10 <dcgettext@plt>
  402698:	ldr	x1, [x22, #688]
  40269c:	bl	401b10 <fputs@plt>
  4026a0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026a4:	add	x1, x1, #0x51d
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	mov	x0, xzr
  4026b0:	bl	401f10 <dcgettext@plt>
  4026b4:	ldr	x1, [x22, #688]
  4026b8:	bl	401b10 <fputs@plt>
  4026bc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026c0:	add	x1, x1, #0x528
  4026c4:	mov	w2, #0x5                   	// #5
  4026c8:	mov	x0, xzr
  4026cc:	bl	401f10 <dcgettext@plt>
  4026d0:	ldr	x1, [x22, #688]
  4026d4:	bl	401b10 <fputs@plt>
  4026d8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026dc:	add	x1, x1, #0x558
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	mov	x0, xzr
  4026e8:	bl	401f10 <dcgettext@plt>
  4026ec:	ldr	x1, [x22, #688]
  4026f0:	bl	401b10 <fputs@plt>
  4026f4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026f8:	add	x1, x1, #0x586
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	401f10 <dcgettext@plt>
  402708:	ldr	x1, [x22, #688]
  40270c:	bl	401b10 <fputs@plt>
  402710:	adrp	x1, 406000 <ferror@plt+0x4050>
  402714:	add	x1, x1, #0x5c2
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	401f10 <dcgettext@plt>
  402724:	ldr	x1, [x22, #688]
  402728:	bl	401b10 <fputs@plt>
  40272c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402730:	add	x1, x1, #0x5ee
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	401f10 <dcgettext@plt>
  402740:	ldr	x1, [x22, #688]
  402744:	bl	401b10 <fputs@plt>
  402748:	ldr	x1, [x22, #688]
  40274c:	mov	w0, #0xa                   	// #10
  402750:	bl	401c00 <fputc@plt>
  402754:	adrp	x1, 406000 <ferror@plt+0x4050>
  402758:	add	x1, x1, #0x63e
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401f10 <dcgettext@plt>
  402768:	adrp	x1, 406000 <ferror@plt+0x4050>
  40276c:	mov	x19, x0
  402770:	add	x1, x1, #0x65f
  402774:	mov	w2, #0x5                   	// #5
  402778:	mov	x0, xzr
  40277c:	bl	401f10 <dcgettext@plt>
  402780:	mov	x4, x0
  402784:	adrp	x0, 406000 <ferror@plt+0x4050>
  402788:	adrp	x1, 406000 <ferror@plt+0x4050>
  40278c:	adrp	x3, 406000 <ferror@plt+0x4050>
  402790:	add	x0, x0, #0x621
  402794:	add	x1, x1, #0x632
  402798:	add	x3, x3, #0x650
  40279c:	mov	x2, x19
  4027a0:	bl	401f40 <printf@plt>
  4027a4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4027a8:	add	x1, x1, #0x66f
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401f10 <dcgettext@plt>
  4027b8:	ldr	x1, [x22, #688]
  4027bc:	bl	401b10 <fputs@plt>
  4027c0:	adrp	x24, 406000 <ferror@plt+0x4050>
  4027c4:	adrp	x19, 406000 <ferror@plt+0x4050>
  4027c8:	mov	x23, xzr
  4027cc:	add	x24, x24, #0x1e8
  4027d0:	add	x19, x19, #0x68b
  4027d4:	add	x8, x24, x23
  4027d8:	ldr	x1, [x8, #24]
  4027dc:	ldr	x20, [x22, #688]
  4027e0:	ldr	x21, [x8]
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	mov	x0, xzr
  4027ec:	bl	401f10 <dcgettext@plt>
  4027f0:	mov	x3, x0
  4027f4:	mov	x0, x20
  4027f8:	mov	x1, x19
  4027fc:	mov	x2, x21
  402800:	bl	401f70 <fprintf@plt>
  402804:	add	x23, x23, #0x20
  402808:	cmp	x23, #0xc0
  40280c:	b.ne	4027d4 <ferror@plt+0x824>  // b.any
  402810:	adrp	x1, 406000 <ferror@plt+0x4050>
  402814:	add	x1, x1, #0x697
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x0, xzr
  402820:	bl	401f10 <dcgettext@plt>
  402824:	ldr	x1, [x22, #688]
  402828:	bl	401b10 <fputs@plt>
  40282c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402830:	add	x1, x1, #0x6a3
  402834:	mov	w2, #0x5                   	// #5
  402838:	mov	x0, xzr
  40283c:	bl	401f10 <dcgettext@plt>
  402840:	ldr	x1, [x22, #688]
  402844:	bl	401b10 <fputs@plt>
  402848:	adrp	x1, 406000 <ferror@plt+0x4050>
  40284c:	add	x1, x1, #0x6aa
  402850:	mov	w2, #0x5                   	// #5
  402854:	mov	x0, xzr
  402858:	bl	401f10 <dcgettext@plt>
  40285c:	ldr	x1, [x22, #688]
  402860:	bl	401b10 <fputs@plt>
  402864:	adrp	x1, 406000 <ferror@plt+0x4050>
  402868:	add	x1, x1, #0x6b2
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	bl	401f10 <dcgettext@plt>
  402878:	ldr	x1, [x22, #688]
  40287c:	bl	401b10 <fputs@plt>
  402880:	adrp	x1, 406000 <ferror@plt+0x4050>
  402884:	add	x1, x1, #0x6c8
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x0, xzr
  402890:	bl	401f10 <dcgettext@plt>
  402894:	ldr	x1, [x22, #688]
  402898:	bl	401b10 <fputs@plt>
  40289c:	adrp	x1, 406000 <ferror@plt+0x4050>
  4028a0:	add	x1, x1, #0x6dd
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	mov	x0, xzr
  4028ac:	bl	401f10 <dcgettext@plt>
  4028b0:	ldr	x1, [x22, #688]
  4028b4:	bl	401b10 <fputs@plt>
  4028b8:	ldr	x19, [x22, #688]
  4028bc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4028c0:	add	x1, x1, #0x6f2
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, xzr
  4028cc:	bl	401f10 <dcgettext@plt>
  4028d0:	adrp	x2, 406000 <ferror@plt+0x4050>
  4028d4:	mov	x1, x0
  4028d8:	add	x2, x2, #0x70d
  4028dc:	mov	x0, x19
  4028e0:	bl	401f70 <fprintf@plt>
  4028e4:	mov	w0, wzr
  4028e8:	bl	401b30 <exit@plt>
  4028ec:	stp	x29, x30, [sp, #-48]!
  4028f0:	str	x21, [sp, #16]
  4028f4:	adrp	x21, 406000 <ferror@plt+0x4050>
  4028f8:	stp	x20, x19, [sp, #32]
  4028fc:	mov	x20, x0
  402900:	mov	x19, xzr
  402904:	add	x21, x21, #0x2a8
  402908:	mov	x29, sp
  40290c:	ldr	x1, [x21, x19, lsl #3]
  402910:	mov	x0, x20
  402914:	bl	401e00 <strcmp@plt>
  402918:	cbz	w0, 40292c <ferror@plt+0x97c>
  40291c:	add	x19, x19, #0x1
  402920:	cmp	x19, #0x5
  402924:	b.ne	40290c <ferror@plt+0x95c>  // b.any
  402928:	mov	w19, #0xffffffea            	// #-22
  40292c:	mov	w0, w19
  402930:	ldp	x20, x19, [sp, #32]
  402934:	ldr	x21, [sp, #16]
  402938:	ldp	x29, x30, [sp], #48
  40293c:	ret
  402940:	sub	sp, sp, #0x70
  402944:	mov	x8, #0x300000000           	// #12884901888
  402948:	stp	x29, x30, [sp, #16]
  40294c:	stp	x28, x27, [sp, #32]
  402950:	stp	x26, x25, [sp, #48]
  402954:	stp	x24, x23, [sp, #64]
  402958:	stp	x22, x21, [sp, #80]
  40295c:	stp	x20, x19, [sp, #96]
  402960:	add	x29, sp, #0x10
  402964:	str	x8, [sp, #8]
  402968:	cbz	x0, 402980 <ferror@plt+0x9d0>
  40296c:	mov	x19, x0
  402970:	bl	403220 <ferror@plt+0x1270>
  402974:	lsr	x8, x0, #32
  402978:	str	x0, [sp, #8]
  40297c:	cbz	w8, 402a98 <ferror@plt+0xae8>
  402980:	mov	w0, #0x1                   	// #1
  402984:	bl	40330c <ferror@plt+0x135c>
  402988:	mov	x1, sp
  40298c:	mov	w19, w0
  402990:	bl	4033b4 <ferror@plt+0x1404>
  402994:	mov	w25, w0
  402998:	tbnz	w0, #31, 402ac0 <ferror@plt+0xb10>
  40299c:	adrp	x21, 418000 <ferror@plt+0x16050>
  4029a0:	adrp	x22, 406000 <ferror@plt+0x4050>
  4029a4:	adrp	x28, 406000 <ferror@plt+0x4050>
  4029a8:	adrp	x20, 406000 <ferror@plt+0x4050>
  4029ac:	adrp	x23, 406000 <ferror@plt+0x4050>
  4029b0:	adrp	x24, 406000 <ferror@plt+0x4050>
  4029b4:	add	x21, x21, #0x300
  4029b8:	add	x22, x22, #0x80e
  4029bc:	add	x28, x28, #0x82d
  4029c0:	add	x20, x20, #0x831
  4029c4:	add	x23, x23, #0x81a
  4029c8:	add	x24, x24, #0x834
  4029cc:	b	4029e4 <ferror@plt+0xa34>
  4029d0:	mov	x1, sp
  4029d4:	mov	w0, w19
  4029d8:	bl	4033b4 <ferror@plt+0x1404>
  4029dc:	mov	w25, w0
  4029e0:	tbnz	w0, #31, 402ac0 <ferror@plt+0xb10>
  4029e4:	cbz	w25, 402a04 <ferror@plt+0xa54>
  4029e8:	cmp	w25, #0x1
  4029ec:	b.ne	4029d0 <ferror@plt+0xa20>  // b.any
  4029f0:	bl	401f60 <__errno_location@plt>
  4029f4:	ldr	w8, [x0]
  4029f8:	cmp	w8, #0xb
  4029fc:	b.eq	402abc <ferror@plt+0xb0c>  // b.none
  402a00:	cbnz	w25, 4029d0 <ferror@plt+0xa20>
  402a04:	mov	x0, sp
  402a08:	add	x1, sp, #0x8
  402a0c:	bl	403454 <ferror@plt+0x14a4>
  402a10:	cbz	w0, 4029d0 <ferror@plt+0xa20>
  402a14:	ldr	w25, [sp]
  402a18:	adrp	x1, 406000 <ferror@plt+0x4050>
  402a1c:	add	x1, x1, #0x72c
  402a20:	mov	w0, w25
  402a24:	bl	40350c <ferror@plt+0x155c>
  402a28:	mov	x0, x21
  402a2c:	bl	4034c0 <ferror@plt+0x1510>
  402a30:	ldrb	w8, [sp, #4]
  402a34:	mov	x26, x0
  402a38:	mov	w0, w8
  402a3c:	bl	403598 <ferror@plt+0x15e8>
  402a40:	bl	4034c0 <ferror@plt+0x1510>
  402a44:	mov	x27, x0
  402a48:	mov	x0, x22
  402a4c:	mov	w1, w25
  402a50:	mov	x2, x26
  402a54:	mov	x3, x27
  402a58:	bl	401f40 <printf@plt>
  402a5c:	ldrb	w8, [sp, #6]
  402a60:	mov	x0, x23
  402a64:	cmp	w8, #0x0
  402a68:	csel	x1, x20, x28, eq  // eq = none
  402a6c:	bl	401f40 <printf@plt>
  402a70:	ldrb	w8, [sp, #7]
  402a74:	mov	x0, x24
  402a78:	cmp	w8, #0x0
  402a7c:	csel	x1, x20, x28, eq  // eq = none
  402a80:	bl	401f40 <printf@plt>
  402a84:	mov	x0, x26
  402a88:	bl	401e40 <free@plt>
  402a8c:	mov	x0, x27
  402a90:	bl	401e40 <free@plt>
  402a94:	b	4029d0 <ferror@plt+0xa20>
  402a98:	adrp	x1, 406000 <ferror@plt+0x4050>
  402a9c:	add	x1, x1, #0x7f2
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	mov	x0, xzr
  402aa8:	bl	401f10 <dcgettext@plt>
  402aac:	mov	x1, x19
  402ab0:	bl	401ee0 <warnx@plt>
  402ab4:	mov	w25, #0xffffffea            	// #-22
  402ab8:	b	402ac8 <ferror@plt+0xb18>
  402abc:	mov	w25, wzr
  402ac0:	mov	w0, w19
  402ac4:	bl	401d60 <close@plt>
  402ac8:	mov	w0, w25
  402acc:	ldp	x20, x19, [sp, #96]
  402ad0:	ldp	x22, x21, [sp, #80]
  402ad4:	ldp	x24, x23, [sp, #64]
  402ad8:	ldp	x26, x25, [sp, #48]
  402adc:	ldp	x28, x27, [sp, #32]
  402ae0:	ldp	x29, x30, [sp, #16]
  402ae4:	add	sp, sp, #0x70
  402ae8:	ret
  402aec:	stp	x29, x30, [sp, #-64]!
  402af0:	stp	x24, x23, [sp, #16]
  402af4:	stp	x22, x21, [sp, #32]
  402af8:	stp	x20, x19, [sp, #48]
  402afc:	mov	x29, sp
  402b00:	cbz	x0, 402b9c <ferror@plt+0xbec>
  402b04:	adrp	x24, 406000 <ferror@plt+0x4050>
  402b08:	mov	x20, x1
  402b0c:	mov	x19, x0
  402b10:	mov	x23, xzr
  402b14:	add	x24, x24, #0x1e8
  402b18:	b	402b40 <ferror@plt+0xb90>
  402b1c:	ldrb	w8, [x22, x20]
  402b20:	cmp	w8, #0x0
  402b24:	cset	w8, ne  // ne = any
  402b28:	csel	w21, w23, w21, eq  // eq = none
  402b2c:	tbz	w8, #0, 402b84 <ferror@plt+0xbd4>
  402b30:	add	x23, x23, #0x1
  402b34:	cmp	x23, #0x6
  402b38:	add	x24, x24, #0x20
  402b3c:	b.eq	402b64 <ferror@plt+0xbb4>  // b.none
  402b40:	ldr	x22, [x24]
  402b44:	mov	x0, x19
  402b48:	mov	x2, x20
  402b4c:	mov	x1, x22
  402b50:	bl	401e60 <strncasecmp@plt>
  402b54:	cbz	w0, 402b1c <ferror@plt+0xb6c>
  402b58:	mov	w8, #0x1                   	// #1
  402b5c:	tbnz	w8, #0, 402b30 <ferror@plt+0xb80>
  402b60:	b	402b84 <ferror@plt+0xbd4>
  402b64:	adrp	x1, 406000 <ferror@plt+0x4050>
  402b68:	add	x1, x1, #0xa0c
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	mov	x0, xzr
  402b74:	bl	401f10 <dcgettext@plt>
  402b78:	mov	x1, x19
  402b7c:	bl	401ee0 <warnx@plt>
  402b80:	mov	w21, #0xffffffff            	// #-1
  402b84:	mov	w0, w21
  402b88:	ldp	x20, x19, [sp, #48]
  402b8c:	ldp	x22, x21, [sp, #32]
  402b90:	ldp	x24, x23, [sp, #16]
  402b94:	ldp	x29, x30, [sp], #64
  402b98:	ret
  402b9c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402ba0:	adrp	x1, 406000 <ferror@plt+0x4050>
  402ba4:	adrp	x3, 406000 <ferror@plt+0x4050>
  402ba8:	add	x0, x0, #0x72c
  402bac:	add	x1, x1, #0x9cd
  402bb0:	add	x3, x3, #0x9e0
  402bb4:	mov	w2, #0x97                  	// #151
  402bb8:	bl	401f50 <__assert_fail@plt>
  402bbc:	stp	x29, x30, [sp, #-48]!
  402bc0:	stp	x20, x19, [sp, #32]
  402bc4:	mov	x19, x0
  402bc8:	mov	w0, wzr
  402bcc:	stp	x22, x21, [sp, #16]
  402bd0:	mov	x29, sp
  402bd4:	bl	401f80 <scols_init_debug@plt>
  402bd8:	bl	401d20 <scols_new_table@plt>
  402bdc:	str	x0, [x19]
  402be0:	cbz	x0, 402cb0 <ferror@plt+0xd00>
  402be4:	ldrb	w8, [x19, #8]
  402be8:	and	w1, w8, #0x1
  402bec:	bl	401e50 <scols_table_enable_json@plt>
  402bf0:	ldrb	w8, [x19, #8]
  402bf4:	ldr	x0, [x19]
  402bf8:	ubfx	w1, w8, #1, #1
  402bfc:	bl	401b90 <scols_table_enable_noheadings@plt>
  402c00:	ldrb	w8, [x19, #8]
  402c04:	ldr	x0, [x19]
  402c08:	ubfx	w1, w8, #2, #1
  402c0c:	bl	401c10 <scols_table_enable_raw@plt>
  402c10:	adrp	x22, 418000 <ferror@plt+0x16050>
  402c14:	ldr	x8, [x22, #760]
  402c18:	cbz	x8, 402c84 <ferror@plt+0xcd4>
  402c1c:	mov	x20, xzr
  402c20:	b	402c34 <ferror@plt+0xc84>
  402c24:	ldr	x8, [x22, #760]
  402c28:	add	x20, x20, #0x1
  402c2c:	cmp	x20, x8
  402c30:	b.cs	402c84 <ferror@plt+0xcd4>  // b.hs, b.nlast
  402c34:	mov	w0, w20
  402c38:	bl	4035d0 <ferror@plt+0x1620>
  402c3c:	ldr	x8, [x19]
  402c40:	ldr	x1, [x0]
  402c44:	ldr	d0, [x0, #8]
  402c48:	ldr	w2, [x0, #16]
  402c4c:	mov	x0, x8
  402c50:	bl	401ba0 <scols_table_new_column@plt>
  402c54:	cbz	x0, 402c94 <ferror@plt+0xce4>
  402c58:	ldrb	w8, [x19, #8]
  402c5c:	tbz	w8, #0, 402c24 <ferror@plt+0xc74>
  402c60:	mov	x21, x0
  402c64:	mov	x0, x20
  402c68:	bl	4035f8 <ferror@plt+0x1648>
  402c6c:	cmp	w0, #0x1
  402c70:	b.ne	402c24 <ferror@plt+0xc74>  // b.any
  402c74:	mov	w1, #0x1                   	// #1
  402c78:	mov	x0, x21
  402c7c:	bl	401ad0 <scols_column_set_json_type@plt>
  402c80:	b	402c24 <ferror@plt+0xc74>
  402c84:	ldp	x20, x19, [sp, #32]
  402c88:	ldp	x22, x21, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #48
  402c90:	ret
  402c94:	adrp	x1, 406000 <ferror@plt+0x4050>
  402c98:	add	x1, x1, #0xa3f
  402c9c:	mov	w2, #0x5                   	// #5
  402ca0:	bl	401f10 <dcgettext@plt>
  402ca4:	mov	x1, x0
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	bl	401f90 <err@plt>
  402cb0:	adrp	x1, 406000 <ferror@plt+0x4050>
  402cb4:	add	x1, x1, #0xa1f
  402cb8:	b	402c9c <ferror@plt+0xcec>
  402cbc:	sub	sp, sp, #0x40
  402cc0:	stp	x29, x30, [sp, #16]
  402cc4:	stp	x20, x19, [sp, #48]
  402cc8:	add	x29, sp, #0x10
  402ccc:	mov	x19, x0
  402cd0:	mov	x8, #0x300000000           	// #12884901888
  402cd4:	str	x21, [sp, #32]
  402cd8:	str	x8, [x29, #24]
  402cdc:	cbz	x1, 402cf8 <ferror@plt+0xd48>
  402ce0:	mov	x0, x1
  402ce4:	mov	x20, x1
  402ce8:	bl	403220 <ferror@plt+0x1270>
  402cec:	lsr	x8, x0, #32
  402cf0:	str	x0, [x29, #24]
  402cf4:	cbz	w8, 402d60 <ferror@plt+0xdb0>
  402cf8:	mov	w0, #0x1                   	// #1
  402cfc:	bl	40330c <ferror@plt+0x135c>
  402d00:	mov	w20, w0
  402d04:	add	x1, sp, #0x8
  402d08:	b	402d14 <ferror@plt+0xd64>
  402d0c:	add	x1, sp, #0x8
  402d10:	mov	w0, w20
  402d14:	bl	4033b4 <ferror@plt+0x1404>
  402d18:	mov	w21, w0
  402d1c:	tbnz	w0, #31, 402d88 <ferror@plt+0xdd8>
  402d20:	cbz	w21, 402d40 <ferror@plt+0xd90>
  402d24:	cmp	w21, #0x1
  402d28:	b.ne	402d0c <ferror@plt+0xd5c>  // b.any
  402d2c:	bl	401f60 <__errno_location@plt>
  402d30:	ldr	w8, [x0]
  402d34:	cmp	w8, #0xb
  402d38:	b.eq	402d84 <ferror@plt+0xdd4>  // b.none
  402d3c:	cbnz	w21, 402d0c <ferror@plt+0xd5c>
  402d40:	add	x0, sp, #0x8
  402d44:	add	x1, x29, #0x18
  402d48:	bl	403454 <ferror@plt+0x14a4>
  402d4c:	cbz	w0, 402d0c <ferror@plt+0xd5c>
  402d50:	ldr	x0, [x19]
  402d54:	add	x1, sp, #0x8
  402d58:	bl	40366c <ferror@plt+0x16bc>
  402d5c:	b	402d0c <ferror@plt+0xd5c>
  402d60:	adrp	x1, 406000 <ferror@plt+0x4050>
  402d64:	add	x1, x1, #0x7f2
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	mov	x0, xzr
  402d70:	bl	401f10 <dcgettext@plt>
  402d74:	mov	x1, x20
  402d78:	bl	401ee0 <warnx@plt>
  402d7c:	mov	w21, #0xffffffea            	// #-22
  402d80:	b	402d90 <ferror@plt+0xde0>
  402d84:	mov	w21, wzr
  402d88:	mov	w0, w20
  402d8c:	bl	401d60 <close@plt>
  402d90:	mov	w0, w21
  402d94:	ldp	x20, x19, [sp, #48]
  402d98:	ldr	x21, [sp, #32]
  402d9c:	ldp	x29, x30, [sp, #16]
  402da0:	add	sp, sp, #0x40
  402da4:	ret
  402da8:	stp	x29, x30, [sp, #-32]!
  402dac:	str	x19, [sp, #16]
  402db0:	mov	x19, x0
  402db4:	ldr	x0, [x0]
  402db8:	mov	x29, sp
  402dbc:	bl	401ed0 <scols_print_table@plt>
  402dc0:	ldr	x0, [x19]
  402dc4:	bl	401d50 <scols_unref_table@plt>
  402dc8:	ldr	x19, [sp, #16]
  402dcc:	ldp	x29, x30, [sp], #32
  402dd0:	ret
  402dd4:	sub	sp, sp, #0x90
  402dd8:	mov	w0, wzr
  402ddc:	stp	x29, x30, [sp, #80]
  402de0:	str	x23, [sp, #96]
  402de4:	stp	x22, x21, [sp, #112]
  402de8:	stp	x20, x19, [sp, #128]
  402dec:	add	x29, sp, #0x50
  402df0:	bl	40330c <ferror@plt+0x135c>
  402df4:	tbnz	w0, #31, 402f08 <ferror@plt+0xf58>
  402df8:	adrp	x20, 406000 <ferror@plt+0x4050>
  402dfc:	adrp	x21, 406000 <ferror@plt+0x4050>
  402e00:	adrp	x22, 406000 <ferror@plt+0x4050>
  402e04:	mov	w19, w0
  402e08:	mov	w8, #0x11                  	// #17
  402e0c:	add	x20, x20, #0xb53
  402e10:	add	x21, x21, #0x8fa
  402e14:	add	x22, x22, #0xb65
  402e18:	adrp	x23, 418000 <ferror@plt+0x16050>
  402e1c:	str	xzr, [sp, #8]
  402e20:	str	w0, [sp, #8]
  402e24:	strh	w8, [sp, #12]
  402e28:	add	x0, sp, #0x8
  402e2c:	mov	w1, #0x1                   	// #1
  402e30:	mov	w2, #0xffffffff            	// #-1
  402e34:	bl	401cb0 <poll@plt>
  402e38:	tbnz	w0, #31, 402e60 <ferror@plt+0xeb0>
  402e3c:	cbz	w0, 402e84 <ferror@plt+0xed4>
  402e40:	add	x1, x29, #0x18
  402e44:	mov	w0, w19
  402e48:	bl	4033b4 <ferror@plt+0x1404>
  402e4c:	tbnz	w0, #31, 402e8c <ferror@plt+0xedc>
  402e50:	cbz	w0, 402e98 <ferror@plt+0xee8>
  402e54:	mov	w8, #0x2                   	// #2
  402e58:	cbnz	w8, 402ee8 <ferror@plt+0xf38>
  402e5c:	b	402e28 <ferror@plt+0xe78>
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	mov	x1, x20
  402e6c:	bl	401f10 <dcgettext@plt>
  402e70:	mov	x1, x21
  402e74:	bl	401e10 <warn@plt>
  402e78:	mov	w8, #0x4                   	// #4
  402e7c:	cbnz	w8, 402ee8 <ferror@plt+0xf38>
  402e80:	b	402e28 <ferror@plt+0xe78>
  402e84:	mov	w0, #0x1                   	// #1
  402e88:	tbz	w0, #31, 402e50 <ferror@plt+0xea0>
  402e8c:	mov	w8, #0x4                   	// #4
  402e90:	cbnz	w8, 402ee8 <ferror@plt+0xf38>
  402e94:	b	402e28 <ferror@plt+0xe78>
  402e98:	sub	x0, x29, #0x10
  402e9c:	mov	x1, xzr
  402ea0:	bl	401d00 <gettimeofday@plt>
  402ea4:	sub	x0, x29, #0x10
  402ea8:	add	x2, sp, #0x14
  402eac:	mov	w1, #0x17                  	// #23
  402eb0:	mov	w3, #0x2a                  	// #42
  402eb4:	bl	405a8c <ferror@plt+0x3adc>
  402eb8:	ldr	w2, [x29, #24]
  402ebc:	ldrb	w3, [x29, #28]
  402ec0:	ldrb	w4, [x29, #29]
  402ec4:	ldrb	w5, [x29, #30]
  402ec8:	ldrb	w6, [x29, #31]
  402ecc:	add	x1, sp, #0x14
  402ed0:	mov	x0, x22
  402ed4:	bl	401f40 <printf@plt>
  402ed8:	ldr	x0, [x23, #688]
  402edc:	bl	401ec0 <fflush@plt>
  402ee0:	mov	w8, wzr
  402ee4:	cbz	w8, 402e28 <ferror@plt+0xe78>
  402ee8:	cmp	w8, #0x2
  402eec:	b.eq	402e28 <ferror@plt+0xe78>  // b.none
  402ef0:	cmp	w8, #0x4
  402ef4:	b.ne	402f18 <ferror@plt+0xf68>  // b.any
  402ef8:	mov	w0, w19
  402efc:	bl	401d60 <close@plt>
  402f00:	mov	w0, #0xffffffff            	// #-1
  402f04:	b	402f18 <ferror@plt+0xf68>
  402f08:	bl	401f60 <__errno_location@plt>
  402f0c:	ldr	w8, [x0]
  402f10:	neg	w0, w8
  402f14:	b	402f18 <ferror@plt+0xf68>
  402f18:	ldp	x20, x19, [sp, #128]
  402f1c:	ldp	x22, x21, [sp, #112]
  402f20:	ldr	x23, [sp, #96]
  402f24:	ldp	x29, x30, [sp, #80]
  402f28:	add	sp, sp, #0x90
  402f2c:	ret
  402f30:	sub	sp, sp, #0x30
  402f34:	stp	x20, x19, [sp, #32]
  402f38:	mov	w19, w0
  402f3c:	mov	w8, #0x300                 	// #768
  402f40:	strb	w0, [sp, #14]
  402f44:	mov	x0, x1
  402f48:	stp	x29, x30, [sp, #16]
  402f4c:	add	x29, sp, #0x10
  402f50:	mov	x20, x1
  402f54:	str	wzr, [sp, #8]
  402f58:	strb	wzr, [sp, #15]
  402f5c:	strh	w8, [sp, #12]
  402f60:	str	xzr, [sp]
  402f64:	bl	403220 <ferror@plt+0x1270>
  402f68:	lsr	x8, x0, #32
  402f6c:	cmp	w8, #0x3
  402f70:	b.hi	4030e8 <ferror@plt+0x1138>  // b.pmore
  402f74:	adrp	x9, 406000 <ferror@plt+0x4050>
  402f78:	add	x9, x9, #0x5d
  402f7c:	adr	x10, 402f90 <ferror@plt+0xfe0>
  402f80:	ldrb	w11, [x9, x8]
  402f84:	add	x10, x10, x11, lsl #2
  402f88:	mov	x2, x0
  402f8c:	br	x10
  402f90:	adrp	x1, 406000 <ferror@plt+0x4050>
  402f94:	add	x1, x1, #0x7f2
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	401f10 <dcgettext@plt>
  402fa4:	mov	x1, x20
  402fa8:	bl	401ee0 <warnx@plt>
  402fac:	mov	w0, #0xffffffff            	// #-1
  402fb0:	b	4030d8 <ferror@plt+0x1128>
  402fb4:	adrp	x1, 406000 <ferror@plt+0x4050>
  402fb8:	mov	w8, #0x2                   	// #2
  402fbc:	add	x1, x1, #0xb97
  402fc0:	mov	x0, sp
  402fc4:	strb	w8, [sp, #13]
  402fc8:	str	w2, [sp, #8]
  402fcc:	bl	40382c <ferror@plt+0x187c>
  402fd0:	b	403000 <ferror@plt+0x1050>
  402fd4:	adrp	x0, 406000 <ferror@plt+0x4050>
  402fd8:	add	x0, x0, #0x40e
  402fdc:	bl	4034c0 <ferror@plt+0x1510>
  402fe0:	str	x0, [sp]
  402fe4:	b	403000 <ferror@plt+0x1050>
  402fe8:	adrp	x1, 406000 <ferror@plt+0x4050>
  402fec:	strb	w2, [sp, #12]
  402ff0:	add	x1, x1, #0xb8f
  402ff4:	mov	x0, sp
  402ff8:	mov	x2, x20
  402ffc:	bl	40382c <ferror@plt+0x187c>
  403000:	adrp	x0, 406000 <ferror@plt+0x4050>
  403004:	add	x0, x0, #0x8fa
  403008:	mov	w1, #0x2                   	// #2
  40300c:	bl	401ca0 <open@plt>
  403010:	tbnz	w0, #31, 403070 <ferror@plt+0x10c0>
  403014:	add	x1, sp, #0x8
  403018:	mov	w2, #0x8                   	// #8
  40301c:	mov	w20, w0
  403020:	bl	401d90 <write@plt>
  403024:	tbnz	x0, #63, 4030a8 <ferror@plt+0x10f8>
  403028:	adrp	x0, 406000 <ferror@plt+0x4050>
  40302c:	add	x0, x0, #0x8ff
  403030:	mov	w2, #0x8                   	// #8
  403034:	mov	w1, wzr
  403038:	bl	401dc0 <openlog@plt>
  40303c:	ldr	x3, [sp]
  403040:	adrp	x8, 406000 <ferror@plt+0x4050>
  403044:	adrp	x9, 406000 <ferror@plt+0x4050>
  403048:	add	x8, x8, #0x7d9
  40304c:	add	x9, x9, #0x7ea
  403050:	tst	w19, #0xff
  403054:	adrp	x1, 406000 <ferror@plt+0x4050>
  403058:	csel	x2, x9, x8, eq  // eq = none
  40305c:	add	x1, x1, #0xbae
  403060:	mov	w0, #0x5                   	// #5
  403064:	bl	401b20 <syslog@plt>
  403068:	bl	401be0 <closelog@plt>
  40306c:	b	4030c8 <ferror@plt+0x1118>
  403070:	adrp	x1, 406000 <ferror@plt+0x4050>
  403074:	add	x1, x1, #0x906
  403078:	mov	w2, #0x5                   	// #5
  40307c:	mov	x0, xzr
  403080:	bl	401f10 <dcgettext@plt>
  403084:	adrp	x1, 406000 <ferror@plt+0x4050>
  403088:	add	x1, x1, #0x8fa
  40308c:	bl	401e10 <warn@plt>
  403090:	ldr	x0, [sp]
  403094:	bl	401e40 <free@plt>
  403098:	bl	401f60 <__errno_location@plt>
  40309c:	ldr	w8, [x0]
  4030a0:	neg	w0, w8
  4030a4:	b	4030d8 <ferror@plt+0x1128>
  4030a8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4030ac:	add	x1, x1, #0xb9d
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	mov	x0, xzr
  4030b8:	bl	401f10 <dcgettext@plt>
  4030bc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4030c0:	add	x1, x1, #0x8fa
  4030c4:	bl	401e10 <warn@plt>
  4030c8:	ldr	x0, [sp]
  4030cc:	bl	401e40 <free@plt>
  4030d0:	mov	w0, w20
  4030d4:	bl	401d60 <close@plt>
  4030d8:	ldp	x20, x19, [sp, #32]
  4030dc:	ldp	x29, x30, [sp, #16]
  4030e0:	add	sp, sp, #0x30
  4030e4:	ret
  4030e8:	bl	401db0 <abort@plt>
  4030ec:	stp	x29, x30, [sp, #-32]!
  4030f0:	adrp	x8, 418000 <ferror@plt+0x16050>
  4030f4:	ldr	x0, [x8, #688]
  4030f8:	str	x19, [sp, #16]
  4030fc:	mov	x29, sp
  403100:	bl	403168 <ferror@plt+0x11b8>
  403104:	cbz	w0, 403118 <ferror@plt+0x1168>
  403108:	bl	401f60 <__errno_location@plt>
  40310c:	ldr	w8, [x0]
  403110:	cmp	w8, #0x20
  403114:	b.ne	403134 <ferror@plt+0x1184>  // b.any
  403118:	adrp	x8, 418000 <ferror@plt+0x16050>
  40311c:	ldr	x0, [x8, #664]
  403120:	bl	403168 <ferror@plt+0x11b8>
  403124:	cbnz	w0, 403154 <ferror@plt+0x11a4>
  403128:	ldr	x19, [sp, #16]
  40312c:	ldp	x29, x30, [sp], #32
  403130:	ret
  403134:	adrp	x1, 406000 <ferror@plt+0x4050>
  403138:	add	x1, x1, #0x480
  40313c:	mov	w2, #0x5                   	// #5
  403140:	mov	x0, xzr
  403144:	mov	w19, w8
  403148:	bl	401f10 <dcgettext@plt>
  40314c:	cbnz	w19, 40315c <ferror@plt+0x11ac>
  403150:	bl	401ee0 <warnx@plt>
  403154:	mov	w0, #0x1                   	// #1
  403158:	bl	401ae0 <_exit@plt>
  40315c:	bl	401e10 <warn@plt>
  403160:	mov	w0, #0x1                   	// #1
  403164:	bl	401ae0 <_exit@plt>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	stp	x20, x19, [sp, #16]
  403170:	mov	x29, sp
  403174:	mov	x20, x0
  403178:	bl	401f60 <__errno_location@plt>
  40317c:	mov	x19, x0
  403180:	str	wzr, [x0]
  403184:	mov	x0, x20
  403188:	bl	401fb0 <ferror@plt>
  40318c:	cbnz	w0, 40319c <ferror@plt+0x11ec>
  403190:	mov	x0, x20
  403194:	bl	401ec0 <fflush@plt>
  403198:	cbz	w0, 4031b4 <ferror@plt+0x1204>
  40319c:	ldr	w8, [x19]
  4031a0:	cmp	w8, #0x9
  4031a4:	csetm	w0, ne  // ne = any
  4031a8:	ldp	x20, x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #32
  4031b0:	ret
  4031b4:	mov	x0, x20
  4031b8:	bl	401c50 <fileno@plt>
  4031bc:	tbnz	w0, #31, 40319c <ferror@plt+0x11ec>
  4031c0:	bl	401b40 <dup@plt>
  4031c4:	tbnz	w0, #31, 40319c <ferror@plt+0x11ec>
  4031c8:	bl	401d60 <close@plt>
  4031cc:	cbnz	w0, 40319c <ferror@plt+0x11ec>
  4031d0:	b	4031a8 <ferror@plt+0x11f8>
  4031d4:	cmp	w0, #0x4a
  4031d8:	b.ne	4031e8 <ferror@plt+0x1238>  // b.any
  4031dc:	adrp	x0, 406000 <ferror@plt+0x4050>
  4031e0:	add	x0, x0, #0x3f0
  4031e4:	ret
  4031e8:	adrp	x9, 406000 <ferror@plt+0x4050>
  4031ec:	mov	w8, w0
  4031f0:	add	x9, x9, #0x88
  4031f4:	ldr	x0, [x9]
  4031f8:	cbz	x0, 40320c <ferror@plt+0x125c>
  4031fc:	ldr	w10, [x9, #24]
  403200:	add	x9, x9, #0x20
  403204:	cmp	w10, w8
  403208:	b.ne	4031f4 <ferror@plt+0x1244>  // b.any
  40320c:	ret
  403210:	sub	w8, w0, #0x21
  403214:	cmp	w8, #0x5e
  403218:	cset	w0, cc  // cc = lo, ul, last
  40321c:	ret
  403220:	sub	sp, sp, #0x60
  403224:	stp	x29, x30, [sp, #64]
  403228:	stp	x20, x19, [sp, #80]
  40322c:	add	x29, sp, #0x40
  403230:	mov	x19, x0
  403234:	bl	401e20 <__ctype_b_loc@plt>
  403238:	ldr	x8, [x0]
  40323c:	ldrsb	x9, [x19]
  403240:	ldrh	w8, [x8, x9, lsl #1]
  403244:	tbnz	w8, #9, 4032a4 <ferror@plt+0x12f4>
  403248:	tbz	w8, #11, 4032c8 <ferror@plt+0x1318>
  40324c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403250:	add	x1, x1, #0x847
  403254:	mov	w2, #0x5                   	// #5
  403258:	mov	x0, xzr
  40325c:	bl	401f10 <dcgettext@plt>
  403260:	mov	x1, x0
  403264:	mov	x0, x19
  403268:	bl	40410c <ferror@plt+0x215c>
  40326c:	mov	w20, w0
  403270:	adrp	x2, 406000 <ferror@plt+0x4050>
  403274:	add	x2, x2, #0x85a
  403278:	mov	x0, sp
  40327c:	mov	w1, #0x3f                  	// #63
  403280:	mov	w3, w20
  403284:	bl	401c30 <snprintf@plt>
  403288:	mov	x0, sp
  40328c:	mov	w1, wzr
  403290:	bl	401dd0 <access@plt>
  403294:	cmp	w0, #0x0
  403298:	cset	w8, eq  // eq = none
  40329c:	lsl	x8, x8, #33
  4032a0:	b	4032f4 <ferror@plt+0x1344>
  4032a4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4032a8:	adrp	x20, 406000 <ferror@plt+0x4050>
  4032ac:	add	x1, x1, #0x40e
  4032b0:	add	x20, x20, #0x2f0
  4032b4:	mov	x0, x19
  4032b8:	bl	401e00 <strcmp@plt>
  4032bc:	cbz	w0, 4032d0 <ferror@plt+0x1320>
  4032c0:	ldr	x1, [x20], #24
  4032c4:	cbnz	x1, 4032b4 <ferror@plt+0x1304>
  4032c8:	mov	x8, xzr
  4032cc:	b	4032f4 <ferror@plt+0x1344>
  4032d0:	ldur	w20, [x20, #-32]
  4032d4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4032d8:	add	x1, x1, #0x40e
  4032dc:	mov	x0, x19
  4032e0:	bl	401e00 <strcmp@plt>
  4032e4:	cmp	w0, #0x0
  4032e8:	mov	x8, #0x100000000           	// #4294967296
  4032ec:	mov	x9, #0x300000000           	// #12884901888
  4032f0:	csel	x8, x9, x8, eq  // eq = none
  4032f4:	mov	w9, w20
  4032f8:	ldp	x20, x19, [sp, #80]
  4032fc:	ldp	x29, x30, [sp, #64]
  403300:	orr	x0, x8, x9
  403304:	add	sp, sp, #0x60
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-32]!
  403310:	stp	x20, x19, [sp, #16]
  403314:	mov	w20, w0
  403318:	adrp	x0, 406000 <ferror@plt+0x4050>
  40331c:	add	x0, x0, #0x8fa
  403320:	mov	w1, wzr
  403324:	mov	x29, sp
  403328:	bl	401ca0 <open@plt>
  40332c:	tbnz	w0, #31, 403378 <ferror@plt+0x13c8>
  403330:	mov	w19, w0
  403334:	cbz	w20, 4033a4 <ferror@plt+0x13f4>
  403338:	mov	w1, #0x4                   	// #4
  40333c:	mov	w2, #0x800                 	// #2048
  403340:	mov	w0, w19
  403344:	bl	401eb0 <fcntl@plt>
  403348:	tbz	w0, #31, 4033a4 <ferror@plt+0x13f4>
  40334c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403350:	add	x1, x1, #0x915
  403354:	mov	w2, #0x5                   	// #5
  403358:	mov	x0, xzr
  40335c:	bl	401f10 <dcgettext@plt>
  403360:	adrp	x1, 406000 <ferror@plt+0x4050>
  403364:	add	x1, x1, #0x8fa
  403368:	bl	401e10 <warn@plt>
  40336c:	mov	w0, w19
  403370:	bl	401d60 <close@plt>
  403374:	b	403398 <ferror@plt+0x13e8>
  403378:	adrp	x1, 406000 <ferror@plt+0x4050>
  40337c:	add	x1, x1, #0x906
  403380:	mov	w2, #0x5                   	// #5
  403384:	mov	x0, xzr
  403388:	bl	401f10 <dcgettext@plt>
  40338c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403390:	add	x1, x1, #0x8fa
  403394:	bl	401e10 <warn@plt>
  403398:	bl	401f60 <__errno_location@plt>
  40339c:	ldr	w8, [x0]
  4033a0:	neg	w19, w8
  4033a4:	mov	w0, w19
  4033a8:	ldp	x20, x19, [sp, #16]
  4033ac:	ldp	x29, x30, [sp], #32
  4033b0:	ret
  4033b4:	stp	x29, x30, [sp, #-32]!
  4033b8:	mov	w2, #0x8                   	// #8
  4033bc:	str	x19, [sp, #16]
  4033c0:	mov	x29, sp
  4033c4:	bl	401ef0 <read@plt>
  4033c8:	tbnz	x0, #63, 4033fc <ferror@plt+0x144c>
  4033cc:	mov	x19, x0
  4033d0:	cmp	x0, #0x7
  4033d4:	b.gt	403414 <ferror@plt+0x1464>
  4033d8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4033dc:	add	x1, x1, #0x93f
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	401f10 <dcgettext@plt>
  4033ec:	mov	w2, #0x8                   	// #8
  4033f0:	mov	x1, x19
  4033f4:	bl	401ee0 <warnx@plt>
  4033f8:	b	40340c <ferror@plt+0x145c>
  4033fc:	bl	401f60 <__errno_location@plt>
  403400:	ldr	w8, [x0]
  403404:	cmp	w8, #0xb
  403408:	b.ne	40341c <ferror@plt+0x146c>  // b.any
  40340c:	mov	w0, #0x1                   	// #1
  403410:	b	403448 <ferror@plt+0x1498>
  403414:	mov	w0, wzr
  403418:	b	403448 <ferror@plt+0x1498>
  40341c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403420:	mov	x19, x0
  403424:	add	x1, x1, #0x930
  403428:	mov	w2, #0x5                   	// #5
  40342c:	mov	x0, xzr
  403430:	bl	401f10 <dcgettext@plt>
  403434:	adrp	x1, 406000 <ferror@plt+0x4050>
  403438:	add	x1, x1, #0x8fa
  40343c:	bl	401e10 <warn@plt>
  403440:	ldr	w8, [x19]
  403444:	neg	w0, w8
  403448:	ldr	x19, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #32
  403450:	ret
  403454:	stp	x29, x30, [sp, #-16]!
  403458:	ldrb	w8, [x0, #5]
  40345c:	mov	x29, sp
  403460:	cbz	w8, 403470 <ferror@plt+0x14c0>
  403464:	mov	w0, wzr
  403468:	ldp	x29, x30, [sp], #16
  40346c:	ret
  403470:	ldr	w8, [x1, #4]
  403474:	cmp	w8, #0x3
  403478:	b.eq	4034b0 <ferror@plt+0x1500>  // b.none
  40347c:	cmp	w8, #0x2
  403480:	b.eq	4034a0 <ferror@plt+0x14f0>  // b.none
  403484:	cmp	w8, #0x1
  403488:	b.ne	4034bc <ferror@plt+0x150c>  // b.any
  40348c:	ldrb	w8, [x0, #4]
  403490:	ldr	w9, [x1]
  403494:	cmp	w9, w8
  403498:	b.eq	4034b0 <ferror@plt+0x1500>  // b.none
  40349c:	b	403464 <ferror@plt+0x14b4>
  4034a0:	ldr	w8, [x0]
  4034a4:	ldr	w9, [x1]
  4034a8:	cmp	w8, w9
  4034ac:	b.ne	403464 <ferror@plt+0x14b4>  // b.any
  4034b0:	mov	w0, #0x1                   	// #1
  4034b4:	ldp	x29, x30, [sp], #16
  4034b8:	ret
  4034bc:	bl	401db0 <abort@plt>
  4034c0:	stp	x29, x30, [sp, #-16]!
  4034c4:	mov	x29, sp
  4034c8:	cbz	x0, 4034dc <ferror@plt+0x152c>
  4034cc:	bl	401d30 <strdup@plt>
  4034d0:	cbz	x0, 4034fc <ferror@plt+0x154c>
  4034d4:	ldp	x29, x30, [sp], #16
  4034d8:	ret
  4034dc:	adrp	x0, 406000 <ferror@plt+0x4050>
  4034e0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4034e4:	adrp	x3, 406000 <ferror@plt+0x4050>
  4034e8:	add	x0, x0, #0x964
  4034ec:	add	x1, x1, #0x968
  4034f0:	add	x3, x3, #0x97b
  4034f4:	mov	w2, #0x4a                  	// #74
  4034f8:	bl	401f50 <__assert_fail@plt>
  4034fc:	adrp	x1, 406000 <ferror@plt+0x4050>
  403500:	add	x1, x1, #0x997
  403504:	mov	w0, #0x1                   	// #1
  403508:	bl	401f90 <err@plt>
  40350c:	stp	x29, x30, [sp, #-32]!
  403510:	stp	x28, x19, [sp, #16]
  403514:	mov	x29, sp
  403518:	sub	sp, sp, #0x1, lsl #12
  40351c:	adrp	x2, 406000 <ferror@plt+0x4050>
  403520:	mov	x4, x1
  403524:	mov	w3, w0
  403528:	add	x2, x2, #0x9af
  40352c:	mov	x0, sp
  403530:	mov	w1, #0x1000                	// #4096
  403534:	bl	401c30 <snprintf@plt>
  403538:	adrp	x1, 406000 <ferror@plt+0x4050>
  40353c:	add	x1, x1, #0xdb0
  403540:	mov	x0, sp
  403544:	bl	401c70 <fopen@plt>
  403548:	cbz	x0, 403588 <ferror@plt+0x15d8>
  40354c:	mov	x19, x0
  403550:	adrp	x0, 418000 <ferror@plt+0x16050>
  403554:	add	x0, x0, #0x300
  403558:	mov	w1, #0x80                  	// #128
  40355c:	mov	x2, x19
  403560:	bl	401bc0 <fgets_unlocked@plt>
  403564:	cbz	x0, 403580 <ferror@plt+0x15d0>
  403568:	adrp	x0, 418000 <ferror@plt+0x16050>
  40356c:	add	x0, x0, #0x300
  403570:	mov	w1, #0xa                   	// #10
  403574:	bl	401ea0 <strchr@plt>
  403578:	cbz	x0, 403580 <ferror@plt+0x15d0>
  40357c:	strb	wzr, [x0]
  403580:	mov	x0, x19
  403584:	bl	401c60 <fclose@plt>
  403588:	add	sp, sp, #0x1, lsl #12
  40358c:	ldp	x28, x19, [sp, #16]
  403590:	ldp	x29, x30, [sp], #32
  403594:	ret
  403598:	adrp	x9, 406000 <ferror@plt+0x4050>
  40359c:	mov	x8, xzr
  4035a0:	add	x9, x9, #0x2d0
  4035a4:	ldr	w10, [x9, x8]
  4035a8:	cmp	w10, w0
  4035ac:	b.eq	4035c4 <ferror@plt+0x1614>  // b.none
  4035b0:	add	x8, x8, #0x18
  4035b4:	cmp	x8, #0x120
  4035b8:	b.ne	4035a4 <ferror@plt+0x15f4>  // b.any
  4035bc:	mov	x0, xzr
  4035c0:	ret
  4035c4:	add	x8, x9, x8
  4035c8:	ldr	x0, [x8, #16]
  4035cc:	ret
  4035d0:	stp	x29, x30, [sp, #-16]!
  4035d4:	mov	x29, sp
  4035d8:	sxtw	x0, w0
  4035dc:	bl	4035f8 <ferror@plt+0x1648>
  4035e0:	adrp	x9, 406000 <ferror@plt+0x4050>
  4035e4:	sxtw	x8, w0
  4035e8:	add	x9, x9, #0x1e8
  4035ec:	add	x0, x9, x8, lsl #5
  4035f0:	ldp	x29, x30, [sp], #16
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-16]!
  4035fc:	adrp	x8, 418000 <ferror@plt+0x16050>
  403600:	ldr	x8, [x8, #760]
  403604:	mov	x29, sp
  403608:	cmp	x8, x0
  40360c:	b.ls	40362c <ferror@plt+0x167c>  // b.plast
  403610:	adrp	x8, 418000 <ferror@plt+0x16050>
  403614:	add	x8, x8, #0x2c8
  403618:	ldr	w0, [x8, x0, lsl #2]
  40361c:	cmp	w0, #0x6
  403620:	b.ge	40364c <ferror@plt+0x169c>  // b.tcont
  403624:	ldp	x29, x30, [sp], #16
  403628:	ret
  40362c:	adrp	x0, 406000 <ferror@plt+0x4050>
  403630:	adrp	x1, 406000 <ferror@plt+0x4050>
  403634:	adrp	x3, 406000 <ferror@plt+0x4050>
  403638:	add	x0, x0, #0xa60
  40363c:	add	x1, x1, #0x9cd
  403640:	add	x3, x3, #0xa6f
  403644:	mov	w2, #0xa5                  	// #165
  403648:	bl	401f50 <__assert_fail@plt>
  40364c:	adrp	x0, 406000 <ferror@plt+0x4050>
  403650:	adrp	x1, 406000 <ferror@plt+0x4050>
  403654:	adrp	x3, 406000 <ferror@plt+0x4050>
  403658:	add	x0, x0, #0xa89
  40365c:	add	x1, x1, #0x9cd
  403660:	add	x3, x3, #0xa6f
  403664:	mov	w2, #0xa6                  	// #166
  403668:	bl	401f50 <__assert_fail@plt>
  40366c:	sub	sp, sp, #0x70
  403670:	stp	x29, x30, [sp, #16]
  403674:	stp	x28, x27, [sp, #32]
  403678:	stp	x26, x25, [sp, #48]
  40367c:	stp	x24, x23, [sp, #64]
  403680:	stp	x22, x21, [sp, #80]
  403684:	stp	x20, x19, [sp, #96]
  403688:	add	x29, sp, #0x10
  40368c:	cbz	x0, 4037f4 <ferror@plt+0x1844>
  403690:	mov	x19, x1
  403694:	mov	x1, xzr
  403698:	bl	401d40 <scols_table_new_line@plt>
  40369c:	adrp	x25, 418000 <ferror@plt+0x16050>
  4036a0:	str	x0, [x25, #896]
  4036a4:	cbz	x0, 403814 <ferror@plt+0x1864>
  4036a8:	adrp	x26, 418000 <ferror@plt+0x16050>
  4036ac:	ldr	x8, [x26, #760]
  4036b0:	cbz	x8, 4037d0 <ferror@plt+0x1820>
  4036b4:	adrp	x27, 406000 <ferror@plt+0x4050>
  4036b8:	adrp	x22, 418000 <ferror@plt+0x16050>
  4036bc:	adrp	x23, 406000 <ferror@plt+0x4050>
  4036c0:	adrp	x24, 406000 <ferror@plt+0x4050>
  4036c4:	adrp	x28, 406000 <ferror@plt+0x4050>
  4036c8:	adrp	x21, 406000 <ferror@plt+0x4050>
  4036cc:	mov	x20, xzr
  4036d0:	add	x27, x27, #0x61
  4036d4:	add	x22, x22, #0x300
  4036d8:	add	x23, x23, #0xb15
  4036dc:	add	x24, x24, #0x809
  4036e0:	add	x28, x28, #0xb1a
  4036e4:	add	x21, x21, #0xb18
  4036e8:	b	4036fc <ferror@plt+0x174c>
  4036ec:	ldr	x8, [x26, #760]
  4036f0:	add	x20, x20, #0x1
  4036f4:	cmp	x20, x8
  4036f8:	b.cs	4037d0 <ferror@plt+0x1820>  // b.hs, b.nlast
  4036fc:	mov	x0, x20
  403700:	str	xzr, [sp, #8]
  403704:	bl	4035f8 <ferror@plt+0x1648>
  403708:	cmp	w0, #0x5
  40370c:	b.hi	4037f0 <ferror@plt+0x1840>  // b.pmore
  403710:	mov	w8, w0
  403714:	adr	x9, 403724 <ferror@plt+0x1774>
  403718:	ldrb	w10, [x27, x8]
  40371c:	add	x9, x9, x10, lsl #2
  403720:	br	x9
  403724:	ldr	w0, [x19]
  403728:	adrp	x1, 406000 <ferror@plt+0x4050>
  40372c:	add	x1, x1, #0x72c
  403730:	b	403744 <ferror@plt+0x1794>
  403734:	ldrb	w8, [x19, #6]
  403738:	b	40377c <ferror@plt+0x17cc>
  40373c:	ldr	w0, [x19]
  403740:	mov	x1, x24
  403744:	bl	40350c <ferror@plt+0x155c>
  403748:	mov	x0, x22
  40374c:	b	403790 <ferror@plt+0x17e0>
  403750:	ldrb	w0, [x19, #4]
  403754:	bl	403598 <ferror@plt+0x15e8>
  403758:	b	403790 <ferror@plt+0x17e0>
  40375c:	ldr	w2, [x19]
  403760:	add	x0, sp, #0x8
  403764:	mov	x1, x23
  403768:	bl	40382c <ferror@plt+0x187c>
  40376c:	ldr	x2, [sp, #8]
  403770:	cbnz	x2, 4037a0 <ferror@plt+0x17f0>
  403774:	b	4036ec <ferror@plt+0x173c>
  403778:	ldrb	w8, [x19, #7]
  40377c:	cmp	w8, #0x0
  403780:	csel	x1, x21, x28, eq  // eq = none
  403784:	mov	w2, #0x5                   	// #5
  403788:	mov	x0, xzr
  40378c:	bl	401f10 <dcgettext@plt>
  403790:	bl	4034c0 <ferror@plt+0x1510>
  403794:	str	x0, [sp, #8]
  403798:	ldr	x2, [sp, #8]
  40379c:	cbz	x2, 4036ec <ferror@plt+0x173c>
  4037a0:	ldr	x0, [x25, #896]
  4037a4:	mov	x1, x20
  4037a8:	bl	401b50 <scols_line_refer_data@plt>
  4037ac:	cbz	w0, 4036ec <ferror@plt+0x173c>
  4037b0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4037b4:	add	x1, x1, #0xb22
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	mov	x0, xzr
  4037c0:	bl	401f10 <dcgettext@plt>
  4037c4:	mov	x1, x0
  4037c8:	mov	w0, #0x1                   	// #1
  4037cc:	bl	401f20 <errx@plt>
  4037d0:	ldp	x20, x19, [sp, #96]
  4037d4:	ldp	x22, x21, [sp, #80]
  4037d8:	ldp	x24, x23, [sp, #64]
  4037dc:	ldp	x26, x25, [sp, #48]
  4037e0:	ldp	x28, x27, [sp, #32]
  4037e4:	ldp	x29, x30, [sp, #16]
  4037e8:	add	sp, sp, #0x70
  4037ec:	ret
  4037f0:	bl	401db0 <abort@plt>
  4037f4:	adrp	x0, 406000 <ferror@plt+0x4050>
  4037f8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4037fc:	adrp	x3, 406000 <ferror@plt+0x4050>
  403800:	add	x0, x0, #0xaaf
  403804:	add	x1, x1, #0x9cd
  403808:	add	x3, x3, #0xab2
  40380c:	mov	w2, #0x173                 	// #371
  403810:	bl	401f50 <__assert_fail@plt>
  403814:	bl	401f60 <__errno_location@plt>
  403818:	mov	w8, #0xc                   	// #12
  40381c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403820:	str	w8, [x0]
  403824:	add	x1, x1, #0xaf6
  403828:	b	4037b8 <ferror@plt+0x1808>
  40382c:	sub	sp, sp, #0x100
  403830:	stp	x29, x30, [sp, #240]
  403834:	add	x29, sp, #0xf0
  403838:	mov	x8, #0xffffffffffffffd0    	// #-48
  40383c:	mov	x9, sp
  403840:	sub	x10, x29, #0x70
  403844:	movk	x8, #0xff80, lsl #32
  403848:	add	x11, x29, #0x10
  40384c:	add	x9, x9, #0x80
  403850:	add	x10, x10, #0x30
  403854:	stp	x9, x8, [x29, #-16]
  403858:	stp	x11, x10, [x29, #-32]
  40385c:	stp	x2, x3, [x29, #-112]
  403860:	stp	x4, x5, [x29, #-96]
  403864:	stp	x6, x7, [x29, #-80]
  403868:	stp	q1, q2, [sp, #16]
  40386c:	str	q0, [sp]
  403870:	ldp	q0, q1, [x29, #-32]
  403874:	sub	x2, x29, #0x40
  403878:	stp	q3, q4, [sp, #48]
  40387c:	stp	q5, q6, [sp, #80]
  403880:	str	q7, [sp, #112]
  403884:	stp	q0, q1, [x29, #-64]
  403888:	bl	401e70 <vasprintf@plt>
  40388c:	tbnz	w0, #31, 40389c <ferror@plt+0x18ec>
  403890:	ldp	x29, x30, [sp, #240]
  403894:	add	sp, sp, #0x100
  403898:	ret
  40389c:	adrp	x1, 406000 <ferror@plt+0x4050>
  4038a0:	add	x1, x1, #0xb3c
  4038a4:	mov	w0, #0x1                   	// #1
  4038a8:	bl	401f90 <err@plt>
  4038ac:	adrp	x8, 418000 <ferror@plt+0x16050>
  4038b0:	str	w0, [x8, #656]
  4038b4:	ret
  4038b8:	sub	sp, sp, #0x80
  4038bc:	stp	x29, x30, [sp, #32]
  4038c0:	stp	x28, x27, [sp, #48]
  4038c4:	stp	x26, x25, [sp, #64]
  4038c8:	stp	x24, x23, [sp, #80]
  4038cc:	stp	x22, x21, [sp, #96]
  4038d0:	stp	x20, x19, [sp, #112]
  4038d4:	add	x29, sp, #0x20
  4038d8:	str	xzr, [x1]
  4038dc:	cbz	x0, 403918 <ferror@plt+0x1968>
  4038e0:	ldrb	w8, [x0]
  4038e4:	mov	x21, x0
  4038e8:	cbz	w8, 403918 <ferror@plt+0x1968>
  4038ec:	mov	x20, x2
  4038f0:	mov	x19, x1
  4038f4:	bl	401e20 <__ctype_b_loc@plt>
  4038f8:	ldr	x8, [x0]
  4038fc:	mov	x23, x0
  403900:	mov	x9, x21
  403904:	ldrb	w10, [x9], #1
  403908:	ldrh	w11, [x8, x10, lsl #1]
  40390c:	tbnz	w11, #13, 403904 <ferror@plt+0x1954>
  403910:	cmp	w10, #0x2d
  403914:	b.ne	403930 <ferror@plt+0x1980>  // b.any
  403918:	mov	w21, #0xffffffea            	// #-22
  40391c:	tbz	w21, #31, 403b5c <ferror@plt+0x1bac>
  403920:	neg	w19, w21
  403924:	bl	401f60 <__errno_location@plt>
  403928:	str	w19, [x0]
  40392c:	b	403b5c <ferror@plt+0x1bac>
  403930:	bl	401f60 <__errno_location@plt>
  403934:	mov	x25, x0
  403938:	str	wzr, [x0]
  40393c:	sub	x1, x29, #0x8
  403940:	mov	x0, x21
  403944:	mov	w2, wzr
  403948:	stur	xzr, [x29, #-8]
  40394c:	bl	401da0 <strtoumax@plt>
  403950:	ldur	x24, [x29, #-8]
  403954:	str	x0, [sp, #16]
  403958:	cmp	x24, x21
  40395c:	b.eq	403974 <ferror@plt+0x19c4>  // b.none
  403960:	add	x8, x0, #0x1
  403964:	cmp	x8, #0x1
  403968:	b.hi	40398c <ferror@plt+0x19dc>  // b.pmore
  40396c:	ldr	w8, [x25]
  403970:	cbz	w8, 40398c <ferror@plt+0x19dc>
  403974:	ldr	w8, [x25]
  403978:	mov	w9, #0xffffffea            	// #-22
  40397c:	cmp	w8, #0x0
  403980:	csneg	w21, w9, w8, eq  // eq = none
  403984:	tbz	w21, #31, 403b5c <ferror@plt+0x1bac>
  403988:	b	403920 <ferror@plt+0x1970>
  40398c:	cbz	x24, 403b4c <ferror@plt+0x1b9c>
  403990:	ldrb	w8, [x24]
  403994:	cbz	w8, 403b4c <ferror@plt+0x1b9c>
  403998:	mov	w28, wzr
  40399c:	mov	w21, wzr
  4039a0:	mov	x22, xzr
  4039a4:	b	4039bc <ferror@plt+0x1a0c>
  4039a8:	mov	x27, xzr
  4039ac:	cbz	x22, 403a44 <ferror@plt+0x1a94>
  4039b0:	mov	w21, #0xffffffea            	// #-22
  4039b4:	mov	w8, wzr
  4039b8:	tbz	wzr, #0, 403b58 <ferror@plt+0x1ba8>
  4039bc:	ldrb	w8, [x24, #1]
  4039c0:	cmp	w8, #0x61
  4039c4:	b.le	403a04 <ferror@plt+0x1a54>
  4039c8:	cmp	w8, #0x62
  4039cc:	b.eq	403a0c <ferror@plt+0x1a5c>  // b.none
  4039d0:	cmp	w8, #0x69
  4039d4:	b.ne	403a18 <ferror@plt+0x1a68>  // b.any
  4039d8:	ldrb	w9, [x24, #2]
  4039dc:	orr	w9, w9, #0x20
  4039e0:	cmp	w9, #0x62
  4039e4:	b.ne	4039f0 <ferror@plt+0x1a40>  // b.any
  4039e8:	ldrb	w9, [x24, #3]
  4039ec:	cbz	w9, 403b80 <ferror@plt+0x1bd0>
  4039f0:	cmp	w8, #0x42
  4039f4:	b.eq	403a0c <ferror@plt+0x1a5c>  // b.none
  4039f8:	cmp	w8, #0x62
  4039fc:	b.ne	403a14 <ferror@plt+0x1a64>  // b.any
  403a00:	b	403a0c <ferror@plt+0x1a5c>
  403a04:	cmp	w8, #0x42
  403a08:	b.ne	403a14 <ferror@plt+0x1a64>  // b.any
  403a0c:	ldrb	w9, [x24, #2]
  403a10:	cbz	w9, 403b88 <ferror@plt+0x1bd8>
  403a14:	cbz	w8, 403b80 <ferror@plt+0x1bd0>
  403a18:	bl	401c40 <localeconv@plt>
  403a1c:	cbz	x0, 403a2c <ferror@plt+0x1a7c>
  403a20:	ldr	x26, [x0]
  403a24:	cbnz	x26, 403a34 <ferror@plt+0x1a84>
  403a28:	b	4039a8 <ferror@plt+0x19f8>
  403a2c:	mov	x26, xzr
  403a30:	cbz	x26, 4039a8 <ferror@plt+0x19f8>
  403a34:	mov	x0, x26
  403a38:	bl	401b00 <strlen@plt>
  403a3c:	mov	x27, x0
  403a40:	cbnz	x22, 4039b0 <ferror@plt+0x1a00>
  403a44:	mov	w8, wzr
  403a48:	cbz	x26, 403ac4 <ferror@plt+0x1b14>
  403a4c:	ldrb	w9, [x24]
  403a50:	cbz	w9, 403ad0 <ferror@plt+0x1b20>
  403a54:	mov	x0, x26
  403a58:	mov	x1, x24
  403a5c:	mov	x2, x27
  403a60:	bl	401cc0 <strncmp@plt>
  403a64:	cbnz	w0, 4039b0 <ferror@plt+0x1a00>
  403a68:	add	x24, x24, x27
  403a6c:	ldrb	w8, [x24]
  403a70:	cmp	w8, #0x30
  403a74:	b.ne	403a88 <ferror@plt+0x1ad8>  // b.any
  403a78:	ldrb	w8, [x24, #1]!
  403a7c:	add	w28, w28, #0x1
  403a80:	cmp	w8, #0x30
  403a84:	b.eq	403a78 <ferror@plt+0x1ac8>  // b.none
  403a88:	ldr	x9, [x23]
  403a8c:	sxtb	x8, w8
  403a90:	ldrh	w8, [x9, x8, lsl #1]
  403a94:	tbnz	w8, #11, 403adc <ferror@plt+0x1b2c>
  403a98:	mov	x22, xzr
  403a9c:	stur	x24, [x29, #-8]
  403aa0:	cbz	x22, 403ab4 <ferror@plt+0x1b04>
  403aa4:	ldur	x8, [x29, #-8]
  403aa8:	cbz	x8, 403b34 <ferror@plt+0x1b84>
  403aac:	ldrb	w8, [x8]
  403ab0:	cbz	w8, 403b40 <ferror@plt+0x1b90>
  403ab4:	ldur	x24, [x29, #-8]
  403ab8:	mov	w8, #0x1                   	// #1
  403abc:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403ac0:	b	403b58 <ferror@plt+0x1ba8>
  403ac4:	mov	w21, #0xffffffea            	// #-22
  403ac8:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403acc:	b	403b58 <ferror@plt+0x1ba8>
  403ad0:	mov	w21, #0xffffffea            	// #-22
  403ad4:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403ad8:	b	403b58 <ferror@plt+0x1ba8>
  403adc:	sub	x1, x29, #0x8
  403ae0:	mov	x0, x24
  403ae4:	mov	w2, wzr
  403ae8:	str	wzr, [x25]
  403aec:	stur	xzr, [x29, #-8]
  403af0:	bl	401da0 <strtoumax@plt>
  403af4:	ldur	x8, [x29, #-8]
  403af8:	mov	x22, x0
  403afc:	cmp	x8, x24
  403b00:	b.eq	403b18 <ferror@plt+0x1b68>  // b.none
  403b04:	add	x8, x22, #0x1
  403b08:	cmp	x8, #0x1
  403b0c:	b.hi	403aa0 <ferror@plt+0x1af0>  // b.pmore
  403b10:	ldr	w8, [x25]
  403b14:	cbz	w8, 403aa0 <ferror@plt+0x1af0>
  403b18:	ldr	w9, [x25]
  403b1c:	mov	w10, #0xffffffea            	// #-22
  403b20:	mov	w8, wzr
  403b24:	cmp	w9, #0x0
  403b28:	csneg	w21, w10, w9, eq  // eq = none
  403b2c:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403b30:	b	403b58 <ferror@plt+0x1ba8>
  403b34:	mov	w21, #0xffffffea            	// #-22
  403b38:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403b3c:	b	403b58 <ferror@plt+0x1ba8>
  403b40:	mov	w21, #0xffffffea            	// #-22
  403b44:	tbnz	w8, #0, 4039bc <ferror@plt+0x1a0c>
  403b48:	b	403b58 <ferror@plt+0x1ba8>
  403b4c:	mov	w21, wzr
  403b50:	ldr	x8, [sp, #16]
  403b54:	str	x8, [x19]
  403b58:	tbnz	w21, #31, 403920 <ferror@plt+0x1970>
  403b5c:	mov	w0, w21
  403b60:	ldp	x20, x19, [sp, #112]
  403b64:	ldp	x22, x21, [sp, #96]
  403b68:	ldp	x24, x23, [sp, #80]
  403b6c:	ldp	x26, x25, [sp, #64]
  403b70:	ldp	x28, x27, [sp, #48]
  403b74:	ldp	x29, x30, [sp, #32]
  403b78:	add	sp, sp, #0x80
  403b7c:	ret
  403b80:	mov	w23, #0x400                 	// #1024
  403b84:	b	403b8c <ferror@plt+0x1bdc>
  403b88:	mov	w23, #0x3e8                 	// #1000
  403b8c:	ldrsb	w24, [x24]
  403b90:	adrp	x21, 406000 <ferror@plt+0x4050>
  403b94:	add	x21, x21, #0xbc8
  403b98:	mov	w2, #0x9                   	// #9
  403b9c:	mov	x0, x21
  403ba0:	mov	w1, w24
  403ba4:	bl	401f00 <memchr@plt>
  403ba8:	cbnz	x0, 403bc8 <ferror@plt+0x1c18>
  403bac:	adrp	x21, 406000 <ferror@plt+0x4050>
  403bb0:	add	x21, x21, #0xbd1
  403bb4:	mov	w2, #0x9                   	// #9
  403bb8:	mov	x0, x21
  403bbc:	mov	w1, w24
  403bc0:	bl	401f00 <memchr@plt>
  403bc4:	cbz	x0, 403918 <ferror@plt+0x1968>
  403bc8:	sub	w8, w0, w21
  403bcc:	add	w24, w8, #0x1
  403bd0:	add	x0, sp, #0x10
  403bd4:	mov	w1, w23
  403bd8:	mov	w2, w24
  403bdc:	bl	403c9c <ferror@plt+0x1cec>
  403be0:	mov	w21, w0
  403be4:	cbz	x20, 403bec <ferror@plt+0x1c3c>
  403be8:	str	w24, [x20]
  403bec:	cbz	x22, 403b50 <ferror@plt+0x1ba0>
  403bf0:	cbz	w24, 403b50 <ferror@plt+0x1ba0>
  403bf4:	mov	w8, #0x1                   	// #1
  403bf8:	add	x0, sp, #0x8
  403bfc:	mov	w1, w23
  403c00:	mov	w2, w24
  403c04:	str	x8, [sp, #8]
  403c08:	bl	403c9c <ferror@plt+0x1cec>
  403c0c:	mov	w8, #0xa                   	// #10
  403c10:	cmp	x22, #0xb
  403c14:	b.cc	403c28 <ferror@plt+0x1c78>  // b.lo, b.ul, b.last
  403c18:	add	x8, x8, x8, lsl #2
  403c1c:	lsl	x8, x8, #1
  403c20:	cmp	x8, x22
  403c24:	b.cc	403c18 <ferror@plt+0x1c68>  // b.lo, b.ul, b.last
  403c28:	cmp	w28, #0x1
  403c2c:	b.lt	403c40 <ferror@plt+0x1c90>  // b.tstop
  403c30:	add	x8, x8, x8, lsl #2
  403c34:	subs	w28, w28, #0x1
  403c38:	lsl	x8, x8, #1
  403c3c:	b.ne	403c30 <ferror@plt+0x1c80>  // b.any
  403c40:	ldp	x10, x9, [sp, #8]
  403c44:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403c48:	mov	w13, #0x1                   	// #1
  403c4c:	movk	x11, #0xcccd
  403c50:	mov	w12, #0xa                   	// #10
  403c54:	b	403c68 <ferror@plt+0x1cb8>
  403c58:	cmp	x22, #0x9
  403c5c:	mov	x22, x14
  403c60:	mov	x13, x15
  403c64:	b.ls	403c94 <ferror@plt+0x1ce4>  // b.plast
  403c68:	umulh	x14, x22, x11
  403c6c:	lsr	x14, x14, #3
  403c70:	add	x15, x13, x13, lsl #2
  403c74:	msub	x16, x14, x12, x22
  403c78:	lsl	x15, x15, #1
  403c7c:	cbz	x16, 403c58 <ferror@plt+0x1ca8>
  403c80:	udiv	x13, x8, x13
  403c84:	udiv	x13, x13, x16
  403c88:	udiv	x13, x10, x13
  403c8c:	add	x9, x9, x13
  403c90:	b	403c58 <ferror@plt+0x1ca8>
  403c94:	str	x9, [sp, #16]
  403c98:	b	403b50 <ferror@plt+0x1ba0>
  403c9c:	cbz	w2, 403cc4 <ferror@plt+0x1d14>
  403ca0:	sxtw	x8, w1
  403ca4:	ldr	x9, [x0]
  403ca8:	umulh	x10, x8, x9
  403cac:	cmp	xzr, x10
  403cb0:	b.ne	403ccc <ferror@plt+0x1d1c>  // b.any
  403cb4:	sub	w2, w2, #0x1
  403cb8:	mul	x9, x9, x8
  403cbc:	str	x9, [x0]
  403cc0:	cbnz	w2, 403ca4 <ferror@plt+0x1cf4>
  403cc4:	mov	w0, wzr
  403cc8:	ret
  403ccc:	mov	w0, #0xffffffde            	// #-34
  403cd0:	ret
  403cd4:	stp	x29, x30, [sp, #-16]!
  403cd8:	mov	x2, xzr
  403cdc:	mov	x29, sp
  403ce0:	bl	4038b8 <ferror@plt+0x1908>
  403ce4:	ldp	x29, x30, [sp], #16
  403ce8:	ret
  403cec:	stp	x29, x30, [sp, #-48]!
  403cf0:	stp	x22, x21, [sp, #16]
  403cf4:	stp	x20, x19, [sp, #32]
  403cf8:	mov	x20, x1
  403cfc:	mov	x19, x0
  403d00:	mov	x21, x0
  403d04:	mov	x29, sp
  403d08:	cbz	x0, 403d38 <ferror@plt+0x1d88>
  403d0c:	ldrb	w22, [x19]
  403d10:	mov	x21, x19
  403d14:	cbz	w22, 403d38 <ferror@plt+0x1d88>
  403d18:	mov	x21, x19
  403d1c:	bl	401e20 <__ctype_b_loc@plt>
  403d20:	ldr	x8, [x0]
  403d24:	and	x9, x22, #0xff
  403d28:	ldrh	w8, [x8, x9, lsl #1]
  403d2c:	tbz	w8, #11, 403d38 <ferror@plt+0x1d88>
  403d30:	ldrb	w22, [x21, #1]!
  403d34:	cbnz	w22, 403d1c <ferror@plt+0x1d6c>
  403d38:	cbz	x20, 403d40 <ferror@plt+0x1d90>
  403d3c:	str	x21, [x20]
  403d40:	cmp	x21, x19
  403d44:	b.ls	403d58 <ferror@plt+0x1da8>  // b.plast
  403d48:	ldrb	w8, [x21]
  403d4c:	cmp	w8, #0x0
  403d50:	cset	w0, eq  // eq = none
  403d54:	b	403d5c <ferror@plt+0x1dac>
  403d58:	mov	w0, wzr
  403d5c:	ldp	x20, x19, [sp, #32]
  403d60:	ldp	x22, x21, [sp, #16]
  403d64:	ldp	x29, x30, [sp], #48
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-48]!
  403d70:	stp	x22, x21, [sp, #16]
  403d74:	stp	x20, x19, [sp, #32]
  403d78:	mov	x20, x1
  403d7c:	mov	x19, x0
  403d80:	mov	x21, x0
  403d84:	mov	x29, sp
  403d88:	cbz	x0, 403db8 <ferror@plt+0x1e08>
  403d8c:	ldrb	w22, [x19]
  403d90:	mov	x21, x19
  403d94:	cbz	w22, 403db8 <ferror@plt+0x1e08>
  403d98:	mov	x21, x19
  403d9c:	bl	401e20 <__ctype_b_loc@plt>
  403da0:	ldr	x8, [x0]
  403da4:	and	x9, x22, #0xff
  403da8:	ldrh	w8, [x8, x9, lsl #1]
  403dac:	tbz	w8, #12, 403db8 <ferror@plt+0x1e08>
  403db0:	ldrb	w22, [x21, #1]!
  403db4:	cbnz	w22, 403d9c <ferror@plt+0x1dec>
  403db8:	cbz	x20, 403dc0 <ferror@plt+0x1e10>
  403dbc:	str	x21, [x20]
  403dc0:	cmp	x21, x19
  403dc4:	b.ls	403dd8 <ferror@plt+0x1e28>  // b.plast
  403dc8:	ldrb	w8, [x21]
  403dcc:	cmp	w8, #0x0
  403dd0:	cset	w0, eq  // eq = none
  403dd4:	b	403ddc <ferror@plt+0x1e2c>
  403dd8:	mov	w0, wzr
  403ddc:	ldp	x20, x19, [sp, #32]
  403de0:	ldp	x22, x21, [sp, #16]
  403de4:	ldp	x29, x30, [sp], #48
  403de8:	ret
  403dec:	sub	sp, sp, #0x100
  403df0:	stp	x29, x30, [sp, #208]
  403df4:	add	x29, sp, #0xd0
  403df8:	mov	x8, #0xffffffffffffffd0    	// #-48
  403dfc:	mov	x9, sp
  403e00:	sub	x10, x29, #0x50
  403e04:	stp	x22, x21, [sp, #224]
  403e08:	stp	x20, x19, [sp, #240]
  403e0c:	mov	x20, x1
  403e10:	mov	x19, x0
  403e14:	movk	x8, #0xff80, lsl #32
  403e18:	add	x11, x29, #0x30
  403e1c:	add	x9, x9, #0x80
  403e20:	add	x22, x10, #0x30
  403e24:	stp	x2, x3, [x29, #-80]
  403e28:	stp	x4, x5, [x29, #-64]
  403e2c:	stp	x6, x7, [x29, #-48]
  403e30:	stp	q1, q2, [sp, #16]
  403e34:	stp	q3, q4, [sp, #48]
  403e38:	str	q0, [sp]
  403e3c:	stp	q5, q6, [sp, #80]
  403e40:	str	q7, [sp, #112]
  403e44:	stp	x9, x8, [x29, #-16]
  403e48:	stp	x11, x22, [x29, #-32]
  403e4c:	ldursw	x8, [x29, #-8]
  403e50:	tbz	w8, #31, 403e64 <ferror@plt+0x1eb4>
  403e54:	add	w9, w8, #0x8
  403e58:	cmp	w9, #0x0
  403e5c:	stur	w9, [x29, #-8]
  403e60:	b.le	403ec4 <ferror@plt+0x1f14>
  403e64:	ldur	x8, [x29, #-32]
  403e68:	add	x9, x8, #0x8
  403e6c:	stur	x9, [x29, #-32]
  403e70:	ldr	x1, [x8]
  403e74:	cbz	x1, 403ee0 <ferror@plt+0x1f30>
  403e78:	ldursw	x8, [x29, #-8]
  403e7c:	tbz	w8, #31, 403e90 <ferror@plt+0x1ee0>
  403e80:	add	w9, w8, #0x8
  403e84:	cmp	w9, #0x0
  403e88:	stur	w9, [x29, #-8]
  403e8c:	b.le	403ed4 <ferror@plt+0x1f24>
  403e90:	ldur	x8, [x29, #-32]
  403e94:	add	x9, x8, #0x8
  403e98:	stur	x9, [x29, #-32]
  403e9c:	ldr	x21, [x8]
  403ea0:	cbz	x21, 403ee0 <ferror@plt+0x1f30>
  403ea4:	mov	x0, x19
  403ea8:	bl	401e00 <strcmp@plt>
  403eac:	cbz	w0, 403efc <ferror@plt+0x1f4c>
  403eb0:	mov	x0, x19
  403eb4:	mov	x1, x21
  403eb8:	bl	401e00 <strcmp@plt>
  403ebc:	cbnz	w0, 403e4c <ferror@plt+0x1e9c>
  403ec0:	b	403f00 <ferror@plt+0x1f50>
  403ec4:	add	x8, x22, x8
  403ec8:	ldr	x1, [x8]
  403ecc:	cbnz	x1, 403e78 <ferror@plt+0x1ec8>
  403ed0:	b	403ee0 <ferror@plt+0x1f30>
  403ed4:	add	x8, x22, x8
  403ed8:	ldr	x21, [x8]
  403edc:	cbnz	x21, 403ea4 <ferror@plt+0x1ef4>
  403ee0:	adrp	x8, 418000 <ferror@plt+0x16050>
  403ee4:	ldr	w0, [x8, #656]
  403ee8:	adrp	x1, 406000 <ferror@plt+0x4050>
  403eec:	add	x1, x1, #0xbda
  403ef0:	mov	x2, x20
  403ef4:	mov	x3, x19
  403ef8:	bl	401f20 <errx@plt>
  403efc:	mov	w0, #0x1                   	// #1
  403f00:	ldp	x20, x19, [sp, #240]
  403f04:	ldp	x22, x21, [sp, #224]
  403f08:	ldp	x29, x30, [sp, #208]
  403f0c:	add	sp, sp, #0x100
  403f10:	ret
  403f14:	cbz	x1, 403f38 <ferror@plt+0x1f88>
  403f18:	sxtb	w8, w2
  403f1c:	ldrsb	w9, [x0]
  403f20:	cbz	w9, 403f38 <ferror@plt+0x1f88>
  403f24:	cmp	w8, w9
  403f28:	b.eq	403f3c <ferror@plt+0x1f8c>  // b.none
  403f2c:	sub	x1, x1, #0x1
  403f30:	add	x0, x0, #0x1
  403f34:	cbnz	x1, 403f1c <ferror@plt+0x1f6c>
  403f38:	mov	x0, xzr
  403f3c:	ret
  403f40:	stp	x29, x30, [sp, #-32]!
  403f44:	stp	x20, x19, [sp, #16]
  403f48:	mov	x29, sp
  403f4c:	mov	x20, x1
  403f50:	mov	x19, x0
  403f54:	bl	403f94 <ferror@plt+0x1fe4>
  403f58:	cmp	w0, w0, sxth
  403f5c:	b.ne	403f6c <ferror@plt+0x1fbc>  // b.any
  403f60:	ldp	x20, x19, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #32
  403f68:	ret
  403f6c:	bl	401f60 <__errno_location@plt>
  403f70:	mov	w8, #0x22                  	// #34
  403f74:	str	w8, [x0]
  403f78:	adrp	x8, 418000 <ferror@plt+0x16050>
  403f7c:	ldr	w0, [x8, #656]
  403f80:	adrp	x1, 406000 <ferror@plt+0x4050>
  403f84:	add	x1, x1, #0xbda
  403f88:	mov	x2, x20
  403f8c:	mov	x3, x19
  403f90:	bl	401f90 <err@plt>
  403f94:	stp	x29, x30, [sp, #-32]!
  403f98:	stp	x20, x19, [sp, #16]
  403f9c:	mov	x29, sp
  403fa0:	mov	x20, x1
  403fa4:	mov	x19, x0
  403fa8:	bl	40406c <ferror@plt+0x20bc>
  403fac:	cmp	x0, w0, sxtw
  403fb0:	b.ne	403fc0 <ferror@plt+0x2010>  // b.any
  403fb4:	ldp	x20, x19, [sp, #16]
  403fb8:	ldp	x29, x30, [sp], #32
  403fbc:	ret
  403fc0:	bl	401f60 <__errno_location@plt>
  403fc4:	mov	w8, #0x22                  	// #34
  403fc8:	str	w8, [x0]
  403fcc:	adrp	x8, 418000 <ferror@plt+0x16050>
  403fd0:	ldr	w0, [x8, #656]
  403fd4:	adrp	x1, 406000 <ferror@plt+0x4050>
  403fd8:	add	x1, x1, #0xbda
  403fdc:	mov	x2, x20
  403fe0:	mov	x3, x19
  403fe4:	bl	401f90 <err@plt>
  403fe8:	stp	x29, x30, [sp, #-16]!
  403fec:	mov	w2, #0xa                   	// #10
  403ff0:	mov	x29, sp
  403ff4:	bl	404000 <ferror@plt+0x2050>
  403ff8:	ldp	x29, x30, [sp], #16
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-32]!
  404004:	stp	x20, x19, [sp, #16]
  404008:	mov	x29, sp
  40400c:	mov	x20, x1
  404010:	mov	x19, x0
  404014:	bl	404124 <ferror@plt+0x2174>
  404018:	cmp	w0, #0x10, lsl #12
  40401c:	b.cs	40402c <ferror@plt+0x207c>  // b.hs, b.nlast
  404020:	ldp	x20, x19, [sp, #16]
  404024:	ldp	x29, x30, [sp], #32
  404028:	ret
  40402c:	bl	401f60 <__errno_location@plt>
  404030:	mov	w8, #0x22                  	// #34
  404034:	str	w8, [x0]
  404038:	adrp	x8, 418000 <ferror@plt+0x16050>
  40403c:	ldr	w0, [x8, #656]
  404040:	adrp	x1, 406000 <ferror@plt+0x4050>
  404044:	add	x1, x1, #0xbda
  404048:	mov	x2, x20
  40404c:	mov	x3, x19
  404050:	bl	401f90 <err@plt>
  404054:	stp	x29, x30, [sp, #-16]!
  404058:	mov	w2, #0x10                  	// #16
  40405c:	mov	x29, sp
  404060:	bl	404000 <ferror@plt+0x2050>
  404064:	ldp	x29, x30, [sp], #16
  404068:	ret
  40406c:	stp	x29, x30, [sp, #-48]!
  404070:	mov	x29, sp
  404074:	str	x21, [sp, #16]
  404078:	stp	x20, x19, [sp, #32]
  40407c:	mov	x20, x1
  404080:	mov	x19, x0
  404084:	str	xzr, [x29, #24]
  404088:	bl	401f60 <__errno_location@plt>
  40408c:	mov	x21, x0
  404090:	str	wzr, [x0]
  404094:	cbz	x19, 4040e0 <ferror@plt+0x2130>
  404098:	ldrb	w8, [x19]
  40409c:	cbz	w8, 4040e0 <ferror@plt+0x2130>
  4040a0:	add	x1, x29, #0x18
  4040a4:	mov	w2, #0xa                   	// #10
  4040a8:	mov	x0, x19
  4040ac:	bl	401b60 <strtoimax@plt>
  4040b0:	ldr	w8, [x21]
  4040b4:	cbnz	w8, 4040e0 <ferror@plt+0x2130>
  4040b8:	ldr	x8, [x29, #24]
  4040bc:	cmp	x8, x19
  4040c0:	b.eq	4040e0 <ferror@plt+0x2130>  // b.none
  4040c4:	cbz	x8, 4040d0 <ferror@plt+0x2120>
  4040c8:	ldrb	w8, [x8]
  4040cc:	cbnz	w8, 4040e0 <ferror@plt+0x2130>
  4040d0:	ldp	x20, x19, [sp, #32]
  4040d4:	ldr	x21, [sp, #16]
  4040d8:	ldp	x29, x30, [sp], #48
  4040dc:	ret
  4040e0:	ldr	w8, [x21]
  4040e4:	adrp	x9, 418000 <ferror@plt+0x16050>
  4040e8:	ldr	w0, [x9, #656]
  4040ec:	adrp	x1, 406000 <ferror@plt+0x4050>
  4040f0:	add	x1, x1, #0xbda
  4040f4:	mov	x2, x20
  4040f8:	mov	x3, x19
  4040fc:	cmp	w8, #0x22
  404100:	b.ne	404108 <ferror@plt+0x2158>  // b.any
  404104:	bl	401f90 <err@plt>
  404108:	bl	401f20 <errx@plt>
  40410c:	stp	x29, x30, [sp, #-16]!
  404110:	mov	w2, #0xa                   	// #10
  404114:	mov	x29, sp
  404118:	bl	404124 <ferror@plt+0x2174>
  40411c:	ldp	x29, x30, [sp], #16
  404120:	ret
  404124:	stp	x29, x30, [sp, #-32]!
  404128:	stp	x20, x19, [sp, #16]
  40412c:	mov	x29, sp
  404130:	mov	x20, x1
  404134:	mov	x19, x0
  404138:	bl	4041a8 <ferror@plt+0x21f8>
  40413c:	lsr	x8, x0, #32
  404140:	cbnz	x8, 404150 <ferror@plt+0x21a0>
  404144:	ldp	x20, x19, [sp, #16]
  404148:	ldp	x29, x30, [sp], #32
  40414c:	ret
  404150:	bl	401f60 <__errno_location@plt>
  404154:	mov	w8, #0x22                  	// #34
  404158:	str	w8, [x0]
  40415c:	adrp	x8, 418000 <ferror@plt+0x16050>
  404160:	ldr	w0, [x8, #656]
  404164:	adrp	x1, 406000 <ferror@plt+0x4050>
  404168:	add	x1, x1, #0xbda
  40416c:	mov	x2, x20
  404170:	mov	x3, x19
  404174:	bl	401f90 <err@plt>
  404178:	stp	x29, x30, [sp, #-16]!
  40417c:	mov	w2, #0x10                  	// #16
  404180:	mov	x29, sp
  404184:	bl	404124 <ferror@plt+0x2174>
  404188:	ldp	x29, x30, [sp], #16
  40418c:	ret
  404190:	stp	x29, x30, [sp, #-16]!
  404194:	mov	w2, #0xa                   	// #10
  404198:	mov	x29, sp
  40419c:	bl	4041a8 <ferror@plt+0x21f8>
  4041a0:	ldp	x29, x30, [sp], #16
  4041a4:	ret
  4041a8:	sub	sp, sp, #0x40
  4041ac:	stp	x29, x30, [sp, #16]
  4041b0:	stp	x22, x21, [sp, #32]
  4041b4:	stp	x20, x19, [sp, #48]
  4041b8:	add	x29, sp, #0x10
  4041bc:	mov	w22, w2
  4041c0:	mov	x20, x1
  4041c4:	mov	x19, x0
  4041c8:	str	xzr, [sp, #8]
  4041cc:	bl	401f60 <__errno_location@plt>
  4041d0:	mov	x21, x0
  4041d4:	str	wzr, [x0]
  4041d8:	cbz	x19, 404228 <ferror@plt+0x2278>
  4041dc:	ldrb	w8, [x19]
  4041e0:	cbz	w8, 404228 <ferror@plt+0x2278>
  4041e4:	add	x1, sp, #0x8
  4041e8:	mov	x0, x19
  4041ec:	mov	w2, w22
  4041f0:	bl	401da0 <strtoumax@plt>
  4041f4:	ldr	w8, [x21]
  4041f8:	cbnz	w8, 404228 <ferror@plt+0x2278>
  4041fc:	ldr	x8, [sp, #8]
  404200:	cmp	x8, x19
  404204:	b.eq	404228 <ferror@plt+0x2278>  // b.none
  404208:	cbz	x8, 404214 <ferror@plt+0x2264>
  40420c:	ldrb	w8, [x8]
  404210:	cbnz	w8, 404228 <ferror@plt+0x2278>
  404214:	ldp	x20, x19, [sp, #48]
  404218:	ldp	x22, x21, [sp, #32]
  40421c:	ldp	x29, x30, [sp, #16]
  404220:	add	sp, sp, #0x40
  404224:	ret
  404228:	ldr	w8, [x21]
  40422c:	adrp	x9, 418000 <ferror@plt+0x16050>
  404230:	ldr	w0, [x9, #656]
  404234:	adrp	x1, 406000 <ferror@plt+0x4050>
  404238:	add	x1, x1, #0xbda
  40423c:	mov	x2, x20
  404240:	mov	x3, x19
  404244:	cmp	w8, #0x22
  404248:	b.ne	404250 <ferror@plt+0x22a0>  // b.any
  40424c:	bl	401f90 <err@plt>
  404250:	bl	401f20 <errx@plt>
  404254:	stp	x29, x30, [sp, #-16]!
  404258:	mov	w2, #0x10                  	// #16
  40425c:	mov	x29, sp
  404260:	bl	4041a8 <ferror@plt+0x21f8>
  404264:	ldp	x29, x30, [sp], #16
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-48]!
  404270:	mov	x29, sp
  404274:	str	x21, [sp, #16]
  404278:	stp	x20, x19, [sp, #32]
  40427c:	mov	x20, x1
  404280:	mov	x19, x0
  404284:	str	xzr, [x29, #24]
  404288:	bl	401f60 <__errno_location@plt>
  40428c:	mov	x21, x0
  404290:	str	wzr, [x0]
  404294:	cbz	x19, 4042dc <ferror@plt+0x232c>
  404298:	ldrb	w8, [x19]
  40429c:	cbz	w8, 4042dc <ferror@plt+0x232c>
  4042a0:	add	x1, x29, #0x18
  4042a4:	mov	x0, x19
  4042a8:	bl	401b80 <strtod@plt>
  4042ac:	ldr	w8, [x21]
  4042b0:	cbnz	w8, 4042dc <ferror@plt+0x232c>
  4042b4:	ldr	x8, [x29, #24]
  4042b8:	cmp	x8, x19
  4042bc:	b.eq	4042dc <ferror@plt+0x232c>  // b.none
  4042c0:	cbz	x8, 4042cc <ferror@plt+0x231c>
  4042c4:	ldrb	w8, [x8]
  4042c8:	cbnz	w8, 4042dc <ferror@plt+0x232c>
  4042cc:	ldp	x20, x19, [sp, #32]
  4042d0:	ldr	x21, [sp, #16]
  4042d4:	ldp	x29, x30, [sp], #48
  4042d8:	ret
  4042dc:	ldr	w8, [x21]
  4042e0:	adrp	x9, 418000 <ferror@plt+0x16050>
  4042e4:	ldr	w0, [x9, #656]
  4042e8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4042ec:	add	x1, x1, #0xbda
  4042f0:	mov	x2, x20
  4042f4:	mov	x3, x19
  4042f8:	cmp	w8, #0x22
  4042fc:	b.ne	404304 <ferror@plt+0x2354>  // b.any
  404300:	bl	401f90 <err@plt>
  404304:	bl	401f20 <errx@plt>
  404308:	stp	x29, x30, [sp, #-48]!
  40430c:	mov	x29, sp
  404310:	str	x21, [sp, #16]
  404314:	stp	x20, x19, [sp, #32]
  404318:	mov	x20, x1
  40431c:	mov	x19, x0
  404320:	str	xzr, [x29, #24]
  404324:	bl	401f60 <__errno_location@plt>
  404328:	mov	x21, x0
  40432c:	str	wzr, [x0]
  404330:	cbz	x19, 40437c <ferror@plt+0x23cc>
  404334:	ldrb	w8, [x19]
  404338:	cbz	w8, 40437c <ferror@plt+0x23cc>
  40433c:	add	x1, x29, #0x18
  404340:	mov	w2, #0xa                   	// #10
  404344:	mov	x0, x19
  404348:	bl	401e30 <strtol@plt>
  40434c:	ldr	w8, [x21]
  404350:	cbnz	w8, 40437c <ferror@plt+0x23cc>
  404354:	ldr	x8, [x29, #24]
  404358:	cmp	x8, x19
  40435c:	b.eq	40437c <ferror@plt+0x23cc>  // b.none
  404360:	cbz	x8, 40436c <ferror@plt+0x23bc>
  404364:	ldrb	w8, [x8]
  404368:	cbnz	w8, 40437c <ferror@plt+0x23cc>
  40436c:	ldp	x20, x19, [sp, #32]
  404370:	ldr	x21, [sp, #16]
  404374:	ldp	x29, x30, [sp], #48
  404378:	ret
  40437c:	ldr	w8, [x21]
  404380:	adrp	x9, 418000 <ferror@plt+0x16050>
  404384:	ldr	w0, [x9, #656]
  404388:	adrp	x1, 406000 <ferror@plt+0x4050>
  40438c:	add	x1, x1, #0xbda
  404390:	mov	x2, x20
  404394:	mov	x3, x19
  404398:	cmp	w8, #0x22
  40439c:	b.ne	4043a4 <ferror@plt+0x23f4>  // b.any
  4043a0:	bl	401f90 <err@plt>
  4043a4:	bl	401f20 <errx@plt>
  4043a8:	stp	x29, x30, [sp, #-48]!
  4043ac:	mov	x29, sp
  4043b0:	str	x21, [sp, #16]
  4043b4:	stp	x20, x19, [sp, #32]
  4043b8:	mov	x20, x1
  4043bc:	mov	x19, x0
  4043c0:	str	xzr, [x29, #24]
  4043c4:	bl	401f60 <__errno_location@plt>
  4043c8:	mov	x21, x0
  4043cc:	str	wzr, [x0]
  4043d0:	cbz	x19, 40441c <ferror@plt+0x246c>
  4043d4:	ldrb	w8, [x19]
  4043d8:	cbz	w8, 40441c <ferror@plt+0x246c>
  4043dc:	add	x1, x29, #0x18
  4043e0:	mov	w2, #0xa                   	// #10
  4043e4:	mov	x0, x19
  4043e8:	bl	401af0 <strtoul@plt>
  4043ec:	ldr	w8, [x21]
  4043f0:	cbnz	w8, 40441c <ferror@plt+0x246c>
  4043f4:	ldr	x8, [x29, #24]
  4043f8:	cmp	x8, x19
  4043fc:	b.eq	40441c <ferror@plt+0x246c>  // b.none
  404400:	cbz	x8, 40440c <ferror@plt+0x245c>
  404404:	ldrb	w8, [x8]
  404408:	cbnz	w8, 40441c <ferror@plt+0x246c>
  40440c:	ldp	x20, x19, [sp, #32]
  404410:	ldr	x21, [sp, #16]
  404414:	ldp	x29, x30, [sp], #48
  404418:	ret
  40441c:	ldr	w8, [x21]
  404420:	adrp	x9, 418000 <ferror@plt+0x16050>
  404424:	ldr	w0, [x9, #656]
  404428:	adrp	x1, 406000 <ferror@plt+0x4050>
  40442c:	add	x1, x1, #0xbda
  404430:	mov	x2, x20
  404434:	mov	x3, x19
  404438:	cmp	w8, #0x22
  40443c:	b.ne	404444 <ferror@plt+0x2494>  // b.any
  404440:	bl	401f90 <err@plt>
  404444:	bl	401f20 <errx@plt>
  404448:	sub	sp, sp, #0x30
  40444c:	stp	x20, x19, [sp, #32]
  404450:	mov	x20, x1
  404454:	add	x1, sp, #0x8
  404458:	stp	x29, x30, [sp, #16]
  40445c:	add	x29, sp, #0x10
  404460:	mov	x19, x0
  404464:	bl	403cd4 <ferror@plt+0x1d24>
  404468:	cbnz	w0, 404480 <ferror@plt+0x24d0>
  40446c:	ldr	x0, [sp, #8]
  404470:	ldp	x20, x19, [sp, #32]
  404474:	ldp	x29, x30, [sp, #16]
  404478:	add	sp, sp, #0x30
  40447c:	ret
  404480:	bl	401f60 <__errno_location@plt>
  404484:	adrp	x9, 418000 <ferror@plt+0x16050>
  404488:	ldr	w8, [x0]
  40448c:	ldr	w0, [x9, #656]
  404490:	adrp	x1, 406000 <ferror@plt+0x4050>
  404494:	add	x1, x1, #0xbda
  404498:	mov	x2, x20
  40449c:	mov	x3, x19
  4044a0:	cbnz	w8, 4044a8 <ferror@plt+0x24f8>
  4044a4:	bl	401f20 <errx@plt>
  4044a8:	bl	401f90 <err@plt>
  4044ac:	stp	x29, x30, [sp, #-32]!
  4044b0:	str	x19, [sp, #16]
  4044b4:	mov	x19, x1
  4044b8:	mov	x1, x2
  4044bc:	mov	x29, sp
  4044c0:	bl	40426c <ferror@plt+0x22bc>
  4044c4:	fcvtzs	x8, d0
  4044c8:	mov	x9, #0x848000000000        	// #145685290680320
  4044cc:	movk	x9, #0x412e, lsl #48
  4044d0:	scvtf	d1, x8
  4044d4:	fmov	d2, x9
  4044d8:	fsub	d0, d0, d1
  4044dc:	fmul	d0, d0, d2
  4044e0:	fcvtzs	x9, d0
  4044e4:	stp	x8, x9, [x19]
  4044e8:	ldr	x19, [sp, #16]
  4044ec:	ldp	x29, x30, [sp], #32
  4044f0:	ret
  4044f4:	and	w8, w0, #0xf000
  4044f8:	sub	w8, w8, #0x1, lsl #12
  4044fc:	lsr	w9, w8, #12
  404500:	cmp	w9, #0xb
  404504:	mov	w8, wzr
  404508:	b.hi	40455c <ferror@plt+0x25ac>  // b.pmore
  40450c:	adrp	x10, 406000 <ferror@plt+0x4050>
  404510:	add	x10, x10, #0xbbc
  404514:	adr	x11, 404528 <ferror@plt+0x2578>
  404518:	ldrb	w12, [x10, x9]
  40451c:	add	x11, x11, x12, lsl #2
  404520:	mov	w9, #0x64                  	// #100
  404524:	br	x11
  404528:	mov	w9, #0x70                  	// #112
  40452c:	b	404554 <ferror@plt+0x25a4>
  404530:	mov	w9, #0x63                  	// #99
  404534:	b	404554 <ferror@plt+0x25a4>
  404538:	mov	w9, #0x62                  	// #98
  40453c:	b	404554 <ferror@plt+0x25a4>
  404540:	mov	w9, #0x6c                  	// #108
  404544:	b	404554 <ferror@plt+0x25a4>
  404548:	mov	w9, #0x73                  	// #115
  40454c:	b	404554 <ferror@plt+0x25a4>
  404550:	mov	w9, #0x2d                  	// #45
  404554:	mov	w8, #0x1                   	// #1
  404558:	strb	w9, [x1]
  40455c:	tst	w0, #0x100
  404560:	mov	w9, #0x72                  	// #114
  404564:	mov	w10, #0x2d                  	// #45
  404568:	add	x11, x1, x8
  40456c:	mov	w12, #0x77                  	// #119
  404570:	csel	w17, w10, w9, eq  // eq = none
  404574:	tst	w0, #0x80
  404578:	mov	w14, #0x53                  	// #83
  40457c:	mov	w15, #0x73                  	// #115
  404580:	mov	w16, #0x78                  	// #120
  404584:	strb	w17, [x11]
  404588:	csel	w17, w10, w12, eq  // eq = none
  40458c:	tst	w0, #0x40
  404590:	orr	x13, x8, #0x2
  404594:	strb	w17, [x11, #1]
  404598:	csel	w11, w15, w14, ne  // ne = any
  40459c:	csel	w17, w16, w10, ne  // ne = any
  4045a0:	tst	w0, #0x800
  4045a4:	csel	w11, w17, w11, eq  // eq = none
  4045a8:	add	x13, x13, x1
  4045ac:	tst	w0, #0x20
  4045b0:	strb	w11, [x13]
  4045b4:	csel	w11, w10, w9, eq  // eq = none
  4045b8:	tst	w0, #0x10
  4045bc:	strb	w11, [x13, #1]
  4045c0:	csel	w11, w10, w12, eq  // eq = none
  4045c4:	tst	w0, #0x8
  4045c8:	csel	w14, w15, w14, ne  // ne = any
  4045cc:	csel	w15, w16, w10, ne  // ne = any
  4045d0:	tst	w0, #0x400
  4045d4:	orr	x8, x8, #0x6
  4045d8:	csel	w14, w15, w14, eq  // eq = none
  4045dc:	tst	w0, #0x4
  4045e0:	add	x8, x8, x1
  4045e4:	csel	w9, w10, w9, eq  // eq = none
  4045e8:	tst	w0, #0x2
  4045ec:	mov	w17, #0x54                  	// #84
  4045f0:	strb	w11, [x13, #2]
  4045f4:	mov	w11, #0x74                  	// #116
  4045f8:	strb	w14, [x13, #3]
  4045fc:	strb	w9, [x8]
  404600:	csel	w9, w10, w12, eq  // eq = none
  404604:	tst	w0, #0x1
  404608:	strb	w9, [x8, #1]
  40460c:	csel	w9, w11, w17, ne  // ne = any
  404610:	csel	w10, w16, w10, ne  // ne = any
  404614:	tst	w0, #0x200
  404618:	csel	w9, w10, w9, eq  // eq = none
  40461c:	mov	x0, x1
  404620:	strb	w9, [x8, #2]
  404624:	strb	wzr, [x8, #3]
  404628:	ret
  40462c:	sub	sp, sp, #0x60
  404630:	stp	x22, x21, [sp, #64]
  404634:	stp	x20, x19, [sp, #80]
  404638:	mov	x21, x1
  40463c:	mov	w20, w0
  404640:	add	x22, sp, #0x8
  404644:	stp	x29, x30, [sp, #48]
  404648:	add	x29, sp, #0x30
  40464c:	tbz	w0, #1, 40465c <ferror@plt+0x26ac>
  404650:	orr	x22, x22, #0x1
  404654:	mov	w8, #0x20                  	// #32
  404658:	strb	w8, [sp, #8]
  40465c:	mov	x0, x21
  404660:	bl	4047fc <ferror@plt+0x284c>
  404664:	cbz	w0, 404688 <ferror@plt+0x26d8>
  404668:	mov	w8, #0x6667                	// #26215
  40466c:	movk	w8, #0x6666, lsl #16
  404670:	smull	x8, w0, w8
  404674:	lsr	x9, x8, #63
  404678:	asr	x8, x8, #34
  40467c:	add	w8, w8, w9
  404680:	sxtw	x9, w8
  404684:	b	40468c <ferror@plt+0x26dc>
  404688:	mov	x9, xzr
  40468c:	adrp	x8, 406000 <ferror@plt+0x4050>
  404690:	add	x8, x8, #0xbe3
  404694:	ldrb	w11, [x8, x9]
  404698:	mov	x10, #0xffffffffffffffff    	// #-1
  40469c:	lsl	x8, x10, x0
  4046a0:	bic	x8, x21, x8
  4046a4:	cmp	w0, #0x0
  4046a8:	mov	x10, x22
  4046ac:	lsr	x19, x21, x0
  4046b0:	csel	x8, x8, xzr, ne  // ne = any
  4046b4:	strb	w11, [x10], #1
  4046b8:	tbz	w20, #0, 4046cc <ferror@plt+0x271c>
  4046bc:	cbz	x9, 4046cc <ferror@plt+0x271c>
  4046c0:	mov	w9, #0x4269                	// #17001
  4046c4:	add	x10, x22, #0x3
  4046c8:	sturh	w9, [x22, #1]
  4046cc:	strb	wzr, [x10]
  4046d0:	cbz	x8, 404718 <ferror@plt+0x2768>
  4046d4:	sub	w9, w0, #0xa
  4046d8:	lsr	x8, x8, x9
  4046dc:	tbnz	w20, #2, 404724 <ferror@plt+0x2774>
  4046e0:	mov	x10, #0xf5c3                	// #62915
  4046e4:	movk	x10, #0x5c28, lsl #16
  4046e8:	add	x9, x8, #0x32
  4046ec:	movk	x10, #0xc28f, lsl #32
  4046f0:	movk	x10, #0x28f5, lsl #48
  4046f4:	sub	x8, x8, #0x3b6
  4046f8:	lsr	x9, x9, #2
  4046fc:	cmp	x8, #0x64
  404700:	umulh	x8, x9, x10
  404704:	lsr	x8, x8, #2
  404708:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40470c:	cinc	w19, w19, cc  // cc = lo, ul, last
  404710:	cbnz	x20, 404754 <ferror@plt+0x27a4>
  404714:	b	4047c4 <ferror@plt+0x2814>
  404718:	mov	x20, xzr
  40471c:	cbnz	x20, 404754 <ferror@plt+0x27a4>
  404720:	b	4047c4 <ferror@plt+0x2814>
  404724:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404728:	add	x8, x8, #0x5
  40472c:	movk	x9, #0xcccd
  404730:	umulh	x10, x8, x9
  404734:	lsr	x20, x10, #3
  404738:	mul	x9, x20, x9
  40473c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404740:	ror	x9, x9, #1
  404744:	movk	x10, #0x1999, lsl #48
  404748:	cmp	x9, x10
  40474c:	b.ls	4047a4 <ferror@plt+0x27f4>  // b.plast
  404750:	cbz	x20, 4047c4 <ferror@plt+0x2814>
  404754:	bl	401c40 <localeconv@plt>
  404758:	cbz	x0, 404768 <ferror@plt+0x27b8>
  40475c:	ldr	x4, [x0]
  404760:	cbnz	x4, 404770 <ferror@plt+0x27c0>
  404764:	b	404778 <ferror@plt+0x27c8>
  404768:	mov	x4, xzr
  40476c:	cbz	x4, 404778 <ferror@plt+0x27c8>
  404770:	ldrb	w8, [x4]
  404774:	cbnz	w8, 404780 <ferror@plt+0x27d0>
  404778:	adrp	x4, 406000 <ferror@plt+0x4050>
  40477c:	add	x4, x4, #0xd3d
  404780:	adrp	x2, 406000 <ferror@plt+0x4050>
  404784:	add	x2, x2, #0xbeb
  404788:	add	x0, sp, #0x10
  40478c:	add	x6, sp, #0x8
  404790:	mov	w1, #0x20                  	// #32
  404794:	mov	w3, w19
  404798:	mov	x5, x20
  40479c:	bl	401c30 <snprintf@plt>
  4047a0:	b	4047e0 <ferror@plt+0x2830>
  4047a4:	mov	x9, #0xf5c3                	// #62915
  4047a8:	movk	x9, #0x5c28, lsl #16
  4047ac:	movk	x9, #0xc28f, lsl #32
  4047b0:	lsr	x8, x8, #2
  4047b4:	movk	x9, #0x28f5, lsl #48
  4047b8:	umulh	x8, x8, x9
  4047bc:	lsr	x20, x8, #2
  4047c0:	cbnz	x20, 404754 <ferror@plt+0x27a4>
  4047c4:	adrp	x2, 406000 <ferror@plt+0x4050>
  4047c8:	add	x2, x2, #0xbf5
  4047cc:	add	x0, sp, #0x10
  4047d0:	add	x4, sp, #0x8
  4047d4:	mov	w1, #0x20                  	// #32
  4047d8:	mov	w3, w19
  4047dc:	bl	401c30 <snprintf@plt>
  4047e0:	add	x0, sp, #0x10
  4047e4:	bl	401d30 <strdup@plt>
  4047e8:	ldp	x20, x19, [sp, #80]
  4047ec:	ldp	x22, x21, [sp, #64]
  4047f0:	ldp	x29, x30, [sp, #48]
  4047f4:	add	sp, sp, #0x60
  4047f8:	ret
  4047fc:	mov	w8, #0xa                   	// #10
  404800:	lsr	x9, x0, x8
  404804:	cbz	x9, 404818 <ferror@plt+0x2868>
  404808:	cmp	x8, #0x33
  40480c:	add	x8, x8, #0xa
  404810:	b.cc	404800 <ferror@plt+0x2850>  // b.lo, b.ul, b.last
  404814:	mov	w8, #0x46                  	// #70
  404818:	sub	w0, w8, #0xa
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-80]!
  404824:	stp	x26, x25, [sp, #16]
  404828:	stp	x24, x23, [sp, #32]
  40482c:	stp	x22, x21, [sp, #48]
  404830:	stp	x20, x19, [sp, #64]
  404834:	mov	x29, sp
  404838:	cbz	x0, 40491c <ferror@plt+0x296c>
  40483c:	mov	x20, x3
  404840:	mov	w19, #0xffffffff            	// #-1
  404844:	cbz	x3, 404938 <ferror@plt+0x2988>
  404848:	mov	x21, x2
  40484c:	cbz	x2, 404938 <ferror@plt+0x2988>
  404850:	mov	x22, x1
  404854:	cbz	x1, 404938 <ferror@plt+0x2988>
  404858:	ldrb	w8, [x0]
  40485c:	cbz	w8, 404938 <ferror@plt+0x2988>
  404860:	ldrb	w8, [x0]
  404864:	cbz	w8, 404924 <ferror@plt+0x2974>
  404868:	mov	x24, xzr
  40486c:	mov	x23, xzr
  404870:	add	x25, x0, #0x1
  404874:	b	404880 <ferror@plt+0x28d0>
  404878:	ldrb	w8, [x25], #1
  40487c:	cbz	w8, 404934 <ferror@plt+0x2984>
  404880:	cmp	x24, x21
  404884:	b.cs	4048f4 <ferror@plt+0x2944>  // b.hs, b.nlast
  404888:	ldrb	w10, [x25]
  40488c:	sub	x9, x25, #0x1
  404890:	cmp	x23, #0x0
  404894:	and	w8, w8, #0xff
  404898:	csel	x23, x9, x23, eq  // eq = none
  40489c:	cmp	w8, #0x2c
  4048a0:	csel	x8, x9, xzr, eq  // eq = none
  4048a4:	cmp	w10, #0x0
  4048a8:	csel	x26, x25, x8, eq  // eq = none
  4048ac:	mov	w8, #0x4                   	// #4
  4048b0:	cbz	x23, 4048fc <ferror@plt+0x294c>
  4048b4:	cbz	x26, 4048fc <ferror@plt+0x294c>
  4048b8:	subs	x1, x26, x23
  4048bc:	b.ls	40490c <ferror@plt+0x295c>  // b.plast
  4048c0:	mov	x0, x23
  4048c4:	blr	x20
  4048c8:	cmn	w0, #0x1
  4048cc:	b.eq	40490c <ferror@plt+0x295c>  // b.none
  4048d0:	str	w0, [x22, x24, lsl #2]
  4048d4:	ldrb	w8, [x26]
  4048d8:	mov	x23, xzr
  4048dc:	add	x24, x24, #0x1
  4048e0:	cmp	w8, #0x0
  4048e4:	cset	w8, eq  // eq = none
  4048e8:	lsl	w8, w8, #1
  4048ec:	cbnz	w8, 404900 <ferror@plt+0x2950>
  4048f0:	b	404878 <ferror@plt+0x28c8>
  4048f4:	mov	w19, #0xfffffffe            	// #-2
  4048f8:	mov	w8, #0x1                   	// #1
  4048fc:	cbz	w8, 404878 <ferror@plt+0x28c8>
  404900:	cmp	w8, #0x4
  404904:	b.eq	404878 <ferror@plt+0x28c8>  // b.none
  404908:	b	40492c <ferror@plt+0x297c>
  40490c:	mov	w19, #0xffffffff            	// #-1
  404910:	mov	w8, #0x1                   	// #1
  404914:	cbnz	w8, 404900 <ferror@plt+0x2950>
  404918:	b	404878 <ferror@plt+0x28c8>
  40491c:	mov	w19, #0xffffffff            	// #-1
  404920:	b	404938 <ferror@plt+0x2988>
  404924:	mov	x24, xzr
  404928:	b	404934 <ferror@plt+0x2984>
  40492c:	cmp	w8, #0x2
  404930:	b.ne	404938 <ferror@plt+0x2988>  // b.any
  404934:	mov	w19, w24
  404938:	mov	w0, w19
  40493c:	ldp	x20, x19, [sp, #64]
  404940:	ldp	x22, x21, [sp, #48]
  404944:	ldp	x24, x23, [sp, #32]
  404948:	ldp	x26, x25, [sp, #16]
  40494c:	ldp	x29, x30, [sp], #80
  404950:	ret
  404954:	stp	x29, x30, [sp, #-32]!
  404958:	str	x19, [sp, #16]
  40495c:	mov	x29, sp
  404960:	cbz	x0, 404984 <ferror@plt+0x29d4>
  404964:	mov	x19, x3
  404968:	mov	w8, #0xffffffff            	// #-1
  40496c:	cbz	x3, 404988 <ferror@plt+0x29d8>
  404970:	ldrb	w9, [x0]
  404974:	cbz	w9, 404988 <ferror@plt+0x29d8>
  404978:	ldr	x8, [x19]
  40497c:	cmp	x8, x2
  404980:	b.ls	404998 <ferror@plt+0x29e8>  // b.plast
  404984:	mov	w8, #0xffffffff            	// #-1
  404988:	ldr	x19, [sp, #16]
  40498c:	mov	w0, w8
  404990:	ldp	x29, x30, [sp], #32
  404994:	ret
  404998:	cmp	w9, #0x2b
  40499c:	b.ne	4049a8 <ferror@plt+0x29f8>  // b.any
  4049a0:	add	x0, x0, #0x1
  4049a4:	b	4049ac <ferror@plt+0x29fc>
  4049a8:	str	xzr, [x19]
  4049ac:	ldr	x8, [x19]
  4049b0:	mov	x3, x4
  4049b4:	add	x1, x1, x8, lsl #2
  4049b8:	sub	x2, x2, x8
  4049bc:	bl	404820 <ferror@plt+0x2870>
  4049c0:	mov	w8, w0
  4049c4:	cmp	w0, #0x1
  4049c8:	b.lt	404988 <ferror@plt+0x29d8>  // b.tstop
  4049cc:	ldr	x9, [x19]
  4049d0:	add	x9, x9, w8, sxtw
  4049d4:	str	x9, [x19]
  4049d8:	b	404988 <ferror@plt+0x29d8>
  4049dc:	stp	x29, x30, [sp, #-80]!
  4049e0:	stp	x22, x21, [sp, #48]
  4049e4:	mov	w21, #0xffffffea            	// #-22
  4049e8:	str	x25, [sp, #16]
  4049ec:	stp	x24, x23, [sp, #32]
  4049f0:	stp	x20, x19, [sp, #64]
  4049f4:	mov	x29, sp
  4049f8:	cbz	x1, 404ae4 <ferror@plt+0x2b34>
  4049fc:	cbz	x0, 404ae4 <ferror@plt+0x2b34>
  404a00:	mov	x19, x2
  404a04:	cbz	x2, 404ae4 <ferror@plt+0x2b34>
  404a08:	ldrb	w8, [x0]
  404a0c:	cbz	w8, 404ae0 <ferror@plt+0x2b30>
  404a10:	mov	x20, x1
  404a14:	mov	x22, xzr
  404a18:	add	x23, x0, #0x1
  404a1c:	mov	w24, #0x1                   	// #1
  404a20:	b	404a2c <ferror@plt+0x2a7c>
  404a24:	ldrb	w8, [x23], #1
  404a28:	cbz	w8, 404ae0 <ferror@plt+0x2b30>
  404a2c:	mov	x9, x23
  404a30:	ldrb	w10, [x9], #-1
  404a34:	cmp	x22, #0x0
  404a38:	and	w8, w8, #0xff
  404a3c:	csel	x22, x9, x22, eq  // eq = none
  404a40:	cmp	w8, #0x2c
  404a44:	csel	x8, x9, xzr, eq  // eq = none
  404a48:	cmp	w10, #0x0
  404a4c:	csel	x25, x23, x8, eq  // eq = none
  404a50:	mov	w8, #0x4                   	// #4
  404a54:	cbz	x22, 404ab8 <ferror@plt+0x2b08>
  404a58:	cbz	x25, 404ab8 <ferror@plt+0x2b08>
  404a5c:	subs	x1, x25, x22
  404a60:	b.ls	404ab0 <ferror@plt+0x2b00>  // b.plast
  404a64:	mov	x0, x22
  404a68:	blr	x19
  404a6c:	tbnz	w0, #31, 404ac8 <ferror@plt+0x2b18>
  404a70:	add	w8, w0, #0x7
  404a74:	cmp	w0, #0x0
  404a78:	csel	w8, w8, w0, lt  // lt = tstop
  404a7c:	sbfx	x8, x8, #3, #29
  404a80:	ldrb	w9, [x20, x8]
  404a84:	and	w10, w0, #0x7
  404a88:	lsl	w10, w24, w10
  404a8c:	mov	x22, xzr
  404a90:	orr	w9, w9, w10
  404a94:	strb	w9, [x20, x8]
  404a98:	ldrb	w8, [x25]
  404a9c:	cmp	w8, #0x0
  404aa0:	cset	w8, eq  // eq = none
  404aa4:	lsl	w8, w8, #1
  404aa8:	cbnz	w8, 404abc <ferror@plt+0x2b0c>
  404aac:	b	404a24 <ferror@plt+0x2a74>
  404ab0:	mov	w21, #0xffffffff            	// #-1
  404ab4:	mov	w8, #0x1                   	// #1
  404ab8:	cbz	w8, 404a24 <ferror@plt+0x2a74>
  404abc:	cmp	w8, #0x4
  404ac0:	b.eq	404a24 <ferror@plt+0x2a74>  // b.none
  404ac4:	b	404ad8 <ferror@plt+0x2b28>
  404ac8:	mov	w8, #0x1                   	// #1
  404acc:	mov	w21, w0
  404ad0:	cbnz	w8, 404abc <ferror@plt+0x2b0c>
  404ad4:	b	404a24 <ferror@plt+0x2a74>
  404ad8:	cmp	w8, #0x2
  404adc:	b.ne	404ae4 <ferror@plt+0x2b34>  // b.any
  404ae0:	mov	w21, wzr
  404ae4:	mov	w0, w21
  404ae8:	ldp	x20, x19, [sp, #64]
  404aec:	ldp	x22, x21, [sp, #48]
  404af0:	ldp	x24, x23, [sp, #32]
  404af4:	ldr	x25, [sp, #16]
  404af8:	ldp	x29, x30, [sp], #80
  404afc:	ret
  404b00:	stp	x29, x30, [sp, #-64]!
  404b04:	stp	x22, x21, [sp, #32]
  404b08:	mov	w21, #0xffffffea            	// #-22
  404b0c:	stp	x24, x23, [sp, #16]
  404b10:	stp	x20, x19, [sp, #48]
  404b14:	mov	x29, sp
  404b18:	cbz	x1, 404be8 <ferror@plt+0x2c38>
  404b1c:	cbz	x0, 404be8 <ferror@plt+0x2c38>
  404b20:	mov	x19, x2
  404b24:	cbz	x2, 404be8 <ferror@plt+0x2c38>
  404b28:	ldrb	w8, [x0]
  404b2c:	cbz	w8, 404be4 <ferror@plt+0x2c34>
  404b30:	mov	x20, x1
  404b34:	mov	x22, xzr
  404b38:	add	x23, x0, #0x1
  404b3c:	b	404b48 <ferror@plt+0x2b98>
  404b40:	ldrb	w8, [x23], #1
  404b44:	cbz	w8, 404be4 <ferror@plt+0x2c34>
  404b48:	mov	x9, x23
  404b4c:	ldrb	w10, [x9], #-1
  404b50:	cmp	x22, #0x0
  404b54:	and	w8, w8, #0xff
  404b58:	csel	x22, x9, x22, eq  // eq = none
  404b5c:	cmp	w8, #0x2c
  404b60:	csel	x8, x9, xzr, eq  // eq = none
  404b64:	cmp	w10, #0x0
  404b68:	csel	x24, x23, x8, eq  // eq = none
  404b6c:	mov	w8, #0x4                   	// #4
  404b70:	cbz	x22, 404bbc <ferror@plt+0x2c0c>
  404b74:	cbz	x24, 404bbc <ferror@plt+0x2c0c>
  404b78:	subs	x1, x24, x22
  404b7c:	b.ls	404bb4 <ferror@plt+0x2c04>  // b.plast
  404b80:	mov	x0, x22
  404b84:	blr	x19
  404b88:	tbnz	x0, #63, 404bcc <ferror@plt+0x2c1c>
  404b8c:	ldr	x8, [x20]
  404b90:	mov	x22, xzr
  404b94:	orr	x8, x8, x0
  404b98:	str	x8, [x20]
  404b9c:	ldrb	w8, [x24]
  404ba0:	cmp	w8, #0x0
  404ba4:	cset	w8, eq  // eq = none
  404ba8:	lsl	w8, w8, #1
  404bac:	cbnz	w8, 404bc0 <ferror@plt+0x2c10>
  404bb0:	b	404b40 <ferror@plt+0x2b90>
  404bb4:	mov	w21, #0xffffffff            	// #-1
  404bb8:	mov	w8, #0x1                   	// #1
  404bbc:	cbz	w8, 404b40 <ferror@plt+0x2b90>
  404bc0:	cmp	w8, #0x4
  404bc4:	b.eq	404b40 <ferror@plt+0x2b90>  // b.none
  404bc8:	b	404bdc <ferror@plt+0x2c2c>
  404bcc:	mov	w8, #0x1                   	// #1
  404bd0:	mov	w21, w0
  404bd4:	cbnz	w8, 404bc0 <ferror@plt+0x2c10>
  404bd8:	b	404b40 <ferror@plt+0x2b90>
  404bdc:	cmp	w8, #0x2
  404be0:	b.ne	404be8 <ferror@plt+0x2c38>  // b.any
  404be4:	mov	w21, wzr
  404be8:	mov	w0, w21
  404bec:	ldp	x20, x19, [sp, #48]
  404bf0:	ldp	x22, x21, [sp, #32]
  404bf4:	ldp	x24, x23, [sp, #16]
  404bf8:	ldp	x29, x30, [sp], #64
  404bfc:	ret
  404c00:	stp	x29, x30, [sp, #-64]!
  404c04:	mov	x29, sp
  404c08:	str	x23, [sp, #16]
  404c0c:	stp	x22, x21, [sp, #32]
  404c10:	stp	x20, x19, [sp, #48]
  404c14:	str	xzr, [x29, #24]
  404c18:	cbz	x0, 404d08 <ferror@plt+0x2d58>
  404c1c:	mov	w21, w3
  404c20:	mov	x19, x2
  404c24:	mov	x23, x1
  404c28:	mov	x22, x0
  404c2c:	str	w3, [x1]
  404c30:	str	w3, [x2]
  404c34:	bl	401f60 <__errno_location@plt>
  404c38:	str	wzr, [x0]
  404c3c:	ldrb	w8, [x22]
  404c40:	mov	x20, x0
  404c44:	cmp	w8, #0x3a
  404c48:	b.ne	404c90 <ferror@plt+0x2ce0>  // b.any
  404c4c:	add	x21, x22, #0x1
  404c50:	add	x1, x29, #0x18
  404c54:	mov	w2, #0xa                   	// #10
  404c58:	mov	x0, x21
  404c5c:	bl	401e30 <strtol@plt>
  404c60:	str	w0, [x19]
  404c64:	ldr	w8, [x20]
  404c68:	mov	w0, #0xffffffff            	// #-1
  404c6c:	cbnz	w8, 404d08 <ferror@plt+0x2d58>
  404c70:	ldr	x8, [x29, #24]
  404c74:	cbz	x8, 404d08 <ferror@plt+0x2d58>
  404c78:	cmp	x8, x21
  404c7c:	mov	w0, #0xffffffff            	// #-1
  404c80:	b.eq	404d08 <ferror@plt+0x2d58>  // b.none
  404c84:	ldrb	w8, [x8]
  404c88:	cbz	w8, 404d04 <ferror@plt+0x2d54>
  404c8c:	b	404d08 <ferror@plt+0x2d58>
  404c90:	add	x1, x29, #0x18
  404c94:	mov	w2, #0xa                   	// #10
  404c98:	mov	x0, x22
  404c9c:	bl	401e30 <strtol@plt>
  404ca0:	str	w0, [x23]
  404ca4:	str	w0, [x19]
  404ca8:	ldr	x8, [x29, #24]
  404cac:	mov	w0, #0xffffffff            	// #-1
  404cb0:	cmp	x8, x22
  404cb4:	b.eq	404d08 <ferror@plt+0x2d58>  // b.none
  404cb8:	ldr	w9, [x20]
  404cbc:	cbnz	w9, 404d08 <ferror@plt+0x2d58>
  404cc0:	cbz	x8, 404d08 <ferror@plt+0x2d58>
  404cc4:	ldrb	w9, [x8]
  404cc8:	cmp	w9, #0x2d
  404ccc:	b.eq	404cf0 <ferror@plt+0x2d40>  // b.none
  404cd0:	cmp	w9, #0x3a
  404cd4:	b.ne	404d04 <ferror@plt+0x2d54>  // b.any
  404cd8:	ldrb	w10, [x8, #1]
  404cdc:	cbz	w10, 404d00 <ferror@plt+0x2d50>
  404ce0:	cmp	w9, #0x3a
  404ce4:	b.eq	404cf0 <ferror@plt+0x2d40>  // b.none
  404ce8:	cmp	w9, #0x2d
  404cec:	b.ne	404d04 <ferror@plt+0x2d54>  // b.any
  404cf0:	add	x21, x8, #0x1
  404cf4:	str	xzr, [x29, #24]
  404cf8:	str	wzr, [x20]
  404cfc:	b	404c50 <ferror@plt+0x2ca0>
  404d00:	str	w21, [x19]
  404d04:	mov	w0, wzr
  404d08:	ldp	x20, x19, [sp, #48]
  404d0c:	ldp	x22, x21, [sp, #32]
  404d10:	ldr	x23, [sp, #16]
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	sub	sp, sp, #0x50
  404d20:	stp	x20, x19, [sp, #64]
  404d24:	mov	x20, x1
  404d28:	mov	x19, x0
  404d2c:	stp	x29, x30, [sp, #16]
  404d30:	stp	x24, x23, [sp, #32]
  404d34:	stp	x22, x21, [sp, #48]
  404d38:	add	x29, sp, #0x10
  404d3c:	mov	w0, wzr
  404d40:	cbz	x20, 404e0c <ferror@plt+0x2e5c>
  404d44:	cbz	x19, 404e0c <ferror@plt+0x2e5c>
  404d48:	add	x1, sp, #0x8
  404d4c:	mov	x0, x19
  404d50:	bl	404e24 <ferror@plt+0x2e74>
  404d54:	mov	x21, x0
  404d58:	mov	x1, sp
  404d5c:	mov	x0, x20
  404d60:	bl	404e24 <ferror@plt+0x2e74>
  404d64:	ldp	x24, x22, [sp]
  404d68:	adds	x8, x24, x22
  404d6c:	b.eq	404d98 <ferror@plt+0x2de8>  // b.none
  404d70:	mov	x23, x0
  404d74:	cmp	x8, #0x1
  404d78:	b.ne	404dc0 <ferror@plt+0x2e10>  // b.any
  404d7c:	cbz	x21, 404da4 <ferror@plt+0x2df4>
  404d80:	ldrb	w8, [x21]
  404d84:	cmp	w8, #0x2f
  404d88:	b.ne	404da4 <ferror@plt+0x2df4>  // b.any
  404d8c:	mov	w0, #0x1                   	// #1
  404d90:	cbnz	w0, 404e00 <ferror@plt+0x2e50>
  404d94:	b	404d3c <ferror@plt+0x2d8c>
  404d98:	mov	w0, #0x1                   	// #1
  404d9c:	cbnz	w0, 404e00 <ferror@plt+0x2e50>
  404da0:	b	404d3c <ferror@plt+0x2d8c>
  404da4:	cbz	x23, 404dc0 <ferror@plt+0x2e10>
  404da8:	ldrb	w8, [x23]
  404dac:	cmp	w8, #0x2f
  404db0:	b.ne	404dc0 <ferror@plt+0x2e10>  // b.any
  404db4:	mov	w0, #0x1                   	// #1
  404db8:	cbnz	w0, 404e00 <ferror@plt+0x2e50>
  404dbc:	b	404d3c <ferror@plt+0x2d8c>
  404dc0:	mov	w0, #0x3                   	// #3
  404dc4:	cbz	x21, 404dec <ferror@plt+0x2e3c>
  404dc8:	cbz	x23, 404dec <ferror@plt+0x2e3c>
  404dcc:	cmp	x22, x24
  404dd0:	b.ne	404dec <ferror@plt+0x2e3c>  // b.any
  404dd4:	mov	x0, x21
  404dd8:	mov	x1, x23
  404ddc:	mov	x2, x22
  404de0:	bl	401cc0 <strncmp@plt>
  404de4:	cbz	w0, 404df4 <ferror@plt+0x2e44>
  404de8:	mov	w0, #0x3                   	// #3
  404dec:	cbnz	w0, 404e00 <ferror@plt+0x2e50>
  404df0:	b	404d3c <ferror@plt+0x2d8c>
  404df4:	add	x19, x21, x22
  404df8:	add	x20, x23, x24
  404dfc:	cbz	w0, 404d3c <ferror@plt+0x2d8c>
  404e00:	cmp	w0, #0x3
  404e04:	b.ne	404e0c <ferror@plt+0x2e5c>  // b.any
  404e08:	mov	w0, wzr
  404e0c:	ldp	x20, x19, [sp, #64]
  404e10:	ldp	x22, x21, [sp, #48]
  404e14:	ldp	x24, x23, [sp, #32]
  404e18:	ldp	x29, x30, [sp, #16]
  404e1c:	add	sp, sp, #0x50
  404e20:	ret
  404e24:	mov	x8, x0
  404e28:	str	xzr, [x1]
  404e2c:	mov	x0, x8
  404e30:	cbz	x8, 404e78 <ferror@plt+0x2ec8>
  404e34:	ldrb	w9, [x0]
  404e38:	cmp	w9, #0x2f
  404e3c:	b.ne	404e50 <ferror@plt+0x2ea0>  // b.any
  404e40:	mov	x8, x0
  404e44:	ldrb	w10, [x8, #1]!
  404e48:	cmp	w10, #0x2f
  404e4c:	b.eq	404e2c <ferror@plt+0x2e7c>  // b.none
  404e50:	cbz	w9, 404e74 <ferror@plt+0x2ec4>
  404e54:	mov	w8, #0x1                   	// #1
  404e58:	str	x8, [x1]
  404e5c:	ldrb	w9, [x0, x8]
  404e60:	cbz	w9, 404e78 <ferror@plt+0x2ec8>
  404e64:	cmp	w9, #0x2f
  404e68:	b.eq	404e78 <ferror@plt+0x2ec8>  // b.none
  404e6c:	add	x8, x8, #0x1
  404e70:	b	404e58 <ferror@plt+0x2ea8>
  404e74:	mov	x0, xzr
  404e78:	ret
  404e7c:	stp	x29, x30, [sp, #-64]!
  404e80:	orr	x8, x0, x1
  404e84:	stp	x24, x23, [sp, #16]
  404e88:	stp	x22, x21, [sp, #32]
  404e8c:	stp	x20, x19, [sp, #48]
  404e90:	mov	x29, sp
  404e94:	cbz	x8, 404ec8 <ferror@plt+0x2f18>
  404e98:	mov	x19, x1
  404e9c:	mov	x22, x0
  404ea0:	mov	x20, x2
  404ea4:	cbz	x0, 404edc <ferror@plt+0x2f2c>
  404ea8:	cbz	x19, 404ef0 <ferror@plt+0x2f40>
  404eac:	mov	x0, x22
  404eb0:	bl	401b00 <strlen@plt>
  404eb4:	mvn	x8, x0
  404eb8:	cmp	x8, x20
  404ebc:	b.cs	404ef8 <ferror@plt+0x2f48>  // b.hs, b.nlast
  404ec0:	mov	x21, xzr
  404ec4:	b	404f34 <ferror@plt+0x2f84>
  404ec8:	adrp	x0, 406000 <ferror@plt+0x4050>
  404ecc:	add	x0, x0, #0x47f
  404ed0:	bl	401d30 <strdup@plt>
  404ed4:	mov	x21, x0
  404ed8:	b	404f34 <ferror@plt+0x2f84>
  404edc:	mov	x0, x19
  404ee0:	mov	x1, x20
  404ee4:	bl	401e80 <strndup@plt>
  404ee8:	mov	x21, x0
  404eec:	b	404f34 <ferror@plt+0x2f84>
  404ef0:	mov	x0, x22
  404ef4:	b	404ed0 <ferror@plt+0x2f20>
  404ef8:	add	x24, x0, x20
  404efc:	mov	x23, x0
  404f00:	add	x0, x24, #0x1
  404f04:	bl	401c90 <malloc@plt>
  404f08:	mov	x21, x0
  404f0c:	cbz	x0, 404f34 <ferror@plt+0x2f84>
  404f10:	mov	x0, x21
  404f14:	mov	x1, x22
  404f18:	mov	x2, x23
  404f1c:	bl	401ac0 <memcpy@plt>
  404f20:	add	x0, x21, x23
  404f24:	mov	x1, x19
  404f28:	mov	x2, x20
  404f2c:	bl	401ac0 <memcpy@plt>
  404f30:	strb	wzr, [x21, x24]
  404f34:	mov	x0, x21
  404f38:	ldp	x20, x19, [sp, #48]
  404f3c:	ldp	x22, x21, [sp, #32]
  404f40:	ldp	x24, x23, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #64
  404f48:	ret
  404f4c:	stp	x29, x30, [sp, #-32]!
  404f50:	stp	x20, x19, [sp, #16]
  404f54:	mov	x19, x1
  404f58:	mov	x20, x0
  404f5c:	mov	x29, sp
  404f60:	cbz	x1, 404f74 <ferror@plt+0x2fc4>
  404f64:	mov	x0, x19
  404f68:	bl	401b00 <strlen@plt>
  404f6c:	mov	x2, x0
  404f70:	b	404f78 <ferror@plt+0x2fc8>
  404f74:	mov	x2, xzr
  404f78:	mov	x0, x20
  404f7c:	mov	x1, x19
  404f80:	bl	404e7c <ferror@plt+0x2ecc>
  404f84:	ldp	x20, x19, [sp, #16]
  404f88:	ldp	x29, x30, [sp], #32
  404f8c:	ret
  404f90:	sub	sp, sp, #0x120
  404f94:	stp	x29, x30, [sp, #256]
  404f98:	add	x29, sp, #0x100
  404f9c:	add	x9, sp, #0x80
  404fa0:	mov	x10, sp
  404fa4:	mov	x11, #0xffffffffffffffd0    	// #-48
  404fa8:	add	x8, x29, #0x20
  404fac:	movk	x11, #0xff80, lsl #32
  404fb0:	add	x9, x9, #0x30
  404fb4:	add	x10, x10, #0x80
  404fb8:	stp	x8, x9, [x29, #-32]
  404fbc:	stp	x10, x11, [x29, #-16]
  404fc0:	stp	q1, q2, [sp, #16]
  404fc4:	str	q0, [sp]
  404fc8:	ldp	q0, q1, [x29, #-32]
  404fcc:	stp	x28, x19, [sp, #272]
  404fd0:	mov	x19, x0
  404fd4:	stp	x2, x3, [sp, #128]
  404fd8:	sub	x0, x29, #0x28
  404fdc:	sub	x2, x29, #0x50
  404fe0:	stp	x4, x5, [sp, #144]
  404fe4:	stp	x6, x7, [sp, #160]
  404fe8:	stp	q3, q4, [sp, #48]
  404fec:	stp	q5, q6, [sp, #80]
  404ff0:	str	q7, [sp, #112]
  404ff4:	stp	q0, q1, [x29, #-80]
  404ff8:	bl	401e70 <vasprintf@plt>
  404ffc:	tbnz	w0, #31, 405024 <ferror@plt+0x3074>
  405000:	ldur	x1, [x29, #-40]
  405004:	sxtw	x2, w0
  405008:	mov	x0, x19
  40500c:	bl	404e7c <ferror@plt+0x2ecc>
  405010:	ldur	x8, [x29, #-40]
  405014:	mov	x19, x0
  405018:	mov	x0, x8
  40501c:	bl	401e40 <free@plt>
  405020:	b	405028 <ferror@plt+0x3078>
  405024:	mov	x19, xzr
  405028:	mov	x0, x19
  40502c:	ldp	x28, x19, [sp, #272]
  405030:	ldp	x29, x30, [sp, #256]
  405034:	add	sp, sp, #0x120
  405038:	ret
  40503c:	stp	x29, x30, [sp, #-80]!
  405040:	stp	x24, x23, [sp, #32]
  405044:	stp	x22, x21, [sp, #48]
  405048:	stp	x20, x19, [sp, #64]
  40504c:	ldr	x19, [x0]
  405050:	str	x25, [sp, #16]
  405054:	mov	x29, sp
  405058:	ldrb	w8, [x19]
  40505c:	cbz	w8, 40515c <ferror@plt+0x31ac>
  405060:	mov	x20, x0
  405064:	mov	x22, x1
  405068:	mov	x0, x19
  40506c:	mov	x1, x2
  405070:	mov	w23, w3
  405074:	mov	x21, x2
  405078:	bl	401e90 <strspn@plt>
  40507c:	add	x19, x19, x0
  405080:	ldrb	w8, [x19]
  405084:	cbz	x8, 405158 <ferror@plt+0x31a8>
  405088:	cbz	w23, 405110 <ferror@plt+0x3160>
  40508c:	cmp	w8, #0x3f
  405090:	b.hi	405128 <ferror@plt+0x3178>  // b.pmore
  405094:	mov	w9, #0x1                   	// #1
  405098:	lsl	x8, x9, x8
  40509c:	mov	x9, #0x1                   	// #1
  4050a0:	movk	x9, #0x84, lsl #32
  4050a4:	and	x8, x8, x9
  4050a8:	cbz	x8, 405128 <ferror@plt+0x3178>
  4050ac:	mov	x23, x19
  4050b0:	ldrb	w25, [x23], #1
  4050b4:	add	x1, x29, #0x1c
  4050b8:	strb	wzr, [x29, #29]
  4050bc:	mov	x0, x23
  4050c0:	strb	w25, [x29, #28]
  4050c4:	bl	405194 <ferror@plt+0x31e4>
  4050c8:	str	x0, [x22]
  4050cc:	add	x8, x0, x19
  4050d0:	ldrb	w9, [x8, #1]
  4050d4:	mov	w8, wzr
  4050d8:	cbz	w9, 405180 <ferror@plt+0x31d0>
  4050dc:	cmp	w9, w25
  4050e0:	b.ne	405180 <ferror@plt+0x31d0>  // b.any
  4050e4:	add	x8, x0, x19
  4050e8:	ldrsb	w1, [x8, #2]
  4050ec:	mov	x24, x0
  4050f0:	cbz	w1, 405100 <ferror@plt+0x3150>
  4050f4:	mov	x0, x21
  4050f8:	bl	401ea0 <strchr@plt>
  4050fc:	cbz	x0, 40517c <ferror@plt+0x31cc>
  405100:	add	x8, x19, x24
  405104:	add	x19, x8, #0x2
  405108:	mov	w8, #0x1                   	// #1
  40510c:	b	405184 <ferror@plt+0x31d4>
  405110:	mov	x0, x19
  405114:	mov	x1, x21
  405118:	bl	401f30 <strcspn@plt>
  40511c:	str	x0, [x22]
  405120:	add	x22, x19, x0
  405124:	b	405150 <ferror@plt+0x31a0>
  405128:	mov	x0, x19
  40512c:	mov	x1, x21
  405130:	bl	405194 <ferror@plt+0x31e4>
  405134:	str	x0, [x22]
  405138:	add	x22, x19, x0
  40513c:	ldrsb	w1, [x22]
  405140:	cbz	w1, 405150 <ferror@plt+0x31a0>
  405144:	mov	x0, x21
  405148:	bl	401ea0 <strchr@plt>
  40514c:	cbz	x0, 405158 <ferror@plt+0x31a8>
  405150:	str	x22, [x20]
  405154:	b	405160 <ferror@plt+0x31b0>
  405158:	str	x19, [x20]
  40515c:	mov	x19, xzr
  405160:	mov	x0, x19
  405164:	ldp	x20, x19, [sp, #64]
  405168:	ldp	x22, x21, [sp, #48]
  40516c:	ldp	x24, x23, [sp, #32]
  405170:	ldr	x25, [sp, #16]
  405174:	ldp	x29, x30, [sp], #80
  405178:	ret
  40517c:	mov	w8, wzr
  405180:	mov	x23, x19
  405184:	str	x19, [x20]
  405188:	mov	x19, x23
  40518c:	tbz	w8, #0, 40515c <ferror@plt+0x31ac>
  405190:	b	405160 <ferror@plt+0x31b0>
  405194:	stp	x29, x30, [sp, #-48]!
  405198:	stp	x22, x21, [sp, #16]
  40519c:	stp	x20, x19, [sp, #32]
  4051a0:	ldrb	w8, [x0]
  4051a4:	mov	x29, sp
  4051a8:	cbz	w8, 4051f8 <ferror@plt+0x3248>
  4051ac:	mov	x19, x1
  4051b0:	mov	x22, xzr
  4051b4:	mov	w20, wzr
  4051b8:	add	x21, x0, #0x1
  4051bc:	b	4051e0 <ferror@plt+0x3230>
  4051c0:	sxtb	w1, w8
  4051c4:	mov	x0, x19
  4051c8:	bl	401ea0 <strchr@plt>
  4051cc:	cbnz	x0, 405204 <ferror@plt+0x3254>
  4051d0:	mov	w20, wzr
  4051d4:	ldrb	w8, [x21, x22]
  4051d8:	add	x22, x22, #0x1
  4051dc:	cbz	w8, 405204 <ferror@plt+0x3254>
  4051e0:	cbnz	w20, 4051d0 <ferror@plt+0x3220>
  4051e4:	and	w9, w8, #0xff
  4051e8:	cmp	w9, #0x5c
  4051ec:	b.ne	4051c0 <ferror@plt+0x3210>  // b.any
  4051f0:	mov	w20, #0x1                   	// #1
  4051f4:	b	4051d4 <ferror@plt+0x3224>
  4051f8:	mov	w20, wzr
  4051fc:	mov	w22, wzr
  405200:	b	405204 <ferror@plt+0x3254>
  405204:	sub	w8, w22, w20
  405208:	ldp	x20, x19, [sp, #32]
  40520c:	ldp	x22, x21, [sp, #16]
  405210:	sxtw	x0, w8
  405214:	ldp	x29, x30, [sp], #48
  405218:	ret
  40521c:	stp	x29, x30, [sp, #-32]!
  405220:	str	x19, [sp, #16]
  405224:	mov	x19, x0
  405228:	mov	x29, sp
  40522c:	mov	x0, x19
  405230:	bl	401cf0 <fgetc@plt>
  405234:	cmn	w0, #0x1
  405238:	b.eq	40524c <ferror@plt+0x329c>  // b.none
  40523c:	cmp	w0, #0xa
  405240:	b.ne	40522c <ferror@plt+0x327c>  // b.any
  405244:	mov	w0, wzr
  405248:	b	405250 <ferror@plt+0x32a0>
  40524c:	mov	w0, #0x1                   	// #1
  405250:	ldr	x19, [sp, #16]
  405254:	ldp	x29, x30, [sp], #32
  405258:	ret
  40525c:	sub	sp, sp, #0xe0
  405260:	stp	x29, x30, [sp, #160]
  405264:	stp	x24, x23, [sp, #176]
  405268:	stp	x22, x21, [sp, #192]
  40526c:	stp	x20, x19, [sp, #208]
  405270:	add	x29, sp, #0xa0
  405274:	stp	xzr, xzr, [sp, #8]
  405278:	cbz	x0, 4056dc <ferror@plt+0x372c>
  40527c:	mov	x19, x1
  405280:	cbz	x1, 4056fc <ferror@plt+0x374c>
  405284:	mov	x20, x0
  405288:	mov	x0, xzr
  40528c:	bl	401c80 <time@plt>
  405290:	str	x0, [sp, #24]
  405294:	add	x0, sp, #0x18
  405298:	sub	x1, x29, #0x40
  40529c:	bl	401bb0 <localtime_r@plt>
  4052a0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4052a4:	mov	w22, #0xffffffff            	// #-1
  4052a8:	add	x1, x1, #0xc90
  4052ac:	mov	x0, x20
  4052b0:	stur	w22, [x29, #-32]
  4052b4:	bl	401e00 <strcmp@plt>
  4052b8:	cbz	w0, 405358 <ferror@plt+0x33a8>
  4052bc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4052c0:	add	x1, x1, #0xc94
  4052c4:	mov	x0, x20
  4052c8:	bl	401e00 <strcmp@plt>
  4052cc:	cbz	w0, 405320 <ferror@plt+0x3370>
  4052d0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4052d4:	add	x1, x1, #0xc9a
  4052d8:	mov	x0, x20
  4052dc:	bl	401e00 <strcmp@plt>
  4052e0:	cbz	w0, 40532c <ferror@plt+0x337c>
  4052e4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4052e8:	add	x1, x1, #0xca4
  4052ec:	mov	x0, x20
  4052f0:	bl	401e00 <strcmp@plt>
  4052f4:	cbz	w0, 405340 <ferror@plt+0x3390>
  4052f8:	ldrb	w8, [x20]
  4052fc:	cmp	w8, #0x2d
  405300:	b.eq	4053a0 <ferror@plt+0x33f0>  // b.none
  405304:	cmp	w8, #0x2b
  405308:	b.ne	4053b8 <ferror@plt+0x3408>  // b.any
  40530c:	add	x0, x20, #0x1
  405310:	add	x1, sp, #0x10
  405314:	bl	40571c <ferror@plt+0x376c>
  405318:	tbz	w0, #31, 405354 <ferror@plt+0x33a4>
  40531c:	b	4053b0 <ferror@plt+0x3400>
  405320:	stur	wzr, [x29, #-56]
  405324:	stur	xzr, [x29, #-64]
  405328:	b	405354 <ferror@plt+0x33a4>
  40532c:	ldur	w8, [x29, #-52]
  405330:	stur	wzr, [x29, #-56]
  405334:	stur	xzr, [x29, #-64]
  405338:	sub	w8, w8, #0x1
  40533c:	b	405350 <ferror@plt+0x33a0>
  405340:	ldur	w8, [x29, #-52]
  405344:	stur	wzr, [x29, #-56]
  405348:	stur	xzr, [x29, #-64]
  40534c:	add	w8, w8, #0x1
  405350:	stur	w8, [x29, #-52]
  405354:	mov	w22, #0xffffffff            	// #-1
  405358:	sub	x0, x29, #0x40
  40535c:	bl	401d80 <mktime@plt>
  405360:	cmn	x0, #0x1
  405364:	str	x0, [sp, #24]
  405368:	b.eq	405698 <ferror@plt+0x36e8>  // b.none
  40536c:	tbnz	w22, #31, 40537c <ferror@plt+0x33cc>
  405370:	ldur	w8, [x29, #-40]
  405374:	cmp	w8, w22
  405378:	b.ne	405698 <ferror@plt+0x36e8>  // b.any
  40537c:	ldp	x9, x8, [sp, #8]
  405380:	mov	w10, #0x4240                	// #16960
  405384:	movk	w10, #0xf, lsl #16
  405388:	mov	w20, wzr
  40538c:	madd	x8, x0, x10, x8
  405390:	subs	x8, x8, x9
  405394:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  405398:	str	x8, [x19]
  40539c:	b	40569c <ferror@plt+0x36ec>
  4053a0:	add	x0, x20, #0x1
  4053a4:	add	x1, sp, #0x8
  4053a8:	bl	40571c <ferror@plt+0x376c>
  4053ac:	tbz	w0, #31, 405354 <ferror@plt+0x33a4>
  4053b0:	mov	w20, w0
  4053b4:	b	40569c <ferror@plt+0x36ec>
  4053b8:	mov	x0, x20
  4053bc:	bl	4059b4 <ferror@plt+0x3a04>
  4053c0:	cbz	x0, 405400 <ferror@plt+0x3450>
  4053c4:	mov	x0, x20
  4053c8:	bl	401b00 <strlen@plt>
  4053cc:	sub	x1, x0, #0x4
  4053d0:	mov	x0, x20
  4053d4:	bl	401e80 <strndup@plt>
  4053d8:	cbz	x0, 4056b8 <ferror@plt+0x3708>
  4053dc:	add	x1, sp, #0x8
  4053e0:	mov	x21, x0
  4053e4:	bl	40571c <ferror@plt+0x376c>
  4053e8:	mov	w20, w0
  4053ec:	mov	x0, x21
  4053f0:	bl	401e40 <free@plt>
  4053f4:	mvn	w8, w20
  4053f8:	lsr	w8, w8, #31
  4053fc:	b	4056c0 <ferror@plt+0x3710>
  405400:	adrp	x24, 417000 <ferror@plt+0x15050>
  405404:	mov	x23, xzr
  405408:	mov	w22, #0xffffffff            	// #-1
  40540c:	add	x24, x24, #0xb50
  405410:	b	40542c <ferror@plt+0x347c>
  405414:	mov	w8, #0x1                   	// #1
  405418:	cbz	w8, 405468 <ferror@plt+0x34b8>
  40541c:	cmp	x23, #0xd
  405420:	add	x23, x23, #0x1
  405424:	add	x24, x24, #0x10
  405428:	b.cs	405468 <ferror@plt+0x34b8>  // b.hs, b.nlast
  40542c:	ldur	x21, [x24, #-8]
  405430:	mov	x0, x20
  405434:	mov	x1, x21
  405438:	bl	405a04 <ferror@plt+0x3a54>
  40543c:	cbz	x0, 405414 <ferror@plt+0x3464>
  405440:	mov	x0, x21
  405444:	bl	401b00 <strlen@plt>
  405448:	ldrb	w8, [x20, x0]
  40544c:	cmp	w8, #0x20
  405450:	b.ne	405414 <ferror@plt+0x3464>  // b.any
  405454:	ldr	w22, [x24]
  405458:	add	x9, x0, x20
  40545c:	mov	w8, wzr
  405460:	add	x20, x9, #0x1
  405464:	cbnz	w8, 40541c <ferror@plt+0x346c>
  405468:	ldp	q0, q1, [x29, #-64]
  40546c:	ldur	q2, [x29, #-32]
  405470:	ldur	x8, [x29, #-16]
  405474:	adrp	x1, 406000 <ferror@plt+0x4050>
  405478:	add	x1, x1, #0xcb2
  40547c:	sub	x2, x29, #0x40
  405480:	mov	x0, x20
  405484:	stp	q0, q1, [sp, #32]
  405488:	str	q2, [sp, #64]
  40548c:	str	x8, [sp, #80]
  405490:	bl	401c20 <strptime@plt>
  405494:	cbz	x0, 4054a0 <ferror@plt+0x34f0>
  405498:	ldrb	w8, [x0]
  40549c:	cbz	w8, 405358 <ferror@plt+0x33a8>
  4054a0:	ldp	q0, q1, [sp, #32]
  4054a4:	ldr	q2, [sp, #64]
  4054a8:	ldr	x8, [sp, #80]
  4054ac:	adrp	x1, 406000 <ferror@plt+0x4050>
  4054b0:	add	x1, x1, #0xcc4
  4054b4:	sub	x2, x29, #0x40
  4054b8:	mov	x0, x20
  4054bc:	stp	q0, q1, [x29, #-64]
  4054c0:	stur	q2, [x29, #-32]
  4054c4:	stur	x8, [x29, #-16]
  4054c8:	bl	401c20 <strptime@plt>
  4054cc:	cbz	x0, 4054d8 <ferror@plt+0x3528>
  4054d0:	ldrb	w8, [x0]
  4054d4:	cbz	w8, 405358 <ferror@plt+0x33a8>
  4054d8:	ldp	q0, q1, [sp, #32]
  4054dc:	ldr	q2, [sp, #64]
  4054e0:	ldr	x8, [sp, #80]
  4054e4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4054e8:	add	x1, x1, #0xcd6
  4054ec:	sub	x2, x29, #0x40
  4054f0:	mov	x0, x20
  4054f4:	stp	q0, q1, [x29, #-64]
  4054f8:	stur	q2, [x29, #-32]
  4054fc:	stur	x8, [x29, #-16]
  405500:	bl	401c20 <strptime@plt>
  405504:	cbz	x0, 405510 <ferror@plt+0x3560>
  405508:	ldrb	w8, [x0]
  40550c:	cbz	w8, 405358 <ferror@plt+0x33a8>
  405510:	ldp	q0, q1, [sp, #32]
  405514:	ldr	q2, [sp, #64]
  405518:	ldr	x8, [sp, #80]
  40551c:	adrp	x1, 406000 <ferror@plt+0x4050>
  405520:	add	x1, x1, #0xce8
  405524:	sub	x2, x29, #0x40
  405528:	mov	x0, x20
  40552c:	stp	q0, q1, [x29, #-64]
  405530:	stur	q2, [x29, #-32]
  405534:	stur	x8, [x29, #-16]
  405538:	bl	401c20 <strptime@plt>
  40553c:	cbz	x0, 405548 <ferror@plt+0x3598>
  405540:	ldrb	w8, [x0]
  405544:	cbz	w8, 4056c8 <ferror@plt+0x3718>
  405548:	ldp	q0, q1, [sp, #32]
  40554c:	ldr	q2, [sp, #64]
  405550:	ldr	x8, [sp, #80]
  405554:	adrp	x1, 406000 <ferror@plt+0x4050>
  405558:	add	x1, x1, #0xcf7
  40555c:	sub	x2, x29, #0x40
  405560:	mov	x0, x20
  405564:	stp	q0, q1, [x29, #-64]
  405568:	stur	q2, [x29, #-32]
  40556c:	stur	x8, [x29, #-16]
  405570:	bl	401c20 <strptime@plt>
  405574:	cbz	x0, 405580 <ferror@plt+0x35d0>
  405578:	ldrb	w8, [x0]
  40557c:	cbz	w8, 4056c8 <ferror@plt+0x3718>
  405580:	ldp	q0, q1, [sp, #32]
  405584:	ldr	q2, [sp, #64]
  405588:	ldr	x8, [sp, #80]
  40558c:	adrp	x1, 406000 <ferror@plt+0x4050>
  405590:	add	x1, x1, #0xd06
  405594:	sub	x2, x29, #0x40
  405598:	mov	x0, x20
  40559c:	stp	q0, q1, [x29, #-64]
  4055a0:	stur	q2, [x29, #-32]
  4055a4:	stur	x8, [x29, #-16]
  4055a8:	bl	401c20 <strptime@plt>
  4055ac:	cbz	x0, 4055b8 <ferror@plt+0x3608>
  4055b0:	ldrb	w8, [x0]
  4055b4:	cbz	w8, 4056d0 <ferror@plt+0x3720>
  4055b8:	ldp	q0, q1, [sp, #32]
  4055bc:	ldr	q2, [sp, #64]
  4055c0:	ldr	x8, [sp, #80]
  4055c4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4055c8:	add	x1, x1, #0xd0f
  4055cc:	sub	x2, x29, #0x40
  4055d0:	mov	x0, x20
  4055d4:	stp	q0, q1, [x29, #-64]
  4055d8:	stur	q2, [x29, #-32]
  4055dc:	stur	x8, [x29, #-16]
  4055e0:	bl	401c20 <strptime@plt>
  4055e4:	cbz	x0, 4055f0 <ferror@plt+0x3640>
  4055e8:	ldrb	w8, [x0]
  4055ec:	cbz	w8, 4056d0 <ferror@plt+0x3720>
  4055f0:	ldp	q0, q1, [sp, #32]
  4055f4:	ldr	q2, [sp, #64]
  4055f8:	ldr	x8, [sp, #80]
  4055fc:	adrp	x1, 406000 <ferror@plt+0x4050>
  405600:	add	x1, x1, #0xccd
  405604:	sub	x2, x29, #0x40
  405608:	mov	x0, x20
  40560c:	stp	q0, q1, [x29, #-64]
  405610:	stur	q2, [x29, #-32]
  405614:	stur	x8, [x29, #-16]
  405618:	bl	401c20 <strptime@plt>
  40561c:	cbz	x0, 405628 <ferror@plt+0x3678>
  405620:	ldrb	w8, [x0]
  405624:	cbz	w8, 405358 <ferror@plt+0x33a8>
  405628:	ldp	q0, q1, [sp, #32]
  40562c:	ldr	q2, [sp, #64]
  405630:	ldr	x8, [sp, #80]
  405634:	adrp	x1, 406000 <ferror@plt+0x4050>
  405638:	add	x1, x1, #0xd00
  40563c:	sub	x2, x29, #0x40
  405640:	mov	x0, x20
  405644:	stp	q0, q1, [x29, #-64]
  405648:	stur	q2, [x29, #-32]
  40564c:	stur	x8, [x29, #-16]
  405650:	bl	401c20 <strptime@plt>
  405654:	cbz	x0, 405660 <ferror@plt+0x36b0>
  405658:	ldrb	w8, [x0]
  40565c:	cbz	w8, 4056c8 <ferror@plt+0x3718>
  405660:	ldp	q0, q1, [sp, #32]
  405664:	ldr	q2, [sp, #64]
  405668:	ldr	x8, [sp, #80]
  40566c:	adrp	x1, 406000 <ferror@plt+0x4050>
  405670:	add	x1, x1, #0xd18
  405674:	sub	x2, x29, #0x40
  405678:	mov	x0, x20
  40567c:	stp	q0, q1, [x29, #-64]
  405680:	stur	q2, [x29, #-32]
  405684:	stur	x8, [x29, #-16]
  405688:	bl	401c20 <strptime@plt>
  40568c:	cbz	x0, 405698 <ferror@plt+0x36e8>
  405690:	ldrb	w8, [x0]
  405694:	cbz	w8, 4056c8 <ferror@plt+0x3718>
  405698:	mov	w20, #0xffffffea            	// #-22
  40569c:	mov	w0, w20
  4056a0:	ldp	x20, x19, [sp, #208]
  4056a4:	ldp	x22, x21, [sp, #192]
  4056a8:	ldp	x24, x23, [sp, #176]
  4056ac:	ldp	x29, x30, [sp, #160]
  4056b0:	add	sp, sp, #0xe0
  4056b4:	ret
  4056b8:	mov	w8, wzr
  4056bc:	mov	w20, #0xfffffff4            	// #-12
  4056c0:	tbnz	w8, #0, 405354 <ferror@plt+0x33a4>
  4056c4:	b	40569c <ferror@plt+0x36ec>
  4056c8:	stur	wzr, [x29, #-64]
  4056cc:	b	405358 <ferror@plt+0x33a8>
  4056d0:	stur	wzr, [x29, #-56]
  4056d4:	stur	xzr, [x29, #-64]
  4056d8:	b	405358 <ferror@plt+0x33a8>
  4056dc:	adrp	x0, 406000 <ferror@plt+0x4050>
  4056e0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4056e4:	adrp	x3, 406000 <ferror@plt+0x4050>
  4056e8:	add	x0, x0, #0xc4d
  4056ec:	add	x1, x1, #0xc4f
  4056f0:	add	x3, x3, #0xc5f
  4056f4:	mov	w2, #0xc4                  	// #196
  4056f8:	bl	401f50 <__assert_fail@plt>
  4056fc:	adrp	x0, 406000 <ferror@plt+0x4050>
  405700:	adrp	x1, 406000 <ferror@plt+0x4050>
  405704:	adrp	x3, 406000 <ferror@plt+0x4050>
  405708:	add	x0, x0, #0xc8b
  40570c:	add	x1, x1, #0xc4f
  405710:	add	x3, x3, #0xc5f
  405714:	mov	w2, #0xc5                  	// #197
  405718:	bl	401f50 <__assert_fail@plt>
  40571c:	sub	sp, sp, #0x80
  405720:	stp	x29, x30, [sp, #32]
  405724:	stp	x28, x27, [sp, #48]
  405728:	stp	x26, x25, [sp, #64]
  40572c:	stp	x24, x23, [sp, #80]
  405730:	stp	x22, x21, [sp, #96]
  405734:	stp	x20, x19, [sp, #112]
  405738:	add	x29, sp, #0x20
  40573c:	cbz	x0, 405974 <ferror@plt+0x39c4>
  405740:	str	x1, [sp]
  405744:	cbz	x1, 405994 <ferror@plt+0x39e4>
  405748:	adrp	x20, 406000 <ferror@plt+0x4050>
  40574c:	mov	x22, x0
  405750:	mov	w28, wzr
  405754:	add	x20, x20, #0xddb
  405758:	mov	w26, #0x1                   	// #1
  40575c:	mov	w27, #0xffffffea            	// #-22
  405760:	str	xzr, [sp, #16]
  405764:	b	405778 <ferror@plt+0x37c8>
  405768:	cmp	w28, #0x0
  40576c:	cinc	w8, w26, ne  // ne = any
  405770:	csel	w21, w27, w21, eq  // eq = none
  405774:	cbnz	w8, 405938 <ferror@plt+0x3988>
  405778:	mov	x0, x22
  40577c:	mov	x1, x20
  405780:	bl	401e90 <strspn@plt>
  405784:	add	x22, x22, x0
  405788:	ldrb	w8, [x22]
  40578c:	cbz	w8, 405768 <ferror@plt+0x37b8>
  405790:	bl	401f60 <__errno_location@plt>
  405794:	mov	x24, x0
  405798:	str	wzr, [x0]
  40579c:	sub	x1, x29, #0x8
  4057a0:	mov	w2, #0xa                   	// #10
  4057a4:	mov	x0, x22
  4057a8:	bl	401b70 <strtoll@plt>
  4057ac:	ldr	w8, [x24]
  4057b0:	cmp	w8, #0x1
  4057b4:	b.lt	4057c4 <ferror@plt+0x3814>  // b.tstop
  4057b8:	neg	w21, w8
  4057bc:	mov	w8, #0x1                   	// #1
  4057c0:	b	405774 <ferror@plt+0x37c4>
  4057c4:	mov	x23, x0
  4057c8:	tbnz	x0, #63, 405814 <ferror@plt+0x3864>
  4057cc:	ldur	x8, [x29, #-8]
  4057d0:	ldrb	w9, [x8]
  4057d4:	cmp	w9, #0x2e
  4057d8:	b.ne	405820 <ferror@plt+0x3870>  // b.any
  4057dc:	add	x25, x8, #0x1
  4057e0:	sub	x1, x29, #0x8
  4057e4:	mov	w2, #0xa                   	// #10
  4057e8:	mov	x0, x25
  4057ec:	str	wzr, [x24]
  4057f0:	bl	401b70 <strtoll@plt>
  4057f4:	ldr	w8, [x24]
  4057f8:	cmp	w8, #0x1
  4057fc:	b.lt	4058e4 <ferror@plt+0x3934>  // b.tstop
  405800:	mov	w19, wzr
  405804:	neg	w21, w8
  405808:	mov	w8, #0x1                   	// #1
  40580c:	cbnz	w8, 405774 <ferror@plt+0x37c4>
  405810:	b	405830 <ferror@plt+0x3880>
  405814:	mov	w21, #0xffffffde            	// #-34
  405818:	mov	w8, #0x1                   	// #1
  40581c:	b	405774 <ferror@plt+0x37c4>
  405820:	cmp	x8, x22
  405824:	b.eq	405904 <ferror@plt+0x3954>  // b.none
  405828:	mov	x0, xzr
  40582c:	mov	w19, wzr
  405830:	ldur	x25, [x29, #-8]
  405834:	str	w28, [sp, #12]
  405838:	mov	x28, x0
  40583c:	mov	x1, x20
  405840:	mov	x0, x25
  405844:	bl	401e90 <strspn@plt>
  405848:	adrp	x24, 417000 <ferror@plt+0x15050>
  40584c:	mov	x27, xzr
  405850:	add	x25, x25, x0
  405854:	add	x24, x24, #0xc30
  405858:	stur	x25, [x29, #-8]
  40585c:	ldur	x26, [x24, #-8]
  405860:	mov	x0, x25
  405864:	mov	x1, x26
  405868:	bl	405ef0 <ferror@plt+0x3f40>
  40586c:	cbnz	x0, 405888 <ferror@plt+0x38d8>
  405870:	add	x27, x27, #0x1
  405874:	cmp	x27, #0x1c
  405878:	add	x24, x24, #0x10
  40587c:	b.ne	40585c <ferror@plt+0x38ac>  // b.any
  405880:	ldr	w28, [sp, #12]
  405884:	b	4058cc <ferror@plt+0x391c>
  405888:	ldr	x8, [x24]
  40588c:	mul	x9, x8, x28
  405890:	cbz	w19, 4058ac <ferror@plt+0x38fc>
  405894:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405898:	movk	x10, #0xcccd
  40589c:	umulh	x9, x9, x10
  4058a0:	subs	w19, w19, #0x1
  4058a4:	lsr	x9, x9, #3
  4058a8:	b.ne	40589c <ferror@plt+0x38ec>  // b.any
  4058ac:	ldr	x10, [sp, #16]
  4058b0:	mov	x0, x26
  4058b4:	madd	x8, x8, x23, x10
  4058b8:	add	x8, x8, x9
  4058bc:	str	x8, [sp, #16]
  4058c0:	bl	401b00 <strlen@plt>
  4058c4:	add	x22, x25, x0
  4058c8:	mov	w28, #0x1                   	// #1
  4058cc:	cmp	w27, #0x1b
  4058d0:	mov	w27, #0xffffffea            	// #-22
  4058d4:	cset	w8, hi  // hi = pmore
  4058d8:	csel	w21, w27, w21, hi  // hi = pmore
  4058dc:	mov	w26, #0x1                   	// #1
  4058e0:	b	405774 <ferror@plt+0x37c4>
  4058e4:	tbnz	x0, #63, 405910 <ferror@plt+0x3960>
  4058e8:	ldur	x9, [x29, #-8]
  4058ec:	cmp	x9, x25
  4058f0:	b.eq	405924 <ferror@plt+0x3974>  // b.none
  4058f4:	mov	w8, wzr
  4058f8:	sub	w19, w9, w25
  4058fc:	cbnz	wzr, 405774 <ferror@plt+0x37c4>
  405900:	b	405830 <ferror@plt+0x3880>
  405904:	mov	w21, #0xffffffea            	// #-22
  405908:	mov	w8, #0x1                   	// #1
  40590c:	b	405774 <ferror@plt+0x37c4>
  405910:	mov	w19, wzr
  405914:	mov	w21, #0xffffffde            	// #-34
  405918:	mov	w8, #0x1                   	// #1
  40591c:	cbnz	w8, 405774 <ferror@plt+0x37c4>
  405920:	b	405830 <ferror@plt+0x3880>
  405924:	mov	w19, wzr
  405928:	mov	w21, #0xffffffea            	// #-22
  40592c:	mov	w8, #0x1                   	// #1
  405930:	cbnz	w8, 405774 <ferror@plt+0x37c4>
  405934:	b	405830 <ferror@plt+0x3880>
  405938:	cmp	w8, #0x2
  40593c:	b.ne	405950 <ferror@plt+0x39a0>  // b.any
  405940:	ldr	x8, [sp]
  405944:	ldr	x9, [sp, #16]
  405948:	mov	w21, wzr
  40594c:	str	x9, [x8]
  405950:	mov	w0, w21
  405954:	ldp	x20, x19, [sp, #112]
  405958:	ldp	x22, x21, [sp, #96]
  40595c:	ldp	x24, x23, [sp, #80]
  405960:	ldp	x26, x25, [sp, #64]
  405964:	ldp	x28, x27, [sp, #48]
  405968:	ldp	x29, x30, [sp, #32]
  40596c:	add	sp, sp, #0x80
  405970:	ret
  405974:	adrp	x0, 406000 <ferror@plt+0x4050>
  405978:	adrp	x1, 406000 <ferror@plt+0x4050>
  40597c:	adrp	x3, 406000 <ferror@plt+0x4050>
  405980:	add	x0, x0, #0xc4d
  405984:	add	x1, x1, #0xc4f
  405988:	add	x3, x3, #0xdb5
  40598c:	mov	w2, #0x4d                  	// #77
  405990:	bl	401f50 <__assert_fail@plt>
  405994:	adrp	x0, 406000 <ferror@plt+0x4050>
  405998:	adrp	x1, 406000 <ferror@plt+0x4050>
  40599c:	adrp	x3, 406000 <ferror@plt+0x4050>
  4059a0:	add	x0, x0, #0xc8b
  4059a4:	add	x1, x1, #0xc4f
  4059a8:	add	x3, x3, #0xdb5
  4059ac:	mov	w2, #0x4e                  	// #78
  4059b0:	bl	401f50 <__assert_fail@plt>
  4059b4:	stp	x29, x30, [sp, #-32]!
  4059b8:	str	x19, [sp, #16]
  4059bc:	mov	x19, x0
  4059c0:	mov	x29, sp
  4059c4:	cbz	x0, 4059d0 <ferror@plt+0x3a20>
  4059c8:	mov	x0, x19
  4059cc:	bl	401b00 <strlen@plt>
  4059d0:	cmp	x0, #0x4
  4059d4:	b.cs	4059e0 <ferror@plt+0x3a30>  // b.hs, b.nlast
  4059d8:	mov	x0, xzr
  4059dc:	b	4059f8 <ferror@plt+0x3a48>
  4059e0:	add	x8, x19, x0
  4059e4:	ldr	w9, [x8, #-4]!
  4059e8:	mov	w10, #0x6120                	// #24864
  4059ec:	movk	w10, #0x6f67, lsl #16
  4059f0:	cmp	w9, w10
  4059f4:	csel	x0, x8, xzr, eq  // eq = none
  4059f8:	ldr	x19, [sp, #16]
  4059fc:	ldp	x29, x30, [sp], #32
  405a00:	ret
  405a04:	stp	x29, x30, [sp, #-48]!
  405a08:	stp	x20, x19, [sp, #32]
  405a0c:	mov	x20, x1
  405a10:	mov	x19, x0
  405a14:	str	x21, [sp, #16]
  405a18:	mov	x29, sp
  405a1c:	cbz	x1, 405a34 <ferror@plt+0x3a84>
  405a20:	mov	x0, x20
  405a24:	bl	401b00 <strlen@plt>
  405a28:	mov	x21, x0
  405a2c:	cbnz	x19, 405a3c <ferror@plt+0x3a8c>
  405a30:	b	405a60 <ferror@plt+0x3ab0>
  405a34:	mov	x21, xzr
  405a38:	cbz	x19, 405a60 <ferror@plt+0x3ab0>
  405a3c:	cbz	x21, 405a60 <ferror@plt+0x3ab0>
  405a40:	mov	x0, x19
  405a44:	mov	x1, x20
  405a48:	mov	x2, x21
  405a4c:	bl	401e60 <strncasecmp@plt>
  405a50:	add	x8, x19, x21
  405a54:	cmp	w0, #0x0
  405a58:	csel	x0, x8, xzr, eq  // eq = none
  405a5c:	b	405a64 <ferror@plt+0x3ab4>
  405a60:	mov	x0, xzr
  405a64:	ldp	x20, x19, [sp, #32]
  405a68:	ldr	x21, [sp, #16]
  405a6c:	ldp	x29, x30, [sp], #48
  405a70:	ret
  405a74:	ldr	w8, [x0, #32]
  405a78:	tbnz	w8, #31, 405a84 <ferror@plt+0x3ad4>
  405a7c:	ldr	w0, [x0, #40]
  405a80:	ret
  405a84:	mov	w0, wzr
  405a88:	ret
  405a8c:	sub	sp, sp, #0x70
  405a90:	stp	x22, x21, [sp, #80]
  405a94:	stp	x20, x19, [sp, #96]
  405a98:	mov	x20, x3
  405a9c:	mov	x21, x2
  405aa0:	mov	w22, w1
  405aa4:	mov	x19, x0
  405aa8:	stp	x29, x30, [sp, #64]
  405aac:	add	x29, sp, #0x40
  405ab0:	tbnz	w1, #6, 405ae0 <ferror@plt+0x3b30>
  405ab4:	add	x1, sp, #0x8
  405ab8:	mov	x0, x19
  405abc:	bl	401bb0 <localtime_r@plt>
  405ac0:	cbz	x0, 405af0 <ferror@plt+0x3b40>
  405ac4:	ldr	x1, [x19, #8]
  405ac8:	add	x0, sp, #0x8
  405acc:	mov	w2, w22
  405ad0:	mov	x3, x21
  405ad4:	mov	x4, x20
  405ad8:	bl	405b20 <ferror@plt+0x3b70>
  405adc:	b	405b0c <ferror@plt+0x3b5c>
  405ae0:	add	x1, sp, #0x8
  405ae4:	mov	x0, x19
  405ae8:	bl	401d10 <gmtime_r@plt>
  405aec:	cbnz	x0, 405ac4 <ferror@plt+0x3b14>
  405af0:	adrp	x1, 406000 <ferror@plt+0x4050>
  405af4:	add	x1, x1, #0xd25
  405af8:	mov	w2, #0x5                   	// #5
  405afc:	bl	401f10 <dcgettext@plt>
  405b00:	ldr	x1, [x19]
  405b04:	bl	401ee0 <warnx@plt>
  405b08:	mov	w0, #0xffffffff            	// #-1
  405b0c:	ldp	x20, x19, [sp, #96]
  405b10:	ldp	x22, x21, [sp, #80]
  405b14:	ldp	x29, x30, [sp, #64]
  405b18:	add	sp, sp, #0x70
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-64]!
  405b24:	str	x23, [sp, #16]
  405b28:	stp	x22, x21, [sp, #32]
  405b2c:	stp	x20, x19, [sp, #48]
  405b30:	mov	x19, x4
  405b34:	mov	x20, x3
  405b38:	mov	w22, w2
  405b3c:	mov	x23, x1
  405b40:	mov	x21, x0
  405b44:	mov	x29, sp
  405b48:	tbz	w2, #0, 405b8c <ferror@plt+0x3bdc>
  405b4c:	ldp	w9, w8, [x21, #16]
  405b50:	ldr	w5, [x21, #12]
  405b54:	adrp	x2, 406000 <ferror@plt+0x4050>
  405b58:	sxtw	x8, w8
  405b5c:	add	x3, x8, #0x76c
  405b60:	add	w4, w9, #0x1
  405b64:	add	x2, x2, #0xde0
  405b68:	mov	x0, x20
  405b6c:	mov	x1, x19
  405b70:	bl	401c30 <snprintf@plt>
  405b74:	tbnz	w0, #31, 405c20 <ferror@plt+0x3c70>
  405b78:	sxtw	x8, w0
  405b7c:	cmp	x8, x19
  405b80:	b.hi	405c20 <ferror@plt+0x3c70>  // b.pmore
  405b84:	sub	x19, x19, x8
  405b88:	add	x20, x20, x8
  405b8c:	tbz	w22, #1, 405bb0 <ferror@plt+0x3c00>
  405b90:	tbz	w22, #0, 405bb0 <ferror@plt+0x3c00>
  405b94:	cbz	x19, 405c20 <ferror@plt+0x3c70>
  405b98:	tst	w22, #0x20
  405b9c:	mov	w8, #0x54                  	// #84
  405ba0:	mov	w9, #0x20                  	// #32
  405ba4:	csel	w8, w9, w8, eq  // eq = none
  405ba8:	strb	w8, [x20], #1
  405bac:	sub	x19, x19, #0x1
  405bb0:	tbz	w22, #1, 405be4 <ferror@plt+0x3c34>
  405bb4:	ldp	w4, w3, [x21, #4]
  405bb8:	ldr	w5, [x21]
  405bbc:	adrp	x2, 406000 <ferror@plt+0x4050>
  405bc0:	add	x2, x2, #0xdef
  405bc4:	mov	x0, x20
  405bc8:	mov	x1, x19
  405bcc:	bl	401c30 <snprintf@plt>
  405bd0:	tbnz	w0, #31, 405c20 <ferror@plt+0x3c70>
  405bd4:	sxtw	x8, w0
  405bd8:	subs	x19, x19, x8
  405bdc:	b.cc	405c20 <ferror@plt+0x3c70>  // b.lo, b.ul, b.last
  405be0:	add	x20, x20, x8
  405be4:	tbnz	w22, #3, 405bf8 <ferror@plt+0x3c48>
  405be8:	tbz	w22, #4, 405c54 <ferror@plt+0x3ca4>
  405bec:	adrp	x2, 406000 <ferror@plt+0x4050>
  405bf0:	add	x2, x2, #0xe05
  405bf4:	b	405c00 <ferror@plt+0x3c50>
  405bf8:	adrp	x2, 406000 <ferror@plt+0x4050>
  405bfc:	add	x2, x2, #0xdfe
  405c00:	mov	x0, x20
  405c04:	mov	x1, x19
  405c08:	mov	x3, x23
  405c0c:	bl	401c30 <snprintf@plt>
  405c10:	tbnz	w0, #31, 405c20 <ferror@plt+0x3c70>
  405c14:	sxtw	x8, w0
  405c18:	subs	x19, x19, x8
  405c1c:	b.cs	405c50 <ferror@plt+0x3ca0>  // b.hs, b.nlast
  405c20:	adrp	x1, 406000 <ferror@plt+0x4050>
  405c24:	add	x1, x1, #0xe17
  405c28:	mov	w2, #0x5                   	// #5
  405c2c:	mov	x0, xzr
  405c30:	bl	401f10 <dcgettext@plt>
  405c34:	bl	401ee0 <warnx@plt>
  405c38:	mov	w0, #0xffffffff            	// #-1
  405c3c:	ldp	x20, x19, [sp, #48]
  405c40:	ldp	x22, x21, [sp, #32]
  405c44:	ldr	x23, [sp, #16]
  405c48:	ldp	x29, x30, [sp], #64
  405c4c:	ret
  405c50:	add	x20, x20, x8
  405c54:	tbz	w22, #2, 405ce0 <ferror@plt+0x3d30>
  405c58:	mov	x0, x21
  405c5c:	bl	405a74 <ferror@plt+0x3ac4>
  405c60:	mov	w8, #0x8889                	// #34953
  405c64:	movk	w8, #0x8888, lsl #16
  405c68:	smull	x10, w0, w8
  405c6c:	lsr	x10, x10, #32
  405c70:	mov	w9, #0xb3c5                	// #46021
  405c74:	add	w10, w10, w0
  405c78:	movk	w9, #0x91a2, lsl #16
  405c7c:	asr	w11, w10, #5
  405c80:	smull	x9, w0, w9
  405c84:	add	w10, w11, w10, lsr #31
  405c88:	lsr	x9, x9, #32
  405c8c:	smull	x8, w10, w8
  405c90:	add	w9, w9, w0
  405c94:	lsr	x8, x8, #32
  405c98:	asr	w11, w9, #11
  405c9c:	add	w8, w8, w10
  405ca0:	add	w3, w11, w9, lsr #31
  405ca4:	asr	w9, w8, #5
  405ca8:	add	w8, w9, w8, lsr #31
  405cac:	mov	w9, #0x3c                  	// #60
  405cb0:	msub	w8, w8, w9, w10
  405cb4:	cmp	w8, #0x0
  405cb8:	adrp	x2, 406000 <ferror@plt+0x4050>
  405cbc:	cneg	w4, w8, mi  // mi = first
  405cc0:	add	x2, x2, #0xe0c
  405cc4:	mov	x0, x20
  405cc8:	mov	x1, x19
  405ccc:	bl	401c30 <snprintf@plt>
  405cd0:	tbnz	w0, #31, 405c20 <ferror@plt+0x3c70>
  405cd4:	sxtw	x8, w0
  405cd8:	cmp	x19, x8
  405cdc:	b.cc	405c20 <ferror@plt+0x3c70>  // b.lo, b.ul, b.last
  405ce0:	mov	w0, wzr
  405ce4:	b	405c3c <ferror@plt+0x3c8c>
  405ce8:	stp	x29, x30, [sp, #-16]!
  405cec:	mov	x4, x3
  405cf0:	mov	x3, x2
  405cf4:	mov	w2, w1
  405cf8:	mov	x1, xzr
  405cfc:	mov	x29, sp
  405d00:	bl	405b20 <ferror@plt+0x3b70>
  405d04:	ldp	x29, x30, [sp], #16
  405d08:	ret
  405d0c:	sub	sp, sp, #0x70
  405d10:	stp	x22, x21, [sp, #80]
  405d14:	stp	x20, x19, [sp, #96]
  405d18:	mov	x20, x3
  405d1c:	mov	x21, x2
  405d20:	mov	w22, w1
  405d24:	mov	x19, x0
  405d28:	stp	x29, x30, [sp, #64]
  405d2c:	add	x29, sp, #0x40
  405d30:	tbnz	w1, #6, 405d60 <ferror@plt+0x3db0>
  405d34:	add	x1, sp, #0x8
  405d38:	mov	x0, x19
  405d3c:	bl	401bb0 <localtime_r@plt>
  405d40:	cbz	x0, 405d70 <ferror@plt+0x3dc0>
  405d44:	add	x0, sp, #0x8
  405d48:	mov	x1, xzr
  405d4c:	mov	w2, w22
  405d50:	mov	x3, x21
  405d54:	mov	x4, x20
  405d58:	bl	405b20 <ferror@plt+0x3b70>
  405d5c:	b	405d8c <ferror@plt+0x3ddc>
  405d60:	add	x1, sp, #0x8
  405d64:	mov	x0, x19
  405d68:	bl	401d10 <gmtime_r@plt>
  405d6c:	cbnz	x0, 405d44 <ferror@plt+0x3d94>
  405d70:	adrp	x1, 406000 <ferror@plt+0x4050>
  405d74:	add	x1, x1, #0xd25
  405d78:	mov	w2, #0x5                   	// #5
  405d7c:	bl	401f10 <dcgettext@plt>
  405d80:	mov	x1, x19
  405d84:	bl	401ee0 <warnx@plt>
  405d88:	mov	w0, #0xffffffff            	// #-1
  405d8c:	ldp	x20, x19, [sp, #96]
  405d90:	ldp	x22, x21, [sp, #80]
  405d94:	ldp	x29, x30, [sp, #64]
  405d98:	add	sp, sp, #0x70
  405d9c:	ret
  405da0:	sub	sp, sp, #0xb0
  405da4:	stp	x29, x30, [sp, #112]
  405da8:	stp	x22, x21, [sp, #144]
  405dac:	stp	x20, x19, [sp, #160]
  405db0:	ldr	x8, [x1]
  405db4:	str	x23, [sp, #128]
  405db8:	mov	x19, x4
  405dbc:	mov	x20, x3
  405dc0:	mov	w21, w2
  405dc4:	mov	x22, x1
  405dc8:	mov	x23, x0
  405dcc:	add	x29, sp, #0x70
  405dd0:	cbnz	x8, 405de0 <ferror@plt+0x3e30>
  405dd4:	mov	x0, x22
  405dd8:	mov	x1, xzr
  405ddc:	bl	401d00 <gettimeofday@plt>
  405de0:	add	x1, sp, #0x38
  405de4:	mov	x0, x23
  405de8:	bl	401bb0 <localtime_r@plt>
  405dec:	mov	x1, sp
  405df0:	mov	x0, x22
  405df4:	bl	401bb0 <localtime_r@plt>
  405df8:	add	x0, sp, #0x38
  405dfc:	mov	x1, sp
  405e00:	bl	405ea4 <ferror@plt+0x3ef4>
  405e04:	cbz	w0, 405e40 <ferror@plt+0x3e90>
  405e08:	ldp	w4, w3, [sp, #60]
  405e0c:	adrp	x2, 406000 <ferror@plt+0x4050>
  405e10:	add	x2, x2, #0xdf4
  405e14:	mov	x0, x20
  405e18:	mov	x1, x19
  405e1c:	bl	401c30 <snprintf@plt>
  405e20:	mov	w8, w0
  405e24:	mov	w0, #0xffffffff            	// #-1
  405e28:	tbnz	w8, #31, 405e8c <ferror@plt+0x3edc>
  405e2c:	sxtw	x8, w8
  405e30:	cmp	x8, x19
  405e34:	b.hi	405e8c <ferror@plt+0x3edc>  // b.pmore
  405e38:	mov	w0, wzr
  405e3c:	b	405e8c <ferror@plt+0x3edc>
  405e40:	add	x0, sp, #0x38
  405e44:	mov	x1, sp
  405e48:	bl	405edc <ferror@plt+0x3f2c>
  405e4c:	adrp	x8, 406000 <ferror@plt+0x4050>
  405e50:	adrp	x9, 406000 <ferror@plt+0x4050>
  405e54:	add	x8, x8, #0xd3f
  405e58:	add	x9, x9, #0xd4d
  405e5c:	tst	w21, #0x2
  405e60:	adrp	x10, 406000 <ferror@plt+0x4050>
  405e64:	add	x10, x10, #0xd4a
  405e68:	csel	x8, x9, x8, eq  // eq = none
  405e6c:	cmp	w0, #0x0
  405e70:	csel	x2, x10, x8, eq  // eq = none
  405e74:	add	x3, sp, #0x38
  405e78:	mov	x0, x20
  405e7c:	mov	x1, x19
  405e80:	bl	401bd0 <strftime@plt>
  405e84:	cmp	w0, #0x1
  405e88:	csetm	w0, lt  // lt = tstop
  405e8c:	ldp	x20, x19, [sp, #160]
  405e90:	ldp	x22, x21, [sp, #144]
  405e94:	ldr	x23, [sp, #128]
  405e98:	ldp	x29, x30, [sp, #112]
  405e9c:	add	sp, sp, #0xb0
  405ea0:	ret
  405ea4:	stp	x29, x30, [sp, #-16]!
  405ea8:	ldr	w8, [x0, #28]
  405eac:	ldr	w9, [x1, #28]
  405eb0:	mov	x29, sp
  405eb4:	cmp	w8, w9
  405eb8:	b.ne	405ed0 <ferror@plt+0x3f20>  // b.any
  405ebc:	bl	405edc <ferror@plt+0x3f2c>
  405ec0:	cmp	w0, #0x0
  405ec4:	cset	w0, ne  // ne = any
  405ec8:	ldp	x29, x30, [sp], #16
  405ecc:	ret
  405ed0:	mov	w0, wzr
  405ed4:	ldp	x29, x30, [sp], #16
  405ed8:	ret
  405edc:	ldr	w8, [x0, #20]
  405ee0:	ldr	w9, [x1, #20]
  405ee4:	cmp	w8, w9
  405ee8:	cset	w0, eq  // eq = none
  405eec:	ret
  405ef0:	stp	x29, x30, [sp, #-48]!
  405ef4:	stp	x20, x19, [sp, #32]
  405ef8:	mov	x20, x1
  405efc:	mov	x19, x0
  405f00:	str	x21, [sp, #16]
  405f04:	mov	x29, sp
  405f08:	cbz	x1, 405f20 <ferror@plt+0x3f70>
  405f0c:	mov	x0, x20
  405f10:	bl	401b00 <strlen@plt>
  405f14:	mov	x21, x0
  405f18:	cbnz	x19, 405f28 <ferror@plt+0x3f78>
  405f1c:	b	405f4c <ferror@plt+0x3f9c>
  405f20:	mov	x21, xzr
  405f24:	cbz	x19, 405f4c <ferror@plt+0x3f9c>
  405f28:	cbz	x21, 405f4c <ferror@plt+0x3f9c>
  405f2c:	mov	x0, x19
  405f30:	mov	x1, x20
  405f34:	mov	x2, x21
  405f38:	bl	401cc0 <strncmp@plt>
  405f3c:	add	x8, x19, x21
  405f40:	cmp	w0, #0x0
  405f44:	csel	x0, x8, xzr, eq  // eq = none
  405f48:	b	405f50 <ferror@plt+0x3fa0>
  405f4c:	mov	x0, xzr
  405f50:	ldp	x20, x19, [sp, #32]
  405f54:	ldr	x21, [sp, #16]
  405f58:	ldp	x29, x30, [sp], #48
  405f5c:	ret
  405f60:	stp	x29, x30, [sp, #-64]!
  405f64:	mov	x29, sp
  405f68:	stp	x19, x20, [sp, #16]
  405f6c:	adrp	x20, 417000 <ferror@plt+0x15050>
  405f70:	add	x20, x20, #0xb40
  405f74:	stp	x21, x22, [sp, #32]
  405f78:	adrp	x21, 417000 <ferror@plt+0x15050>
  405f7c:	add	x21, x21, #0xb38
  405f80:	sub	x20, x20, x21
  405f84:	mov	w22, w0
  405f88:	stp	x23, x24, [sp, #48]
  405f8c:	mov	x23, x1
  405f90:	mov	x24, x2
  405f94:	bl	401a80 <memcpy@plt-0x40>
  405f98:	cmp	xzr, x20, asr #3
  405f9c:	b.eq	405fc8 <ferror@plt+0x4018>  // b.none
  405fa0:	asr	x20, x20, #3
  405fa4:	mov	x19, #0x0                   	// #0
  405fa8:	ldr	x3, [x21, x19, lsl #3]
  405fac:	mov	x2, x24
  405fb0:	add	x19, x19, #0x1
  405fb4:	mov	x1, x23
  405fb8:	mov	w0, w22
  405fbc:	blr	x3
  405fc0:	cmp	x20, x19
  405fc4:	b.ne	405fa8 <ferror@plt+0x3ff8>  // b.any
  405fc8:	ldp	x19, x20, [sp, #16]
  405fcc:	ldp	x21, x22, [sp, #32]
  405fd0:	ldp	x23, x24, [sp, #48]
  405fd4:	ldp	x29, x30, [sp], #64
  405fd8:	ret
  405fdc:	nop
  405fe0:	ret
  405fe4:	nop
  405fe8:	adrp	x2, 418000 <ferror@plt+0x16050>
  405fec:	mov	x1, #0x0                   	// #0
  405ff0:	ldr	x2, [x2, #648]
  405ff4:	b	401bf0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405ff8 <.fini>:
  405ff8:	stp	x29, x30, [sp, #-16]!
  405ffc:	mov	x29, sp
  406000:	ldp	x29, x30, [sp], #16
  406004:	ret
