{"Source Block": ["hdl/projects/fmcadc5/vc707/system_top.v@228:238@HdlIdDef", "  inout             arst_0;\n\n  // internal registers\n\n  reg               adc_wr = 'd0;\n  reg     [511:0]   adc_wdata = 'd0;\n\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n"], "Clone Blocks": [["hdl/projects/fmcomms6/zc706/system_top.v@142:152", "  inout           adf4351_ld;\n\n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg     [31:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@190:200", "  input           spi_miso;\n\n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg     [63:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@227:237", "  inout             drst_0;\n  inout             arst_0;\n\n  // internal registers\n\n  reg               adc_wr = 'd0;\n  reg     [511:0]   adc_wdata = 'd0;\n\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@164:174", "  input           spi_miso;\n  \n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg    [63:0]   adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"]], "Diff Content": {"Delete": [[233, "  reg     [511:0]   adc_wdata = 'd0;\n"]], "Add": [[233, "  reg     [  4:0]   gpio_o_60_56_d = 'd0;\n"], [233, "  reg               gpio_dld = 'd0;\n"], [233, "  wire              delay_clk;\n"], [233, "  wire              delay_rst;\n"]]}}