
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001159                       # Number of seconds simulated
sim_ticks                                  1158865000                       # Number of ticks simulated
final_tick                                 1158865000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20417                       # Simulator instruction rate (inst/s)
host_op_rate                                    34150                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49457126                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653136                       # Number of bytes of host memory used
host_seconds                                    23.43                       # Real time elapsed on the host
sim_insts                                      478399                       # Number of instructions simulated
sim_ops                                        800197                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           33280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2019392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2052672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          33280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31553                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32073                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           134                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 134                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           28717754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1742560177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1771277931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      28717754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          28717754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7400344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7400344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7400344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          28717754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1742560177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1778678276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31551.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000059623000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64414                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 117                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32073                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         134                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2052544                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2052672                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2096                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1982                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1947                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1973                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1991                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1964                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1941                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2089                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2064                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2072                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1977                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1980                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1158721000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32073                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   134                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23674                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     7998                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      172                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2272                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     905.633803                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    807.939132                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    271.563939                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            63      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           74      3.26%      6.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           88      3.87%      9.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           25      1.10%     11.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           74      3.26%     14.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           38      1.67%     15.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           34      1.50%     17.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           34      1.50%     18.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1842     81.07%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2272                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     3028.857143                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     126.716239                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7675.343389                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2019264                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 28717754.009310834110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1742449724.514934778214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6185362.402005410753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31553                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          134                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17893000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    946989250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    777696000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34409.62                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30012.65                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   5803701.49                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     363551000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                964882250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   160355000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11335.82                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30085.82                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1771.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1771.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.89                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     13.84                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.39                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.27                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     29803                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       99                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.88                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       35977.30                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8246700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4364250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                113361780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  579420                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             179058090                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               5160960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        126441960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         49344480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          92660280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               642525840                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             554.444081                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             752677750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4860500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       26780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     346965750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    128500250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      374446000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    277312500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8039640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4257990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                115625160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                    5220                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             179771730                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               5518080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        127698240                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         44003040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          93634200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               641246580                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             553.340191                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             749845750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5776500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       26520000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     355628000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    114591250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      376273500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    280075750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35632                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35632                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               884                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                35228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     332                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                145                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           35228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31786                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3442                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          699                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      510905                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2031                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           596                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       65567                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           181                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2317731                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              41684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         489663                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35632                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32118                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2209070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1999                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     65430                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   320                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2253941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.364754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.762958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1826693     81.04%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32362      1.44%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   394886     17.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2253941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015374                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.211268                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   133629                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1709338                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    284315                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                125657                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1002                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 817093                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1917                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1002                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   245391                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  251559                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2205                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    298171                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1455613                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 814912                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   937                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   256                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    346                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1352086                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15844                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               11                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              911526                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1613779                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1046171                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4281                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                895598                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    15928                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    303744                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               316078                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2639                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                92                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               66                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     687626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125076                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1004526                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        15806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2253941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.445675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.731860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1574625     69.86%     69.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              354106     15.71%     85.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              325210     14.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2253941                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    34      0.11%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.77%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.17%      1.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.07%      1.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.39%      1.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.38%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  31531     97.74%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   120      0.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            125359     12.48%     12.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                364466     36.28%     48.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     48.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     48.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 213      0.02%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.04%     48.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  121      0.01%     48.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.01%     48.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 230      0.02%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.02%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              19      0.00%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     48.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                66220      6.59%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1723      0.17%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444943     44.29%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            464      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1004526                       # Type of FU issued
system.cpu.iq.rate                           0.433409                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       32261                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3400620                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            572384                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       553849                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              895126                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             252834                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       252471                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 463565                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  447863                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              161                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1503                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          950                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        195489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1002                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1780                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                245293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              812702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               792                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                316078                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2639                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125032                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                245262                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            178                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          936                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1114                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1002464                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                510902                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2062                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       512932                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    33608                       # Number of branches executed
system.cpu.iew.exec_stores                       2030                       # Number of stores executed
system.cpu.iew.exec_rate                     0.432520                       # Inst execution rate
system.cpu.iew.wb_sent                         806672                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        806320                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    222987                       # num instructions producing a value
system.cpu.iew.wb_consumers                    263236                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.347892                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.847099                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           11337                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          125008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               991                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2252623                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.355229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.721460                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1780704     79.05%     79.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       143641      6.38%     85.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       328278     14.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2252623                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               478399                       # Number of instructions committed
system.cpu.commit.committedOps                 800197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         316264                       # Number of memory references committed
system.cpu.commit.loads                        314575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      33213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     252404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    673365                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  174                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       125100     15.63%     15.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           357536     44.68%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            167      0.02%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.05%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             116      0.01%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.02%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.03%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.02%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           19      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           57      0.01%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           64391      8.05%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1260      0.16%     68.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       250184     31.27%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            800197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                328278                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2735879                       # The number of ROB reads
system.cpu.rob.rob_writes                     1624388                       # The number of ROB writes
system.cpu.timesIdled                             318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           63790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      478399                       # Number of Instructions Simulated
system.cpu.committedOps                        800197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.844766                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.844766                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.206408                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.206408                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1424024                       # number of integer regfile reads
system.cpu.int_regfile_writes                  393718                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4170                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   251924                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    167639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256776                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  581390                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           248.977327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31556                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.086640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            275500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   248.977327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2566492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2566492                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       127401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          127401                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1556                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data       128957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128958                       # number of overall hits
system.cpu.dcache.overall_hits::total          128958                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125279                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        62497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62497                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       125412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       187909                       # number of overall misses
system.cpu.dcache.overall_misses::total        187909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6422983500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6422983500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19626000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6442609500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6442609500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6442609500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6442609500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       252680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       252680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316867                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.495801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.495801                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078745                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.493032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.493032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.593022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.593022                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51269.434622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51269.434622                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 147563.909774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 147563.909774                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51371.555354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51371.555354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34285.795252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34285.795252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1123084                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.297444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          134                       # number of writebacks
system.cpu.dcache.writebacks::total               134                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       125106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125106                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       125106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       125106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31556                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22536500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22536500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3770859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3770859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3810361500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3810361500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.078745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.078745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099588                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 130268.786127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 130268.786127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127563.909774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127563.909774                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 120667.488000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 120667.488000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 129093.137255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 129093.137255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120749.191913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120749.191913                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31300                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.478577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65311                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            124.639313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.478577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523964                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        64787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64787                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        64787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64787                       # number of overall hits
system.cpu.icache.overall_hits::total           64787                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           643                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          643                       # number of overall misses
system.cpu.icache.overall_misses::total           643                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90574000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     90574000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90574000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90574000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90574000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        65430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65430                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009827                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009827                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009827                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009827                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009827                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009827                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 140861.586314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 140861.586314                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 140861.586314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 140861.586314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 140861.586314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 140861.586314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65110500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65110500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008024                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       124020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       124020                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       124020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       124020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       124020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       124020                       # average overall mshr miss latency
system.cpu.icache.replacements                    268                       # number of replacements
system.l2bus.snoop_filter.tot_requests          63649                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        31569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              510                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               31947                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           268                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             59532                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          31948                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1317                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        94412                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   95729                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2028160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2061696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28232                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              60313                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008489                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.091745                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    59801     99.15%     99.15% # Request fanout histogram
system.l2bus.snoop_fanout::1                      512      0.85%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                60313                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             32092500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1310000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            78890000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               6.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3725.835746                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  32214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32073                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.004396                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    49.318035                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3676.517712                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.012041                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.897587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.909628                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2416                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1570                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               289793                       # Number of tag accesses
system.l2cache.tags.data_accesses              289793                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          134                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          134                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   7                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              3                       # number of overall hits
system.l2cache.overall_hits::total                  7                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          521                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        31420                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31941                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           521                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         31553                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32074                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          521                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        31553                       # number of overall misses
system.l2cache.overall_misses::total            32074                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16766500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16766500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     64282500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3746230000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3810512500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     64282500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3762996500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3827279000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     64282500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3762996500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3827279000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          134                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          134                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          525                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31423                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        31948                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          525                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31556                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32081                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          525                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31556                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32081                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992381                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.999905                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999781                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992381                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999905                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999782                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992381                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999905                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999782                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 126063.909774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 126063.909774                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 123382.917466                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119230.744749                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119298.472183                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 123382.917466                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119259.547428                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119326.526158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 123382.917466                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119259.547428                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119326.526158                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            134                       # number of writebacks
system.l2cache.writebacks::total                  134                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          521                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        31420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31941                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          521                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        31553                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32074                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        31553                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32074                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     14106500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     14106500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     53882500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3117830000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3171712500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     53882500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3131936500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3185819000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     53882500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3131936500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3185819000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992381                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999781                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992381                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999905                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999782                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992381                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999905                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999782                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 106063.909774                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 106063.909774                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103421.305182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99230.744749                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99299.098338                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103421.305182                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99259.547428                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99327.149716                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103421.305182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99259.547428                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99327.149716                       # average overall mshr miss latency
system.l2cache.replacements                     27977                       # number of replacements
system.l3bus.snoop_filter.tot_requests          59795                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        27731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops              255                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops          255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               31940                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty           268                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             43143                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          31940                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        91868                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2061248                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             15689                       # Total snoops (count)
system.l3bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              47762                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.005339                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.072874                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    47507     99.47%     99.47% # Request fanout histogram
system.l3bus.snoop_fanout::1                      255      0.53%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                47762                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             30165500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            80182500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               6.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            11879.395040                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  32207                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                32073                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.004178                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   185.267837                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 11694.127203                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011308                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.713753                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.725061                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2418                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        13858                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               547385                       # Number of tag accesses
system.l3cache.tags.data_accesses              547385                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks          134                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total          134                       # number of WritebackDirty hits
system.l3cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          520                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data        31420                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        31940                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           520                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         31553                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             32073                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          520                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        31553                       # number of overall misses
system.l3cache.overall_misses::total            32073                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12909500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12909500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     49202500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data   2835036500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2884239000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     49202500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   2847946000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2897148500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     49202500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   2847946000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2897148500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          520                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data        31420                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        31940                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          520                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        31553                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           32073                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          520                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        31553                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          32073                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 97063.909774                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 97063.909774                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94620.192308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90230.315086                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90301.784596                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94620.192308                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90259.119577                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90329.825710                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94620.192308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90259.119577                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90329.825710                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks            134                       # number of writebacks
system.l3cache.writebacks::total                  134                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          520                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data        31420                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        31940                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          520                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        31553                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        32073                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        31553                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        32073                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      9584500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      9584500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     36202500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2049536500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2085739000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     36202500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   2059121000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2095323500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     36202500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   2059121000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2095323500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 72063.909774                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 72063.909774                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69620.192308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65230.315086                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 65301.784596                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69620.192308                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65259.119577                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 65329.825710                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69620.192308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65259.119577                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 65329.825710                       # average overall mshr miss latency
system.l3cache.replacements                     15689                       # number of replacements
system.membus.snoop_filter.tot_requests         47507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        15443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1158865000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          134                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15300                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31940                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        79580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        79580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      2061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      2061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32073                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24021500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           88075250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
