#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 15:29:00 2023
# Process ID: 216247
# Current directory: /home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1853.279 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 38491
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.277 ; gain = 87.992 ; free physical = 7311 ; free virtual = 13009
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 216396
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3051.629 ; gain = 233.797 ; free physical = 5658 ; free virtual = 11329
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4008.156; parent = 3054.602; children = 953.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-216247-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-216247-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.566 ; gain = 304.734 ; free physical = 5757 ; free virtual = 11429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4076.125; parent = 3122.570; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.410 ; gain = 319.578 ; free physical = 5741 ; free virtual = 11413
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.969; parent = 3137.414; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.410 ; gain = 319.578 ; free physical = 5738 ; free virtual = 11410
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.969; parent = 3137.414; children = 953.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.410 ; gain = 0.000 ; free physical = 5717 ; free virtual = 11389
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3225.191 ; gain = 2.969 ; free physical = 5497 ; free virtual = 11173
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.191 ; gain = 0.000 ; free physical = 5497 ; free virtual = 11173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3225.191 ; gain = 0.000 ; free physical = 5495 ; free virtual = 11171
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3225.191 ; gain = 407.359 ; free physical = 5373 ; free virtual = 11049
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.734; parent = 3193.180; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3225.191 ; gain = 407.359 ; free physical = 5371 ; free virtual = 11048
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.734; parent = 3193.180; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3225.191 ; gain = 407.359 ; free physical = 5371 ; free virtual = 11047
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.734; parent = 3193.180; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3225.191 ; gain = 407.359 ; free physical = 5373 ; free virtual = 11050
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.734; parent = 3193.180; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3225.191 ; gain = 407.359 ; free physical = 5319 ; free virtual = 10999
Synthesis current peak Physical Memory [PSS] (MB): peak = 2328.396; parent = 2168.477; children = 159.920
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.734; parent = 3193.180; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3680.457 ; gain = 862.625 ; free physical = 6649 ; free virtual = 12326
Synthesis current peak Physical Memory [PSS] (MB): peak = 2946.587; parent = 2766.498; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4634.016; parent = 3680.461; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3681.457 ; gain = 863.625 ; free physical = 6635 ; free virtual = 12312
Synthesis current peak Physical Memory [PSS] (MB): peak = 2946.771; parent = 2766.713; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4635.016; parent = 3681.461; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3700.488 ; gain = 882.656 ; free physical = 6631 ; free virtual = 12307
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.047; parent = 3700.492; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.426 ; gain = 888.594 ; free physical = 6516 ; free virtual = 12192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.374; parent = 2767.322; children = 180.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.984; parent = 3706.430; children = 953.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3706.426 ; gain = 800.812 ; free physical = 6558 ; free virtual = 12235
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3706.434 ; gain = 888.594 ; free physical = 6558 ; free virtual = 12235
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.434 ; gain = 0.000 ; free physical = 6549 ; free virtual = 12225
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.082 ; gain = 0.000 ; free physical = 6606 ; free virtual = 12283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 942b0c8c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3744.082 ; gain = 1966.086 ; free physical = 6809 ; free virtual = 12485
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/2023-FCCM/copy-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 15:30:14 2023...
