-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "05/20/2021 13:18:10"

-- 
-- Device: Altera 10CL055YF484C6G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	iitbproc IS
    PORT (
	wa : IN std_logic_vector(15 DOWNTO 0);
	inst : IN std_logic_vector(15 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic;
	mem_w : IN std_logic;
	start : OUT std_logic
	);
END iitbproc;

-- Design Ports Information
-- start	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_w	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[14]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[15]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[15]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[0]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[3]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[4]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[7]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[8]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[9]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[10]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[11]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wa[12]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[12]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[9]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[8]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[4]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[3]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[1]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- inst[10]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF iitbproc IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_wa : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_mem_w : std_logic;
SIGNAL ww_start : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \start~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \con|rf_master[0]~0_combout\ : std_logic;
SIGNAL \con|rf_master[0]~3_combout\ : std_logic;
SIGNAL \con|rf_master[1]~2_combout\ : std_logic;
SIGNAL \con|Equal14~1_combout\ : std_logic;
SIGNAL \con|rf_master[2]~1_combout\ : std_logic;
SIGNAL \con|Equal14~0_combout\ : std_logic;
SIGNAL \con|Mux2~2_combout\ : std_logic;
SIGNAL \con|alu_bc~0_combout\ : std_logic;
SIGNAL \con|Mux23~0_combout\ : std_logic;
SIGNAL \con|m_rac~q\ : std_logic;
SIGNAL \wa[13]~input_o\ : std_logic;
SIGNAL \mem_w~input_o\ : std_logic;
SIGNAL \dp|m_write[13]~1_combout\ : std_logic;
SIGNAL \wa[15]~input_o\ : std_logic;
SIGNAL \dp|m_write[15]~3_combout\ : std_logic;
SIGNAL \dp|m_write[15]~4_combout\ : std_logic;
SIGNAL \con|Mux25~0_combout\ : std_logic;
SIGNAL \con|m_we~q\ : std_logic;
SIGNAL \wa[14]~input_o\ : std_logic;
SIGNAL \con|alu_ac~0_combout\ : std_logic;
SIGNAL \con|alu_ac~2_combout\ : std_logic;
SIGNAL \con|Mux17~0_combout\ : std_logic;
SIGNAL \con|Mux17~1_combout\ : std_logic;
SIGNAL \con|Mux17~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ : std_logic;
SIGNAL \inst[5]~input_o\ : std_logic;
SIGNAL \inst[11]~input_o\ : std_logic;
SIGNAL \inst[4]~input_o\ : std_logic;
SIGNAL \con|upd_pc~0_combout\ : std_logic;
SIGNAL \con|Mux13~0_combout\ : std_logic;
SIGNAL \con|Mux10~0_combout\ : std_logic;
SIGNAL \con|rf_wc[1]~2_combout\ : std_logic;
SIGNAL \con|Equal0~1_combout\ : std_logic;
SIGNAL \con|rf_dc~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~104feeder_combout\ : std_logic;
SIGNAL \inst[10]~input_o\ : std_logic;
SIGNAL \con|Mux3~4_combout\ : std_logic;
SIGNAL \con|rf_wc~3_combout\ : std_logic;
SIGNAL \con|rf_wc~5_combout\ : std_logic;
SIGNAL \con|rf_wc~4_combout\ : std_logic;
SIGNAL \dp|rf_w[2]~2_combout\ : std_logic;
SIGNAL \dp|rf_w[2]~3_combout\ : std_logic;
SIGNAL \con|rf_we~0_combout\ : std_logic;
SIGNAL \con|rf_we~1_combout\ : std_logic;
SIGNAL \con|rf_we~2_combout\ : std_logic;
SIGNAL \con|rf_we~q\ : std_logic;
SIGNAL \dp|rf_w[1]~4_combout\ : std_logic;
SIGNAL \inst[0]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~294_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~132_q\ : std_logic;
SIGNAL \inst[6]~input_o\ : std_logic;
SIGNAL \inst[9]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~298_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~77_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~297_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~29_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~45feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~296_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~45_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~232_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~61_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~233_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~141_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~293_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~93_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~292_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~125_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~234_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~235_combout\ : std_logic;
SIGNAL \dp|pc[9]~9_combout\ : std_logic;
SIGNAL \dp|alu_b[14]~10_combout\ : std_logic;
SIGNAL \dp|alu_b[9]~12_combout\ : std_logic;
SIGNAL \con|Mux20~2_combout\ : std_logic;
SIGNAL \con|trc~q\ : std_logic;
SIGNAL \dp|alu_a[9]~20_combout\ : std_logic;
SIGNAL \dp|alu_a[9]~21_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~9_combout\ : std_logic;
SIGNAL \con|Equal0~6_combout\ : std_logic;
SIGNAL \con|pc_c~0_combout\ : std_logic;
SIGNAL \con|pc_c~q\ : std_logic;
SIGNAL \con|Mux18~0_combout\ : std_logic;
SIGNAL \con|Mux18~1_combout\ : std_logic;
SIGNAL \con|Mux18~2_combout\ : std_logic;
SIGNAL \con|upd_pc~q\ : std_logic;
SIGNAL \dp|rf_data[5]~10_combout\ : std_logic;
SIGNAL \dp|rf_data[5]~11_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~105feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~105_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~137_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~89_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~121_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~194_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~195_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~57feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~57_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~73_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~41_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~25_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~192_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~193_combout\ : std_logic;
SIGNAL \dp|pc[5]~5_combout\ : std_logic;
SIGNAL \dp|alu_b[5]~5_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~5_combout\ : std_logic;
SIGNAL \dp|pc[3]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[3]~6_combout\ : std_logic;
SIGNAL \dp|alu_a[3]~7_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~3_combout\ : std_logic;
SIGNAL \con|Equal0~5_combout\ : std_logic;
SIGNAL \con|alu_cin~0_combout\ : std_logic;
SIGNAL \con|alu_cin~q\ : std_logic;
SIGNAL \dp|pc[0]~feeder_combout\ : std_logic;
SIGNAL \dp|tr[0]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[0]~0_combout\ : std_logic;
SIGNAL \dp|alu_a[0]~1_combout\ : std_logic;
SIGNAL \inst[1]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~133feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~133_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~101_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~85_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~117_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~159_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~160_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~69_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~37_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~21_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~157_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~158_combout\ : std_logic;
SIGNAL \dp|pc[1]~1_combout\ : std_logic;
SIGNAL \dp|pc[1]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[1]~2_combout\ : std_logic;
SIGNAL \dp|alu_a[1]~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~1_combout\ : std_logic;
SIGNAL \dp|tr[1]~1_combout\ : std_logic;
SIGNAL \dp|rf_data[1]~2_combout\ : std_logic;
SIGNAL \dp|rf_data[1]~3_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~53_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~163_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~164_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~161_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~162_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~165_combout\ : std_logic;
SIGNAL \dp|m_data[1]~12_combout\ : std_logic;
SIGNAL \dp|m_write[0]~5_combout\ : std_logic;
SIGNAL \wa[0]~input_o\ : std_logic;
SIGNAL \dp|m_write[0]~6_combout\ : std_logic;
SIGNAL \wa[1]~input_o\ : std_logic;
SIGNAL \dp|m_write[1]~7_combout\ : std_logic;
SIGNAL \dp|m_write[1]~8_combout\ : std_logic;
SIGNAL \wa[2]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~70_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~38_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~22_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~166_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~167_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~102_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~134feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~134_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~118_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~86_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~168_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~169_combout\ : std_logic;
SIGNAL \dp|pc[2]~2_combout\ : std_logic;
SIGNAL \inst[2]~input_o\ : std_logic;
SIGNAL \dp|m_data[2]~11_combout\ : std_logic;
SIGNAL \wa[3]~input_o\ : std_logic;
SIGNAL \dp|m_write[3]~11_combout\ : std_logic;
SIGNAL \dp|m_write[3]~12_combout\ : std_logic;
SIGNAL \wa[4]~input_o\ : std_logic;
SIGNAL \dp|m_write[4]~13_combout\ : std_logic;
SIGNAL \dp|m_write[4]~14_combout\ : std_logic;
SIGNAL \wa[5]~input_o\ : std_logic;
SIGNAL \dp|m_write[5]~15_combout\ : std_logic;
SIGNAL \dp|m_write[5]~16_combout\ : std_logic;
SIGNAL \wa[6]~input_o\ : std_logic;
SIGNAL \dp|rf_data[6]~12_combout\ : std_logic;
SIGNAL \dp|rf_data[6]~13_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~58feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~58_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~74_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~26_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~42feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~42_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~205_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~206_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~106_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~138_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~122_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~90_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~207_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~208_combout\ : std_logic;
SIGNAL \dp|pc[6]~6_combout\ : std_logic;
SIGNAL \dp|alu_b[6]~6_combout\ : std_logic;
SIGNAL \dp|alu_b[6]~7_combout\ : std_logic;
SIGNAL \dp|alu_a[6]~14_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~201_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~202_combout\ : std_logic;
SIGNAL \dp|alu_a[6]~13_combout\ : std_logic;
SIGNAL \dp|alu_a[6]~15_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~6_combout\ : std_logic;
SIGNAL \dp|alu_a[4]~9_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~72_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~56feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~56_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~24feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~24_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~40feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~40_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~188_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~189_combout\ : std_logic;
SIGNAL \dp|alu_a[4]~8_combout\ : std_logic;
SIGNAL \dp|alu_a[4]~10_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|ir[2]~feeder_combout\ : std_logic;
SIGNAL \con|Mux5~0_combout\ : std_logic;
SIGNAL \con|upd_ir~q\ : std_logic;
SIGNAL \dp|alu_a[2]~4_combout\ : std_logic;
SIGNAL \dp|alu_a[2]~5_combout\ : std_logic;
SIGNAL \dp|alu_b[2]~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[6]~13_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c~10_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[4]~11_combout\ : std_logic;
SIGNAL \dp|tr[6]~6_combout\ : std_logic;
SIGNAL \dp|m_write[6]~17_combout\ : std_logic;
SIGNAL \dp|m_write[6]~18_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~107feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~107_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~139feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~139_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~91_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~123_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~216_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~217_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~59_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~43_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~27_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~214_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~215_combout\ : std_logic;
SIGNAL \dp|pc[7]~7_combout\ : std_logic;
SIGNAL \dp|pc[7]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_a[7]~16_combout\ : std_logic;
SIGNAL \dp|alu_a[7]~17_combout\ : std_logic;
SIGNAL \dp|alu_b[7]~8_combout\ : std_logic;
SIGNAL \dp|alu_b[7]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~7_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c~29_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:6:GP3|G~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ : std_logic;
SIGNAL \dp|tr[7]~7_combout\ : std_logic;
SIGNAL \dp|m_write[7]~19_combout\ : std_logic;
SIGNAL \wa[7]~input_o\ : std_logic;
SIGNAL \dp|m_write[7]~20_combout\ : std_logic;
SIGNAL \wa[8]~input_o\ : std_logic;
SIGNAL \dp|rf_data[8]~16_combout\ : std_logic;
SIGNAL \dp|rf_data[8]~17_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~108feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~108_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~140feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~140_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~92_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~124_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~225_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~226_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~76_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~44_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~28_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~223_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~60_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~224_combout\ : std_logic;
SIGNAL \dp|pc[8]~8_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~218_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~219_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~220_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~221_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~222_combout\ : std_logic;
SIGNAL \dp|alu_a[8]~18_combout\ : std_logic;
SIGNAL \dp|alu_a[8]~19_combout\ : std_logic;
SIGNAL \dp|alu_b[8]~11_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~8_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:7:GP2|P~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl3:7:GP3|G~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[8]~14_combout\ : std_logic;
SIGNAL \dp|tr[8]~8_combout\ : std_logic;
SIGNAL \dp|tr[8]~feeder_combout\ : std_logic;
SIGNAL \dp|m_write[8]~21_combout\ : std_logic;
SIGNAL \dp|m_write[8]~22_combout\ : std_logic;
SIGNAL \wa[9]~input_o\ : std_logic;
SIGNAL \dp|m_write[9]~23_combout\ : std_logic;
SIGNAL \dp|m_write[9]~24_combout\ : std_logic;
SIGNAL \wa[10]~input_o\ : std_logic;
SIGNAL \dp|m_write[10]~25_combout\ : std_logic;
SIGNAL \dp|m_write[10]~26_combout\ : std_logic;
SIGNAL \wa[11]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~143_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~111_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~95_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~127_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~252_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~253_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~63_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~31_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~47_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~250_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~251_combout\ : std_logic;
SIGNAL \dp|pc[11]~11_combout\ : std_logic;
SIGNAL \dp|alu_b[11]~14_combout\ : std_logic;
SIGNAL \dp|alu_a[11]~24_combout\ : std_logic;
SIGNAL \dp|alu_a[11]~25_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~11_combout\ : std_logic;
SIGNAL \dp|alu_b[10]~13_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[11]~19_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[11]~18_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[11]~20_combout\ : std_logic;
SIGNAL \dp|tr[11]~11_combout\ : std_logic;
SIGNAL \dp|tr[11]~feeder_combout\ : std_logic;
SIGNAL \dp|m_write[11]~27_combout\ : std_logic;
SIGNAL \dp|m_write[11]~28_combout\ : std_logic;
SIGNAL \wa[12]~input_o\ : std_logic;
SIGNAL \dp|alu_a[12]~26_combout\ : std_logic;
SIGNAL \dp|rf_data[12]~24_combout\ : std_logic;
SIGNAL \dp|rf_data[12]~25_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~64feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~64_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~80_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~32feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~32_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~48feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~48_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~259_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~260_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~112feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~112_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~144_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~96_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~128_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~261_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~262_combout\ : std_logic;
SIGNAL \dp|pc[12]~12_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~256_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~257_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~254_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~255_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~258_combout\ : std_logic;
SIGNAL \dp|alu_a[12]~27_combout\ : std_logic;
SIGNAL \dp|alu_b[12]~15_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~12_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[12]~21_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:11:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[12]~22_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[12]~23_combout\ : std_logic;
SIGNAL \dp|tr[12]~12_combout\ : std_logic;
SIGNAL \dp|m_write[12]~29_combout\ : std_logic;
SIGNAL \dp|m_write[12]~30_combout\ : std_logic;
SIGNAL \dp|m_read[0]~0_combout\ : std_logic;
SIGNAL \dp|m_read[1]~1_combout\ : std_logic;
SIGNAL \dp|m_read[2]~2_combout\ : std_logic;
SIGNAL \dp|m_read[3]~3_combout\ : std_logic;
SIGNAL \dp|m_read[4]~4_combout\ : std_logic;
SIGNAL \dp|m_read[5]~5_combout\ : std_logic;
SIGNAL \dp|m_read[6]~6_combout\ : std_logic;
SIGNAL \dp|m_read[7]~7_combout\ : std_logic;
SIGNAL \dp|m_read[8]~8_combout\ : std_logic;
SIGNAL \dp|m_read[9]~9_combout\ : std_logic;
SIGNAL \dp|m_read[10]~10_combout\ : std_logic;
SIGNAL \dp|m_read[11]~11_combout\ : std_logic;
SIGNAL \dp|m_read[12]~12_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\ : std_logic;
SIGNAL \dp|rf_data[2]~4_combout\ : std_logic;
SIGNAL \dp|rf_data[2]~5_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~54feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~54_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~172_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~173_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~170_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~171_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~174_combout\ : std_logic;
SIGNAL \dp|m_write[2]~9_combout\ : std_logic;
SIGNAL \dp|m_write[2]~10_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\ : std_logic;
SIGNAL \dp|ir[1]~feeder_combout\ : std_logic;
SIGNAL \dp|alu_b[1]~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[3]~30_combout\ : std_logic;
SIGNAL \dp|tr[3]~3_combout\ : std_logic;
SIGNAL \dp|rf_data[3]~6_combout\ : std_logic;
SIGNAL \dp|rf_data[3]~7_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~135_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~87_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~119_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~177_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~103_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~178_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~55feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~55_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~71_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~39_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~23_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~175_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~176_combout\ : std_logic;
SIGNAL \dp|pc[3]~3_combout\ : std_logic;
SIGNAL \dp|alu_b[3]~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[5]~12_combout\ : std_logic;
SIGNAL \dp|tr[5]~5_combout\ : std_logic;
SIGNAL \dp|alu_a[5]~11_combout\ : std_logic;
SIGNAL \dp|alu_a[5]~12_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~16_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~17_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[9]~15_combout\ : std_logic;
SIGNAL \dp|tr[9]~9_combout\ : std_logic;
SIGNAL \dp|rf_data[9]~18_combout\ : std_logic;
SIGNAL \dp|rf_data[9]~19_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~109_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~227_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~228_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~229_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~230_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~231_combout\ : std_logic;
SIGNAL \dp|m_data[9]~4_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\ : std_logic;
SIGNAL \dp|rf_r1[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~203_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~204_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~290_combout\ : std_logic;
SIGNAL \dp|m_data[6]~7_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~100_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~84_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~116_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~155_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~156_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~36_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~20_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~153_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~52_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~154_combout\ : std_logic;
SIGNAL \dp|pc[0]~0_combout\ : std_logic;
SIGNAL \dp|alu_b[0]~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~0_combout\ : std_logic;
SIGNAL \dp|tr[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_data[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_data[0]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~68_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~150_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~151_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~148_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~149_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~152_combout\ : std_logic;
SIGNAL \dp|m_data[0]~13_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\ : std_logic;
SIGNAL \dp|ir[0]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[7]~14_combout\ : std_logic;
SIGNAL \dp|rf_data[7]~15_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~75feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~75_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~211_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~212_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~209_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~210_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~213_combout\ : std_logic;
SIGNAL \inst[7]~input_o\ : std_logic;
SIGNAL \dp|m_data[7]~6_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\ : std_logic;
SIGNAL \dp|rf_w[1]~5_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~295_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~62_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~30_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~241_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~78_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~242_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~94_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~126_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~243_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~142_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~110_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~244_combout\ : std_logic;
SIGNAL \dp|pc[10]~10_combout\ : std_logic;
SIGNAL \dp|alu_a[10]~22_combout\ : std_logic;
SIGNAL \dp|alu_a[10]~23_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~10_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[10]~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[10]~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[10]~4_combout\ : std_logic;
SIGNAL \dp|tr[10]~10_combout\ : std_logic;
SIGNAL \dp|rf_data[10]~20_combout\ : std_logic;
SIGNAL \dp|rf_data[10]~21_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~46_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~238_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~239_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~236_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~237_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~240_combout\ : std_logic;
SIGNAL \dp|m_data[10]~15_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\ : std_logic;
SIGNAL \dp|rf_r1[1]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~181_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~182_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~179_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~180_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~183_combout\ : std_logic;
SIGNAL \inst[3]~input_o\ : std_logic;
SIGNAL \dp|m_data[3]~10_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\ : std_logic;
SIGNAL \dp|rf_w[0]~0_combout\ : std_logic;
SIGNAL \dp|rf_w[0]~1_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~291_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~104_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~88_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~120_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~186_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~187_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~184_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~185_combout\ : std_logic;
SIGNAL \dp|pc[4]~4_combout\ : std_logic;
SIGNAL \dp|alu_b[4]~4_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~4_combout\ : std_logic;
SIGNAL \dp|tr[4]~4_combout\ : std_logic;
SIGNAL \dp|rf_data[4]~8_combout\ : std_logic;
SIGNAL \dp|rf_data[4]~9_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~136feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~136_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~190_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~191_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~299_combout\ : std_logic;
SIGNAL \dp|m_data[4]~9_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\ : std_logic;
SIGNAL \dp|rf_data[11]~22_combout\ : std_logic;
SIGNAL \dp|rf_data[11]~23_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~79_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~247_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~248_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~245_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~246_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~249_combout\ : std_logic;
SIGNAL \dp|m_data[11]~14_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\ : std_logic;
SIGNAL \dp|rf_r1[2]~2_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~198_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~199_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~196_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~197_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~200_combout\ : std_logic;
SIGNAL \dp|m_data[5]~8_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\ : std_logic;
SIGNAL \dp|ir[5]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_data[14]~28_combout\ : std_logic;
SIGNAL \dp|rf_data[14]~29_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~114_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~146feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~146_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~98feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~98_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~130feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~130_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~272_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~273_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~82feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~82_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~66feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~66_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~34feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~34_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~50feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~50_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~274_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~275_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~276_combout\ : std_logic;
SIGNAL \dp|alu_a[14]~30_combout\ : std_logic;
SIGNAL \dp|alu_a[14]~31_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~14_combout\ : std_logic;
SIGNAL \dp|rf_data[13]~26_combout\ : std_logic;
SIGNAL \dp|rf_data[13]~27_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~65_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~81_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~33feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~33_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~49feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~49_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~268_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~269_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~145_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~113_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~97_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~129_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~270_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~271_combout\ : std_logic;
SIGNAL \dp|pc[13]~13_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~265_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~266_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~263_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~264_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~267_combout\ : std_logic;
SIGNAL \dp|alu_a[13]~28_combout\ : std_logic;
SIGNAL \dp|alu_a[13]~29_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~26_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[14]~27_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[14]~8_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[14]~9_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[14]~10_combout\ : std_logic;
SIGNAL \dp|tr[14]~14_combout\ : std_logic;
SIGNAL \dp|m_write[14]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ : std_logic;
SIGNAL \inst[15]~input_o\ : std_logic;
SIGNAL \dp|rf_instance|regfile~147_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~115_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~99_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~288_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~289_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~83_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~67_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~35_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~51_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~286_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~287_combout\ : std_logic;
SIGNAL \dp|pc[15]~15_combout\ : std_logic;
SIGNAL \dp|rf_data[15]~30_combout\ : std_logic;
SIGNAL \dp|rf_data[15]~31_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~131_q\ : std_logic;
SIGNAL \dp|rf_instance|regfile~281_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~282_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~283_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~284_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~285_combout\ : std_logic;
SIGNAL \dp|m_data[15]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\ : std_logic;
SIGNAL \con|Equal0~2_combout\ : std_logic;
SIGNAL \con|upd_z~2_combout\ : std_logic;
SIGNAL \con|upd_z~q\ : std_logic;
SIGNAL \dp|z~0_combout\ : std_logic;
SIGNAL \con|Mux24~0_combout\ : std_logic;
SIGNAL \con|zc~q\ : std_logic;
SIGNAL \dp|z~3_combout\ : std_logic;
SIGNAL \dp|z~1_combout\ : std_logic;
SIGNAL \dp|z~2_combout\ : std_logic;
SIGNAL \dp|z~4_combout\ : std_logic;
SIGNAL \dp|z~5_combout\ : std_logic;
SIGNAL \dp|z~6_combout\ : std_logic;
SIGNAL \dp|z~q\ : std_logic;
SIGNAL \dp|alu_b[15]~18_combout\ : std_logic;
SIGNAL \dp|alu_b[15]~19_combout\ : std_logic;
SIGNAL \dp|alu_a[15]~32_combout\ : std_logic;
SIGNAL \dp|alu_a[15]~33_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\ : std_logic;
SIGNAL \con|Mux6~0_combout\ : std_logic;
SIGNAL \con|upd_c~q\ : std_logic;
SIGNAL \dp|c~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[8]~28_combout\ : std_logic;
SIGNAL \dp|c~1_combout\ : std_logic;
SIGNAL \dp|c~2_combout\ : std_logic;
SIGNAL \dp|c~3_combout\ : std_logic;
SIGNAL \dp|c~q\ : std_logic;
SIGNAL \con|main~0_combout\ : std_logic;
SIGNAL \con|main~1_combout\ : std_logic;
SIGNAL \con|Equal0~3_combout\ : std_logic;
SIGNAL \con|m_wac~2_combout\ : std_logic;
SIGNAL \con|m_wac~q\ : std_logic;
SIGNAL \dp|m_write[13]~2_combout\ : std_logic;
SIGNAL \inst[8]~input_o\ : std_logic;
SIGNAL \dp|m_data[8]~5_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\ : std_logic;
SIGNAL \dp|ir[8]~feeder_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~277_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~278_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~279_combout\ : std_logic;
SIGNAL \dp|rf_instance|regfile~280_combout\ : std_logic;
SIGNAL \dp|pc[14]~14_combout\ : std_logic;
SIGNAL \dp|pc[14]~feeder_combout\ : std_logic;
SIGNAL \dp|m_read[14]~14_combout\ : std_logic;
SIGNAL \inst[14]~input_o\ : std_logic;
SIGNAL \dp|m_data[14]~1_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\ : std_logic;
SIGNAL \con|alu_ac~1_combout\ : std_logic;
SIGNAL \con|Mux15~0_combout\ : std_logic;
SIGNAL \con|alu_bc~1_combout\ : std_logic;
SIGNAL \dp|alu_b[13]~16_combout\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~13_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[13]~24_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|c[13]~25_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~5_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~6_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|sum[13]~7_combout\ : std_logic;
SIGNAL \dp|tr[13]~13_combout\ : std_logic;
SIGNAL \dp|m_read[13]~13_combout\ : std_logic;
SIGNAL \inst[13]~input_o\ : std_logic;
SIGNAL \dp|m_data[13]~2_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\ : std_logic;
SIGNAL \con|Mux13~1_combout\ : std_logic;
SIGNAL \con|alu_op~q\ : std_logic;
SIGNAL \dp|alu_instance|logic|o~2_combout\ : std_logic;
SIGNAL \dp|tr[2]~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~3_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~2_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~1_combout\ : std_logic;
SIGNAL \dp|alu_instance|Equal0~4_combout\ : std_logic;
SIGNAL \dp|z_imm~q\ : std_logic;
SIGNAL \con|alu_bc~2_combout\ : std_logic;
SIGNAL \con|Mux14~1_combout\ : std_logic;
SIGNAL \dp|alu_b[14]~17_combout\ : std_logic;
SIGNAL \dp|tr[15]~25_combout\ : std_logic;
SIGNAL \dp|tr[15]~20_combout\ : std_logic;
SIGNAL \dp|tr[15]~21_combout\ : std_logic;
SIGNAL \dp|tr[15]~22_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl1:14:GP1|G~0_combout\ : std_logic;
SIGNAL \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\ : std_logic;
SIGNAL \dp|tr[15]~23_combout\ : std_logic;
SIGNAL \dp|tr[15]~24_combout\ : std_logic;
SIGNAL \dp|tr[15]~15_combout\ : std_logic;
SIGNAL \dp|tr[15]~feeder_combout\ : std_logic;
SIGNAL \dp|m_read[15]~15_combout\ : std_logic;
SIGNAL \inst[12]~input_o\ : std_logic;
SIGNAL \dp|m_data[12]~3_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20_combout\ : std_logic;
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\ : std_logic;
SIGNAL \con|Equal0~0_combout\ : std_logic;
SIGNAL \con|state~1_combout\ : std_logic;
SIGNAL \con|state~2_combout\ : std_logic;
SIGNAL \con|state~0_combout\ : std_logic;
SIGNAL \con|Mux2~5_combout\ : std_logic;
SIGNAL \con|Mux2~3_combout\ : std_logic;
SIGNAL \con|Mux2~4_combout\ : std_logic;
SIGNAL \con|Mux14~0_combout\ : std_logic;
SIGNAL \con|Mux0~0_combout\ : std_logic;
SIGNAL \con|Equal0~4_combout\ : std_logic;
SIGNAL \con|Mux0~1_combout\ : std_logic;
SIGNAL \con|Mux1~1_combout\ : std_logic;
SIGNAL \con|Mux1~0_combout\ : std_logic;
SIGNAL \con|Mux1~2_combout\ : std_logic;
SIGNAL \con|Mux3~6_combout\ : std_logic;
SIGNAL \con|Mux3~2_combout\ : std_logic;
SIGNAL \con|Mux3~3_combout\ : std_logic;
SIGNAL \con|Mux3~5_combout\ : std_logic;
SIGNAL \con|state[0]~feeder_combout\ : std_logic;
SIGNAL \con|Mux4~0_combout\ : std_logic;
SIGNAL \con|start~q\ : std_logic;
SIGNAL \con|rf_wc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \con|rf_dc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp|alu_instance|add|p_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|tr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \con|alu_ac\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dp|alu_instance|add|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \con|alu_bc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \con|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|ir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \con|rf_master\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \con|ALT_INV_pc_c~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_wa <= wa;
ww_inst <= inst;
ww_clk <= clk;
ww_rst <= rst;
ww_mem_w <= mem_w;
start <= ww_start;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \dp|m_data[15]~0_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \dp|m_data[14]~1_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \dp|m_data[13]~2_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \dp|m_data[12]~3_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \dp|m_data[9]~4_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \dp|m_data[8]~5_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \dp|m_data[7]~6_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \dp|m_data[6]~7_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \dp|m_data[5]~8_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \dp|m_data[4]~9_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \dp|m_data[3]~10_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \dp|m_data[2]~11_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \dp|m_data[1]~12_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \dp|m_data[0]~13_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \dp|m_data[11]~14_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\ & 
\dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \dp|m_data[10]~15_combout\;

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\dp|m_write[12]~30_combout\ & \dp|m_write[11]~28_combout\ & \dp|m_write[10]~26_combout\ & \dp|m_write[9]~24_combout\ & \dp|m_write[8]~22_combout\ & \dp|m_write[7]~20_combout\
& \dp|m_write[6]~18_combout\ & \dp|m_write[5]~16_combout\ & \dp|m_write[4]~14_combout\ & \dp|m_write[3]~12_combout\ & \dp|m_write[2]~10_combout\ & \dp|m_write[1]~8_combout\ & \dp|m_write[0]~6_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\dp|m_read[12]~12_combout\ & \dp|m_read[11]~11_combout\ & \dp|m_read[10]~10_combout\ & \dp|m_read[9]~9_combout\ & \dp|m_read[8]~8_combout\ & \dp|m_read[7]~7_combout\ & 
\dp|m_read[6]~6_combout\ & \dp|m_read[5]~5_combout\ & \dp|m_read[4]~4_combout\ & \dp|m_read[3]~3_combout\ & \dp|m_read[2]~2_combout\ & \dp|m_read[1]~1_combout\ & \dp|m_read[0]~0_combout\);

\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\con|ALT_INV_pc_c~q\ <= NOT \con|pc_c~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X77_Y23_N23
\start~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \con|start~q\,
	devoe => ww_devoe,
	o => \start~output_o\);

-- Location: IOIBUF_X0_Y26_N1
\clk~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X77_Y27_N8
\rst~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: LCCOMB_X56_Y24_N16
\con|rf_master[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[0]~0_combout\ = (\rst~input_o\) # ((\con|state\(1) & ((\con|state\(3)) # (!\con|state\(2)))) # (!\con|state\(1) & ((\con|state\(2)) # (!\con|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|state\(1),
	datac => \con|state\(2),
	datad => \con|state\(3),
	combout => \con|rf_master[0]~0_combout\);

-- Location: LCCOMB_X50_Y24_N10
\con|rf_master[0]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[0]~3_combout\ = \con|rf_master\(0) $ (((\con|state\(0) & !\con|rf_master[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datac => \con|rf_master\(0),
	datad => \con|rf_master[0]~0_combout\,
	combout => \con|rf_master[0]~3_combout\);

-- Location: FF_X50_Y24_N11
\con|rf_master[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_master[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(0));

-- Location: LCCOMB_X50_Y24_N8
\con|rf_master[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[1]~2_combout\ = \con|rf_master\(1) $ (((\con|state\(0) & (\con|rf_master\(0) & !\con|rf_master[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|rf_master\(0),
	datac => \con|rf_master\(1),
	datad => \con|rf_master[0]~0_combout\,
	combout => \con|rf_master[1]~2_combout\);

-- Location: FF_X50_Y24_N9
\con|rf_master[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_master[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(1));

-- Location: LCCOMB_X49_Y28_N12
\con|Equal14~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal14~1_combout\ = (\con|rf_master\(1) & \con|rf_master\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datad => \con|rf_master\(0),
	combout => \con|Equal14~1_combout\);

-- Location: LCCOMB_X50_Y24_N14
\con|rf_master[2]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_master[2]~1_combout\ = \con|rf_master\(2) $ (((\con|state\(0) & (\con|Equal14~1_combout\ & !\con|rf_master[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|Equal14~1_combout\,
	datac => \con|rf_master\(2),
	datad => \con|rf_master[0]~0_combout\,
	combout => \con|rf_master[2]~1_combout\);

-- Location: FF_X50_Y24_N15
\con|rf_master[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_master[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_master\(2));

-- Location: LCCOMB_X49_Y28_N8
\con|Equal14~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal14~0_combout\ = (\con|rf_master\(1) & (\con|rf_master\(2) & \con|rf_master\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datab => \con|rf_master\(2),
	datad => \con|rf_master\(0),
	combout => \con|Equal14~0_combout\);

-- Location: LCCOMB_X56_Y24_N26
\con|Mux2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux2~2_combout\ = (\con|state\(3) & ((\con|state\(1)) # (!\con|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(3),
	datac => \con|Equal14~0_combout\,
	datad => \con|state\(1),
	combout => \con|Mux2~2_combout\);

-- Location: LCCOMB_X52_Y23_N8
\con|alu_bc~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_bc~0_combout\ = (\con|state\(0) & (((\con|state\(1))) # (!\con|state\(3)))) # (!\con|state\(0) & (((\dp|z_imm~q\ & \con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(3),
	datac => \dp|z_imm~q\,
	datad => \con|state\(1),
	combout => \con|alu_bc~0_combout\);

-- Location: LCCOMB_X52_Y23_N14
\con|Mux23~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux23~0_combout\ = (!\con|state\(1) & ((\con|state\(2) & (!\con|state\(0) & !\con|state\(3))) # (!\con|state\(2) & ((\con|state\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(3),
	datad => \con|state\(1),
	combout => \con|Mux23~0_combout\);

-- Location: FF_X52_Y23_N15
\con|m_rac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux23~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|m_rac~q\);

-- Location: IOIBUF_X77_Y18_N8
\wa[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(13),
	o => \wa[13]~input_o\);

-- Location: IOIBUF_X77_Y27_N1
\mem_w~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_w,
	o => \mem_w~input_o\);

-- Location: LCCOMB_X52_Y22_N8
\dp|m_write[13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[13]~1_combout\ = (\wa[13]~input_o\ & \mem_w~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wa[13]~input_o\,
	datad => \mem_w~input_o\,
	combout => \dp|m_write[13]~1_combout\);

-- Location: IOIBUF_X77_Y19_N15
\wa[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(15),
	o => \wa[15]~input_o\);

-- Location: LCCOMB_X51_Y26_N10
\dp|m_write[15]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~3_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[15]~15_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr\(15),
	datad => \dp|tr[15]~15_combout\,
	combout => \dp|m_write[15]~3_combout\);

-- Location: LCCOMB_X51_Y26_N4
\dp|m_write[15]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[15]~4_combout\ = (\dp|m_write[15]~3_combout\) # ((\mem_w~input_o\ & \wa[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[15]~input_o\,
	datad => \dp|m_write[15]~3_combout\,
	combout => \dp|m_write[15]~4_combout\);

-- Location: LCCOMB_X53_Y24_N22
\con|Mux25~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux25~0_combout\ = (\con|state\(2) & (\con|state\(0) & \con|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(2),
	datac => \con|state\(0),
	datad => \con|state\(1),
	combout => \con|Mux25~0_combout\);

-- Location: FF_X50_Y24_N13
\con|m_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \con|Mux25~0_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|m_we~q\);

-- Location: IOIBUF_X52_Y0_N22
\wa[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(14),
	o => \wa[14]~input_o\);

-- Location: LCCOMB_X52_Y23_N12
\con|alu_ac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_ac~0_combout\ = (\con|state\(2) & (!\con|state\(3) & ((\con|state\(0)) # (\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(3),
	datad => \con|state\(1),
	combout => \con|alu_ac~0_combout\);

-- Location: LCCOMB_X52_Y23_N16
\con|alu_ac~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_ac~2_combout\ = (!\rst~input_o\ & ((\con|alu_ac~0_combout\) # ((!\con|state\(2) & \con|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac~0_combout\,
	datab => \con|state\(2),
	datac => \rst~input_o\,
	datad => \con|Mux15~0_combout\,
	combout => \con|alu_ac~2_combout\);

-- Location: FF_X52_Y23_N17
\con|alu_ac[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|alu_ac~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_ac\(1));

-- Location: LCCOMB_X56_Y26_N4
\con|Mux17~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux17~0_combout\ = (!\dp|ir\(13) & !\dp|ir\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(13),
	datad => \dp|ir\(15),
	combout => \con|Mux17~0_combout\);

-- Location: LCCOMB_X55_Y26_N12
\con|Mux17~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux17~1_combout\ = (\con|state\(0) & (((\con|state\(2))))) # (!\con|state\(0) & (\dp|ir\(14) & (!\con|state\(2) & \con|Mux17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \dp|ir\(14),
	datac => \con|state\(2),
	datad => \con|Mux17~0_combout\,
	combout => \con|Mux17~1_combout\);

-- Location: LCCOMB_X52_Y23_N20
\con|Mux17~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux17~2_combout\ = (\con|state\(3) & (!\con|state\(2) & ((!\con|state\(1))))) # (!\con|state\(3) & (((\con|Mux17~1_combout\ & \con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(2),
	datac => \con|Mux17~1_combout\,
	datad => \con|state\(1),
	combout => \con|Mux17~2_combout\);

-- Location: FF_X52_Y23_N21
\con|alu_ac[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux17~2_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_ac\(0));

-- Location: LCCOMB_X52_Y24_N12
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ = (!\dp|m_write[14]~0_combout\ & ((\mem_w~input_o\ & ((!\wa[14]~input_o\))) # (!\mem_w~input_o\ & (\con|m_we~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_we~q\,
	datac => \wa[14]~input_o\,
	datad => \dp|m_write[14]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\);

-- Location: LCCOMB_X51_Y26_N22
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3) = (!\dp|m_write[13]~2_combout\ & (!\dp|m_write[13]~1_combout\ & (\dp|m_write[15]~4_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~2_combout\,
	datab => \dp|m_write[13]~1_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3));

-- Location: IOIBUF_X77_Y18_N1
\inst[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(5),
	o => \inst[5]~input_o\);

-- Location: IOIBUF_X77_Y16_N8
\inst[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(11),
	o => \inst[11]~input_o\);

-- Location: IOIBUF_X77_Y26_N1
\inst[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(4),
	o => \inst[4]~input_o\);

-- Location: LCCOMB_X56_Y26_N20
\con|upd_pc~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|upd_pc~0_combout\ = (!\dp|ir\(14) & ((\dp|ir\(13) & (\dp|ir\(12) & !\dp|ir\(15))) # (!\dp|ir\(13) & ((\dp|ir\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|upd_pc~0_combout\);

-- Location: LCCOMB_X56_Y24_N22
\con|Mux13~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux13~0_combout\ = (!\con|state\(2) & (!\con|state\(3) & (!\con|state\(0) & \con|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(3),
	datac => \con|state\(0),
	datad => \con|state\(1),
	combout => \con|Mux13~0_combout\);

-- Location: LCCOMB_X55_Y26_N16
\con|Mux10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux10~0_combout\ = (\con|upd_pc~0_combout\ & (\con|main~1_combout\ & (\con|Mux13~0_combout\ & !\con|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|upd_pc~0_combout\,
	datab => \con|main~1_combout\,
	datac => \con|Mux13~0_combout\,
	datad => \con|Equal0~2_combout\,
	combout => \con|Mux10~0_combout\);

-- Location: FF_X55_Y26_N17
\con|rf_dc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux10~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_dc\(1));

-- Location: LCCOMB_X56_Y24_N28
\con|rf_wc[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_wc[1]~2_combout\ = (\con|Mux13~0_combout\ & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux13~0_combout\,
	datad => \rst~input_o\,
	combout => \con|rf_wc[1]~2_combout\);

-- Location: LCCOMB_X56_Y26_N0
\con|Equal0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~1_combout\ = (\dp|ir\(12) & (\dp|ir\(13) & (!\dp|ir\(14) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y24_N10
\con|rf_dc~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_dc~0_combout\ = (\con|rf_wc[1]~2_combout\ & ((\con|Equal0~2_combout\) # ((\con|Equal0~1_combout\) # (!\con|main~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_wc[1]~2_combout\,
	datab => \con|Equal0~2_combout\,
	datac => \con|Equal0~1_combout\,
	datad => \con|main~1_combout\,
	combout => \con|rf_dc~0_combout\);

-- Location: FF_X56_Y24_N11
\con|rf_dc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_dc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_dc\(0));

-- Location: LCCOMB_X49_Y27_N8
\dp|rf_instance|regfile~104feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~104feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile~104feeder_combout\);

-- Location: LCCOMB_X52_Y26_N18
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3) = (\dp|m_write[15]~4_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ & ((\dp|m_write[13]~1_combout\) # (\dp|m_write[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~1_combout\,
	datab => \dp|m_write[13]~2_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3));

-- Location: IOIBUF_X77_Y21_N15
\inst[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(10),
	o => \inst[10]~input_o\);

-- Location: LCCOMB_X56_Y24_N8
\con|Mux3~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~4_combout\ = \con|state\(0) $ (\con|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state\(0),
	datad => \con|state\(1),
	combout => \con|Mux3~4_combout\);

-- Location: LCCOMB_X56_Y24_N14
\con|rf_wc~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_wc~3_combout\ = (!\con|state\(2) & (\con|state\(3) & (\con|Mux3~4_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(3),
	datac => \con|Mux3~4_combout\,
	datad => \rst~input_o\,
	combout => \con|rf_wc~3_combout\);

-- Location: LCCOMB_X56_Y24_N24
\con|rf_wc~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_wc~5_combout\ = (\con|rf_wc~3_combout\) # ((\con|Mux13~0_combout\ & (!\con|main~1_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux13~0_combout\,
	datab => \con|main~1_combout\,
	datac => \con|rf_wc~3_combout\,
	datad => \rst~input_o\,
	combout => \con|rf_wc~5_combout\);

-- Location: FF_X56_Y24_N25
\con|rf_wc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_wc~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_wc\(1));

-- Location: LCCOMB_X57_Y24_N0
\con|rf_wc~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_wc~4_combout\ = (\con|rf_wc~3_combout\) # ((\con|rf_wc[1]~2_combout\ & (\con|Equal0~2_combout\ & \con|main~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_wc~3_combout\,
	datab => \con|rf_wc[1]~2_combout\,
	datac => \con|Equal0~2_combout\,
	datad => \con|main~1_combout\,
	combout => \con|rf_wc~4_combout\);

-- Location: FF_X57_Y24_N1
\con|rf_wc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_wc~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_wc\(0));

-- Location: LCCOMB_X49_Y28_N0
\dp|rf_w[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[2]~2_combout\ = (\con|rf_wc\(0) & ((\con|rf_wc\(1)) # ((\dp|ir\(8))))) # (!\con|rf_wc\(0) & (!\con|rf_wc\(1) & (\dp|ir\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_wc\(0),
	datab => \con|rf_wc\(1),
	datac => \dp|ir\(11),
	datad => \dp|ir\(8),
	combout => \dp|rf_w[2]~2_combout\);

-- Location: LCCOMB_X49_Y28_N26
\dp|rf_w[2]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[2]~3_combout\ = (\con|rf_wc\(1) & ((\dp|rf_w[2]~2_combout\ & ((\con|rf_master\(2)))) # (!\dp|rf_w[2]~2_combout\ & (\dp|ir\(5))))) # (!\con|rf_wc\(1) & (((\dp|rf_w[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|rf_wc\(1),
	datac => \con|rf_master\(2),
	datad => \dp|rf_w[2]~2_combout\,
	combout => \dp|rf_w[2]~3_combout\);

-- Location: LCCOMB_X55_Y26_N28
\con|rf_we~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_we~0_combout\ = (!\con|Equal0~2_combout\ & (\con|main~1_combout\ & (\con|Mux13~0_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~2_combout\,
	datab => \con|main~1_combout\,
	datac => \con|Mux13~0_combout\,
	datad => \rst~input_o\,
	combout => \con|rf_we~0_combout\);

-- Location: LCCOMB_X55_Y26_N22
\con|rf_we~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_we~1_combout\ = (\con|state\(1) & (((!\con|state\(0) & !\con|state\(2))))) # (!\con|state\(1) & (\con|state\(0) & ((\con|state\(3)) # (\con|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(1),
	datac => \con|state\(0),
	datad => \con|state\(2),
	combout => \con|rf_we~1_combout\);

-- Location: LCCOMB_X55_Y26_N2
\con|rf_we~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|rf_we~2_combout\ = (\con|rf_we~0_combout\ & (\con|upd_pc~0_combout\)) # (!\con|rf_we~0_combout\ & (((\con|rf_we~1_combout\ & !\rst~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|upd_pc~0_combout\,
	datab => \con|rf_we~0_combout\,
	datac => \con|rf_we~1_combout\,
	datad => \rst~input_o\,
	combout => \con|rf_we~2_combout\);

-- Location: FF_X55_Y26_N3
\con|rf_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|rf_we~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|rf_we~q\);

-- Location: LCCOMB_X49_Y28_N16
\dp|rf_w[1]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[1]~4_combout\ = (\con|rf_wc\(0) & (\con|rf_wc\(1))) # (!\con|rf_wc\(0) & ((\con|rf_wc\(1) & ((\dp|ir\(4)))) # (!\con|rf_wc\(1) & (\dp|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_wc\(0),
	datab => \con|rf_wc\(1),
	datac => \dp|ir\(10),
	datad => \dp|ir\(4),
	combout => \dp|rf_w[1]~4_combout\);

-- Location: LCCOMB_X51_Y26_N8
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3) = (\dp|m_write[15]~4_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & ((\dp|m_write[13]~2_combout\) # (\dp|m_write[13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~2_combout\,
	datab => \dp|m_write[13]~1_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3));

-- Location: IOIBUF_X77_Y31_N22
\inst[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(0),
	o => \inst[0]~input_o\);

-- Location: LCCOMB_X49_Y28_N24
\dp|rf_instance|regfile~294\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~294_combout\ = (\dp|rf_w[0]~1_combout\ & (\dp|rf_w[1]~5_combout\ & (\con|rf_we~q\ & \dp|rf_w[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[1]~5_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[2]~3_combout\,
	combout => \dp|rf_instance|regfile~294_combout\);

-- Location: FF_X50_Y26_N31
\dp|rf_instance|regfile~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~132_q\);

-- Location: IOIBUF_X77_Y25_N1
\inst[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(6),
	o => \inst[6]~input_o\);

-- Location: IOIBUF_X77_Y22_N8
\inst[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(9),
	o => \inst[9]~input_o\);

-- Location: LCCOMB_X49_Y28_N28
\dp|rf_instance|regfile~298\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~298_combout\ = (\dp|rf_w[0]~1_combout\ & (\dp|rf_w[1]~5_combout\ & (\con|rf_we~q\ & !\dp|rf_w[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[1]~5_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[2]~3_combout\,
	combout => \dp|rf_instance|regfile~298_combout\);

-- Location: FF_X53_Y25_N15
\dp|rf_instance|regfile~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~77_q\);

-- Location: LCCOMB_X49_Y28_N14
\dp|rf_instance|regfile~297\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~297_combout\ = (!\dp|rf_w[0]~1_combout\ & (!\dp|rf_w[1]~5_combout\ & (\con|rf_we~q\ & !\dp|rf_w[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[1]~5_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[2]~3_combout\,
	combout => \dp|rf_instance|regfile~297_combout\);

-- Location: FF_X51_Y23_N11
\dp|rf_instance|regfile~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~29_q\);

-- Location: LCCOMB_X50_Y23_N16
\dp|rf_instance|regfile~45feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~45feeder_combout\ = \dp|rf_data[9]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[9]~19_combout\,
	combout => \dp|rf_instance|regfile~45feeder_combout\);

-- Location: LCCOMB_X48_Y28_N28
\dp|rf_instance|regfile~296\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~296_combout\ = (!\dp|rf_w[2]~3_combout\ & (\dp|rf_w[0]~1_combout\ & (\con|rf_we~q\ & !\dp|rf_w[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[2]~3_combout\,
	datab => \dp|rf_w[0]~1_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[1]~5_combout\,
	combout => \dp|rf_instance|regfile~296_combout\);

-- Location: FF_X50_Y23_N17
\dp|rf_instance|regfile~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~45feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~45_q\);

-- Location: LCCOMB_X50_Y23_N2
\dp|rf_instance|regfile~232\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~232_combout\ = (\dp|ir\(6) & (((\dp|ir\(7)) # (\dp|rf_instance|regfile~45_q\)))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~29_q\ & (!\dp|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile~29_q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~45_q\,
	combout => \dp|rf_instance|regfile~232_combout\);

-- Location: FF_X51_Y23_N17
\dp|rf_instance|regfile~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~61_q\);

-- Location: LCCOMB_X50_Y23_N0
\dp|rf_instance|regfile~233\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~233_combout\ = (\dp|rf_instance|regfile~232_combout\ & ((\dp|rf_instance|regfile~77_q\) # ((!\dp|ir\(7))))) # (!\dp|rf_instance|regfile~232_combout\ & (((\dp|ir\(7) & \dp|rf_instance|regfile~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~77_q\,
	datab => \dp|rf_instance|regfile~232_combout\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~61_q\,
	combout => \dp|rf_instance|regfile~233_combout\);

-- Location: FF_X50_Y26_N7
\dp|rf_instance|regfile~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~141_q\);

-- Location: LCCOMB_X48_Y28_N24
\dp|rf_instance|regfile~293\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~293_combout\ = (\dp|rf_w[2]~3_combout\ & (!\dp|rf_w[0]~1_combout\ & (\con|rf_we~q\ & !\dp|rf_w[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[2]~3_combout\,
	datab => \dp|rf_w[0]~1_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[1]~5_combout\,
	combout => \dp|rf_instance|regfile~293_combout\);

-- Location: FF_X50_Y26_N1
\dp|rf_instance|regfile~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~93_q\);

-- Location: LCCOMB_X49_Y28_N30
\dp|rf_instance|regfile~292\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~292_combout\ = (!\dp|rf_w[0]~1_combout\ & (\dp|rf_w[1]~5_combout\ & (\con|rf_we~q\ & \dp|rf_w[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[1]~5_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[2]~3_combout\,
	combout => \dp|rf_instance|regfile~292_combout\);

-- Location: FF_X49_Y26_N21
\dp|rf_instance|regfile~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~125_q\);

-- Location: LCCOMB_X49_Y26_N20
\dp|rf_instance|regfile~234\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~234_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~125_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~93_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~93_q\,
	datac => \dp|rf_instance|regfile~125_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~234_combout\);

-- Location: LCCOMB_X49_Y26_N30
\dp|rf_instance|regfile~235\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~235_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~234_combout\ & (\dp|rf_instance|regfile~141_q\)) # (!\dp|rf_instance|regfile~234_combout\ & ((\dp|rf_instance|regfile~109_q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~141_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~109_q\,
	datad => \dp|rf_instance|regfile~234_combout\,
	combout => \dp|rf_instance|regfile~235_combout\);

-- Location: LCCOMB_X51_Y24_N30
\dp|pc[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[9]~9_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~235_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~233_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~235_combout\,
	combout => \dp|pc[9]~9_combout\);

-- Location: LCCOMB_X50_Y24_N0
\dp|alu_b[14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[14]~10_combout\ = ((\con|alu_bc\(0) & (!\dp|ir\(8))) # (!\con|alu_bc\(0) & ((!\dp|ir\(5))))) # (!\con|alu_bc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|ir\(5),
	datac => \con|alu_bc\(1),
	datad => \con|alu_bc\(0),
	combout => \dp|alu_b[14]~10_combout\);

-- Location: LCCOMB_X51_Y24_N8
\dp|alu_b[9]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[9]~12_combout\ = ((\dp|pc[9]~9_combout\ & (!\con|alu_bc\(1) & !\con|alu_bc\(0)))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc[9]~9_combout\,
	datab => \con|alu_bc\(1),
	datac => \dp|alu_b[14]~10_combout\,
	datad => \con|alu_bc\(0),
	combout => \dp|alu_b[9]~12_combout\);

-- Location: LCCOMB_X56_Y26_N24
\con|Mux20~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux20~2_combout\ = (\dp|ir\(14) & (\dp|ir\(13) & (\con|Mux13~0_combout\ & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \dp|ir\(13),
	datac => \con|Mux13~0_combout\,
	datad => \dp|ir\(15),
	combout => \con|Mux20~2_combout\);

-- Location: FF_X56_Y26_N25
\con|trc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux20~2_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|trc~q\);

-- Location: FF_X53_Y26_N31
\dp|tr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[9]~9_combout\,
	asdata => \dp|rf_instance|regfile~231_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(9));

-- Location: LCCOMB_X51_Y23_N14
\dp|alu_a[9]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[9]~20_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0)) # ((\dp|pc\(9))))) # (!\con|alu_ac\(1) & (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \con|alu_ac\(0),
	datac => \dp|pc\(9),
	datad => \dp|rf_instance|regfile~231_combout\,
	combout => \dp|alu_a[9]~20_combout\);

-- Location: LCCOMB_X51_Y24_N22
\dp|alu_a[9]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[9]~21_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[9]~20_combout\ & ((\dp|tr\(9)))) # (!\dp|alu_a[9]~20_combout\ & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|tr\(9),
	datac => \con|alu_ac\(0),
	datad => \dp|alu_a[9]~20_combout\,
	combout => \dp|alu_a[9]~21_combout\);

-- Location: LCCOMB_X53_Y26_N18
\dp|alu_instance|logic|o~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~9_combout\ = (!\dp|alu_a[9]~21_combout\) # (!\dp|alu_b[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[9]~12_combout\,
	datad => \dp|alu_a[9]~21_combout\,
	combout => \dp|alu_instance|logic|o~9_combout\);

-- Location: LCCOMB_X56_Y26_N6
\con|Equal0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~6_combout\ = (\dp|ir\(12) & (!\dp|ir\(13) & (!\dp|ir\(14) & \dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~6_combout\);

-- Location: LCCOMB_X55_Y26_N10
\con|pc_c~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|pc_c~0_combout\ = (\con|Equal0~6_combout\ & (\con|Mux13~0_combout\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~6_combout\,
	datac => \con|Mux13~0_combout\,
	datad => \rst~input_o\,
	combout => \con|pc_c~0_combout\);

-- Location: FF_X55_Y26_N11
\con|pc_c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|pc_c~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|pc_c~q\);

-- Location: LCCOMB_X55_Y26_N0
\con|Mux18~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux18~0_combout\ = (\con|upd_pc~0_combout\ & (\con|main~1_combout\ & (!\con|state\(2) & !\con|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|upd_pc~0_combout\,
	datab => \con|main~1_combout\,
	datac => \con|state\(2),
	datad => \con|Equal0~2_combout\,
	combout => \con|Mux18~0_combout\);

-- Location: LCCOMB_X55_Y26_N6
\con|Mux18~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux18~1_combout\ = (\con|state\(1) & ((\con|Mux18~0_combout\) # (\con|state\(0) $ (\con|state\(2))))) # (!\con|state\(1) & (\con|state\(0) & (\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(1),
	datad => \con|Mux18~0_combout\,
	combout => \con|Mux18~1_combout\);

-- Location: LCCOMB_X55_Y26_N18
\con|Mux18~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux18~2_combout\ = (\con|Mux18~1_combout\ & !\con|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux18~1_combout\,
	datac => \con|state\(3),
	combout => \con|Mux18~2_combout\);

-- Location: FF_X55_Y26_N19
\con|upd_pc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux18~2_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|upd_pc~q\);

-- Location: FF_X50_Y25_N13
\dp|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[5]~5_combout\,
	asdata => \dp|tr[5]~5_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(5));

-- Location: LCCOMB_X48_Y24_N22
\dp|rf_data[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[5]~10_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & ((\dp|pc\(5)))) # (!\con|rf_dc\(1) & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\,
	datac => \con|rf_dc\(0),
	datad => \dp|pc\(5),
	combout => \dp|rf_data[5]~10_combout\);

-- Location: LCCOMB_X48_Y24_N16
\dp|rf_data[5]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[5]~11_combout\ = (\dp|rf_data[5]~10_combout\) # ((!\con|rf_dc\(1) & (\con|rf_dc\(0) & \dp|tr[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|rf_data[5]~10_combout\,
	datad => \dp|tr[5]~5_combout\,
	combout => \dp|rf_data[5]~11_combout\);

-- Location: LCCOMB_X48_Y24_N12
\dp|rf_instance|regfile~105feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~105feeder_combout\ = \dp|rf_data[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[5]~11_combout\,
	combout => \dp|rf_instance|regfile~105feeder_combout\);

-- Location: FF_X48_Y24_N13
\dp|rf_instance|regfile~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~105feeder_combout\,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~105_q\);

-- Location: FF_X48_Y24_N7
\dp|rf_instance|regfile~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~137_q\);

-- Location: FF_X49_Y24_N11
\dp|rf_instance|regfile~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~89_q\);

-- Location: FF_X49_Y24_N9
\dp|rf_instance|regfile~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~121_q\);

-- Location: LCCOMB_X49_Y24_N8
\dp|rf_instance|regfile~194\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~194_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~121_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~89_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~89_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~121_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~194_combout\);

-- Location: LCCOMB_X49_Y24_N24
\dp|rf_instance|regfile~195\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~195_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~194_combout\ & ((\dp|rf_instance|regfile~137_q\))) # (!\dp|rf_instance|regfile~194_combout\ & (\dp|rf_instance|regfile~105_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~105_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~137_q\,
	datad => \dp|rf_instance|regfile~194_combout\,
	combout => \dp|rf_instance|regfile~195_combout\);

-- Location: LCCOMB_X46_Y25_N28
\dp|rf_instance|regfile~57feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~57feeder_combout\ = \dp|rf_data[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[5]~11_combout\,
	combout => \dp|rf_instance|regfile~57feeder_combout\);

-- Location: FF_X46_Y25_N29
\dp|rf_instance|regfile~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~57feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~57_q\);

-- Location: FF_X51_Y25_N5
\dp|rf_instance|regfile~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~73_q\);

-- Location: FF_X49_Y25_N7
\dp|rf_instance|regfile~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~41_q\);

-- Location: FF_X51_Y25_N19
\dp|rf_instance|regfile~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[5]~11_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~25_q\);

-- Location: LCCOMB_X49_Y25_N6
\dp|rf_instance|regfile~192\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~192_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~41_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~25_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~41_q\,
	datad => \dp|rf_instance|regfile~25_q\,
	combout => \dp|rf_instance|regfile~192_combout\);

-- Location: LCCOMB_X46_Y25_N22
\dp|rf_instance|regfile~193\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~193_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~192_combout\ & ((\dp|rf_instance|regfile~73_q\))) # (!\dp|rf_instance|regfile~192_combout\ & (\dp|rf_instance|regfile~57_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~57_q\,
	datac => \dp|rf_instance|regfile~73_q\,
	datad => \dp|rf_instance|regfile~192_combout\,
	combout => \dp|rf_instance|regfile~193_combout\);

-- Location: LCCOMB_X50_Y25_N12
\dp|pc[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[5]~5_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~195_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~195_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~193_combout\,
	combout => \dp|pc[5]~5_combout\);

-- Location: LCCOMB_X51_Y25_N26
\dp|alu_b[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[5]~5_combout\ = (\con|alu_bc\(1) & (\dp|ir\(5))) # (!\con|alu_bc\(1) & (((!\con|alu_bc\(0) & \dp|pc[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|alu_bc\(0),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[5]~5_combout\,
	combout => \dp|alu_b[5]~5_combout\);

-- Location: LCCOMB_X53_Y26_N2
\dp|alu_instance|logic|o~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~5_combout\ = (!\dp|alu_b[5]~5_combout\) # (!\dp|alu_a[5]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_a[5]~12_combout\,
	datad => \dp|alu_b[5]~5_combout\,
	combout => \dp|alu_instance|logic|o~5_combout\);

-- Location: FF_X55_Y27_N21
\dp|tr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[3]~3_combout\,
	asdata => \dp|rf_instance|regfile~183_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(3));

-- Location: LCCOMB_X50_Y25_N2
\dp|pc[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[3]~feeder_combout\ = \dp|pc[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[3]~3_combout\,
	combout => \dp|pc[3]~feeder_combout\);

-- Location: FF_X50_Y25_N3
\dp|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[3]~feeder_combout\,
	asdata => \dp|tr[3]~3_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(3));

-- Location: LCCOMB_X50_Y27_N18
\dp|alu_a[3]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[3]~6_combout\ = (\con|alu_ac\(1) & ((\dp|pc\(3)) # ((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & (((!\con|alu_ac\(0) & \dp|rf_instance|regfile~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|pc\(3),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~183_combout\,
	combout => \dp|alu_a[3]~6_combout\);

-- Location: LCCOMB_X50_Y27_N8
\dp|alu_a[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[3]~7_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[3]~6_combout\ & ((\dp|tr\(3)))) # (!\dp|alu_a[3]~6_combout\ & (\dp|ir\(3))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(0),
	datab => \dp|ir\(3),
	datac => \dp|tr\(3),
	datad => \dp|alu_a[3]~6_combout\,
	combout => \dp|alu_a[3]~7_combout\);

-- Location: LCCOMB_X55_Y27_N4
\dp|alu_instance|logic|o~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~3_combout\ = (!\dp|alu_a[3]~7_combout\) # (!\dp|alu_b[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[3]~3_combout\,
	datad => \dp|alu_a[3]~7_combout\,
	combout => \dp|alu_instance|logic|o~3_combout\);

-- Location: LCCOMB_X56_Y26_N12
\con|Equal0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~5_combout\ = (!\dp|ir\(12) & (!\dp|ir\(13) & (\dp|ir\(14) & \dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~5_combout\);

-- Location: LCCOMB_X55_Y26_N24
\con|alu_cin~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_cin~0_combout\ = (\con|Equal0~5_combout\ & (\con|Mux13~0_combout\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Equal0~5_combout\,
	datac => \con|Mux13~0_combout\,
	datad => \rst~input_o\,
	combout => \con|alu_cin~0_combout\);

-- Location: FF_X55_Y26_N25
\con|alu_cin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|alu_cin~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_cin~q\);

-- Location: LCCOMB_X50_Y28_N24
\dp|pc[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[0]~feeder_combout\ = \dp|pc[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[0]~0_combout\,
	combout => \dp|pc[0]~feeder_combout\);

-- Location: FF_X50_Y28_N25
\dp|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[0]~feeder_combout\,
	asdata => \dp|tr[0]~0_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(0));

-- Location: LCCOMB_X53_Y26_N4
\dp|tr[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[0]~feeder_combout\ = \dp|tr[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[0]~0_combout\,
	combout => \dp|tr[0]~feeder_combout\);

-- Location: FF_X53_Y26_N5
\dp|tr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[0]~feeder_combout\,
	asdata => \dp|rf_instance|regfile~152_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(0));

-- Location: LCCOMB_X53_Y27_N10
\dp|alu_a[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[0]~0_combout\ = (\con|alu_ac\(1) & (((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & ((\con|alu_ac\(0) & (\dp|ir\(0))) # (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(0),
	datab => \con|alu_ac\(1),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~152_combout\,
	combout => \dp|alu_a[0]~0_combout\);

-- Location: LCCOMB_X53_Y27_N12
\dp|alu_a[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[0]~1_combout\ = (\con|alu_ac\(1) & ((\dp|alu_a[0]~0_combout\ & ((\dp|tr\(0)))) # (!\dp|alu_a[0]~0_combout\ & (\dp|pc\(0))))) # (!\con|alu_ac\(1) & (((\dp|alu_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(0),
	datab => \con|alu_ac\(1),
	datac => \dp|tr\(0),
	datad => \dp|alu_a[0]~0_combout\,
	combout => \dp|alu_a[0]~1_combout\);

-- Location: IOIBUF_X59_Y0_N1
\inst[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(1),
	o => \inst[1]~input_o\);

-- Location: FF_X55_Y27_N25
\dp|tr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[1]~1_combout\,
	asdata => \dp|rf_instance|regfile~165_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(1));

-- Location: LCCOMB_X49_Y23_N16
\dp|rf_instance|regfile~133feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~133feeder_combout\ = \dp|rf_data[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[1]~3_combout\,
	combout => \dp|rf_instance|regfile~133feeder_combout\);

-- Location: FF_X49_Y23_N17
\dp|rf_instance|regfile~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~133feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~133_q\);

-- Location: FF_X49_Y26_N17
\dp|rf_instance|regfile~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~101_q\);

-- Location: FF_X50_Y26_N5
\dp|rf_instance|regfile~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~85_q\);

-- Location: FF_X49_Y26_N27
\dp|rf_instance|regfile~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~117_q\);

-- Location: LCCOMB_X49_Y26_N26
\dp|rf_instance|regfile~159\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~159_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~117_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~85_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~85_q\,
	datac => \dp|rf_instance|regfile~117_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~159_combout\);

-- Location: LCCOMB_X49_Y26_N4
\dp|rf_instance|regfile~160\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~160_combout\ = (\dp|rf_instance|regfile~159_combout\ & ((\dp|rf_instance|regfile~133_q\) # ((!\dp|ir\(6))))) # (!\dp|rf_instance|regfile~159_combout\ & (((\dp|rf_instance|regfile~101_q\ & \dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~133_q\,
	datab => \dp|rf_instance|regfile~101_q\,
	datac => \dp|rf_instance|regfile~159_combout\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~160_combout\);

-- Location: FF_X50_Y27_N15
\dp|rf_instance|regfile~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~69_q\);

-- Location: FF_X49_Y25_N25
\dp|rf_instance|regfile~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~37_q\);

-- Location: FF_X50_Y27_N17
\dp|rf_instance|regfile~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~21_q\);

-- Location: LCCOMB_X49_Y25_N24
\dp|rf_instance|regfile~157\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~157_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~37_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~37_q\,
	datad => \dp|rf_instance|regfile~21_q\,
	combout => \dp|rf_instance|regfile~157_combout\);

-- Location: LCCOMB_X49_Y27_N10
\dp|rf_instance|regfile~158\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~158_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~157_combout\ & ((\dp|rf_instance|regfile~69_q\))) # (!\dp|rf_instance|regfile~157_combout\ & (\dp|rf_instance|regfile~53_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~53_q\,
	datac => \dp|rf_instance|regfile~69_q\,
	datad => \dp|rf_instance|regfile~157_combout\,
	combout => \dp|rf_instance|regfile~158_combout\);

-- Location: LCCOMB_X49_Y27_N0
\dp|pc[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[1]~1_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~160_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|regfile~160_combout\,
	datad => \dp|rf_instance|regfile~158_combout\,
	combout => \dp|pc[1]~1_combout\);

-- Location: LCCOMB_X48_Y27_N8
\dp|pc[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[1]~feeder_combout\ = \dp|pc[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|pc[1]~1_combout\,
	combout => \dp|pc[1]~feeder_combout\);

-- Location: FF_X48_Y27_N9
\dp|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[1]~feeder_combout\,
	asdata => \dp|tr[1]~1_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(1));

-- Location: LCCOMB_X53_Y27_N6
\dp|alu_a[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[1]~2_combout\ = (\con|alu_ac\(1) & ((\dp|pc\(1)) # ((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & (((!\con|alu_ac\(0) & \dp|rf_instance|regfile~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(1),
	datab => \con|alu_ac\(1),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~165_combout\,
	combout => \dp|alu_a[1]~2_combout\);

-- Location: LCCOMB_X53_Y27_N20
\dp|alu_a[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[1]~3_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[1]~2_combout\ & (\dp|tr\(1))) # (!\dp|alu_a[1]~2_combout\ & ((\dp|ir\(1)))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(0),
	datab => \dp|tr\(1),
	datac => \dp|ir\(1),
	datad => \dp|alu_a[1]~2_combout\,
	combout => \dp|alu_a[1]~3_combout\);

-- Location: LCCOMB_X55_Y27_N16
\dp|alu_instance|logic|o~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~1_combout\ = (!\dp|alu_a[1]~3_combout\) # (!\dp|alu_b[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[1]~1_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|logic|o~1_combout\);

-- Location: LCCOMB_X53_Y27_N2
\dp|alu_instance|add|p_0[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(1) = \dp|alu_b[1]~1_combout\ $ (\dp|alu_a[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[1]~1_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|add|p_0\(1));

-- Location: LCCOMB_X55_Y27_N2
\dp|alu_instance|add|sum[1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(1) = \dp|alu_instance|add|p_0\(1) $ (((\con|alu_cin~q\ & ((\dp|alu_b[0]~0_combout\) # (\dp|alu_a[0]~1_combout\))) # (!\con|alu_cin~q\ & (\dp|alu_b[0]~0_combout\ & \dp|alu_a[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_cin~q\,
	datab => \dp|alu_instance|add|p_0\(1),
	datac => \dp|alu_b[0]~0_combout\,
	datad => \dp|alu_a[0]~1_combout\,
	combout => \dp|alu_instance|add|sum\(1));

-- Location: LCCOMB_X55_Y27_N24
\dp|tr[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[1]~1_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~1_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~1_combout\,
	datad => \dp|alu_instance|add|sum\(1),
	combout => \dp|tr[1]~1_combout\);

-- Location: LCCOMB_X49_Y23_N24
\dp|rf_data[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[1]~2_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(1))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|pc\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\,
	combout => \dp|rf_data[1]~2_combout\);

-- Location: LCCOMB_X49_Y23_N26
\dp|rf_data[1]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[1]~3_combout\ = (\dp|rf_data[1]~2_combout\) # ((!\con|rf_dc\(1) & (\con|rf_dc\(0) & \dp|tr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[1]~1_combout\,
	datad => \dp|rf_data[1]~2_combout\,
	combout => \dp|rf_data[1]~3_combout\);

-- Location: FF_X49_Y27_N29
\dp|rf_instance|regfile~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[1]~3_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~53_q\);

-- Location: LCCOMB_X50_Y27_N28
\dp|rf_instance|regfile~163\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~163_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile~37_q\) # (\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~21_q\ & ((!\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~21_q\,
	datab => \dp|rf_instance|regfile~37_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~163_combout\);

-- Location: LCCOMB_X50_Y27_N14
\dp|rf_instance|regfile~164\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~164_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~163_combout\ & ((\dp|rf_instance|regfile~69_q\))) # (!\dp|rf_instance|regfile~163_combout\ & (\dp|rf_instance|regfile~53_q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~53_q\,
	datac => \dp|rf_instance|regfile~69_q\,
	datad => \dp|rf_instance|regfile~163_combout\,
	combout => \dp|rf_instance|regfile~164_combout\);

-- Location: LCCOMB_X50_Y26_N18
\dp|rf_instance|regfile~161\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~161_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~117_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~85_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~117_q\,
	datab => \dp|rf_instance|regfile~85_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~161_combout\);

-- Location: LCCOMB_X49_Y26_N16
\dp|rf_instance|regfile~162\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~162_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~161_combout\ & (\dp|rf_instance|regfile~133_q\)) # (!\dp|rf_instance|regfile~161_combout\ & ((\dp|rf_instance|regfile~101_q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~133_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~101_q\,
	datad => \dp|rf_instance|regfile~161_combout\,
	combout => \dp|rf_instance|regfile~162_combout\);

-- Location: LCCOMB_X53_Y27_N0
\dp|rf_instance|regfile~165\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~165_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~162_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~164_combout\,
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~162_combout\,
	combout => \dp|rf_instance|regfile~165_combout\);

-- Location: LCCOMB_X60_Y23_N4
\dp|m_data[1]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[1]~12_combout\ = (\mem_w~input_o\ & (\inst[1]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \inst[1]~input_o\,
	datad => \dp|rf_instance|regfile~165_combout\,
	combout => \dp|m_data[1]~12_combout\);

-- Location: LCCOMB_X53_Y25_N26
\dp|m_write[0]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[0]~5_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[0]~0_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(0),
	datab => \mem_w~input_o\,
	datac => \con|m_wac~q\,
	datad => \dp|tr[0]~0_combout\,
	combout => \dp|m_write[0]~5_combout\);

-- Location: IOIBUF_X77_Y36_N1
\wa[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(0),
	o => \wa[0]~input_o\);

-- Location: LCCOMB_X53_Y25_N16
\dp|m_write[0]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[0]~6_combout\ = (\dp|m_write[0]~5_combout\) # ((\mem_w~input_o\ & \wa[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[0]~5_combout\,
	datab => \mem_w~input_o\,
	datad => \wa[0]~input_o\,
	combout => \dp|m_write[0]~6_combout\);

-- Location: IOIBUF_X77_Y33_N1
\wa[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(1),
	o => \wa[1]~input_o\);

-- Location: LCCOMB_X55_Y27_N12
\dp|m_write[1]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[1]~7_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[1]~1_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|tr\(1),
	datac => \con|m_wac~q\,
	datad => \dp|tr[1]~1_combout\,
	combout => \dp|m_write[1]~7_combout\);

-- Location: LCCOMB_X55_Y27_N14
\dp|m_write[1]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[1]~8_combout\ = (\dp|m_write[1]~7_combout\) # ((\mem_w~input_o\ & \wa[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[1]~input_o\,
	datad => \dp|m_write[1]~7_combout\,
	combout => \dp|m_write[1]~8_combout\);

-- Location: IOIBUF_X57_Y0_N22
\wa[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(2),
	o => \wa[2]~input_o\);

-- Location: FF_X50_Y27_N5
\dp|rf_instance|regfile~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~70_q\);

-- Location: FF_X49_Y25_N27
\dp|rf_instance|regfile~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~38_q\);

-- Location: FF_X50_Y27_N31
\dp|rf_instance|regfile~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~22_q\);

-- Location: LCCOMB_X49_Y25_N26
\dp|rf_instance|regfile~166\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~166_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~38_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~22_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~38_q\,
	datad => \dp|rf_instance|regfile~22_q\,
	combout => \dp|rf_instance|regfile~166_combout\);

-- Location: LCCOMB_X49_Y27_N18
\dp|rf_instance|regfile~167\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~167_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~166_combout\ & ((\dp|rf_instance|regfile~70_q\))) # (!\dp|rf_instance|regfile~166_combout\ & (\dp|rf_instance|regfile~54_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~54_q\,
	datac => \dp|rf_instance|regfile~70_q\,
	datad => \dp|rf_instance|regfile~166_combout\,
	combout => \dp|rf_instance|regfile~167_combout\);

-- Location: FF_X49_Y27_N25
\dp|rf_instance|regfile~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~102_q\);

-- Location: LCCOMB_X53_Y24_N12
\dp|rf_instance|regfile~134feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~134feeder_combout\ = \dp|rf_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[2]~5_combout\,
	combout => \dp|rf_instance|regfile~134feeder_combout\);

-- Location: FF_X53_Y24_N13
\dp|rf_instance|regfile~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~134feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~134_q\);

-- Location: FF_X49_Y24_N17
\dp|rf_instance|regfile~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~118_q\);

-- Location: FF_X49_Y24_N3
\dp|rf_instance|regfile~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[2]~5_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~86_q\);

-- Location: LCCOMB_X49_Y24_N16
\dp|rf_instance|regfile~168\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~168_combout\ = (\dp|ir\(7) & ((\dp|ir\(6)) # ((\dp|rf_instance|regfile~118_q\)))) # (!\dp|ir\(7) & (!\dp|ir\(6) & ((\dp|rf_instance|regfile~86_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~118_q\,
	datad => \dp|rf_instance|regfile~86_q\,
	combout => \dp|rf_instance|regfile~168_combout\);

-- Location: LCCOMB_X49_Y27_N26
\dp|rf_instance|regfile~169\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~169_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~168_combout\ & ((\dp|rf_instance|regfile~134_q\))) # (!\dp|rf_instance|regfile~168_combout\ & (\dp|rf_instance|regfile~102_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile~102_q\,
	datac => \dp|rf_instance|regfile~134_q\,
	datad => \dp|rf_instance|regfile~168_combout\,
	combout => \dp|rf_instance|regfile~169_combout\);

-- Location: LCCOMB_X48_Y27_N10
\dp|pc[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[2]~2_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~169_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|regfile~167_combout\,
	datad => \dp|rf_instance|regfile~169_combout\,
	combout => \dp|pc[2]~2_combout\);

-- Location: FF_X48_Y27_N11
\dp|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[2]~2_combout\,
	asdata => \dp|tr[2]~2_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(2));

-- Location: IOIBUF_X77_Y34_N22
\inst[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(2),
	o => \inst[2]~input_o\);

-- Location: LCCOMB_X52_Y27_N30
\dp|m_data[2]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[2]~11_combout\ = (\mem_w~input_o\ & (\inst[2]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[2]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|regfile~174_combout\,
	combout => \dp|m_data[2]~11_combout\);

-- Location: IOIBUF_X77_Y23_N15
\wa[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(3),
	o => \wa[3]~input_o\);

-- Location: LCCOMB_X55_Y27_N0
\dp|m_write[3]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[3]~11_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[3]~3_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr\(3),
	datad => \dp|tr[3]~3_combout\,
	combout => \dp|m_write[3]~11_combout\);

-- Location: LCCOMB_X55_Y27_N30
\dp|m_write[3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[3]~12_combout\ = (\dp|m_write[3]~11_combout\) # ((\mem_w~input_o\ & \wa[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \wa[3]~input_o\,
	datad => \dp|m_write[3]~11_combout\,
	combout => \dp|m_write[3]~12_combout\);

-- Location: IOIBUF_X77_Y34_N15
\wa[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(4),
	o => \wa[4]~input_o\);

-- Location: FF_X52_Y27_N17
\dp|tr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[4]~4_combout\,
	asdata => \dp|rf_instance|regfile~299_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(4));

-- Location: LCCOMB_X52_Y27_N0
\dp|m_write[4]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[4]~13_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[4]~4_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(4),
	datab => \con|m_wac~q\,
	datac => \mem_w~input_o\,
	datad => \dp|tr[4]~4_combout\,
	combout => \dp|m_write[4]~13_combout\);

-- Location: LCCOMB_X52_Y27_N14
\dp|m_write[4]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[4]~14_combout\ = (\dp|m_write[4]~13_combout\) # ((\mem_w~input_o\ & \wa[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \wa[4]~input_o\,
	datad => \dp|m_write[4]~13_combout\,
	combout => \dp|m_write[4]~14_combout\);

-- Location: IOIBUF_X77_Y33_N8
\wa[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(5),
	o => \wa[5]~input_o\);

-- Location: LCCOMB_X53_Y26_N28
\dp|m_write[5]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[5]~15_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[5]~5_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr\(5),
	datad => \dp|tr[5]~5_combout\,
	combout => \dp|m_write[5]~15_combout\);

-- Location: LCCOMB_X53_Y26_N26
\dp|m_write[5]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[5]~16_combout\ = (\dp|m_write[5]~15_combout\) # ((\mem_w~input_o\ & \wa[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \wa[5]~input_o\,
	datad => \dp|m_write[5]~15_combout\,
	combout => \dp|m_write[5]~16_combout\);

-- Location: IOIBUF_X77_Y35_N8
\wa[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(6),
	o => \wa[6]~input_o\);

-- Location: FF_X50_Y28_N5
\dp|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[6]~6_combout\,
	asdata => \dp|tr[6]~6_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(6));

-- Location: LCCOMB_X48_Y24_N18
\dp|rf_data[6]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[6]~12_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(6))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|pc\(6),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\,
	combout => \dp|rf_data[6]~12_combout\);

-- Location: LCCOMB_X48_Y24_N24
\dp|rf_data[6]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[6]~13_combout\ = (\dp|rf_data[6]~12_combout\) # ((!\con|rf_dc\(1) & (\con|rf_dc\(0) & \dp|tr[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[6]~6_combout\,
	datad => \dp|rf_data[6]~12_combout\,
	combout => \dp|rf_data[6]~13_combout\);

-- Location: LCCOMB_X48_Y28_N16
\dp|rf_instance|regfile~58feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~58feeder_combout\ = \dp|rf_data[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[6]~13_combout\,
	combout => \dp|rf_instance|regfile~58feeder_combout\);

-- Location: FF_X48_Y28_N17
\dp|rf_instance|regfile~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~58feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~58_q\);

-- Location: FF_X49_Y28_N13
\dp|rf_instance|regfile~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~74_q\);

-- Location: FF_X49_Y28_N9
\dp|rf_instance|regfile~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~26_q\);

-- Location: LCCOMB_X48_Y28_N22
\dp|rf_instance|regfile~42feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~42feeder_combout\ = \dp|rf_data[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[6]~13_combout\,
	combout => \dp|rf_instance|regfile~42feeder_combout\);

-- Location: FF_X48_Y28_N23
\dp|rf_instance|regfile~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~42feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~42_q\);

-- Location: LCCOMB_X48_Y28_N20
\dp|rf_instance|regfile~205\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~205_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~42_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~26_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~26_q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile~42_q\,
	combout => \dp|rf_instance|regfile~205_combout\);

-- Location: LCCOMB_X48_Y28_N26
\dp|rf_instance|regfile~206\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~206_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~205_combout\ & ((\dp|rf_instance|regfile~74_q\))) # (!\dp|rf_instance|regfile~205_combout\ & (\dp|rf_instance|regfile~58_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~58_q\,
	datac => \dp|rf_instance|regfile~74_q\,
	datad => \dp|rf_instance|regfile~205_combout\,
	combout => \dp|rf_instance|regfile~206_combout\);

-- Location: FF_X48_Y24_N31
\dp|rf_instance|regfile~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~106_q\);

-- Location: FF_X48_Y24_N25
\dp|rf_instance|regfile~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[6]~13_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~138_q\);

-- Location: FF_X49_Y24_N31
\dp|rf_instance|regfile~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~122_q\);

-- Location: FF_X49_Y24_N29
\dp|rf_instance|regfile~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[6]~13_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~90_q\);

-- Location: LCCOMB_X49_Y24_N30
\dp|rf_instance|regfile~207\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~207_combout\ = (\dp|ir\(6) & (\dp|ir\(7))) # (!\dp|ir\(6) & ((\dp|ir\(7) & (\dp|rf_instance|regfile~122_q\)) # (!\dp|ir\(7) & ((\dp|rf_instance|regfile~90_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~122_q\,
	datad => \dp|rf_instance|regfile~90_q\,
	combout => \dp|rf_instance|regfile~207_combout\);

-- Location: LCCOMB_X49_Y24_N26
\dp|rf_instance|regfile~208\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~208_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~207_combout\ & ((\dp|rf_instance|regfile~138_q\))) # (!\dp|rf_instance|regfile~207_combout\ & (\dp|rf_instance|regfile~106_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~106_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~138_q\,
	datad => \dp|rf_instance|regfile~207_combout\,
	combout => \dp|rf_instance|regfile~208_combout\);

-- Location: LCCOMB_X50_Y28_N4
\dp|pc[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[6]~6_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~208_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~206_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~208_combout\,
	combout => \dp|pc[6]~6_combout\);

-- Location: LCCOMB_X50_Y28_N10
\dp|alu_b[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[6]~6_combout\ = (\con|alu_bc\(1) & ((\con|alu_bc\(0) & (\dp|ir\(6))) # (!\con|alu_bc\(0) & ((\dp|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \dp|ir\(6),
	datac => \con|alu_bc\(0),
	datad => \dp|ir\(5),
	combout => \dp|alu_b[6]~6_combout\);

-- Location: LCCOMB_X51_Y28_N22
\dp|alu_b[6]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[6]~7_combout\ = (\dp|alu_b[6]~6_combout\) # ((!\con|alu_bc\(1) & (!\con|alu_bc\(0) & \dp|pc[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \con|alu_bc\(0),
	datac => \dp|pc[6]~6_combout\,
	datad => \dp|alu_b[6]~6_combout\,
	combout => \dp|alu_b[6]~7_combout\);

-- Location: LCCOMB_X51_Y28_N2
\dp|alu_a[6]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[6]~14_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0) & ((\dp|tr\(6)))) # (!\con|alu_ac\(0) & (\dp|pc\(6))))) # (!\con|alu_ac\(1) & (((\con|alu_ac\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(6),
	datab => \con|alu_ac\(1),
	datac => \con|alu_ac\(0),
	datad => \dp|tr\(6),
	combout => \dp|alu_a[6]~14_combout\);

-- Location: LCCOMB_X49_Y28_N2
\dp|rf_instance|regfile~201\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~201_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~42_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~26_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~42_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~26_q\,
	combout => \dp|rf_instance|regfile~201_combout\);

-- Location: LCCOMB_X49_Y28_N6
\dp|rf_instance|regfile~202\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~202_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~201_combout\ & (\dp|rf_instance|regfile~74_q\)) # (!\dp|rf_instance|regfile~201_combout\ & ((\dp|rf_instance|regfile~58_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~74_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~58_q\,
	datad => \dp|rf_instance|regfile~201_combout\,
	combout => \dp|rf_instance|regfile~202_combout\);

-- Location: LCCOMB_X51_Y28_N28
\dp|alu_a[6]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[6]~13_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~204_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~202_combout\,
	datad => \dp|rf_instance|regfile~204_combout\,
	combout => \dp|alu_a[6]~13_combout\);

-- Location: LCCOMB_X51_Y28_N4
\dp|alu_a[6]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[6]~15_combout\ = (\con|alu_ac\(1) & (\dp|alu_a[6]~14_combout\)) # (!\con|alu_ac\(1) & ((\dp|alu_a[6]~14_combout\ & (\dp|ir\(5))) # (!\dp|alu_a[6]~14_combout\ & ((\dp|alu_a[6]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|alu_a[6]~14_combout\,
	datac => \dp|ir\(5),
	datad => \dp|alu_a[6]~13_combout\,
	combout => \dp|alu_a[6]~15_combout\);

-- Location: LCCOMB_X52_Y27_N28
\dp|alu_instance|logic|o~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~6_combout\ = (!\dp|alu_a[6]~15_combout\) # (!\dp|alu_b[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[6]~7_combout\,
	datad => \dp|alu_a[6]~15_combout\,
	combout => \dp|alu_instance|logic|o~6_combout\);

-- Location: LCCOMB_X51_Y28_N16
\dp|alu_instance|add|p_0[6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(6) = \dp|alu_b[6]~7_combout\ $ (\dp|alu_a[6]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[6]~7_combout\,
	datad => \dp|alu_a[6]~15_combout\,
	combout => \dp|alu_instance|add|p_0\(6));

-- Location: FF_X48_Y27_N1
\dp|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[4]~4_combout\,
	asdata => \dp|tr[4]~4_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(4));

-- Location: LCCOMB_X52_Y23_N10
\dp|alu_a[4]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[4]~9_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0) & (\dp|tr\(4))) # (!\con|alu_ac\(0) & ((\dp|pc\(4)))))) # (!\con|alu_ac\(1) & (((\con|alu_ac\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(4),
	datab => \con|alu_ac\(1),
	datac => \dp|pc\(4),
	datad => \con|alu_ac\(0),
	combout => \dp|alu_a[4]~9_combout\);

-- Location: FF_X51_Y25_N13
\dp|rf_instance|regfile~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~72_q\);

-- Location: LCCOMB_X49_Y27_N16
\dp|rf_instance|regfile~56feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~56feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile~56feeder_combout\);

-- Location: FF_X49_Y27_N17
\dp|rf_instance|regfile~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~56feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~56_q\);

-- Location: LCCOMB_X50_Y23_N22
\dp|rf_instance|regfile~24feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~24feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile~24feeder_combout\);

-- Location: FF_X50_Y23_N23
\dp|rf_instance|regfile~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~24feeder_combout\,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~24_q\);

-- Location: LCCOMB_X50_Y23_N4
\dp|rf_instance|regfile~40feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~40feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile~40feeder_combout\);

-- Location: FF_X50_Y23_N5
\dp|rf_instance|regfile~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~40feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~40_q\);

-- Location: LCCOMB_X50_Y23_N6
\dp|rf_instance|regfile~188\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~188_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~40_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~24_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~24_q\,
	datab => \dp|rf_instance|regfile~40_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~188_combout\);

-- Location: LCCOMB_X51_Y25_N16
\dp|rf_instance|regfile~189\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~189_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~188_combout\ & (\dp|rf_instance|regfile~72_q\)) # (!\dp|rf_instance|regfile~188_combout\ & ((\dp|rf_instance|regfile~56_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~72_q\,
	datab => \dp|rf_instance|regfile~56_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~188_combout\,
	combout => \dp|rf_instance|regfile~189_combout\);

-- Location: LCCOMB_X51_Y25_N2
\dp|alu_a[4]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[4]~8_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~191_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~191_combout\,
	datad => \dp|rf_instance|regfile~189_combout\,
	combout => \dp|alu_a[4]~8_combout\);

-- Location: LCCOMB_X51_Y25_N24
\dp|alu_a[4]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[4]~10_combout\ = (\dp|alu_a[4]~9_combout\ & ((\con|alu_ac\(1)) # ((\dp|ir\(4))))) # (!\dp|alu_a[4]~9_combout\ & (!\con|alu_ac\(1) & ((\dp|alu_a[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[4]~9_combout\,
	datab => \con|alu_ac\(1),
	datac => \dp|ir\(4),
	datad => \dp|alu_a[4]~8_combout\,
	combout => \dp|alu_a[4]~10_combout\);

-- Location: LCCOMB_X51_Y25_N30
\dp|alu_instance|add|lvl2:5:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ = (\dp|alu_b[5]~5_combout\ & (!\dp|alu_a[5]~12_combout\ & (\dp|alu_a[4]~10_combout\ $ (\dp|alu_b[4]~4_combout\)))) # (!\dp|alu_b[5]~5_combout\ & (\dp|alu_a[5]~12_combout\ & (\dp|alu_a[4]~10_combout\ $ 
-- (\dp|alu_b[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[5]~5_combout\,
	datab => \dp|alu_a[4]~10_combout\,
	datac => \dp|alu_a[5]~12_combout\,
	datad => \dp|alu_b[4]~4_combout\,
	combout => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y25_N28
\dp|alu_instance|add|lvl1:5:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\ = (\dp|alu_b[5]~5_combout\ & ((\dp|alu_a[5]~12_combout\) # ((\dp|alu_a[4]~10_combout\ & \dp|alu_b[4]~4_combout\)))) # (!\dp|alu_b[5]~5_combout\ & (\dp|alu_a[4]~10_combout\ & (\dp|alu_a[5]~12_combout\ & 
-- \dp|alu_b[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[5]~5_combout\,
	datab => \dp|alu_a[4]~10_combout\,
	datac => \dp|alu_a[5]~12_combout\,
	datad => \dp|alu_b[4]~4_combout\,
	combout => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\);

-- Location: LCCOMB_X55_Y24_N2
\dp|ir[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[2]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\,
	combout => \dp|ir[2]~feeder_combout\);

-- Location: LCCOMB_X55_Y26_N20
\con|Mux5~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux5~0_combout\ = (!\con|state\(3) & (!\con|state\(1) & (\con|state\(0) & !\con|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(1),
	datac => \con|state\(0),
	datad => \con|state\(2),
	combout => \con|Mux5~0_combout\);

-- Location: FF_X55_Y26_N21
\con|upd_ir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux5~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|upd_ir~q\);

-- Location: FF_X55_Y24_N3
\dp|ir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[2]~feeder_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(2));

-- Location: LCCOMB_X50_Y27_N6
\dp|alu_a[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[2]~4_combout\ = (\con|alu_ac\(1) & (((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & ((\con|alu_ac\(0) & (\dp|ir\(2))) # (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|ir\(2),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~174_combout\,
	combout => \dp|alu_a[2]~4_combout\);

-- Location: LCCOMB_X50_Y27_N12
\dp|alu_a[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[2]~5_combout\ = (\con|alu_ac\(1) & ((\dp|alu_a[2]~4_combout\ & ((\dp|tr\(2)))) # (!\dp|alu_a[2]~4_combout\ & (\dp|pc\(2))))) # (!\con|alu_ac\(1) & (((\dp|alu_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|pc\(2),
	datac => \dp|tr\(2),
	datad => \dp|alu_a[2]~4_combout\,
	combout => \dp|alu_a[2]~5_combout\);

-- Location: LCCOMB_X51_Y27_N0
\dp|alu_b[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[2]~2_combout\ = (\con|alu_bc\(1) & (((\dp|ir\(2))))) # (!\con|alu_bc\(1) & (!\con|alu_bc\(0) & ((\dp|pc[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \con|alu_bc\(0),
	datac => \dp|ir\(2),
	datad => \dp|pc[2]~2_combout\,
	combout => \dp|alu_b[2]~2_combout\);

-- Location: LCCOMB_X50_Y27_N26
\dp|alu_instance|add|lvl1:3:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\ = (\dp|alu_a[3]~7_combout\ & ((\dp|alu_b[3]~3_combout\) # ((\dp|alu_a[2]~5_combout\ & \dp|alu_b[2]~2_combout\)))) # (!\dp|alu_a[3]~7_combout\ & (\dp|alu_a[2]~5_combout\ & (\dp|alu_b[2]~2_combout\ & 
-- \dp|alu_b[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[2]~5_combout\,
	datab => \dp|alu_a[3]~7_combout\,
	datac => \dp|alu_b[2]~2_combout\,
	datad => \dp|alu_b[3]~3_combout\,
	combout => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y24_N4
\dp|alu_instance|add|c[6]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[6]~13_combout\ = (\dp|alu_instance|add|lvl1:5:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[6]~13_combout\);

-- Location: LCCOMB_X53_Y27_N14
\dp|alu_instance|add|lvl1:1:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\ = (\dp|alu_a[1]~3_combout\ & ((\dp|alu_b[1]~1_combout\) # ((\dp|alu_b[0]~0_combout\ & \dp|alu_a[0]~1_combout\)))) # (!\dp|alu_a[1]~3_combout\ & (\dp|alu_b[0]~0_combout\ & (\dp|alu_b[1]~1_combout\ & 
-- \dp|alu_a[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[0]~0_combout\,
	datab => \dp|alu_a[1]~3_combout\,
	datac => \dp|alu_b[1]~1_combout\,
	datad => \dp|alu_a[0]~1_combout\,
	combout => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\);

-- Location: LCCOMB_X53_Y27_N4
\dp|alu_instance|add|c~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c~10_combout\ = (\con|alu_cin~q\ & (\dp|alu_b[0]~0_combout\ $ (\dp|alu_a[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_cin~q\,
	datac => \dp|alu_b[0]~0_combout\,
	datad => \dp|alu_a[0]~1_combout\,
	combout => \dp|alu_instance|add|c~10_combout\);

-- Location: LCCOMB_X53_Y27_N28
\dp|alu_instance|add|lvl3:7:GP3|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\ = (\dp|alu_a[2]~5_combout\ & (!\dp|alu_b[2]~2_combout\ & (\dp|alu_a[3]~7_combout\ $ (\dp|alu_b[3]~3_combout\)))) # (!\dp|alu_a[2]~5_combout\ & (\dp|alu_b[2]~2_combout\ & (\dp|alu_a[3]~7_combout\ $ 
-- (\dp|alu_b[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[2]~5_combout\,
	datab => \dp|alu_b[2]~2_combout\,
	datac => \dp|alu_a[3]~7_combout\,
	datad => \dp|alu_b[3]~3_combout\,
	combout => \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\);

-- Location: LCCOMB_X53_Y27_N18
\dp|alu_instance|add|c[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[4]~11_combout\ = (\dp|alu_instance|add|lvl3:7:GP3|G~0_combout\ & ((\dp|alu_instance|add|lvl1:1:GP1|G~0_combout\) # ((\dp|alu_instance|add|p_0\(1) & \dp|alu_instance|add|c~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(1),
	datab => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|c~10_combout\,
	datad => \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\,
	combout => \dp|alu_instance|add|c[4]~11_combout\);

-- Location: LCCOMB_X52_Y27_N6
\dp|alu_instance|add|sum[6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(6) = \dp|alu_instance|add|p_0\(6) $ (((\dp|alu_instance|add|c[6]~13_combout\) # ((\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & \dp|alu_instance|add|c[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(6),
	datab => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|c[6]~13_combout\,
	datad => \dp|alu_instance|add|c[4]~11_combout\,
	combout => \dp|alu_instance|add|sum\(6));

-- Location: LCCOMB_X52_Y27_N2
\dp|tr[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[6]~6_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~6_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~6_combout\,
	datad => \dp|alu_instance|add|sum\(6),
	combout => \dp|tr[6]~6_combout\);

-- Location: FF_X52_Y27_N3
\dp|tr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[6]~6_combout\,
	asdata => \dp|rf_instance|regfile~290_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(6));

-- Location: LCCOMB_X52_Y27_N12
\dp|m_write[6]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[6]~17_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[6]~6_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(6),
	datab => \con|m_wac~q\,
	datac => \mem_w~input_o\,
	datad => \dp|tr[6]~6_combout\,
	combout => \dp|m_write[6]~17_combout\);

-- Location: LCCOMB_X52_Y27_N10
\dp|m_write[6]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[6]~18_combout\ = (\dp|m_write[6]~17_combout\) # ((\mem_w~input_o\ & \wa[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[6]~input_o\,
	datad => \dp|m_write[6]~17_combout\,
	combout => \dp|m_write[6]~18_combout\);

-- Location: LCCOMB_X48_Y25_N14
\dp|rf_instance|regfile~107feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~107feeder_combout\ = \dp|rf_data[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[7]~15_combout\,
	combout => \dp|rf_instance|regfile~107feeder_combout\);

-- Location: FF_X48_Y25_N15
\dp|rf_instance|regfile~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~107feeder_combout\,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~107_q\);

-- Location: LCCOMB_X48_Y25_N24
\dp|rf_instance|regfile~139feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~139feeder_combout\ = \dp|rf_data[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[7]~15_combout\,
	combout => \dp|rf_instance|regfile~139feeder_combout\);

-- Location: FF_X48_Y25_N25
\dp|rf_instance|regfile~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~139feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~139_q\);

-- Location: FF_X49_Y24_N7
\dp|rf_instance|regfile~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~91_q\);

-- Location: FF_X49_Y24_N1
\dp|rf_instance|regfile~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~123_q\);

-- Location: LCCOMB_X49_Y24_N0
\dp|rf_instance|regfile~216\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~216_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~123_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~91_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~91_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~123_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~216_combout\);

-- Location: LCCOMB_X48_Y25_N0
\dp|rf_instance|regfile~217\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~217_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~216_combout\ & ((\dp|rf_instance|regfile~139_q\))) # (!\dp|rf_instance|regfile~216_combout\ & (\dp|rf_instance|regfile~107_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~107_q\,
	datab => \dp|rf_instance|regfile~139_q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile~216_combout\,
	combout => \dp|rf_instance|regfile~217_combout\);

-- Location: FF_X51_Y28_N31
\dp|rf_instance|regfile~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~59_q\);

-- Location: FF_X49_Y25_N21
\dp|rf_instance|regfile~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~43_q\);

-- Location: FF_X51_Y28_N13
\dp|rf_instance|regfile~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[7]~15_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~27_q\);

-- Location: LCCOMB_X49_Y25_N20
\dp|rf_instance|regfile~214\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~214_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~43_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~27_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~43_q\,
	datad => \dp|rf_instance|regfile~27_q\,
	combout => \dp|rf_instance|regfile~214_combout\);

-- Location: LCCOMB_X50_Y28_N0
\dp|rf_instance|regfile~215\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~215_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~214_combout\ & ((\dp|rf_instance|regfile~75_q\))) # (!\dp|rf_instance|regfile~214_combout\ & (\dp|rf_instance|regfile~59_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~59_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~75_q\,
	datad => \dp|rf_instance|regfile~214_combout\,
	combout => \dp|rf_instance|regfile~215_combout\);

-- Location: LCCOMB_X50_Y28_N28
\dp|pc[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[7]~7_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~217_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|regfile~217_combout\,
	datad => \dp|rf_instance|regfile~215_combout\,
	combout => \dp|pc[7]~7_combout\);

-- Location: LCCOMB_X50_Y28_N2
\dp|pc[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[7]~feeder_combout\ = \dp|pc[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[7]~7_combout\,
	combout => \dp|pc[7]~feeder_combout\);

-- Location: FF_X50_Y28_N3
\dp|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[7]~feeder_combout\,
	asdata => \dp|tr[7]~7_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(7));

-- Location: LCCOMB_X52_Y28_N22
\dp|alu_a[7]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[7]~16_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0) & (\dp|tr\(7))) # (!\con|alu_ac\(0) & ((\dp|pc\(7)))))) # (!\con|alu_ac\(1) & (((!\con|alu_ac\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(7),
	datab => \con|alu_ac\(1),
	datac => \dp|pc\(7),
	datad => \con|alu_ac\(0),
	combout => \dp|alu_a[7]~16_combout\);

-- Location: LCCOMB_X51_Y28_N14
\dp|alu_a[7]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[7]~17_combout\ = (\con|alu_ac\(1) & (\dp|alu_a[7]~16_combout\)) # (!\con|alu_ac\(1) & ((\dp|alu_a[7]~16_combout\ & ((\dp|rf_instance|regfile~213_combout\))) # (!\dp|alu_a[7]~16_combout\ & (\dp|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|alu_a[7]~16_combout\,
	datac => \dp|ir\(5),
	datad => \dp|rf_instance|regfile~213_combout\,
	combout => \dp|alu_a[7]~17_combout\);

-- Location: LCCOMB_X51_Y27_N30
\dp|alu_b[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[7]~8_combout\ = (\con|alu_bc\(1) & ((\con|alu_bc\(0) & (\dp|ir\(7))) # (!\con|alu_bc\(0) & ((\dp|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \con|alu_bc\(0),
	datac => \dp|ir\(7),
	datad => \dp|ir\(5),
	combout => \dp|alu_b[7]~8_combout\);

-- Location: LCCOMB_X51_Y28_N20
\dp|alu_b[7]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[7]~9_combout\ = (\dp|alu_b[7]~8_combout\) # ((!\con|alu_bc\(1) & (!\con|alu_bc\(0) & \dp|pc[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \con|alu_bc\(0),
	datac => \dp|alu_b[7]~8_combout\,
	datad => \dp|pc[7]~7_combout\,
	combout => \dp|alu_b[7]~9_combout\);

-- Location: LCCOMB_X51_Y28_N12
\dp|alu_instance|logic|o~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~7_combout\ = (!\dp|alu_b[7]~9_combout\) # (!\dp|alu_a[7]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[7]~17_combout\,
	datad => \dp|alu_b[7]~9_combout\,
	combout => \dp|alu_instance|logic|o~7_combout\);

-- Location: LCCOMB_X51_Y28_N26
\dp|alu_instance|add|p_0[7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(7) = \dp|alu_a[7]~17_combout\ $ (\dp|alu_b[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_a[7]~17_combout\,
	datad => \dp|alu_b[7]~9_combout\,
	combout => \dp|alu_instance|add|p_0\(7));

-- Location: LCCOMB_X51_Y25_N14
\dp|alu_instance|add|lvl2:6:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ = (\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & (\dp|alu_instance|add|p_0\(6) & (\dp|alu_a[3]~7_combout\ $ (\dp|alu_b[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[3]~7_combout\,
	datab => \dp|alu_b[3]~3_combout\,
	datac => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|p_0\(6),
	combout => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\);

-- Location: LCCOMB_X52_Y28_N0
\dp|alu_instance|add|c~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c~29_combout\ = (\con|alu_cin~q\ & (\dp|alu_instance|add|lvl2:4:GP2|P~0_combout\ & (\dp|alu_b[0]~0_combout\ $ (\dp|alu_a[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[0]~0_combout\,
	datab => \con|alu_cin~q\,
	datac => \dp|alu_a[0]~1_combout\,
	datad => \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|c~29_combout\);

-- Location: LCCOMB_X51_Y27_N22
\dp|alu_instance|add|lvl1:2:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\ = (\dp|alu_b[2]~2_combout\ & ((\dp|alu_a[2]~5_combout\) # ((\dp|alu_b[1]~1_combout\ & \dp|alu_a[1]~3_combout\)))) # (!\dp|alu_b[2]~2_combout\ & (\dp|alu_b[1]~1_combout\ & (\dp|alu_a[2]~5_combout\ & 
-- \dp|alu_a[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[1]~1_combout\,
	datab => \dp|alu_b[2]~2_combout\,
	datac => \dp|alu_a[2]~5_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y27_N24
\dp|alu_instance|add|lvl3:6:GP3|G~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:6:GP3|G~3_combout\ = (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\) # ((\dp|alu_b[0]~0_combout\ & (\dp|alu_a[0]~1_combout\ & \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[0]~0_combout\,
	datab => \dp|alu_a[0]~1_combout\,
	datac => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|lvl3:6:GP3|G~3_combout\);

-- Location: LCCOMB_X52_Y27_N24
\dp|alu_instance|add|lvl1:4:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\ = (\dp|alu_b[4]~4_combout\ & ((\dp|alu_a[4]~10_combout\) # ((\dp|alu_b[3]~3_combout\ & \dp|alu_a[3]~7_combout\)))) # (!\dp|alu_b[4]~4_combout\ & (\dp|alu_b[3]~3_combout\ & (\dp|alu_a[3]~7_combout\ & 
-- \dp|alu_a[4]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[3]~3_combout\,
	datab => \dp|alu_a[3]~7_combout\,
	datac => \dp|alu_b[4]~4_combout\,
	datad => \dp|alu_a[4]~10_combout\,
	combout => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y26_N28
\dp|alu_instance|add|lvl2:6:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\ = (\dp|alu_instance|add|p_0\(6) & (\dp|alu_instance|add|lvl1:4:GP1|G~0_combout\ & (\dp|alu_a[5]~12_combout\ $ (\dp|alu_b[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[5]~12_combout\,
	datab => \dp|alu_b[5]~5_combout\,
	datac => \dp|alu_instance|add|p_0\(6),
	datad => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y26_N16
\dp|alu_instance|add|lvl3:6:GP3|G~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ = (\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\) # ((\dp|alu_instance|add|lvl3:6:GP3|G~3_combout\ & \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl3:6:GP3|G~3_combout\,
	datac => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\);

-- Location: LCCOMB_X51_Y26_N2
\dp|alu_instance|add|sum[7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(7) = \dp|alu_instance|add|p_0\(7) $ (((\dp|alu_instance|add|lvl3:6:GP3|G~2_combout\) # ((\dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ & \dp|alu_instance|add|c~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(7),
	datab => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|c~29_combout\,
	datad => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\,
	combout => \dp|alu_instance|add|sum\(7));

-- Location: LCCOMB_X51_Y26_N12
\dp|tr[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[7]~7_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~7_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|logic|o~7_combout\,
	datab => \con|alu_op~q\,
	datad => \dp|alu_instance|add|sum\(7),
	combout => \dp|tr[7]~7_combout\);

-- Location: FF_X51_Y26_N13
\dp|tr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[7]~7_combout\,
	asdata => \dp|rf_instance|regfile~213_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(7));

-- Location: LCCOMB_X51_Y26_N26
\dp|m_write[7]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[7]~19_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[7]~7_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|tr\(7),
	datac => \con|m_wac~q\,
	datad => \dp|tr[7]~7_combout\,
	combout => \dp|m_write[7]~19_combout\);

-- Location: IOIBUF_X77_Y20_N22
\wa[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(7),
	o => \wa[7]~input_o\);

-- Location: LCCOMB_X51_Y26_N28
\dp|m_write[7]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[7]~20_combout\ = (\dp|m_write[7]~19_combout\) # ((\mem_w~input_o\ & \wa[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \dp|m_write[7]~19_combout\,
	datad => \wa[7]~input_o\,
	combout => \dp|m_write[7]~20_combout\);

-- Location: IOIBUF_X77_Y32_N15
\wa[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(8),
	o => \wa[8]~input_o\);

-- Location: LCCOMB_X53_Y25_N12
\dp|rf_data[8]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[8]~16_combout\ = (\con|rf_dc\(0) & (((\con|rf_dc\(1))))) # (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(8))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|pc\(8),
	datac => \con|rf_dc\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\,
	combout => \dp|rf_data[8]~16_combout\);

-- Location: LCCOMB_X53_Y25_N2
\dp|rf_data[8]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[8]~17_combout\ = (\con|rf_dc\(0) & ((\dp|rf_data[8]~16_combout\ & ((\dp|ir\(1)))) # (!\dp|rf_data[8]~16_combout\ & (\dp|tr[8]~8_combout\)))) # (!\con|rf_dc\(0) & (((\dp|rf_data[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|tr[8]~8_combout\,
	datac => \dp|ir\(1),
	datad => \dp|rf_data[8]~16_combout\,
	combout => \dp|rf_data[8]~17_combout\);

-- Location: LCCOMB_X53_Y24_N30
\dp|rf_instance|regfile~108feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~108feeder_combout\ = \dp|rf_data[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[8]~17_combout\,
	combout => \dp|rf_instance|regfile~108feeder_combout\);

-- Location: FF_X53_Y24_N31
\dp|rf_instance|regfile~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~108feeder_combout\,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~108_q\);

-- Location: LCCOMB_X53_Y24_N4
\dp|rf_instance|regfile~140feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~140feeder_combout\ = \dp|rf_data[8]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[8]~17_combout\,
	combout => \dp|rf_instance|regfile~140feeder_combout\);

-- Location: FF_X53_Y24_N5
\dp|rf_instance|regfile~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~140feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~140_q\);

-- Location: FF_X49_Y24_N15
\dp|rf_instance|regfile~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~92_q\);

-- Location: FF_X49_Y24_N13
\dp|rf_instance|regfile~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~124_q\);

-- Location: LCCOMB_X49_Y24_N12
\dp|rf_instance|regfile~225\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~225_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~124_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~92_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~92_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~124_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~225_combout\);

-- Location: LCCOMB_X53_Y24_N8
\dp|rf_instance|regfile~226\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~226_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~225_combout\ & ((\dp|rf_instance|regfile~140_q\))) # (!\dp|rf_instance|regfile~225_combout\ & (\dp|rf_instance|regfile~108_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~108_q\,
	datab => \dp|rf_instance|regfile~140_q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile~225_combout\,
	combout => \dp|rf_instance|regfile~226_combout\);

-- Location: FF_X53_Y25_N17
\dp|rf_instance|regfile~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~76_q\);

-- Location: FF_X49_Y25_N15
\dp|rf_instance|regfile~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~44_q\);

-- Location: FF_X51_Y28_N11
\dp|rf_instance|regfile~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~28_q\);

-- Location: LCCOMB_X49_Y25_N14
\dp|rf_instance|regfile~223\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~223_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~44_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~28_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~44_q\,
	datad => \dp|rf_instance|regfile~28_q\,
	combout => \dp|rf_instance|regfile~223_combout\);

-- Location: FF_X51_Y28_N25
\dp|rf_instance|regfile~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[8]~17_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~60_q\);

-- Location: LCCOMB_X49_Y25_N28
\dp|rf_instance|regfile~224\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~224_combout\ = (\dp|rf_instance|regfile~223_combout\ & ((\dp|rf_instance|regfile~76_q\) # ((!\dp|ir\(7))))) # (!\dp|rf_instance|regfile~223_combout\ & (((\dp|ir\(7) & \dp|rf_instance|regfile~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~76_q\,
	datab => \dp|rf_instance|regfile~223_combout\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~60_q\,
	combout => \dp|rf_instance|regfile~224_combout\);

-- Location: LCCOMB_X51_Y24_N20
\dp|pc[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[8]~8_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~226_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|regfile~226_combout\,
	datad => \dp|rf_instance|regfile~224_combout\,
	combout => \dp|pc[8]~8_combout\);

-- Location: FF_X51_Y24_N21
\dp|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[8]~8_combout\,
	asdata => \dp|tr[8]~8_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(8));

-- Location: LCCOMB_X49_Y24_N14
\dp|rf_instance|regfile~218\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~218_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~124_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~124_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~92_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~218_combout\);

-- Location: LCCOMB_X53_Y24_N18
\dp|rf_instance|regfile~219\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~219_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~218_combout\ & ((\dp|rf_instance|regfile~140_q\))) # (!\dp|rf_instance|regfile~218_combout\ & (\dp|rf_instance|regfile~108_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~108_q\,
	datab => \dp|rf_instance|regfile~140_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~218_combout\,
	combout => \dp|rf_instance|regfile~219_combout\);

-- Location: LCCOMB_X51_Y28_N10
\dp|rf_instance|regfile~220\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~220_combout\ = (\dp|rf_r1[1]~1_combout\ & (\dp|rf_r1[0]~0_combout\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~44_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~28_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~28_q\,
	datad => \dp|rf_instance|regfile~44_q\,
	combout => \dp|rf_instance|regfile~220_combout\);

-- Location: LCCOMB_X51_Y28_N24
\dp|rf_instance|regfile~221\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~221_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~220_combout\ & (\dp|rf_instance|regfile~76_q\)) # (!\dp|rf_instance|regfile~220_combout\ & ((\dp|rf_instance|regfile~60_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~76_q\,
	datac => \dp|rf_instance|regfile~60_q\,
	datad => \dp|rf_instance|regfile~220_combout\,
	combout => \dp|rf_instance|regfile~221_combout\);

-- Location: LCCOMB_X50_Y24_N2
\dp|rf_instance|regfile~222\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~222_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~219_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~219_combout\,
	datad => \dp|rf_instance|regfile~221_combout\,
	combout => \dp|rf_instance|regfile~222_combout\);

-- Location: LCCOMB_X50_Y24_N24
\dp|alu_a[8]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[8]~18_combout\ = (\con|alu_ac\(0) & ((\con|alu_ac\(1)) # ((\dp|ir\(5))))) # (!\con|alu_ac\(0) & (!\con|alu_ac\(1) & ((\dp|rf_instance|regfile~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(0),
	datab => \con|alu_ac\(1),
	datac => \dp|ir\(5),
	datad => \dp|rf_instance|regfile~222_combout\,
	combout => \dp|alu_a[8]~18_combout\);

-- Location: LCCOMB_X50_Y24_N6
\dp|alu_a[8]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[8]~19_combout\ = (\con|alu_ac\(1) & ((\dp|alu_a[8]~18_combout\ & (\dp|tr\(8))) # (!\dp|alu_a[8]~18_combout\ & ((\dp|pc\(8)))))) # (!\con|alu_ac\(1) & (((\dp|alu_a[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(8),
	datab => \con|alu_ac\(1),
	datac => \dp|pc\(8),
	datad => \dp|alu_a[8]~18_combout\,
	combout => \dp|alu_a[8]~19_combout\);

-- Location: LCCOMB_X51_Y24_N24
\dp|alu_b[8]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[8]~11_combout\ = ((!\con|alu_bc\(0) & (!\con|alu_bc\(1) & \dp|pc[8]~8_combout\))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[14]~10_combout\,
	datab => \con|alu_bc\(0),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[8]~8_combout\,
	combout => \dp|alu_b[8]~11_combout\);

-- Location: LCCOMB_X51_Y24_N4
\dp|alu_instance|logic|o~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~8_combout\ = (!\dp|alu_b[8]~11_combout\) # (!\dp|alu_a[8]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_a[8]~19_combout\,
	datad => \dp|alu_b[8]~11_combout\,
	combout => \dp|alu_instance|logic|o~8_combout\);

-- Location: LCCOMB_X51_Y24_N14
\dp|alu_instance|add|p_0[8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(8) = \dp|alu_a[8]~19_combout\ $ (\dp|alu_b[8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_a[8]~19_combout\,
	datad => \dp|alu_b[8]~11_combout\,
	combout => \dp|alu_instance|add|p_0\(8));

-- Location: LCCOMB_X51_Y28_N8
\dp|alu_instance|add|lvl1:7:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ = (\dp|alu_a[7]~17_combout\ & ((\dp|alu_b[7]~9_combout\) # ((\dp|alu_b[6]~7_combout\ & \dp|alu_a[6]~15_combout\)))) # (!\dp|alu_a[7]~17_combout\ & (\dp|alu_b[6]~7_combout\ & (\dp|alu_a[6]~15_combout\ & 
-- \dp|alu_b[7]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~7_combout\,
	datab => \dp|alu_a[6]~15_combout\,
	datac => \dp|alu_a[7]~17_combout\,
	datad => \dp|alu_b[7]~9_combout\,
	combout => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y28_N18
\dp|alu_instance|add|lvl2:7:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ = (\dp|alu_b[6]~7_combout\ & (!\dp|alu_a[6]~15_combout\ & (\dp|alu_a[7]~17_combout\ $ (\dp|alu_b[7]~9_combout\)))) # (!\dp|alu_b[6]~7_combout\ & (\dp|alu_a[6]~15_combout\ & (\dp|alu_a[7]~17_combout\ $ 
-- (\dp|alu_b[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[6]~7_combout\,
	datab => \dp|alu_a[6]~15_combout\,
	datac => \dp|alu_a[7]~17_combout\,
	datad => \dp|alu_b[7]~9_combout\,
	combout => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y25_N0
\dp|alu_instance|add|lvl2:7:GP2|p0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\ = (\dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\);

-- Location: LCCOMB_X52_Y28_N30
\dp|alu_instance|add|lvl2:7:GP2|P~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:7:GP2|P~4_combout\ = (\dp|alu_instance|add|p_0\(7) & (\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & (\dp|alu_b[6]~7_combout\ $ (\dp|alu_a[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(7),
	datab => \dp|alu_b[6]~7_combout\,
	datac => \dp|alu_a[6]~15_combout\,
	datad => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|lvl2:7:GP2|P~4_combout\);

-- Location: LCCOMB_X52_Y28_N8
\dp|alu_instance|add|p_0[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(3) = \dp|alu_b[3]~3_combout\ $ (\dp|alu_a[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[3]~3_combout\,
	datad => \dp|alu_a[3]~7_combout\,
	combout => \dp|alu_instance|add|p_0\(3));

-- Location: LCCOMB_X52_Y28_N4
\dp|alu_instance|add|lvl3:7:GP3|G~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl3:7:GP3|G~1_combout\ = (\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl1:1:GP1|G~0_combout\ & \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl3:7:GP3|G~0_combout\,
	datad => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl3:7:GP3|G~1_combout\);

-- Location: LCCOMB_X52_Y28_N10
\dp|alu_instance|add|c[8]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[8]~14_combout\ = (\dp|alu_instance|add|lvl2:7:GP2|P~4_combout\ & ((\dp|alu_instance|add|lvl3:7:GP3|G~1_combout\) # ((\dp|alu_instance|add|p_0\(3) & \dp|alu_instance|add|c~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:7:GP2|P~4_combout\,
	datab => \dp|alu_instance|add|p_0\(3),
	datac => \dp|alu_instance|add|lvl3:7:GP3|G~1_combout\,
	datad => \dp|alu_instance|add|c~29_combout\,
	combout => \dp|alu_instance|add|c[8]~14_combout\);

-- Location: LCCOMB_X52_Y28_N24
\dp|alu_instance|add|sum[8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(8) = \dp|alu_instance|add|p_0\(8) $ (((\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\) # (\dp|alu_instance|add|c[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(8),
	datab => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\,
	datad => \dp|alu_instance|add|c[8]~14_combout\,
	combout => \dp|alu_instance|add|sum\(8));

-- Location: LCCOMB_X52_Y28_N14
\dp|tr[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[8]~8_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~8_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|logic|o~8_combout\,
	datac => \con|alu_op~q\,
	datad => \dp|alu_instance|add|sum\(8),
	combout => \dp|tr[8]~8_combout\);

-- Location: LCCOMB_X52_Y28_N12
\dp|tr[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[8]~feeder_combout\ = \dp|tr[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|tr[8]~8_combout\,
	combout => \dp|tr[8]~feeder_combout\);

-- Location: FF_X52_Y28_N13
\dp|tr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[8]~feeder_combout\,
	asdata => \dp|rf_instance|regfile~222_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(8));

-- Location: LCCOMB_X53_Y25_N20
\dp|m_write[8]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[8]~21_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[8]~8_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_wac~q\,
	datab => \mem_w~input_o\,
	datac => \dp|tr\(8),
	datad => \dp|tr[8]~8_combout\,
	combout => \dp|m_write[8]~21_combout\);

-- Location: LCCOMB_X55_Y25_N10
\dp|m_write[8]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[8]~22_combout\ = (\dp|m_write[8]~21_combout\) # ((\mem_w~input_o\ & \wa[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \wa[8]~input_o\,
	datad => \dp|m_write[8]~21_combout\,
	combout => \dp|m_write[8]~22_combout\);

-- Location: IOIBUF_X77_Y26_N8
\wa[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(9),
	o => \wa[9]~input_o\);

-- Location: LCCOMB_X53_Y26_N20
\dp|m_write[9]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[9]~23_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & (\dp|tr[9]~9_combout\)) # (!\con|m_wac~q\ & ((\dp|tr\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr[9]~9_combout\,
	datad => \dp|tr\(9),
	combout => \dp|m_write[9]~23_combout\);

-- Location: LCCOMB_X53_Y26_N22
\dp|m_write[9]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[9]~24_combout\ = (\dp|m_write[9]~23_combout\) # ((\mem_w~input_o\ & \wa[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[9]~input_o\,
	datad => \dp|m_write[9]~23_combout\,
	combout => \dp|m_write[9]~24_combout\);

-- Location: IOIBUF_X77_Y25_N8
\wa[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(10),
	o => \wa[10]~input_o\);

-- Location: FF_X52_Y25_N17
\dp|tr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[10]~10_combout\,
	asdata => \dp|rf_instance|regfile~240_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(10));

-- Location: LCCOMB_X52_Y25_N22
\dp|m_write[10]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[10]~25_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[10]~10_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr\(10),
	datad => \dp|tr[10]~10_combout\,
	combout => \dp|m_write[10]~25_combout\);

-- Location: LCCOMB_X52_Y25_N24
\dp|m_write[10]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[10]~26_combout\ = (\dp|m_write[10]~25_combout\) # ((\wa[10]~input_o\ & \mem_w~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wa[10]~input_o\,
	datac => \dp|m_write[10]~25_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_write[10]~26_combout\);

-- Location: IOIBUF_X77_Y35_N1
\wa[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(11),
	o => \wa[11]~input_o\);

-- Location: FF_X50_Y26_N27
\dp|rf_instance|regfile~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~143_q\);

-- Location: FF_X49_Y26_N15
\dp|rf_instance|regfile~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~111_q\);

-- Location: FF_X50_Y26_N25
\dp|rf_instance|regfile~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~95_q\);

-- Location: FF_X49_Y26_N25
\dp|rf_instance|regfile~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~127_q\);

-- Location: LCCOMB_X49_Y26_N24
\dp|rf_instance|regfile~252\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~252_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~127_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~95_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~95_q\,
	datac => \dp|rf_instance|regfile~127_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~252_combout\);

-- Location: LCCOMB_X49_Y26_N14
\dp|rf_instance|regfile~253\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~253_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~252_combout\ & (\dp|rf_instance|regfile~143_q\)) # (!\dp|rf_instance|regfile~252_combout\ & ((\dp|rf_instance|regfile~111_q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|rf_instance|regfile~143_q\,
	datac => \dp|rf_instance|regfile~111_q\,
	datad => \dp|rf_instance|regfile~252_combout\,
	combout => \dp|rf_instance|regfile~253_combout\);

-- Location: FF_X51_Y23_N21
\dp|rf_instance|regfile~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~63_q\);

-- Location: FF_X51_Y23_N23
\dp|rf_instance|regfile~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~31_q\);

-- Location: FF_X49_Y25_N13
\dp|rf_instance|regfile~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~47_q\);

-- Location: LCCOMB_X49_Y25_N12
\dp|rf_instance|regfile~250\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~250_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~47_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~31_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~31_q\,
	datac => \dp|rf_instance|regfile~47_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~250_combout\);

-- Location: LCCOMB_X49_Y25_N10
\dp|rf_instance|regfile~251\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~251_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~250_combout\ & ((\dp|rf_instance|regfile~79_q\))) # (!\dp|rf_instance|regfile~250_combout\ & (\dp|rf_instance|regfile~63_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~63_q\,
	datab => \dp|rf_instance|regfile~79_q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~250_combout\,
	combout => \dp|rf_instance|regfile~251_combout\);

-- Location: LCCOMB_X50_Y25_N4
\dp|pc[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[11]~11_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~253_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~251_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|regfile~253_combout\,
	datad => \dp|rf_instance|regfile~251_combout\,
	combout => \dp|pc[11]~11_combout\);

-- Location: LCCOMB_X51_Y23_N18
\dp|alu_b[11]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[11]~14_combout\ = ((!\con|alu_bc\(0) & (!\con|alu_bc\(1) & \dp|pc[11]~11_combout\))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \con|alu_bc\(1),
	datac => \dp|alu_b[14]~10_combout\,
	datad => \dp|pc[11]~11_combout\,
	combout => \dp|alu_b[11]~14_combout\);

-- Location: FF_X50_Y25_N5
\dp|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[11]~11_combout\,
	asdata => \dp|tr[11]~11_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(11));

-- Location: LCCOMB_X51_Y23_N2
\dp|alu_a[11]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[11]~24_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0)) # ((\dp|pc\(11))))) # (!\con|alu_ac\(1) & (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \con|alu_ac\(0),
	datac => \dp|pc\(11),
	datad => \dp|rf_instance|regfile~249_combout\,
	combout => \dp|alu_a[11]~24_combout\);

-- Location: LCCOMB_X51_Y23_N0
\dp|alu_a[11]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[11]~25_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[11]~24_combout\ & ((\dp|tr\(11)))) # (!\dp|alu_a[11]~24_combout\ & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[11]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|alu_ac\(0),
	datac => \dp|tr\(11),
	datad => \dp|alu_a[11]~24_combout\,
	combout => \dp|alu_a[11]~25_combout\);

-- Location: LCCOMB_X51_Y27_N14
\dp|alu_instance|logic|o~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~11_combout\ = (!\dp|alu_a[11]~25_combout\) # (!\dp|alu_b[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[11]~14_combout\,
	datad => \dp|alu_a[11]~25_combout\,
	combout => \dp|alu_instance|logic|o~11_combout\);

-- Location: LCCOMB_X50_Y25_N6
\dp|alu_b[10]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[10]~13_combout\ = ((!\con|alu_bc\(0) & (\dp|pc[10]~10_combout\ & !\con|alu_bc\(1)))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|alu_b[14]~10_combout\,
	datac => \dp|pc[10]~10_combout\,
	datad => \con|alu_bc\(1),
	combout => \dp|alu_b[10]~13_combout\);

-- Location: LCCOMB_X51_Y24_N10
\dp|alu_instance|add|lvl2:11:GP2|P~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ = (\dp|alu_b[10]~13_combout\ & (!\dp|alu_a[10]~23_combout\ & (\dp|alu_b[9]~12_combout\ $ (\dp|alu_a[9]~21_combout\)))) # (!\dp|alu_b[10]~13_combout\ & (\dp|alu_a[10]~23_combout\ & (\dp|alu_b[9]~12_combout\ $ 
-- (\dp|alu_a[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_a[10]~23_combout\,
	datad => \dp|alu_a[9]~21_combout\,
	combout => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\);

-- Location: LCCOMB_X51_Y27_N10
\dp|alu_instance|add|c[11]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[11]~19_combout\ = (\dp|alu_instance|add|p_0\(8) & (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & (\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ & \dp|alu_instance|add|p_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(8),
	datab => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	datac => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|p_0\(7),
	combout => \dp|alu_instance|add|c[11]~19_combout\);

-- Location: LCCOMB_X51_Y23_N24
\dp|alu_instance|add|p_0[11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(11) = \dp|alu_b[11]~14_combout\ $ (\dp|alu_a[11]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[11]~14_combout\,
	datad => \dp|alu_a[11]~25_combout\,
	combout => \dp|alu_instance|add|p_0\(11));

-- Location: LCCOMB_X51_Y24_N26
\dp|alu_instance|add|lvl2:10:GP2|P~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\ = (\dp|alu_instance|add|p_0\(8) & (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & (\dp|alu_a[7]~17_combout\ $ (\dp|alu_b[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[7]~17_combout\,
	datab => \dp|alu_instance|add|p_0\(8),
	datac => \dp|alu_b[7]~9_combout\,
	datad => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	combout => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\);

-- Location: LCCOMB_X51_Y27_N4
\dp|alu_instance|add|c[11]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[11]~18_combout\ = (\dp|alu_instance|add|lvl2:10:GP2|P~4_combout\ & (\dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ & ((\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\) # (\dp|alu_instance|add|c[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\,
	datac => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|c[3]~30_combout\,
	combout => \dp|alu_instance|add|c[11]~18_combout\);

-- Location: LCCOMB_X51_Y24_N16
\dp|alu_instance|add|lvl1:10:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\ = (\dp|alu_b[10]~13_combout\ & ((\dp|alu_a[10]~23_combout\) # ((\dp|alu_b[9]~12_combout\ & \dp|alu_a[9]~21_combout\)))) # (!\dp|alu_b[10]~13_combout\ & (\dp|alu_b[9]~12_combout\ & (\dp|alu_a[10]~23_combout\ & 
-- \dp|alu_a[9]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_a[10]~23_combout\,
	datad => \dp|alu_a[9]~21_combout\,
	combout => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y24_N2
\dp|alu_instance|add|lvl1:8:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\ = (\dp|alu_b[8]~11_combout\ & ((\dp|alu_a[8]~19_combout\) # ((\dp|alu_b[7]~9_combout\ & \dp|alu_a[7]~17_combout\)))) # (!\dp|alu_b[8]~11_combout\ & (\dp|alu_a[8]~19_combout\ & (\dp|alu_b[7]~9_combout\ & 
-- \dp|alu_a[7]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[8]~11_combout\,
	datab => \dp|alu_a[8]~19_combout\,
	datac => \dp|alu_b[7]~9_combout\,
	datad => \dp|alu_a[7]~17_combout\,
	combout => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y24_N18
\dp|alu_instance|add|lvl2:10:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\ = (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	datad => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\);

-- Location: LCCOMB_X52_Y26_N10
\dp|alu_instance|add|c[11]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[11]~20_combout\ = (\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\) # ((\dp|alu_instance|add|lvl2:10:GP2|P~4_combout\ & \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\,
	datac => \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl2:6:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|c[11]~20_combout\);

-- Location: LCCOMB_X51_Y27_N28
\dp|alu_instance|add|sum[11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(11) = \dp|alu_instance|add|p_0\(11) $ (((\dp|alu_instance|add|c[11]~19_combout\) # ((\dp|alu_instance|add|c[11]~18_combout\) # (\dp|alu_instance|add|c[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[11]~19_combout\,
	datab => \dp|alu_instance|add|p_0\(11),
	datac => \dp|alu_instance|add|c[11]~18_combout\,
	datad => \dp|alu_instance|add|c[11]~20_combout\,
	combout => \dp|alu_instance|add|sum\(11));

-- Location: LCCOMB_X51_Y27_N18
\dp|tr[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[11]~11_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~11_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datac => \dp|alu_instance|logic|o~11_combout\,
	datad => \dp|alu_instance|add|sum\(11),
	combout => \dp|tr[11]~11_combout\);

-- Location: LCCOMB_X51_Y27_N8
\dp|tr[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[11]~feeder_combout\ = \dp|tr[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|tr[11]~feeder_combout\);

-- Location: FF_X51_Y27_N9
\dp|tr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[11]~feeder_combout\,
	asdata => \dp|rf_instance|regfile~249_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(11));

-- Location: LCCOMB_X51_Y27_N12
\dp|m_write[11]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[11]~27_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[11]~11_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_wac~q\,
	datac => \dp|tr\(11),
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|m_write[11]~27_combout\);

-- Location: LCCOMB_X51_Y27_N2
\dp|m_write[11]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[11]~28_combout\ = (\dp|m_write[11]~27_combout\) # ((\mem_w~input_o\ & \wa[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \wa[11]~input_o\,
	datad => \dp|m_write[11]~27_combout\,
	combout => \dp|m_write[11]~28_combout\);

-- Location: IOIBUF_X77_Y24_N1
\wa[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wa(12),
	o => \wa[12]~input_o\);

-- Location: LCCOMB_X51_Y22_N22
\dp|alu_a[12]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[12]~26_combout\ = (\con|alu_ac\(0) & ((\con|alu_ac\(1) & ((\dp|tr\(12)))) # (!\con|alu_ac\(1) & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\con|alu_ac\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|tr\(12),
	datac => \con|alu_ac\(0),
	datad => \con|alu_ac\(1),
	combout => \dp|alu_a[12]~26_combout\);

-- Location: LCCOMB_X52_Y25_N10
\dp|rf_data[12]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[12]~24_combout\ = (\con|rf_dc\(0) & (((\con|rf_dc\(1))))) # (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(12))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|pc\(12),
	datac => \con|rf_dc\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\,
	combout => \dp|rf_data[12]~24_combout\);

-- Location: LCCOMB_X52_Y25_N18
\dp|rf_data[12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[12]~25_combout\ = (\con|rf_dc\(0) & ((\dp|rf_data[12]~24_combout\ & (\dp|ir\(5))) # (!\dp|rf_data[12]~24_combout\ & ((\dp|tr[12]~12_combout\))))) # (!\con|rf_dc\(0) & (((\dp|rf_data[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|ir\(5),
	datac => \dp|tr[12]~12_combout\,
	datad => \dp|rf_data[12]~24_combout\,
	combout => \dp|rf_data[12]~25_combout\);

-- Location: LCCOMB_X51_Y22_N12
\dp|rf_instance|regfile~64feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~64feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile~64feeder_combout\);

-- Location: FF_X51_Y22_N13
\dp|rf_instance|regfile~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~64feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~64_q\);

-- Location: FF_X52_Y25_N19
\dp|rf_instance|regfile~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[12]~25_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~80_q\);

-- Location: LCCOMB_X50_Y22_N30
\dp|rf_instance|regfile~32feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~32feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile~32feeder_combout\);

-- Location: FF_X50_Y22_N31
\dp|rf_instance|regfile~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~32feeder_combout\,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~32_q\);

-- Location: LCCOMB_X50_Y22_N8
\dp|rf_instance|regfile~48feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~48feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile~48feeder_combout\);

-- Location: FF_X50_Y22_N9
\dp|rf_instance|regfile~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~48feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~48_q\);

-- Location: LCCOMB_X50_Y22_N26
\dp|rf_instance|regfile~259\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~259_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~48_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~32_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~32_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~48_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~259_combout\);

-- Location: LCCOMB_X50_Y22_N20
\dp|rf_instance|regfile~260\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~260_combout\ = (\dp|rf_instance|regfile~259_combout\ & (((\dp|rf_instance|regfile~80_q\) # (!\dp|ir\(7))))) # (!\dp|rf_instance|regfile~259_combout\ & (\dp|rf_instance|regfile~64_q\ & ((\dp|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~64_q\,
	datab => \dp|rf_instance|regfile~80_q\,
	datac => \dp|rf_instance|regfile~259_combout\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|regfile~260_combout\);

-- Location: LCCOMB_X51_Y22_N4
\dp|rf_instance|regfile~112feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~112feeder_combout\ = \dp|rf_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[12]~25_combout\,
	combout => \dp|rf_instance|regfile~112feeder_combout\);

-- Location: FF_X51_Y22_N5
\dp|rf_instance|regfile~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~112feeder_combout\,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~112_q\);

-- Location: FF_X50_Y26_N15
\dp|rf_instance|regfile~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[12]~25_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~144_q\);

-- Location: FF_X50_Y26_N9
\dp|rf_instance|regfile~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[12]~25_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~96_q\);

-- Location: FF_X49_Y26_N23
\dp|rf_instance|regfile~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[12]~25_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~128_q\);

-- Location: LCCOMB_X49_Y26_N22
\dp|rf_instance|regfile~261\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~261_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~128_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~96_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~96_q\,
	datac => \dp|rf_instance|regfile~128_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~261_combout\);

-- Location: LCCOMB_X50_Y26_N14
\dp|rf_instance|regfile~262\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~262_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~261_combout\ & ((\dp|rf_instance|regfile~144_q\))) # (!\dp|rf_instance|regfile~261_combout\ & (\dp|rf_instance|regfile~112_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~112_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~144_q\,
	datad => \dp|rf_instance|regfile~261_combout\,
	combout => \dp|rf_instance|regfile~262_combout\);

-- Location: LCCOMB_X50_Y25_N22
\dp|pc[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[12]~12_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~262_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~260_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(8),
	datab => \dp|rf_instance|regfile~260_combout\,
	datad => \dp|rf_instance|regfile~262_combout\,
	combout => \dp|pc[12]~12_combout\);

-- Location: FF_X50_Y25_N23
\dp|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[12]~12_combout\,
	asdata => \dp|tr[12]~12_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(12));

-- Location: LCCOMB_X50_Y22_N16
\dp|rf_instance|regfile~256\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~256_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~48_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~32_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~32_q\,
	datab => \dp|rf_instance|regfile~48_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~256_combout\);

-- Location: LCCOMB_X51_Y22_N30
\dp|rf_instance|regfile~257\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~257_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~256_combout\ & ((\dp|rf_instance|regfile~80_q\))) # (!\dp|rf_instance|regfile~256_combout\ & (\dp|rf_instance|regfile~64_q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~64_q\,
	datab => \dp|rf_instance|regfile~80_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~256_combout\,
	combout => \dp|rf_instance|regfile~257_combout\);

-- Location: LCCOMB_X50_Y26_N8
\dp|rf_instance|regfile~254\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~254_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~128_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~96_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~128_q\,
	datac => \dp|rf_instance|regfile~96_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~254_combout\);

-- Location: LCCOMB_X51_Y22_N6
\dp|rf_instance|regfile~255\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~255_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~254_combout\ & ((\dp|rf_instance|regfile~144_q\))) # (!\dp|rf_instance|regfile~254_combout\ & (\dp|rf_instance|regfile~112_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~112_q\,
	datac => \dp|rf_instance|regfile~144_q\,
	datad => \dp|rf_instance|regfile~254_combout\,
	combout => \dp|rf_instance|regfile~255_combout\);

-- Location: LCCOMB_X51_Y22_N20
\dp|rf_instance|regfile~258\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~258_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~255_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~257_combout\,
	datad => \dp|rf_instance|regfile~255_combout\,
	combout => \dp|rf_instance|regfile~258_combout\);

-- Location: LCCOMB_X51_Y22_N0
\dp|alu_a[12]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[12]~27_combout\ = (\dp|alu_a[12]~26_combout\ & ((\dp|pc\(12)) # ((\con|alu_ac\(0))))) # (!\dp|alu_a[12]~26_combout\ & (((!\con|alu_ac\(0) & \dp|rf_instance|regfile~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~26_combout\,
	datab => \dp|pc\(12),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~258_combout\,
	combout => \dp|alu_a[12]~27_combout\);

-- Location: LCCOMB_X50_Y25_N20
\dp|alu_b[12]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[12]~15_combout\ = ((!\con|alu_bc\(0) & (\dp|pc[12]~12_combout\ & !\con|alu_bc\(1)))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|alu_b[14]~10_combout\,
	datac => \dp|pc[12]~12_combout\,
	datad => \con|alu_bc\(1),
	combout => \dp|alu_b[12]~15_combout\);

-- Location: LCCOMB_X52_Y25_N0
\dp|alu_instance|logic|o~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~12_combout\ = (!\dp|alu_b[12]~15_combout\) # (!\dp|alu_a[12]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~27_combout\,
	datad => \dp|alu_b[12]~15_combout\,
	combout => \dp|alu_instance|logic|o~12_combout\);

-- Location: LCCOMB_X52_Y28_N16
\dp|alu_instance|add|lvl2:11:GP2|P~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\ = (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & (\dp|alu_instance|add|p_0\(11) & (\dp|alu_a[8]~19_combout\ $ (\dp|alu_b[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[8]~19_combout\,
	datab => \dp|alu_b[8]~11_combout\,
	datac => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	datad => \dp|alu_instance|add|p_0\(11),
	combout => \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\);

-- Location: LCCOMB_X52_Y28_N2
\dp|alu_instance|add|c[12]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[12]~21_combout\ = (\dp|alu_instance|add|lvl2:7:GP2|P~4_combout\ & (\dp|alu_instance|add|lvl2:11:GP2|P~5_combout\ & ((\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # (\dp|alu_instance|add|c[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:7:GP2|P~4_combout\,
	datab => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|c[4]~11_combout\,
	datad => \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\,
	combout => \dp|alu_instance|add|c[12]~21_combout\);

-- Location: LCCOMB_X51_Y24_N12
\dp|alu_instance|add|lvl1:9:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ = (\dp|alu_a[9]~21_combout\ & ((\dp|alu_b[9]~12_combout\) # ((\dp|alu_a[8]~19_combout\ & \dp|alu_b[8]~11_combout\)))) # (!\dp|alu_a[9]~21_combout\ & (\dp|alu_b[9]~12_combout\ & (\dp|alu_a[8]~19_combout\ & 
-- \dp|alu_b[8]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[9]~21_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_a[8]~19_combout\,
	datad => \dp|alu_b[8]~11_combout\,
	combout => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y24_N8
\dp|alu_instance|add|lvl2:11:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:11:GP2|p0~0_combout\ = (\dp|alu_instance|add|p_0\(11) & (\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\ & (\dp|alu_b[10]~13_combout\ $ (\dp|alu_a[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_instance|add|p_0\(11),
	datac => \dp|alu_a[10]~23_combout\,
	datad => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:11:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y24_N28
\dp|alu_instance|add|lvl1:11:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\ = (\dp|alu_b[11]~14_combout\ & ((\dp|alu_a[11]~25_combout\) # ((\dp|alu_b[10]~13_combout\ & \dp|alu_a[10]~23_combout\)))) # (!\dp|alu_b[11]~14_combout\ & (\dp|alu_b[10]~13_combout\ & (\dp|alu_a[10]~23_combout\ 
-- & \dp|alu_a[11]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_b[11]~14_combout\,
	datac => \dp|alu_a[10]~23_combout\,
	datad => \dp|alu_a[11]~25_combout\,
	combout => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y24_N14
\dp|alu_instance|add|c[12]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[12]~22_combout\ = (!\dp|alu_instance|add|lvl2:11:GP2|p0~0_combout\ & !\dp|alu_instance|add|lvl1:11:GP1|G~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_instance|add|lvl2:11:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[12]~22_combout\);

-- Location: LCCOMB_X52_Y25_N12
\dp|alu_instance|add|c[12]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[12]~23_combout\ = ((\dp|alu_instance|add|lvl2:11:GP2|P~5_combout\ & ((\dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\) # (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\)))) # (!\dp|alu_instance|add|c[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:7:GP2|p0~1_combout\,
	datab => \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\,
	datac => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|c[12]~22_combout\,
	combout => \dp|alu_instance|add|c[12]~23_combout\);

-- Location: LCCOMB_X52_Y25_N6
\dp|alu_instance|add|sum[12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(12) = \dp|alu_a[12]~27_combout\ $ (\dp|alu_b[12]~15_combout\ $ (((\dp|alu_instance|add|c[12]~21_combout\) # (\dp|alu_instance|add|c[12]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~27_combout\,
	datab => \dp|alu_b[12]~15_combout\,
	datac => \dp|alu_instance|add|c[12]~21_combout\,
	datad => \dp|alu_instance|add|c[12]~23_combout\,
	combout => \dp|alu_instance|add|sum\(12));

-- Location: LCCOMB_X52_Y25_N14
\dp|tr[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[12]~12_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~12_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~12_combout\,
	datad => \dp|alu_instance|add|sum\(12),
	combout => \dp|tr[12]~12_combout\);

-- Location: FF_X52_Y25_N15
\dp|tr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[12]~12_combout\,
	asdata => \dp|rf_instance|regfile~258_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(12));

-- Location: LCCOMB_X52_Y25_N30
\dp|m_write[12]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[12]~29_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[12]~12_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|tr\(12),
	datac => \dp|tr[12]~12_combout\,
	datad => \con|m_wac~q\,
	combout => \dp|m_write[12]~29_combout\);

-- Location: LCCOMB_X52_Y25_N8
\dp|m_write[12]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[12]~30_combout\ = (\dp|m_write[12]~29_combout\) # ((\wa[12]~input_o\ & \mem_w~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wa[12]~input_o\,
	datac => \dp|m_write[12]~29_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_write[12]~30_combout\);

-- Location: LCCOMB_X53_Y25_N14
\dp|m_read[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[0]~0_combout\ = (\con|m_rac~q\ & (\dp|tr\(0))) # (!\con|m_rac~q\ & ((\dp|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(0),
	datab => \dp|pc\(0),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[0]~0_combout\);

-- Location: LCCOMB_X50_Y27_N22
\dp|m_read[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[1]~1_combout\ = (\con|m_rac~q\ & (\dp|tr\(1))) # (!\con|m_rac~q\ & ((\dp|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(1),
	datab => \dp|pc\(1),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[1]~1_combout\);

-- Location: LCCOMB_X50_Y27_N16
\dp|m_read[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[2]~2_combout\ = (\con|m_rac~q\ & (\dp|tr\(2))) # (!\con|m_rac~q\ & ((\dp|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(2),
	datab => \dp|pc\(2),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[2]~2_combout\);

-- Location: LCCOMB_X50_Y27_N30
\dp|m_read[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[3]~3_combout\ = (\con|m_rac~q\ & (\dp|tr\(3))) # (!\con|m_rac~q\ & ((\dp|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(3),
	datab => \dp|pc\(3),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[3]~3_combout\);

-- Location: LCCOMB_X52_Y23_N28
\dp|m_read[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[4]~4_combout\ = (\con|m_rac~q\ & ((\dp|tr\(4)))) # (!\con|m_rac~q\ & (\dp|pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|pc\(4),
	datac => \dp|tr\(4),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[4]~4_combout\);

-- Location: LCCOMB_X48_Y24_N2
\dp|m_read[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[5]~5_combout\ = (\con|m_rac~q\ & ((\dp|tr\(5)))) # (!\con|m_rac~q\ & (\dp|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(5),
	datab => \con|m_rac~q\,
	datad => \dp|tr\(5),
	combout => \dp|m_read[5]~5_combout\);

-- Location: LCCOMB_X52_Y27_N4
\dp|m_read[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[6]~6_combout\ = (\con|m_rac~q\ & (\dp|tr\(6))) # (!\con|m_rac~q\ & ((\dp|pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(6),
	datab => \dp|pc\(6),
	datac => \con|m_rac~q\,
	combout => \dp|m_read[6]~6_combout\);

-- Location: LCCOMB_X52_Y28_N6
\dp|m_read[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[7]~7_combout\ = (\con|m_rac~q\ & ((\dp|tr\(7)))) # (!\con|m_rac~q\ & (\dp|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_rac~q\,
	datac => \dp|pc\(7),
	datad => \dp|tr\(7),
	combout => \dp|m_read[7]~7_combout\);

-- Location: LCCOMB_X53_Y25_N8
\dp|m_read[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[8]~8_combout\ = (\con|m_rac~q\ & (\dp|tr\(8))) # (!\con|m_rac~q\ & ((\dp|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_rac~q\,
	datab => \dp|tr\(8),
	datad => \dp|pc\(8),
	combout => \dp|m_read[8]~8_combout\);

-- Location: LCCOMB_X52_Y23_N30
\dp|m_read[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[9]~9_combout\ = (\con|m_rac~q\ & (\dp|tr\(9))) # (!\con|m_rac~q\ & ((\dp|pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(9),
	datab => \con|m_rac~q\,
	datac => \dp|pc\(9),
	combout => \dp|m_read[9]~9_combout\);

-- Location: LCCOMB_X48_Y24_N6
\dp|m_read[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[10]~10_combout\ = (\con|m_rac~q\ & (\dp|tr\(10))) # (!\con|m_rac~q\ & ((\dp|pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(10),
	datab => \con|m_rac~q\,
	datad => \dp|pc\(10),
	combout => \dp|m_read[10]~10_combout\);

-- Location: LCCOMB_X51_Y23_N20
\dp|m_read[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[11]~11_combout\ = (\con|m_rac~q\ & ((\dp|tr\(11)))) # (!\con|m_rac~q\ & (\dp|pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(11),
	datab => \dp|tr\(11),
	datad => \con|m_rac~q\,
	combout => \dp|m_read[11]~11_combout\);

-- Location: LCCOMB_X53_Y27_N8
\dp|m_read[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[12]~12_combout\ = (\con|m_rac~q\ & (\dp|tr\(12))) # (!\con|m_rac~q\ & ((\dp|pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_rac~q\,
	datab => \dp|tr\(12),
	datad => \dp|pc\(12),
	combout => \dp|m_read[12]~12_combout\);

-- Location: M9K_X47_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70_combout\);

-- Location: M9K_X61_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69_combout\);

-- Location: LCCOMB_X51_Y26_N24
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3) = (!\dp|m_write[13]~2_combout\ & (!\dp|m_write[13]~1_combout\ & (!\dp|m_write[15]~4_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~2_combout\,
	datab => \dp|m_write[13]~1_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3));

-- Location: M9K_X61_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67_combout\);

-- Location: LCCOMB_X51_Y26_N14
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3) = (!\dp|m_write[13]~2_combout\ & (!\dp|m_write[13]~1_combout\ & (!\dp|m_write[15]~4_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~2_combout\,
	datab => \dp|m_write[13]~1_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3));

-- Location: M9K_X68_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N22
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3) = (!\dp|m_write[15]~4_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\ & ((\dp|m_write[13]~1_combout\) # (\dp|m_write[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~1_combout\,
	datab => \dp|m_write[13]~2_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3));

-- Location: M9K_X68_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66_combout\);

-- Location: LCCOMB_X55_Y24_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~67_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~66_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68_combout\);

-- Location: LCCOMB_X55_Y24_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~70_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~69_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~68_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\);

-- Location: LCCOMB_X53_Y24_N16
\dp|rf_data[2]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[2]~4_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(2))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(2),
	datab => \con|rf_dc\(0),
	datac => \con|rf_dc\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\,
	combout => \dp|rf_data[2]~4_combout\);

-- Location: LCCOMB_X53_Y24_N6
\dp|rf_data[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[2]~5_combout\ = (\dp|rf_data[2]~4_combout\) # ((\con|rf_dc\(0) & (!\con|rf_dc\(1) & \dp|tr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \con|rf_dc\(1),
	datac => \dp|tr[2]~2_combout\,
	datad => \dp|rf_data[2]~4_combout\,
	combout => \dp|rf_data[2]~5_combout\);

-- Location: LCCOMB_X49_Y27_N20
\dp|rf_instance|regfile~54feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~54feeder_combout\ = \dp|rf_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[2]~5_combout\,
	combout => \dp|rf_instance|regfile~54feeder_combout\);

-- Location: FF_X49_Y27_N21
\dp|rf_instance|regfile~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~54feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~54_q\);

-- Location: LCCOMB_X50_Y27_N10
\dp|rf_instance|regfile~172\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~172_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile~38_q\) # (\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~22_q\ & ((!\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~22_q\,
	datab => \dp|rf_instance|regfile~38_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~172_combout\);

-- Location: LCCOMB_X50_Y27_N4
\dp|rf_instance|regfile~173\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~173_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~172_combout\ & ((\dp|rf_instance|regfile~70_q\))) # (!\dp|rf_instance|regfile~172_combout\ & (\dp|rf_instance|regfile~54_q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~54_q\,
	datac => \dp|rf_instance|regfile~70_q\,
	datad => \dp|rf_instance|regfile~172_combout\,
	combout => \dp|rf_instance|regfile~173_combout\);

-- Location: LCCOMB_X49_Y24_N2
\dp|rf_instance|regfile~170\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~170_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~118_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~118_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~86_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~170_combout\);

-- Location: LCCOMB_X49_Y27_N24
\dp|rf_instance|regfile~171\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~171_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~170_combout\ & (\dp|rf_instance|regfile~134_q\)) # (!\dp|rf_instance|regfile~170_combout\ & ((\dp|rf_instance|regfile~102_q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~134_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~102_q\,
	datad => \dp|rf_instance|regfile~170_combout\,
	combout => \dp|rf_instance|regfile~171_combout\);

-- Location: LCCOMB_X50_Y27_N20
\dp|rf_instance|regfile~174\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~174_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~171_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~173_combout\,
	datad => \dp|rf_instance|regfile~171_combout\,
	combout => \dp|rf_instance|regfile~174_combout\);

-- Location: FF_X55_Y27_N23
\dp|tr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[2]~2_combout\,
	asdata => \dp|rf_instance|regfile~174_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(2));

-- Location: LCCOMB_X56_Y27_N28
\dp|m_write[2]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[2]~9_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[2]~2_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_wac~q\,
	datab => \dp|tr\(2),
	datac => \mem_w~input_o\,
	datad => \dp|tr[2]~2_combout\,
	combout => \dp|m_write[2]~9_combout\);

-- Location: LCCOMB_X56_Y27_N14
\dp|m_write[2]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[2]~10_combout\ = (\dp|m_write[2]~9_combout\) # ((\mem_w~input_o\ & \wa[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \wa[2]~input_o\,
	datad => \dp|m_write[2]~9_combout\,
	combout => \dp|m_write[2]~10_combout\);

-- Location: M9K_X68_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76_combout\);

-- Location: M9K_X61_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75_combout\);

-- Location: M9K_X68_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y25_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72_combout\);

-- Location: M9K_X61_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73_combout\);

-- Location: LCCOMB_X55_Y25_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~72_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~73_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74_combout\);

-- Location: LCCOMB_X55_Y25_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~76_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~75_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~74_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\);

-- Location: LCCOMB_X55_Y25_N26
\dp|ir[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[1]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\,
	combout => \dp|ir[1]~feeder_combout\);

-- Location: FF_X55_Y25_N27
\dp|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[1]~feeder_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(1));

-- Location: LCCOMB_X51_Y27_N26
\dp|alu_b[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[1]~1_combout\ = (\con|alu_bc\(1) & (\dp|ir\(1))) # (!\con|alu_bc\(1) & (((!\con|alu_bc\(0) & \dp|pc[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(1),
	datab => \con|alu_bc\(0),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[1]~1_combout\,
	combout => \dp|alu_b[1]~1_combout\);

-- Location: LCCOMB_X51_Y27_N16
\dp|alu_instance|add|lvl2:4:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\ = (\dp|alu_b[1]~1_combout\ & (!\dp|alu_a[1]~3_combout\ & (\dp|alu_b[2]~2_combout\ $ (\dp|alu_a[2]~5_combout\)))) # (!\dp|alu_b[1]~1_combout\ & (\dp|alu_a[1]~3_combout\ & (\dp|alu_b[2]~2_combout\ $ 
-- (\dp|alu_a[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[1]~1_combout\,
	datab => \dp|alu_b[2]~2_combout\,
	datac => \dp|alu_a[2]~5_combout\,
	datad => \dp|alu_a[1]~3_combout\,
	combout => \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\);

-- Location: LCCOMB_X51_Y27_N6
\dp|alu_instance|add|c[3]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[3]~30_combout\ = (\dp|alu_instance|add|lvl2:4:GP2|P~0_combout\ & ((\con|alu_cin~q\ & ((\dp|alu_b[0]~0_combout\) # (\dp|alu_a[0]~1_combout\))) # (!\con|alu_cin~q\ & (\dp|alu_b[0]~0_combout\ & \dp|alu_a[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_cin~q\,
	datab => \dp|alu_b[0]~0_combout\,
	datac => \dp|alu_a[0]~1_combout\,
	datad => \dp|alu_instance|add|lvl2:4:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|c[3]~30_combout\);

-- Location: LCCOMB_X55_Y27_N18
\dp|alu_instance|add|sum[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(3) = \dp|alu_b[3]~3_combout\ $ (\dp|alu_a[3]~7_combout\ $ (((\dp|alu_instance|add|c[3]~30_combout\) # (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[3]~3_combout\,
	datab => \dp|alu_a[3]~7_combout\,
	datac => \dp|alu_instance|add|c[3]~30_combout\,
	datad => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|sum\(3));

-- Location: LCCOMB_X55_Y27_N20
\dp|tr[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[3]~3_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~3_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~3_combout\,
	datad => \dp|alu_instance|add|sum\(3),
	combout => \dp|tr[3]~3_combout\);

-- Location: LCCOMB_X48_Y24_N28
\dp|rf_data[3]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[3]~6_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(3))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|pc\(3),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\,
	combout => \dp|rf_data[3]~6_combout\);

-- Location: LCCOMB_X48_Y24_N4
\dp|rf_data[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[3]~7_combout\ = (\dp|rf_data[3]~6_combout\) # ((!\con|rf_dc\(1) & (\con|rf_dc\(0) & \dp|tr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[3]~3_combout\,
	datad => \dp|rf_data[3]~6_combout\,
	combout => \dp|rf_data[3]~7_combout\);

-- Location: FF_X48_Y24_N5
\dp|rf_instance|regfile~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[3]~7_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~135_q\);

-- Location: FF_X49_Y24_N23
\dp|rf_instance|regfile~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~87_q\);

-- Location: FF_X49_Y24_N21
\dp|rf_instance|regfile~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~119_q\);

-- Location: LCCOMB_X49_Y24_N20
\dp|rf_instance|regfile~177\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~177_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~119_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~87_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~87_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~119_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~177_combout\);

-- Location: FF_X48_Y24_N3
\dp|rf_instance|regfile~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~103_q\);

-- Location: LCCOMB_X50_Y25_N26
\dp|rf_instance|regfile~178\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~178_combout\ = (\dp|rf_instance|regfile~177_combout\ & ((\dp|rf_instance|regfile~135_q\) # ((!\dp|ir\(6))))) # (!\dp|rf_instance|regfile~177_combout\ & (((\dp|ir\(6) & \dp|rf_instance|regfile~103_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~135_q\,
	datab => \dp|rf_instance|regfile~177_combout\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile~103_q\,
	combout => \dp|rf_instance|regfile~178_combout\);

-- Location: LCCOMB_X49_Y27_N4
\dp|rf_instance|regfile~55feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~55feeder_combout\ = \dp|rf_data[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[3]~7_combout\,
	combout => \dp|rf_instance|regfile~55feeder_combout\);

-- Location: FF_X49_Y27_N5
\dp|rf_instance|regfile~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~55feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~55_q\);

-- Location: FF_X50_Y27_N1
\dp|rf_instance|regfile~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~71_q\);

-- Location: FF_X49_Y25_N9
\dp|rf_instance|regfile~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~39_q\);

-- Location: FF_X50_Y27_N23
\dp|rf_instance|regfile~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[3]~7_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~23_q\);

-- Location: LCCOMB_X49_Y25_N8
\dp|rf_instance|regfile~175\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~175_combout\ = (\dp|ir\(7) & (\dp|ir\(6))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~39_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~23_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~39_q\,
	datad => \dp|rf_instance|regfile~23_q\,
	combout => \dp|rf_instance|regfile~175_combout\);

-- Location: LCCOMB_X49_Y27_N6
\dp|rf_instance|regfile~176\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~176_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~175_combout\ & ((\dp|rf_instance|regfile~71_q\))) # (!\dp|rf_instance|regfile~175_combout\ & (\dp|rf_instance|regfile~55_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~55_q\,
	datac => \dp|rf_instance|regfile~71_q\,
	datad => \dp|rf_instance|regfile~175_combout\,
	combout => \dp|rf_instance|regfile~176_combout\);

-- Location: LCCOMB_X50_Y25_N0
\dp|pc[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[3]~3_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~178_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|regfile~178_combout\,
	datad => \dp|rf_instance|regfile~176_combout\,
	combout => \dp|pc[3]~3_combout\);

-- Location: LCCOMB_X50_Y25_N24
\dp|alu_b[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[3]~3_combout\ = (\con|alu_bc\(1) & (((\dp|ir\(3))))) # (!\con|alu_bc\(1) & (!\con|alu_bc\(0) & ((\dp|pc[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|ir\(3),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[3]~3_combout\,
	combout => \dp|alu_b[3]~3_combout\);

-- Location: LCCOMB_X52_Y27_N22
\dp|alu_instance|add|lvl2:4:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ = (\dp|alu_b[3]~3_combout\ & (!\dp|alu_a[3]~7_combout\ & (\dp|alu_b[4]~4_combout\ $ (\dp|alu_a[4]~10_combout\)))) # (!\dp|alu_b[3]~3_combout\ & (\dp|alu_a[3]~7_combout\ & (\dp|alu_b[4]~4_combout\ $ 
-- (\dp|alu_a[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[3]~3_combout\,
	datab => \dp|alu_a[3]~7_combout\,
	datac => \dp|alu_b[4]~4_combout\,
	datad => \dp|alu_a[4]~10_combout\,
	combout => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\);

-- Location: LCCOMB_X52_Y27_N8
\dp|alu_instance|add|c[5]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[5]~12_combout\ = (\dp|alu_instance|add|lvl1:4:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & ((\dp|alu_instance|add|c[3]~30_combout\) # (\dp|alu_instance|add|lvl1:2:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|c[3]~30_combout\,
	datad => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[5]~12_combout\);

-- Location: LCCOMB_X53_Y26_N12
\dp|alu_instance|add|sum[5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(5) = \dp|alu_a[5]~12_combout\ $ (\dp|alu_instance|add|c[5]~12_combout\ $ (\dp|alu_b[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[5]~12_combout\,
	datac => \dp|alu_instance|add|c[5]~12_combout\,
	datad => \dp|alu_b[5]~5_combout\,
	combout => \dp|alu_instance|add|sum\(5));

-- Location: LCCOMB_X53_Y26_N0
\dp|tr[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[5]~5_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~5_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~5_combout\,
	datad => \dp|alu_instance|add|sum\(5),
	combout => \dp|tr[5]~5_combout\);

-- Location: FF_X53_Y26_N1
\dp|tr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[5]~5_combout\,
	asdata => \dp|rf_instance|regfile~200_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(5));

-- Location: LCCOMB_X51_Y25_N10
\dp|alu_a[5]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[5]~11_combout\ = (\con|alu_ac\(1) & ((\dp|pc\(5)) # ((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & (((!\con|alu_ac\(0) & \dp|rf_instance|regfile~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(5),
	datab => \con|alu_ac\(1),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~200_combout\,
	combout => \dp|alu_a[5]~11_combout\);

-- Location: LCCOMB_X51_Y25_N8
\dp|alu_a[5]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[5]~12_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[5]~11_combout\ & ((\dp|tr\(5)))) # (!\dp|alu_a[5]~11_combout\ & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|alu_ac\(0),
	datac => \dp|tr\(5),
	datad => \dp|alu_a[5]~11_combout\,
	combout => \dp|alu_a[5]~12_combout\);

-- Location: LCCOMB_X52_Y26_N26
\dp|alu_instance|add|lvl1:6:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ = (\dp|alu_a[6]~15_combout\ & ((\dp|alu_b[6]~7_combout\) # ((\dp|alu_a[5]~12_combout\ & \dp|alu_b[5]~5_combout\)))) # (!\dp|alu_a[6]~15_combout\ & (\dp|alu_a[5]~12_combout\ & (\dp|alu_b[6]~7_combout\ & 
-- \dp|alu_b[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[5]~12_combout\,
	datab => \dp|alu_a[6]~15_combout\,
	datac => \dp|alu_b[6]~7_combout\,
	datad => \dp|alu_b[5]~5_combout\,
	combout => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y26_N8
\dp|alu_instance|add|c[9]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~16_combout\ = (\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ & (\dp|alu_instance|add|p_0\(7) & \dp|alu_instance|add|p_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|p_0\(7),
	datac => \dp|alu_instance|add|p_0\(8),
	datad => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[9]~16_combout\);

-- Location: LCCOMB_X52_Y26_N14
\dp|alu_instance|add|lvl2:8:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ = (\dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ & (\dp|alu_instance|add|p_0\(8) & (\dp|alu_b[5]~5_combout\ $ (\dp|alu_a[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	datab => \dp|alu_b[5]~5_combout\,
	datac => \dp|alu_instance|add|p_0\(8),
	datad => \dp|alu_a[5]~12_combout\,
	combout => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\);

-- Location: LCCOMB_X53_Y26_N14
\dp|alu_instance|add|c[9]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~17_combout\ = (\dp|alu_instance|add|c[9]~16_combout\) # ((\dp|alu_instance|add|c[3]~30_combout\ & (\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[9]~16_combout\,
	datab => \dp|alu_instance|add|c[3]~30_combout\,
	datac => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|c[9]~17_combout\);

-- Location: LCCOMB_X53_Y26_N24
\dp|alu_instance|add|c[9]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[9]~15_combout\ = (\dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ & ((\dp|alu_instance|add|lvl1:4:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\ & \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:4:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:4:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|lvl1:2:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|c[9]~15_combout\);

-- Location: LCCOMB_X53_Y26_N16
\dp|alu_instance|add|sum[9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(9) = \dp|alu_a[9]~21_combout\ $ (\dp|alu_b[9]~12_combout\ $ (((\dp|alu_instance|add|c[9]~17_combout\) # (\dp|alu_instance|add|c[9]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[9]~21_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_instance|add|c[9]~17_combout\,
	datad => \dp|alu_instance|add|c[9]~15_combout\,
	combout => \dp|alu_instance|add|sum\(9));

-- Location: LCCOMB_X53_Y26_N30
\dp|tr[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[9]~9_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~9_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~9_combout\,
	datad => \dp|alu_instance|add|sum\(9),
	combout => \dp|tr[9]~9_combout\);

-- Location: FF_X51_Y24_N31
\dp|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[9]~9_combout\,
	asdata => \dp|tr[9]~9_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(9));

-- Location: LCCOMB_X53_Y25_N24
\dp|rf_data[9]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[9]~18_combout\ = (\con|rf_dc\(1) & (((\con|rf_dc\(0))))) # (!\con|rf_dc\(1) & ((\con|rf_dc\(0) & (\dp|tr[9]~9_combout\)) # (!\con|rf_dc\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[9]~9_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\,
	datac => \con|rf_dc\(1),
	datad => \con|rf_dc\(0),
	combout => \dp|rf_data[9]~18_combout\);

-- Location: LCCOMB_X53_Y25_N18
\dp|rf_data[9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[9]~19_combout\ = (\con|rf_dc\(1) & ((\dp|rf_data[9]~18_combout\ & ((\dp|ir\(2)))) # (!\dp|rf_data[9]~18_combout\ & (\dp|pc\(9))))) # (!\con|rf_dc\(1) & (((\dp|rf_data[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(9),
	datab => \dp|ir\(2),
	datac => \con|rf_dc\(1),
	datad => \dp|rf_data[9]~18_combout\,
	combout => \dp|rf_data[9]~19_combout\);

-- Location: FF_X49_Y26_N31
\dp|rf_instance|regfile~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[9]~19_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~109_q\);

-- Location: LCCOMB_X50_Y26_N0
\dp|rf_instance|regfile~227\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~227_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~125_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~125_q\,
	datac => \dp|rf_instance|regfile~93_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~227_combout\);

-- Location: LCCOMB_X50_Y26_N6
\dp|rf_instance|regfile~228\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~228_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~227_combout\ & ((\dp|rf_instance|regfile~141_q\))) # (!\dp|rf_instance|regfile~227_combout\ & (\dp|rf_instance|regfile~109_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~109_q\,
	datac => \dp|rf_instance|regfile~141_q\,
	datad => \dp|rf_instance|regfile~227_combout\,
	combout => \dp|rf_instance|regfile~228_combout\);

-- Location: LCCOMB_X51_Y23_N10
\dp|rf_instance|regfile~229\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~229_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~45_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~29_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~45_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~29_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~229_combout\);

-- Location: LCCOMB_X51_Y23_N16
\dp|rf_instance|regfile~230\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~230_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~229_combout\ & (\dp|rf_instance|regfile~77_q\)) # (!\dp|rf_instance|regfile~229_combout\ & ((\dp|rf_instance|regfile~61_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~77_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~61_q\,
	datad => \dp|rf_instance|regfile~229_combout\,
	combout => \dp|rf_instance|regfile~230_combout\);

-- Location: LCCOMB_X51_Y23_N12
\dp|rf_instance|regfile~231\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~231_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~228_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~228_combout\,
	datad => \dp|rf_instance|regfile~230_combout\,
	combout => \dp|rf_instance|regfile~231_combout\);

-- Location: LCCOMB_X67_Y22_N12
\dp|m_data[9]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[9]~4_combout\ = (\mem_w~input_o\ & (\inst[9]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[9]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|regfile~231_combout\,
	combout => \dp|m_data[9]~4_combout\);

-- Location: M9K_X68_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28_combout\);

-- Location: M9K_X61_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27_combout\);

-- Location: M9K_X68_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25_combout\);

-- Location: M9K_X68_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24_combout\);

-- Location: LCCOMB_X49_Y21_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~25_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~24_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26_combout\);

-- Location: LCCOMB_X50_Y24_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~28_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~27_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~26_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\);

-- Location: FF_X50_Y24_N29
\dp|ir[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(9));

-- Location: LCCOMB_X50_Y24_N12
\dp|rf_r1[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[0]~0_combout\ = (\con|m_we~q\ & ((\con|rf_master\(0)))) # (!\con|m_we~q\ & (\dp|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(9),
	datac => \con|m_we~q\,
	datad => \con|rf_master\(0),
	combout => \dp|rf_r1[0]~0_combout\);

-- Location: LCCOMB_X49_Y24_N28
\dp|rf_instance|regfile~203\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~203_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~122_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~90_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~122_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~90_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~203_combout\);

-- Location: LCCOMB_X48_Y24_N30
\dp|rf_instance|regfile~204\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~204_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~203_combout\ & (\dp|rf_instance|regfile~138_q\)) # (!\dp|rf_instance|regfile~203_combout\ & ((\dp|rf_instance|regfile~106_q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~138_q\,
	datac => \dp|rf_instance|regfile~106_q\,
	datad => \dp|rf_instance|regfile~203_combout\,
	combout => \dp|rf_instance|regfile~204_combout\);

-- Location: LCCOMB_X50_Y28_N22
\dp|rf_instance|regfile~290\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~290_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~204_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~204_combout\,
	datac => \dp|rf_instance|regfile~202_combout\,
	datad => \dp|rf_r1[2]~2_combout\,
	combout => \dp|rf_instance|regfile~290_combout\);

-- Location: LCCOMB_X58_Y25_N28
\dp|m_data[6]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[6]~7_combout\ = (\mem_w~input_o\ & (\inst[6]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \inst[6]~input_o\,
	datad => \dp|rf_instance|regfile~290_combout\,
	combout => \dp|m_data[6]~7_combout\);

-- Location: M9K_X27_Y12_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y22_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45_combout\);

-- Location: M9K_X47_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y15_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46_combout\);

-- Location: M9K_X61_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42_combout\);

-- Location: M9K_X61_Y15_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y19_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43_combout\);

-- Location: LCCOMB_X49_Y25_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~42_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~43_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44_combout\);

-- Location: LCCOMB_X49_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~45_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~46_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~44_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\);

-- Location: FF_X49_Y25_N1
\dp|ir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(6));

-- Location: FF_X49_Y26_N9
\dp|rf_instance|regfile~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~100_q\);

-- Location: FF_X50_Y26_N21
\dp|rf_instance|regfile~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~84_q\);

-- Location: FF_X49_Y26_N19
\dp|rf_instance|regfile~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~116_q\);

-- Location: LCCOMB_X49_Y26_N18
\dp|rf_instance|regfile~155\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~155_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & ((\dp|rf_instance|regfile~116_q\))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~84_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~84_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~116_q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|regfile~155_combout\);

-- Location: LCCOMB_X49_Y26_N8
\dp|rf_instance|regfile~156\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~156_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~155_combout\ & (\dp|rf_instance|regfile~132_q\)) # (!\dp|rf_instance|regfile~155_combout\ & ((\dp|rf_instance|regfile~100_q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~132_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~100_q\,
	datad => \dp|rf_instance|regfile~155_combout\,
	combout => \dp|rf_instance|regfile~156_combout\);

-- Location: FF_X53_Y25_N1
\dp|rf_instance|regfile~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~36_q\);

-- Location: FF_X53_Y27_N23
\dp|rf_instance|regfile~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~20_q\);

-- Location: LCCOMB_X53_Y25_N4
\dp|rf_instance|regfile~153\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~153_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~36_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~20_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~36_q\,
	datac => \dp|ir\(6),
	datad => \dp|rf_instance|regfile~20_q\,
	combout => \dp|rf_instance|regfile~153_combout\);

-- Location: FF_X53_Y27_N9
\dp|rf_instance|regfile~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[0]~1_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~52_q\);

-- Location: LCCOMB_X53_Y25_N10
\dp|rf_instance|regfile~154\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~154_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~153_combout\ & (\dp|rf_instance|regfile~68_q\)) # (!\dp|rf_instance|regfile~153_combout\ & ((\dp|rf_instance|regfile~52_q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~68_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~153_combout\,
	datad => \dp|rf_instance|regfile~52_q\,
	combout => \dp|rf_instance|regfile~154_combout\);

-- Location: LCCOMB_X50_Y28_N6
\dp|pc[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[0]~0_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~156_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|regfile~156_combout\,
	datad => \dp|rf_instance|regfile~154_combout\,
	combout => \dp|pc[0]~0_combout\);

-- Location: LCCOMB_X50_Y28_N12
\dp|alu_b[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[0]~0_combout\ = (\con|alu_bc\(1) & (((\dp|ir\(0))))) # (!\con|alu_bc\(1) & ((\con|alu_bc\(0)) # ((\dp|pc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \con|alu_bc\(0),
	datac => \dp|ir\(0),
	datad => \dp|pc[0]~0_combout\,
	combout => \dp|alu_b[0]~0_combout\);

-- Location: LCCOMB_X53_Y27_N30
\dp|alu_instance|logic|o~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~0_combout\ = (!\dp|alu_a[0]~1_combout\) # (!\dp|alu_b[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[0]~0_combout\,
	datad => \dp|alu_a[0]~1_combout\,
	combout => \dp|alu_instance|logic|o~0_combout\);

-- Location: LCCOMB_X53_Y26_N10
\dp|alu_instance|add|sum[0]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(0) = \con|alu_cin~q\ $ (\dp|alu_a[0]~1_combout\ $ (\dp|alu_b[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_cin~q\,
	datac => \dp|alu_a[0]~1_combout\,
	datad => \dp|alu_b[0]~0_combout\,
	combout => \dp|alu_instance|add|sum\(0));

-- Location: LCCOMB_X53_Y26_N6
\dp|tr[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[0]~0_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~0_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datac => \dp|alu_instance|logic|o~0_combout\,
	datad => \dp|alu_instance|add|sum\(0),
	combout => \dp|tr[0]~0_combout\);

-- Location: LCCOMB_X53_Y25_N6
\dp|rf_data[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[0]~0_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(0))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|pc\(0),
	datac => \con|rf_dc\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\,
	combout => \dp|rf_data[0]~0_combout\);

-- Location: LCCOMB_X53_Y25_N30
\dp|rf_data[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[0]~1_combout\ = (\dp|rf_data[0]~0_combout\) # ((\con|rf_dc\(0) & (\dp|tr[0]~0_combout\ & !\con|rf_dc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|tr[0]~0_combout\,
	datac => \con|rf_dc\(1),
	datad => \dp|rf_data[0]~0_combout\,
	combout => \dp|rf_data[0]~1_combout\);

-- Location: FF_X53_Y25_N31
\dp|rf_instance|regfile~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[0]~1_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~68_q\);

-- Location: LCCOMB_X53_Y27_N16
\dp|rf_instance|regfile~150\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~150_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~36_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~20_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~20_q\,
	datab => \dp|rf_instance|regfile~36_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~150_combout\);

-- Location: LCCOMB_X53_Y27_N26
\dp|rf_instance|regfile~151\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~151_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~150_combout\ & (\dp|rf_instance|regfile~68_q\)) # (!\dp|rf_instance|regfile~150_combout\ & ((\dp|rf_instance|regfile~52_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~68_q\,
	datab => \dp|rf_instance|regfile~52_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~150_combout\,
	combout => \dp|rf_instance|regfile~151_combout\);

-- Location: LCCOMB_X50_Y26_N20
\dp|rf_instance|regfile~148\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~148_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~116_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~84_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~116_q\,
	datac => \dp|rf_instance|regfile~84_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~148_combout\);

-- Location: LCCOMB_X50_Y26_N30
\dp|rf_instance|regfile~149\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~149_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~148_combout\ & ((\dp|rf_instance|regfile~132_q\))) # (!\dp|rf_instance|regfile~148_combout\ & (\dp|rf_instance|regfile~100_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~100_q\,
	datac => \dp|rf_instance|regfile~132_q\,
	datad => \dp|rf_instance|regfile~148_combout\,
	combout => \dp|rf_instance|regfile~149_combout\);

-- Location: LCCOMB_X53_Y27_N24
\dp|rf_instance|regfile~152\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~152_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~149_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~151_combout\,
	datad => \dp|rf_instance|regfile~149_combout\,
	combout => \dp|rf_instance|regfile~152_combout\);

-- Location: LCCOMB_X53_Y27_N22
\dp|m_data[0]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[0]~13_combout\ = (\mem_w~input_o\ & (\inst[0]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[0]~input_o\,
	datab => \mem_w~input_o\,
	datad => \dp|rf_instance|regfile~152_combout\,
	combout => \dp|m_data[0]~13_combout\);

-- Location: M9K_X47_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82_combout\);

-- Location: M9K_X61_Y44_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79_combout\);

-- Location: M9K_X61_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78_combout\);

-- Location: LCCOMB_X50_Y28_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~79_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~78_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80_combout\);

-- Location: M9K_X27_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y44_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81_combout\);

-- Location: LCCOMB_X50_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~82_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~80_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~81_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\);

-- Location: LCCOMB_X50_Y28_N30
\dp|ir[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[0]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\,
	combout => \dp|ir[0]~feeder_combout\);

-- Location: FF_X50_Y28_N31
\dp|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[0]~feeder_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(0));

-- Location: LCCOMB_X55_Y25_N20
\dp|rf_data[7]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[7]~14_combout\ = (\con|rf_dc\(1) & (\con|rf_dc\(0))) # (!\con|rf_dc\(1) & ((\con|rf_dc\(0) & ((\dp|tr[7]~7_combout\))) # (!\con|rf_dc\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\,
	datad => \dp|tr[7]~7_combout\,
	combout => \dp|rf_data[7]~14_combout\);

-- Location: LCCOMB_X55_Y25_N30
\dp|rf_data[7]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[7]~15_combout\ = (\con|rf_dc\(1) & ((\dp|rf_data[7]~14_combout\ & (\dp|ir\(0))) # (!\dp|rf_data[7]~14_combout\ & ((\dp|pc\(7)))))) # (!\con|rf_dc\(1) & (((\dp|rf_data[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \dp|ir\(0),
	datac => \dp|pc\(7),
	datad => \dp|rf_data[7]~14_combout\,
	combout => \dp|rf_data[7]~15_combout\);

-- Location: LCCOMB_X55_Y25_N2
\dp|rf_instance|regfile~75feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~75feeder_combout\ = \dp|rf_data[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[7]~15_combout\,
	combout => \dp|rf_instance|regfile~75feeder_combout\);

-- Location: FF_X55_Y25_N3
\dp|rf_instance|regfile~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~75feeder_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~75_q\);

-- Location: LCCOMB_X51_Y28_N6
\dp|rf_instance|regfile~211\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~211_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~43_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~27_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~43_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~27_q\,
	combout => \dp|rf_instance|regfile~211_combout\);

-- Location: LCCOMB_X51_Y28_N30
\dp|rf_instance|regfile~212\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~212_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~211_combout\ & (\dp|rf_instance|regfile~75_q\)) # (!\dp|rf_instance|regfile~211_combout\ & ((\dp|rf_instance|regfile~59_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~75_q\,
	datac => \dp|rf_instance|regfile~59_q\,
	datad => \dp|rf_instance|regfile~211_combout\,
	combout => \dp|rf_instance|regfile~212_combout\);

-- Location: LCCOMB_X49_Y24_N6
\dp|rf_instance|regfile~209\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~209_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~123_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~123_q\,
	datac => \dp|rf_instance|regfile~91_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~209_combout\);

-- Location: LCCOMB_X48_Y25_N6
\dp|rf_instance|regfile~210\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~210_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~209_combout\ & ((\dp|rf_instance|regfile~139_q\))) # (!\dp|rf_instance|regfile~209_combout\ & (\dp|rf_instance|regfile~107_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~107_q\,
	datab => \dp|rf_instance|regfile~139_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~209_combout\,
	combout => \dp|rf_instance|regfile~210_combout\);

-- Location: LCCOMB_X51_Y28_N0
\dp|rf_instance|regfile~213\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~213_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~210_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~212_combout\,
	datad => \dp|rf_instance|regfile~210_combout\,
	combout => \dp|rf_instance|regfile~213_combout\);

-- Location: IOIBUF_X77_Y24_N8
\inst[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(7),
	o => \inst[7]~input_o\);

-- Location: LCCOMB_X53_Y24_N20
\dp|m_data[7]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[7]~6_combout\ = (\mem_w~input_o\ & ((\inst[7]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|regfile~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \dp|rf_instance|regfile~213_combout\,
	datad => \inst[7]~input_o\,
	combout => \dp|m_data[7]~6_combout\);

-- Location: M9K_X47_Y13_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y21_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40_combout\);

-- Location: M9K_X47_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y18_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37_combout\);

-- Location: M9K_X47_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y25_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36_combout\);

-- Location: LCCOMB_X49_Y25_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~37_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~36_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38_combout\);

-- Location: M9K_X47_Y9_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y22_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y22_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39_combout\);

-- Location: LCCOMB_X49_Y25_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~40_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~38_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~39_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\);

-- Location: FF_X49_Y25_N31
\dp|ir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\,
	sload => VCC,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(7));

-- Location: LCCOMB_X49_Y28_N18
\dp|rf_w[1]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[1]~5_combout\ = (\dp|rf_w[1]~4_combout\ & ((\con|rf_master\(1)) # ((!\con|rf_wc\(0))))) # (!\dp|rf_w[1]~4_combout\ & (((\dp|ir\(7) & \con|rf_wc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_master\(1),
	datab => \dp|rf_w[1]~4_combout\,
	datac => \dp|ir\(7),
	datad => \con|rf_wc\(0),
	combout => \dp|rf_w[1]~5_combout\);

-- Location: LCCOMB_X48_Y28_N30
\dp|rf_instance|regfile~295\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~295_combout\ = (!\dp|rf_w[2]~3_combout\ & (!\dp|rf_w[0]~1_combout\ & (\con|rf_we~q\ & \dp|rf_w[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[2]~3_combout\,
	datab => \dp|rf_w[0]~1_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[1]~5_combout\,
	combout => \dp|rf_instance|regfile~295_combout\);

-- Location: FF_X51_Y23_N7
\dp|rf_instance|regfile~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~62_q\);

-- Location: FF_X51_Y23_N9
\dp|rf_instance|regfile~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~30_q\);

-- Location: LCCOMB_X49_Y25_N18
\dp|rf_instance|regfile~241\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~241_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~46_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~30_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~30_q\,
	datac => \dp|rf_instance|regfile~46_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~241_combout\);

-- Location: FF_X52_Y25_N21
\dp|rf_instance|regfile~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[10]~21_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~78_q\);

-- Location: LCCOMB_X49_Y25_N30
\dp|rf_instance|regfile~242\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~242_combout\ = (\dp|rf_instance|regfile~241_combout\ & (((\dp|rf_instance|regfile~78_q\) # (!\dp|ir\(7))))) # (!\dp|rf_instance|regfile~241_combout\ & (\dp|rf_instance|regfile~62_q\ & (\dp|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~62_q\,
	datab => \dp|rf_instance|regfile~241_combout\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~78_q\,
	combout => \dp|rf_instance|regfile~242_combout\);

-- Location: FF_X50_Y26_N17
\dp|rf_instance|regfile~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~94_q\);

-- Location: FF_X49_Y26_N13
\dp|rf_instance|regfile~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~126_q\);

-- Location: LCCOMB_X49_Y26_N12
\dp|rf_instance|regfile~243\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~243_combout\ = (\dp|ir\(6) & (((\dp|ir\(7))))) # (!\dp|ir\(6) & ((\dp|ir\(7) & ((\dp|rf_instance|regfile~126_q\))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~94_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~94_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~126_q\,
	datad => \dp|ir\(7),
	combout => \dp|rf_instance|regfile~243_combout\);

-- Location: FF_X50_Y26_N11
\dp|rf_instance|regfile~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~142_q\);

-- Location: FF_X49_Y26_N11
\dp|rf_instance|regfile~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~110_q\);

-- Location: LCCOMB_X49_Y26_N10
\dp|rf_instance|regfile~244\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~244_combout\ = (\dp|rf_instance|regfile~243_combout\ & ((\dp|rf_instance|regfile~142_q\) # ((!\dp|ir\(6))))) # (!\dp|rf_instance|regfile~243_combout\ & (((\dp|rf_instance|regfile~110_q\ & \dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~243_combout\,
	datab => \dp|rf_instance|regfile~142_q\,
	datac => \dp|rf_instance|regfile~110_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~244_combout\);

-- Location: LCCOMB_X50_Y25_N30
\dp|pc[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[10]~10_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~244_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~242_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~244_combout\,
	combout => \dp|pc[10]~10_combout\);

-- Location: FF_X50_Y25_N31
\dp|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[10]~10_combout\,
	asdata => \dp|tr[10]~10_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(10));

-- Location: LCCOMB_X50_Y24_N20
\dp|alu_a[10]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[10]~22_combout\ = (\con|alu_ac\(0) & ((\dp|ir\(5)) # ((\con|alu_ac\(1))))) # (!\con|alu_ac\(0) & (((!\con|alu_ac\(1) & \dp|rf_instance|regfile~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(0),
	datab => \dp|ir\(5),
	datac => \con|alu_ac\(1),
	datad => \dp|rf_instance|regfile~240_combout\,
	combout => \dp|alu_a[10]~22_combout\);

-- Location: LCCOMB_X50_Y24_N26
\dp|alu_a[10]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[10]~23_combout\ = (\con|alu_ac\(1) & ((\dp|alu_a[10]~22_combout\ & ((\dp|tr\(10)))) # (!\dp|alu_a[10]~22_combout\ & (\dp|pc\(10))))) # (!\con|alu_ac\(1) & (((\dp|alu_a[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pc\(10),
	datab => \con|alu_ac\(1),
	datac => \dp|tr\(10),
	datad => \dp|alu_a[10]~22_combout\,
	combout => \dp|alu_a[10]~23_combout\);

-- Location: LCCOMB_X52_Y25_N4
\dp|alu_instance|logic|o~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~10_combout\ = (!\dp|alu_b[10]~13_combout\) # (!\dp|alu_a[10]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_a[10]~23_combout\,
	datac => \dp|alu_b[10]~13_combout\,
	combout => \dp|alu_instance|logic|o~10_combout\);

-- Location: LCCOMB_X51_Y24_N0
\dp|alu_instance|add|lvl2:9:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\ = (\dp|alu_instance|add|p_0\(8) & (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\ & (\dp|alu_a[9]~21_combout\ $ (\dp|alu_b[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[9]~21_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_instance|add|p_0\(8),
	datad => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\);

-- Location: LCCOMB_X52_Y25_N26
\dp|alu_instance|add|sum[10]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[10]~2_combout\ = (\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & ((\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # (\dp|alu_instance|add|c[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datac => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|c[4]~11_combout\,
	combout => \dp|alu_instance|add|sum[10]~2_combout\);

-- Location: LCCOMB_X51_Y24_N6
\dp|alu_instance|add|lvl2:9:GP2|P~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ = (\dp|alu_instance|add|p_0\(8) & (\dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\ & (\dp|alu_a[9]~21_combout\ $ (\dp|alu_b[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[9]~21_combout\,
	datab => \dp|alu_b[9]~12_combout\,
	datac => \dp|alu_instance|add|p_0\(8),
	datad => \dp|alu_instance|add|lvl2:7:GP2|p0~0_combout\,
	combout => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\);

-- Location: LCCOMB_X52_Y25_N28
\dp|alu_instance|add|sum[10]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[10]~3_combout\ = (\dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\) # ((\dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ & ((\dp|alu_instance|add|lvl1:5:GP1|G~0_combout\) # (\dp|alu_instance|add|sum[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|sum[10]~2_combout\,
	datad => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	combout => \dp|alu_instance|add|sum[10]~3_combout\);

-- Location: LCCOMB_X52_Y25_N2
\dp|alu_instance|add|sum[10]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[10]~4_combout\ = \dp|alu_b[10]~13_combout\ $ (\dp|alu_a[10]~23_combout\ $ (((\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\) # (\dp|alu_instance|add|sum[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_a[10]~23_combout\,
	datac => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|sum[10]~3_combout\,
	combout => \dp|alu_instance|add|sum[10]~4_combout\);

-- Location: LCCOMB_X52_Y25_N16
\dp|tr[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[10]~10_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~10_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~10_combout\,
	datad => \dp|alu_instance|add|sum[10]~4_combout\,
	combout => \dp|tr[10]~10_combout\);

-- Location: LCCOMB_X51_Y25_N22
\dp|rf_data[10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[10]~20_combout\ = (\con|rf_dc\(1) & ((\con|rf_dc\(0)) # ((\dp|pc\(10))))) # (!\con|rf_dc\(1) & (!\con|rf_dc\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\,
	datad => \dp|pc\(10),
	combout => \dp|rf_data[10]~20_combout\);

-- Location: LCCOMB_X52_Y25_N20
\dp|rf_data[10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[10]~21_combout\ = (\con|rf_dc\(0) & ((\dp|rf_data[10]~20_combout\ & ((\dp|ir\(3)))) # (!\dp|rf_data[10]~20_combout\ & (\dp|tr[10]~10_combout\)))) # (!\con|rf_dc\(0) & (((\dp|rf_data[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|tr[10]~10_combout\,
	datac => \dp|ir\(3),
	datad => \dp|rf_data[10]~20_combout\,
	combout => \dp|rf_data[10]~21_combout\);

-- Location: FF_X49_Y25_N19
\dp|rf_instance|regfile~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[10]~21_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~46_q\);

-- Location: LCCOMB_X51_Y23_N6
\dp|rf_instance|regfile~238\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~238_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~78_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~62_q\))))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~78_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~62_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~238_combout\);

-- Location: LCCOMB_X51_Y23_N8
\dp|rf_instance|regfile~239\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~239_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~238_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~238_combout\ & (\dp|rf_instance|regfile~46_q\)) # (!\dp|rf_instance|regfile~238_combout\ 
-- & ((\dp|rf_instance|regfile~30_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~46_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~30_q\,
	datad => \dp|rf_instance|regfile~238_combout\,
	combout => \dp|rf_instance|regfile~239_combout\);

-- Location: LCCOMB_X50_Y26_N16
\dp|rf_instance|regfile~236\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~236_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~126_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~94_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~126_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~94_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~236_combout\);

-- Location: LCCOMB_X50_Y26_N10
\dp|rf_instance|regfile~237\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~237_combout\ = (\dp|rf_instance|regfile~236_combout\ & (((\dp|rf_instance|regfile~142_q\) # (!\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_instance|regfile~236_combout\ & (\dp|rf_instance|regfile~110_q\ & ((\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~110_q\,
	datab => \dp|rf_instance|regfile~236_combout\,
	datac => \dp|rf_instance|regfile~142_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~237_combout\);

-- Location: LCCOMB_X50_Y24_N18
\dp|rf_instance|regfile~240\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~240_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~237_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~239_combout\,
	datad => \dp|rf_instance|regfile~237_combout\,
	combout => \dp|rf_instance|regfile~240_combout\);

-- Location: LCCOMB_X60_Y23_N18
\dp|m_data[10]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[10]~15_combout\ = (\mem_w~input_o\ & (\inst[10]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datac => \inst[10]~input_o\,
	datad => \dp|rf_instance|regfile~240_combout\,
	combout => \dp|m_data[10]~15_combout\);

-- Location: M9K_X61_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93_combout\);

-- Location: M9K_X47_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y21_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90_combout\);

-- Location: M9K_X61_Y7_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y8_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91_combout\);

-- Location: LCCOMB_X49_Y21_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~90_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~91_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92_combout\);

-- Location: M9K_X47_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y9_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y20_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94_combout\);

-- Location: LCCOMB_X50_Y24_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~93_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~92_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~94_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\);

-- Location: FF_X50_Y24_N31
\dp|ir[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(10));

-- Location: LCCOMB_X50_Y24_N16
\dp|rf_r1[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[1]~1_combout\ = (\con|m_we~q\ & ((\con|rf_master\(1)))) # (!\con|m_we~q\ & (\dp|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(10),
	datac => \con|rf_master\(1),
	datad => \con|m_we~q\,
	combout => \dp|rf_r1[1]~1_combout\);

-- Location: LCCOMB_X50_Y27_N2
\dp|rf_instance|regfile~181\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~181_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_instance|regfile~39_q\) # (\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~23_q\ & ((!\dp|rf_r1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~23_q\,
	datab => \dp|rf_instance|regfile~39_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~181_combout\);

-- Location: LCCOMB_X50_Y27_N0
\dp|rf_instance|regfile~182\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~182_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~181_combout\ & ((\dp|rf_instance|regfile~71_q\))) # (!\dp|rf_instance|regfile~181_combout\ & (\dp|rf_instance|regfile~55_q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~55_q\,
	datac => \dp|rf_instance|regfile~71_q\,
	datad => \dp|rf_instance|regfile~181_combout\,
	combout => \dp|rf_instance|regfile~182_combout\);

-- Location: LCCOMB_X49_Y24_N22
\dp|rf_instance|regfile~179\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~179_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~119_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~119_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~87_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~179_combout\);

-- Location: LCCOMB_X48_Y24_N14
\dp|rf_instance|regfile~180\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~180_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~179_combout\ & ((\dp|rf_instance|regfile~135_q\))) # (!\dp|rf_instance|regfile~179_combout\ & (\dp|rf_instance|regfile~103_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~103_q\,
	datab => \dp|rf_instance|regfile~135_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~179_combout\,
	combout => \dp|rf_instance|regfile~180_combout\);

-- Location: LCCOMB_X50_Y27_N24
\dp|rf_instance|regfile~183\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~183_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~180_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datab => \dp|rf_instance|regfile~182_combout\,
	datad => \dp|rf_instance|regfile~180_combout\,
	combout => \dp|rf_instance|regfile~183_combout\);

-- Location: IOIBUF_X77_Y31_N15
\inst[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(3),
	o => \inst[3]~input_o\);

-- Location: LCCOMB_X55_Y27_N8
\dp|m_data[3]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[3]~10_combout\ = (\mem_w~input_o\ & ((\inst[3]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|regfile~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|rf_instance|regfile~183_combout\,
	datad => \inst[3]~input_o\,
	combout => \dp|m_data[3]~10_combout\);

-- Location: M9K_X61_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63_combout\);

-- Location: M9K_X47_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64_combout\);

-- Location: M9K_X47_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y11_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60_combout\);

-- Location: M9K_X61_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61_combout\);

-- Location: LCCOMB_X48_Y27_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~60_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~61_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62_combout\);

-- Location: LCCOMB_X48_Y27_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~63_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~64_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~62_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\);

-- Location: FF_X48_Y27_N15
\dp|ir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(3));

-- Location: LCCOMB_X49_Y28_N4
\dp|rf_w[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[0]~0_combout\ = (\con|rf_wc\(1) & (((\con|rf_wc\(0))))) # (!\con|rf_wc\(1) & ((\con|rf_wc\(0) & (\dp|ir\(6))) # (!\con|rf_wc\(0) & ((\dp|ir\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \con|rf_wc\(1),
	datac => \dp|ir\(9),
	datad => \con|rf_wc\(0),
	combout => \dp|rf_w[0]~0_combout\);

-- Location: LCCOMB_X49_Y28_N22
\dp|rf_w[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_w[0]~1_combout\ = (\con|rf_wc\(1) & ((\dp|rf_w[0]~0_combout\ & ((\con|rf_master\(0)))) # (!\dp|rf_w[0]~0_combout\ & (\dp|ir\(3))))) # (!\con|rf_wc\(1) & (((\dp|rf_w[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(3),
	datab => \con|rf_wc\(1),
	datac => \dp|rf_w[0]~0_combout\,
	datad => \con|rf_master\(0),
	combout => \dp|rf_w[0]~1_combout\);

-- Location: LCCOMB_X49_Y28_N20
\dp|rf_instance|regfile~291\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~291_combout\ = (\dp|rf_w[0]~1_combout\ & (!\dp|rf_w[1]~5_combout\ & (\con|rf_we~q\ & \dp|rf_w[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_w[0]~1_combout\,
	datab => \dp|rf_w[1]~5_combout\,
	datac => \con|rf_we~q\,
	datad => \dp|rf_w[2]~3_combout\,
	combout => \dp|rf_instance|regfile~291_combout\);

-- Location: FF_X49_Y27_N9
\dp|rf_instance|regfile~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~104feeder_combout\,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~104_q\);

-- Location: FF_X49_Y24_N19
\dp|rf_instance|regfile~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~88_q\);

-- Location: FF_X49_Y24_N5
\dp|rf_instance|regfile~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[4]~9_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~120_q\);

-- Location: LCCOMB_X49_Y24_N4
\dp|rf_instance|regfile~186\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~186_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~120_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~88_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~88_q\,
	datac => \dp|rf_instance|regfile~120_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~186_combout\);

-- Location: LCCOMB_X48_Y27_N22
\dp|rf_instance|regfile~187\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~187_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~186_combout\ & ((\dp|rf_instance|regfile~136_q\))) # (!\dp|rf_instance|regfile~186_combout\ & (\dp|rf_instance|regfile~104_q\)))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~104_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~136_q\,
	datad => \dp|rf_instance|regfile~186_combout\,
	combout => \dp|rf_instance|regfile~187_combout\);

-- Location: LCCOMB_X50_Y23_N24
\dp|rf_instance|regfile~184\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~184_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~40_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~24_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~24_q\,
	datab => \dp|rf_instance|regfile~40_q\,
	datac => \dp|ir\(7),
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~184_combout\);

-- Location: LCCOMB_X49_Y27_N22
\dp|rf_instance|regfile~185\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~185_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~184_combout\ & ((\dp|rf_instance|regfile~72_q\))) # (!\dp|rf_instance|regfile~184_combout\ & (\dp|rf_instance|regfile~56_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~56_q\,
	datac => \dp|rf_instance|regfile~72_q\,
	datad => \dp|rf_instance|regfile~184_combout\,
	combout => \dp|rf_instance|regfile~185_combout\);

-- Location: LCCOMB_X48_Y27_N0
\dp|pc[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[4]~4_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~187_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~187_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~185_combout\,
	combout => \dp|pc[4]~4_combout\);

-- Location: LCCOMB_X51_Y25_N6
\dp|alu_b[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[4]~4_combout\ = (\con|alu_bc\(1) & (\dp|ir\(4))) # (!\con|alu_bc\(1) & (((!\con|alu_bc\(0) & \dp|pc[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(4),
	datab => \con|alu_bc\(0),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[4]~4_combout\,
	combout => \dp|alu_b[4]~4_combout\);

-- Location: LCCOMB_X52_Y27_N18
\dp|alu_instance|logic|o~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~4_combout\ = (!\dp|alu_a[4]~10_combout\) # (!\dp|alu_b[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[4]~4_combout\,
	datad => \dp|alu_a[4]~10_combout\,
	combout => \dp|alu_instance|logic|o~4_combout\);

-- Location: LCCOMB_X52_Y27_N20
\dp|alu_instance|add|sum[4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(4) = \dp|alu_a[4]~10_combout\ $ (\dp|alu_b[4]~4_combout\ $ (((\dp|alu_instance|add|lvl1:3:GP1|G~0_combout\) # (\dp|alu_instance|add|c[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:3:GP1|G~0_combout\,
	datab => \dp|alu_a[4]~10_combout\,
	datac => \dp|alu_b[4]~4_combout\,
	datad => \dp|alu_instance|add|c[4]~11_combout\,
	combout => \dp|alu_instance|add|sum\(4));

-- Location: LCCOMB_X52_Y27_N16
\dp|tr[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[4]~4_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~4_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~4_combout\,
	datad => \dp|alu_instance|add|sum\(4),
	combout => \dp|tr[4]~4_combout\);

-- Location: LCCOMB_X49_Y23_N28
\dp|rf_data[4]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[4]~8_combout\ = (!\con|rf_dc\(0) & ((\con|rf_dc\(1) & (\dp|pc\(4))) # (!\con|rf_dc\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|pc\(4),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\,
	combout => \dp|rf_data[4]~8_combout\);

-- Location: LCCOMB_X49_Y23_N22
\dp|rf_data[4]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[4]~9_combout\ = (\dp|rf_data[4]~8_combout\) # ((!\con|rf_dc\(1) & (\con|rf_dc\(0) & \dp|tr[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[4]~4_combout\,
	datad => \dp|rf_data[4]~8_combout\,
	combout => \dp|rf_data[4]~9_combout\);

-- Location: LCCOMB_X49_Y23_N30
\dp|rf_instance|regfile~136feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~136feeder_combout\ = \dp|rf_data[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[4]~9_combout\,
	combout => \dp|rf_instance|regfile~136feeder_combout\);

-- Location: FF_X49_Y23_N31
\dp|rf_instance|regfile~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~136feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~136_q\);

-- Location: LCCOMB_X49_Y24_N18
\dp|rf_instance|regfile~190\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~190_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~120_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~88_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~120_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~88_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~190_combout\);

-- Location: LCCOMB_X49_Y27_N30
\dp|rf_instance|regfile~191\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~191_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~190_combout\ & (\dp|rf_instance|regfile~136_q\)) # (!\dp|rf_instance|regfile~190_combout\ & ((\dp|rf_instance|regfile~104_q\))))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~136_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~190_combout\,
	datad => \dp|rf_instance|regfile~104_q\,
	combout => \dp|rf_instance|regfile~191_combout\);

-- Location: LCCOMB_X51_Y25_N12
\dp|rf_instance|regfile~299\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~299_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~191_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~191_combout\,
	datab => \dp|rf_instance|regfile~189_combout\,
	datad => \dp|rf_r1[2]~2_combout\,
	combout => \dp|rf_instance|regfile~299_combout\);

-- Location: LCCOMB_X62_Y26_N12
\dp|m_data[4]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[4]~9_combout\ = (\mem_w~input_o\ & (\inst[4]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \inst[4]~input_o\,
	datad => \dp|rf_instance|regfile~299_combout\,
	combout => \dp|m_data[4]~9_combout\);

-- Location: M9K_X47_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58_combout\);

-- Location: M9K_X47_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57_combout\);

-- Location: M9K_X61_Y43_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55_combout\);

-- Location: M9K_X47_Y43_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54_combout\);

-- Location: LCCOMB_X49_Y27_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~55_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~54_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56_combout\);

-- Location: LCCOMB_X48_Y27_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~58_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~57_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~56_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\);

-- Location: FF_X48_Y27_N13
\dp|ir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(4));

-- Location: LCCOMB_X53_Y25_N28
\dp|rf_data[11]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[11]~22_combout\ = (\con|rf_dc\(0) & (((\con|rf_dc\(1)) # (\dp|tr[11]~11_combout\)))) # (!\con|rf_dc\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\ & (!\con|rf_dc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\,
	datac => \con|rf_dc\(1),
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|rf_data[11]~22_combout\);

-- Location: LCCOMB_X53_Y25_N22
\dp|rf_data[11]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[11]~23_combout\ = (\con|rf_dc\(1) & ((\dp|rf_data[11]~22_combout\ & (\dp|ir\(4))) # (!\dp|rf_data[11]~22_combout\ & ((\dp|pc\(11)))))) # (!\con|rf_dc\(1) & (((\dp|rf_data[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(4),
	datab => \dp|pc\(11),
	datac => \con|rf_dc\(1),
	datad => \dp|rf_data[11]~22_combout\,
	combout => \dp|rf_data[11]~23_combout\);

-- Location: FF_X53_Y25_N9
\dp|rf_instance|regfile~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[11]~23_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~79_q\);

-- Location: LCCOMB_X51_Y23_N4
\dp|rf_instance|regfile~247\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~247_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\) # (\dp|rf_instance|regfile~47_q\)))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~31_q\ & (!\dp|rf_r1[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~31_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~47_q\,
	combout => \dp|rf_instance|regfile~247_combout\);

-- Location: LCCOMB_X51_Y23_N26
\dp|rf_instance|regfile~248\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~248_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~247_combout\ & (\dp|rf_instance|regfile~79_q\)) # (!\dp|rf_instance|regfile~247_combout\ & ((\dp|rf_instance|regfile~63_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~79_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~247_combout\,
	datad => \dp|rf_instance|regfile~63_q\,
	combout => \dp|rf_instance|regfile~248_combout\);

-- Location: LCCOMB_X50_Y26_N24
\dp|rf_instance|regfile~245\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~245_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~127_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~95_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~127_q\,
	datac => \dp|rf_instance|regfile~95_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~245_combout\);

-- Location: LCCOMB_X50_Y26_N26
\dp|rf_instance|regfile~246\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~246_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~245_combout\ & ((\dp|rf_instance|regfile~143_q\))) # (!\dp|rf_instance|regfile~245_combout\ & (\dp|rf_instance|regfile~111_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~111_q\,
	datac => \dp|rf_instance|regfile~143_q\,
	datad => \dp|rf_instance|regfile~245_combout\,
	combout => \dp|rf_instance|regfile~246_combout\);

-- Location: LCCOMB_X51_Y23_N28
\dp|rf_instance|regfile~249\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~249_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~246_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~248_combout\,
	datad => \dp|rf_instance|regfile~246_combout\,
	combout => \dp|rf_instance|regfile~249_combout\);

-- Location: LCCOMB_X51_Y23_N22
\dp|m_data[11]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[11]~14_combout\ = (\mem_w~input_o\ & (\inst[11]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \inst[11]~input_o\,
	datad => \dp|rf_instance|regfile~249_combout\,
	combout => \dp|m_data[11]~14_combout\);

-- Location: M9K_X27_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87_combout\);

-- Location: M9K_X47_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y21_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84_combout\);

-- Location: M9K_X27_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y7_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85_combout\);

-- Location: LCCOMB_X49_Y21_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~84_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~85_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86_combout\);

-- Location: M9K_X27_Y20_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y23_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88_combout\);

-- Location: LCCOMB_X50_Y24_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~87_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~86_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~88_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\);

-- Location: FF_X50_Y24_N23
\dp|ir[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(11));

-- Location: LCCOMB_X50_Y24_N4
\dp|rf_r1[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_r1[2]~2_combout\ = (\con|m_we~q\ & ((\con|rf_master\(2)))) # (!\con|m_we~q\ & (\dp|ir\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(11),
	datac => \con|rf_master\(2),
	datad => \con|m_we~q\,
	combout => \dp|rf_r1[2]~2_combout\);

-- Location: LCCOMB_X51_Y25_N18
\dp|rf_instance|regfile~198\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~198_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~41_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~25_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~41_q\,
	datac => \dp|rf_instance|regfile~25_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~198_combout\);

-- Location: LCCOMB_X51_Y25_N4
\dp|rf_instance|regfile~199\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~199_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~198_combout\ & ((\dp|rf_instance|regfile~73_q\))) # (!\dp|rf_instance|regfile~198_combout\ & (\dp|rf_instance|regfile~57_q\)))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_instance|regfile~57_q\,
	datac => \dp|rf_instance|regfile~73_q\,
	datad => \dp|rf_instance|regfile~198_combout\,
	combout => \dp|rf_instance|regfile~199_combout\);

-- Location: LCCOMB_X49_Y24_N10
\dp|rf_instance|regfile~196\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~196_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~121_q\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~121_q\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~89_q\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~196_combout\);

-- Location: LCCOMB_X48_Y24_N0
\dp|rf_instance|regfile~197\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~197_combout\ = (\dp|rf_instance|regfile~196_combout\ & ((\dp|rf_instance|regfile~137_q\) # ((!\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_instance|regfile~196_combout\ & (((\dp|rf_r1[0]~0_combout\ & \dp|rf_instance|regfile~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~137_q\,
	datab => \dp|rf_instance|regfile~196_combout\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~105_q\,
	combout => \dp|rf_instance|regfile~197_combout\);

-- Location: LCCOMB_X51_Y25_N20
\dp|rf_instance|regfile~200\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~200_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~197_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~199_combout\,
	datad => \dp|rf_instance|regfile~197_combout\,
	combout => \dp|rf_instance|regfile~200_combout\);

-- Location: LCCOMB_X67_Y22_N2
\dp|m_data[5]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[5]~8_combout\ = (\mem_w~input_o\ & (\inst[5]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[5]~input_o\,
	datac => \mem_w~input_o\,
	datad => \dp|rf_instance|regfile~200_combout\,
	combout => \dp|m_data[5]~8_combout\);

-- Location: M9K_X68_Y19_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51_combout\);

-- Location: M9K_X68_Y10_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y8_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49_combout\);

-- Location: M9K_X61_Y18_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y21_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48_combout\);

-- Location: LCCOMB_X55_Y24_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~49_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~48_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50_combout\);

-- Location: M9K_X68_Y9_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y16_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y24_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52_combout\);

-- Location: LCCOMB_X55_Y24_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~51_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~50_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~52_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\);

-- Location: LCCOMB_X55_Y24_N12
\dp|ir[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[5]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\,
	combout => \dp|ir[5]~feeder_combout\);

-- Location: FF_X55_Y24_N13
\dp|ir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[5]~feeder_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(5));

-- Location: LCCOMB_X49_Y22_N10
\dp|rf_data[14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[14]~28_combout\ = (\con|rf_dc\(1) & ((\dp|pc\(14)) # ((\con|rf_dc\(0))))) # (!\con|rf_dc\(1) & (((!\con|rf_dc\(0) & \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \dp|pc\(14),
	datac => \con|rf_dc\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\,
	combout => \dp|rf_data[14]~28_combout\);

-- Location: LCCOMB_X49_Y22_N12
\dp|rf_data[14]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[14]~29_combout\ = (\con|rf_dc\(0) & ((\dp|rf_data[14]~28_combout\ & (\dp|ir\(7))) # (!\dp|rf_data[14]~28_combout\ & ((\dp|tr[14]~14_combout\))))) # (!\con|rf_dc\(0) & (((\dp|rf_data[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[14]~14_combout\,
	datad => \dp|rf_data[14]~28_combout\,
	combout => \dp|rf_data[14]~29_combout\);

-- Location: FF_X48_Y25_N19
\dp|rf_instance|regfile~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[14]~29_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~114_q\);

-- Location: LCCOMB_X48_Y25_N20
\dp|rf_instance|regfile~146feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~146feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~146feeder_combout\);

-- Location: FF_X48_Y25_N21
\dp|rf_instance|regfile~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~146feeder_combout\,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~146_q\);

-- Location: LCCOMB_X48_Y26_N22
\dp|rf_instance|regfile~98feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~98feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~98feeder_combout\);

-- Location: FF_X48_Y26_N23
\dp|rf_instance|regfile~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~98feeder_combout\,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~98_q\);

-- Location: LCCOMB_X48_Y26_N28
\dp|rf_instance|regfile~130feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~130feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~130feeder_combout\);

-- Location: FF_X48_Y26_N29
\dp|rf_instance|regfile~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~130feeder_combout\,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~130_q\);

-- Location: LCCOMB_X48_Y26_N16
\dp|rf_instance|regfile~272\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~272_combout\ = (\dp|rf_r1[0]~0_combout\ & (((\dp|rf_r1[1]~1_combout\)))) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~130_q\))) # (!\dp|rf_r1[1]~1_combout\ & (\dp|rf_instance|regfile~98_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~98_q\,
	datab => \dp|rf_instance|regfile~130_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_r1[1]~1_combout\,
	combout => \dp|rf_instance|regfile~272_combout\);

-- Location: LCCOMB_X48_Y25_N26
\dp|rf_instance|regfile~273\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~273_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~272_combout\ & ((\dp|rf_instance|regfile~146_q\))) # (!\dp|rf_instance|regfile~272_combout\ & (\dp|rf_instance|regfile~114_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~114_q\,
	datab => \dp|rf_instance|regfile~146_q\,
	datac => \dp|rf_r1[0]~0_combout\,
	datad => \dp|rf_instance|regfile~272_combout\,
	combout => \dp|rf_instance|regfile~273_combout\);

-- Location: LCCOMB_X49_Y22_N30
\dp|rf_instance|regfile~82feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~82feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~82feeder_combout\);

-- Location: FF_X49_Y22_N31
\dp|rf_instance|regfile~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~82feeder_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~82_q\);

-- Location: LCCOMB_X49_Y22_N0
\dp|rf_instance|regfile~66feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~66feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~66feeder_combout\);

-- Location: FF_X49_Y22_N1
\dp|rf_instance|regfile~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~66feeder_combout\,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~66_q\);

-- Location: LCCOMB_X50_Y22_N14
\dp|rf_instance|regfile~34feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~34feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~34feeder_combout\);

-- Location: FF_X50_Y22_N15
\dp|rf_instance|regfile~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~34feeder_combout\,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~34_q\);

-- Location: LCCOMB_X50_Y22_N0
\dp|rf_instance|regfile~50feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~50feeder_combout\ = \dp|rf_data[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|rf_data[14]~29_combout\,
	combout => \dp|rf_instance|regfile~50feeder_combout\);

-- Location: FF_X50_Y22_N1
\dp|rf_instance|regfile~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~50feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~50_q\);

-- Location: LCCOMB_X50_Y22_N28
\dp|rf_instance|regfile~274\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~274_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~50_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~34_q\,
	datab => \dp|rf_instance|regfile~50_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~274_combout\);

-- Location: LCCOMB_X49_Y22_N8
\dp|rf_instance|regfile~275\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~275_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~274_combout\ & (\dp|rf_instance|regfile~82_q\)) # (!\dp|rf_instance|regfile~274_combout\ & ((\dp|rf_instance|regfile~66_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~82_q\,
	datab => \dp|rf_instance|regfile~66_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~274_combout\,
	combout => \dp|rf_instance|regfile~275_combout\);

-- Location: LCCOMB_X48_Y25_N12
\dp|rf_instance|regfile~276\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~276_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~273_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~275_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~273_combout\,
	datad => \dp|rf_instance|regfile~275_combout\,
	combout => \dp|rf_instance|regfile~276_combout\);

-- Location: LCCOMB_X48_Y25_N2
\dp|alu_a[14]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[14]~30_combout\ = (\con|alu_ac\(1) & (\con|alu_ac\(0))) # (!\con|alu_ac\(1) & ((\con|alu_ac\(0) & (\dp|ir\(5))) # (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~276_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \con|alu_ac\(0),
	datac => \dp|ir\(5),
	datad => \dp|rf_instance|regfile~276_combout\,
	combout => \dp|alu_a[14]~30_combout\);

-- Location: LCCOMB_X48_Y25_N16
\dp|alu_a[14]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[14]~31_combout\ = (\con|alu_ac\(1) & ((\dp|alu_a[14]~30_combout\ & (\dp|tr\(14))) # (!\dp|alu_a[14]~30_combout\ & ((\dp|pc\(14)))))) # (!\con|alu_ac\(1) & (((\dp|alu_a[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|tr\(14),
	datac => \dp|pc\(14),
	datad => \dp|alu_a[14]~30_combout\,
	combout => \dp|alu_a[14]~31_combout\);

-- Location: LCCOMB_X48_Y25_N30
\dp|alu_instance|logic|o~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~14_combout\ = (!\dp|alu_a[14]~31_combout\) # (!\dp|alu_b[14]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[14]~17_combout\,
	datad => \dp|alu_a[14]~31_combout\,
	combout => \dp|alu_instance|logic|o~14_combout\);

-- Location: LCCOMB_X49_Y22_N18
\dp|rf_data[13]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[13]~26_combout\ = (\con|rf_dc\(1) & (\con|rf_dc\(0))) # (!\con|rf_dc\(1) & ((\con|rf_dc\(0) & ((\dp|tr[13]~13_combout\))) # (!\con|rf_dc\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\,
	datad => \dp|tr[13]~13_combout\,
	combout => \dp|rf_data[13]~26_combout\);

-- Location: LCCOMB_X49_Y22_N16
\dp|rf_data[13]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[13]~27_combout\ = (\con|rf_dc\(1) & ((\dp|rf_data[13]~26_combout\ & (\dp|ir\(6))) # (!\dp|rf_data[13]~26_combout\ & ((\dp|pc\(13)))))) # (!\con|rf_dc\(1) & (((\dp|rf_data[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \dp|ir\(6),
	datac => \dp|pc\(13),
	datad => \dp|rf_data[13]~26_combout\,
	combout => \dp|rf_data[13]~27_combout\);

-- Location: FF_X49_Y22_N25
\dp|rf_instance|regfile~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~65_q\);

-- Location: FF_X49_Y22_N23
\dp|rf_instance|regfile~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~81_q\);

-- Location: LCCOMB_X50_Y22_N4
\dp|rf_instance|regfile~33feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~33feeder_combout\ = \dp|rf_data[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[13]~27_combout\,
	combout => \dp|rf_instance|regfile~33feeder_combout\);

-- Location: FF_X50_Y22_N5
\dp|rf_instance|regfile~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~33feeder_combout\,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~33_q\);

-- Location: LCCOMB_X50_Y22_N10
\dp|rf_instance|regfile~49feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~49feeder_combout\ = \dp|rf_data[13]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|rf_data[13]~27_combout\,
	combout => \dp|rf_instance|regfile~49feeder_combout\);

-- Location: FF_X50_Y22_N11
\dp|rf_instance|regfile~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_instance|regfile~49feeder_combout\,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~49_q\);

-- Location: LCCOMB_X50_Y22_N12
\dp|rf_instance|regfile~268\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~268_combout\ = (\dp|ir\(6) & ((\dp|ir\(7)) # ((\dp|rf_instance|regfile~49_q\)))) # (!\dp|ir\(6) & (!\dp|ir\(7) & (\dp|rf_instance|regfile~33_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(6),
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~33_q\,
	datad => \dp|rf_instance|regfile~49_q\,
	combout => \dp|rf_instance|regfile~268_combout\);

-- Location: LCCOMB_X50_Y22_N18
\dp|rf_instance|regfile~269\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~269_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~268_combout\ & ((\dp|rf_instance|regfile~81_q\))) # (!\dp|rf_instance|regfile~268_combout\ & (\dp|rf_instance|regfile~65_q\)))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~65_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~81_q\,
	datad => \dp|rf_instance|regfile~268_combout\,
	combout => \dp|rf_instance|regfile~269_combout\);

-- Location: FF_X50_Y26_N3
\dp|rf_instance|regfile~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~145_q\);

-- Location: FF_X49_Y26_N1
\dp|rf_instance|regfile~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~113_q\);

-- Location: FF_X50_Y26_N29
\dp|rf_instance|regfile~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~97_q\);

-- Location: FF_X49_Y26_N7
\dp|rf_instance|regfile~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[13]~27_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~129_q\);

-- Location: LCCOMB_X49_Y26_N6
\dp|rf_instance|regfile~270\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~270_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~129_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~97_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~97_q\,
	datac => \dp|rf_instance|regfile~129_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~270_combout\);

-- Location: LCCOMB_X49_Y26_N0
\dp|rf_instance|regfile~271\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~271_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~270_combout\ & (\dp|rf_instance|regfile~145_q\)) # (!\dp|rf_instance|regfile~270_combout\ & ((\dp|rf_instance|regfile~113_q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~145_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~113_q\,
	datad => \dp|rf_instance|regfile~270_combout\,
	combout => \dp|rf_instance|regfile~271_combout\);

-- Location: LCCOMB_X50_Y25_N8
\dp|pc[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[13]~13_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~271_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~269_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~271_combout\,
	combout => \dp|pc[13]~13_combout\);

-- Location: FF_X50_Y25_N9
\dp|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[13]~13_combout\,
	asdata => \dp|tr[13]~13_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(13));

-- Location: LCCOMB_X50_Y22_N2
\dp|rf_instance|regfile~265\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~265_combout\ = (\dp|rf_r1[1]~1_combout\ & (((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~49_q\)) # (!\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~33_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~49_q\,
	datab => \dp|rf_instance|regfile~33_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~265_combout\);

-- Location: LCCOMB_X49_Y22_N24
\dp|rf_instance|regfile~266\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~266_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~265_combout\ & (\dp|rf_instance|regfile~81_q\)) # (!\dp|rf_instance|regfile~265_combout\ & ((\dp|rf_instance|regfile~65_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~81_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~65_q\,
	datad => \dp|rf_instance|regfile~265_combout\,
	combout => \dp|rf_instance|regfile~266_combout\);

-- Location: LCCOMB_X50_Y26_N28
\dp|rf_instance|regfile~263\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~263_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~129_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~97_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~129_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~97_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~263_combout\);

-- Location: LCCOMB_X50_Y26_N2
\dp|rf_instance|regfile~264\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~264_combout\ = (\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~263_combout\ & ((\dp|rf_instance|regfile~145_q\))) # (!\dp|rf_instance|regfile~263_combout\ & (\dp|rf_instance|regfile~113_q\)))) # (!\dp|rf_r1[0]~0_combout\ & 
-- (((\dp|rf_instance|regfile~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[0]~0_combout\,
	datab => \dp|rf_instance|regfile~113_q\,
	datac => \dp|rf_instance|regfile~145_q\,
	datad => \dp|rf_instance|regfile~263_combout\,
	combout => \dp|rf_instance|regfile~264_combout\);

-- Location: LCCOMB_X51_Y22_N2
\dp|rf_instance|regfile~267\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~267_combout\ = (\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~264_combout\))) # (!\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|rf_r1[2]~2_combout\,
	datac => \dp|rf_instance|regfile~266_combout\,
	datad => \dp|rf_instance|regfile~264_combout\,
	combout => \dp|rf_instance|regfile~267_combout\);

-- Location: LCCOMB_X51_Y22_N24
\dp|alu_a[13]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[13]~28_combout\ = (\con|alu_ac\(1) & ((\con|alu_ac\(0)) # ((\dp|pc\(13))))) # (!\con|alu_ac\(1) & (!\con|alu_ac\(0) & ((\dp|rf_instance|regfile~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \con|alu_ac\(0),
	datac => \dp|pc\(13),
	datad => \dp|rf_instance|regfile~267_combout\,
	combout => \dp|alu_a[13]~28_combout\);

-- Location: LCCOMB_X51_Y22_N14
\dp|alu_a[13]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[13]~29_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[13]~28_combout\ & ((\dp|tr\(13)))) # (!\dp|alu_a[13]~28_combout\ & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[13]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \con|alu_ac\(0),
	datac => \dp|tr\(13),
	datad => \dp|alu_a[13]~28_combout\,
	combout => \dp|alu_a[13]~29_combout\);

-- Location: LCCOMB_X51_Y22_N26
\dp|alu_instance|add|lvl1:13:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\ = (\dp|alu_a[13]~29_combout\ & ((\dp|alu_b[13]~16_combout\) # ((\dp|alu_b[12]~15_combout\ & \dp|alu_a[12]~27_combout\)))) # (!\dp|alu_a[13]~29_combout\ & (\dp|alu_b[12]~15_combout\ & (\dp|alu_a[12]~27_combout\ 
-- & \dp|alu_b[13]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[12]~15_combout\,
	datab => \dp|alu_a[12]~27_combout\,
	datac => \dp|alu_a[13]~29_combout\,
	datad => \dp|alu_b[13]~16_combout\,
	combout => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y22_N16
\dp|alu_instance|add|c[14]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~26_combout\ = (\dp|alu_b[12]~15_combout\ & (!\dp|alu_a[12]~27_combout\ & (\dp|alu_a[13]~29_combout\ $ (\dp|alu_b[13]~16_combout\)))) # (!\dp|alu_b[12]~15_combout\ & (\dp|alu_a[12]~27_combout\ & (\dp|alu_a[13]~29_combout\ $ 
-- (\dp|alu_b[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[12]~15_combout\,
	datab => \dp|alu_a[12]~27_combout\,
	datac => \dp|alu_a[13]~29_combout\,
	datad => \dp|alu_b[13]~16_combout\,
	combout => \dp|alu_instance|add|c[14]~26_combout\);

-- Location: LCCOMB_X52_Y24_N0
\dp|alu_instance|add|c[14]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[14]~27_combout\ = (\dp|alu_instance|add|lvl2:9:GP2|P~0_combout\ & ((\dp|alu_instance|add|c[6]~13_combout\) # ((\dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\ & \dp|alu_instance|add|c[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:5:GP2|p0~0_combout\,
	datab => \dp|alu_instance|add|lvl2:9:GP2|P~0_combout\,
	datac => \dp|alu_instance|add|c[6]~13_combout\,
	datad => \dp|alu_instance|add|c[4]~11_combout\,
	combout => \dp|alu_instance|add|c[14]~27_combout\);

-- Location: LCCOMB_X52_Y24_N18
\dp|alu_instance|add|sum[14]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[14]~8_combout\ = (\dp|alu_instance|add|p_0\(11) & ((\dp|alu_instance|add|lvl1:9:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\) # (\dp|alu_instance|add|c[14]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:9:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|p_0\(11),
	datac => \dp|alu_instance|add|lvl2:9:GP2|p0~0_combout\,
	datad => \dp|alu_instance|add|c[14]~27_combout\,
	combout => \dp|alu_instance|add|sum[14]~8_combout\);

-- Location: LCCOMB_X52_Y24_N24
\dp|alu_instance|add|sum[14]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[14]~9_combout\ = (\dp|alu_instance|add|lvl1:11:GP1|G~0_combout\) # ((\dp|alu_instance|add|sum[14]~8_combout\ & (\dp|alu_b[10]~13_combout\ $ (\dp|alu_a[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[10]~13_combout\,
	datab => \dp|alu_instance|add|lvl1:11:GP1|G~0_combout\,
	datac => \dp|alu_a[10]~23_combout\,
	datad => \dp|alu_instance|add|sum[14]~8_combout\,
	combout => \dp|alu_instance|add|sum[14]~9_combout\);

-- Location: LCCOMB_X52_Y24_N10
\dp|alu_instance|add|sum[14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[14]~10_combout\ = \dp|alu_instance|add|p_0\(14) $ (((\dp|alu_instance|add|lvl1:13:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[14]~26_combout\ & \dp|alu_instance|add|sum[14]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|c[14]~26_combout\,
	datac => \dp|alu_instance|add|p_0\(14),
	datad => \dp|alu_instance|add|sum[14]~9_combout\,
	combout => \dp|alu_instance|add|sum[14]~10_combout\);

-- Location: LCCOMB_X52_Y24_N16
\dp|tr[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[14]~14_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~14_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|logic|o~14_combout\,
	datab => \con|alu_op~q\,
	datad => \dp|alu_instance|add|sum[14]~10_combout\,
	combout => \dp|tr[14]~14_combout\);

-- Location: FF_X52_Y24_N17
\dp|tr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[14]~14_combout\,
	asdata => \dp|rf_instance|regfile~276_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(14));

-- Location: LCCOMB_X52_Y24_N2
\dp|m_write[14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[14]~0_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[14]~14_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \dp|tr\(14),
	datac => \con|m_wac~q\,
	datad => \dp|tr[14]~14_combout\,
	combout => \dp|m_write[14]~0_combout\);

-- Location: LCCOMB_X52_Y24_N6
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ = (\mem_w~input_o\ & (((\wa[14]~input_o\) # (\dp|m_write[14]~0_combout\)))) # (!\mem_w~input_o\ & (\con|m_we~q\ & ((\dp|m_write[14]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_w~input_o\,
	datab => \con|m_we~q\,
	datac => \wa[14]~input_o\,
	datad => \dp|m_write[14]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\);

-- Location: LCCOMB_X52_Y26_N12
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3) = (!\dp|m_write[15]~4_combout\ & (\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\ & ((\dp|m_write[13]~1_combout\) # (\dp|m_write[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~1_combout\,
	datab => \dp|m_write[13]~2_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3));

-- Location: IOIBUF_X77_Y18_N22
\inst[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(15),
	o => \inst[15]~input_o\);

-- Location: FF_X50_Y26_N23
\dp|rf_instance|regfile~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~147_q\);

-- Location: FF_X49_Y26_N29
\dp|rf_instance|regfile~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~115_q\);

-- Location: FF_X50_Y26_N13
\dp|rf_instance|regfile~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~99_q\);

-- Location: LCCOMB_X49_Y26_N2
\dp|rf_instance|regfile~288\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~288_combout\ = (\dp|ir\(7) & (((\dp|rf_instance|regfile~131_q\) # (\dp|ir\(6))))) # (!\dp|ir\(7) & (\dp|rf_instance|regfile~99_q\ & ((!\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~99_q\,
	datac => \dp|rf_instance|regfile~131_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~288_combout\);

-- Location: LCCOMB_X49_Y26_N28
\dp|rf_instance|regfile~289\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~289_combout\ = (\dp|ir\(6) & ((\dp|rf_instance|regfile~288_combout\ & (\dp|rf_instance|regfile~147_q\)) # (!\dp|rf_instance|regfile~288_combout\ & ((\dp|rf_instance|regfile~115_q\))))) # (!\dp|ir\(6) & 
-- (((\dp|rf_instance|regfile~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~147_q\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~115_q\,
	datad => \dp|rf_instance|regfile~288_combout\,
	combout => \dp|rf_instance|regfile~289_combout\);

-- Location: FF_X49_Y22_N27
\dp|rf_instance|regfile~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|rf_data[15]~31_combout\,
	ena => \dp|rf_instance|regfile~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~83_q\);

-- Location: FF_X49_Y22_N5
\dp|rf_instance|regfile~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~67_q\);

-- Location: FF_X50_Y22_N7
\dp|rf_instance|regfile~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~35_q\);

-- Location: FF_X50_Y22_N25
\dp|rf_instance|regfile~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~51_q\);

-- Location: LCCOMB_X50_Y22_N24
\dp|rf_instance|regfile~286\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~286_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & ((\dp|rf_instance|regfile~51_q\))) # (!\dp|ir\(6) & (\dp|rf_instance|regfile~35_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~35_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~51_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~286_combout\);

-- Location: LCCOMB_X49_Y22_N4
\dp|rf_instance|regfile~287\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~287_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~286_combout\ & (\dp|rf_instance|regfile~83_q\)) # (!\dp|rf_instance|regfile~286_combout\ & ((\dp|rf_instance|regfile~67_q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~83_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~67_q\,
	datad => \dp|rf_instance|regfile~286_combout\,
	combout => \dp|rf_instance|regfile~287_combout\);

-- Location: LCCOMB_X50_Y25_N16
\dp|pc[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[15]~15_combout\ = (\dp|ir\(8) & (\dp|rf_instance|regfile~289_combout\)) # (!\dp|ir\(8) & ((\dp|rf_instance|regfile~287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~289_combout\,
	datab => \dp|ir\(8),
	datad => \dp|rf_instance|regfile~287_combout\,
	combout => \dp|pc[15]~15_combout\);

-- Location: FF_X50_Y25_N17
\dp|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[15]~15_combout\,
	asdata => \dp|tr[15]~15_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(15));

-- Location: LCCOMB_X49_Y22_N14
\dp|rf_data[15]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[15]~30_combout\ = (\con|rf_dc\(1) & (\con|rf_dc\(0))) # (!\con|rf_dc\(1) & ((\con|rf_dc\(0) & (\dp|tr[15]~15_combout\)) # (!\con|rf_dc\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \con|rf_dc\(0),
	datac => \dp|tr[15]~15_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\,
	combout => \dp|rf_data[15]~30_combout\);

-- Location: LCCOMB_X49_Y22_N26
\dp|rf_data[15]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_data[15]~31_combout\ = (\con|rf_dc\(1) & ((\dp|rf_data[15]~30_combout\ & ((\dp|ir\(8)))) # (!\dp|rf_data[15]~30_combout\ & (\dp|pc\(15))))) # (!\con|rf_dc\(1) & (((\dp|rf_data[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|rf_dc\(1),
	datab => \dp|pc\(15),
	datac => \dp|rf_data[15]~30_combout\,
	datad => \dp|ir\(8),
	combout => \dp|rf_data[15]~31_combout\);

-- Location: FF_X49_Y26_N3
\dp|rf_instance|regfile~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dp|rf_data[15]~31_combout\,
	sload => VCC,
	ena => \dp|rf_instance|regfile~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rf_instance|regfile~131_q\);

-- Location: LCCOMB_X50_Y26_N12
\dp|rf_instance|regfile~281\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~281_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~131_q\) # ((\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_r1[1]~1_combout\ & (((\dp|rf_instance|regfile~99_q\ & !\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~131_q\,
	datab => \dp|rf_r1[1]~1_combout\,
	datac => \dp|rf_instance|regfile~99_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~281_combout\);

-- Location: LCCOMB_X50_Y26_N22
\dp|rf_instance|regfile~282\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~282_combout\ = (\dp|rf_instance|regfile~281_combout\ & (((\dp|rf_instance|regfile~147_q\) # (!\dp|rf_r1[0]~0_combout\)))) # (!\dp|rf_instance|regfile~281_combout\ & (\dp|rf_instance|regfile~115_q\ & ((\dp|rf_r1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~281_combout\,
	datab => \dp|rf_instance|regfile~115_q\,
	datac => \dp|rf_instance|regfile~147_q\,
	datad => \dp|rf_r1[0]~0_combout\,
	combout => \dp|rf_instance|regfile~282_combout\);

-- Location: LCCOMB_X50_Y22_N6
\dp|rf_instance|regfile~283\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~283_combout\ = (\dp|rf_r1[1]~1_combout\ & (\dp|rf_r1[0]~0_combout\)) # (!\dp|rf_r1[1]~1_combout\ & ((\dp|rf_r1[0]~0_combout\ & ((\dp|rf_instance|regfile~51_q\))) # (!\dp|rf_r1[0]~0_combout\ & (\dp|rf_instance|regfile~35_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_r1[1]~1_combout\,
	datab => \dp|rf_r1[0]~0_combout\,
	datac => \dp|rf_instance|regfile~35_q\,
	datad => \dp|rf_instance|regfile~51_q\,
	combout => \dp|rf_instance|regfile~283_combout\);

-- Location: LCCOMB_X49_Y22_N28
\dp|rf_instance|regfile~284\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~284_combout\ = (\dp|rf_r1[1]~1_combout\ & ((\dp|rf_instance|regfile~283_combout\ & (\dp|rf_instance|regfile~83_q\)) # (!\dp|rf_instance|regfile~283_combout\ & ((\dp|rf_instance|regfile~67_q\))))) # (!\dp|rf_r1[1]~1_combout\ & 
-- (((\dp|rf_instance|regfile~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~83_q\,
	datab => \dp|rf_instance|regfile~67_q\,
	datac => \dp|rf_r1[1]~1_combout\,
	datad => \dp|rf_instance|regfile~283_combout\,
	combout => \dp|rf_instance|regfile~284_combout\);

-- Location: LCCOMB_X49_Y22_N22
\dp|rf_instance|regfile~285\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~285_combout\ = (\dp|rf_r1[2]~2_combout\ & (\dp|rf_instance|regfile~282_combout\)) # (!\dp|rf_r1[2]~2_combout\ & ((\dp|rf_instance|regfile~284_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~282_combout\,
	datab => \dp|rf_r1[2]~2_combout\,
	datad => \dp|rf_instance|regfile~284_combout\,
	combout => \dp|rf_instance|regfile~285_combout\);

-- Location: LCCOMB_X74_Y21_N20
\dp|m_data[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[15]~0_combout\ = (\mem_w~input_o\ & (\inst[15]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst[15]~input_o\,
	datac => \dp|rf_instance|regfile~285_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[15]~0_combout\);

-- Location: M9K_X68_Y17_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\);

-- Location: M9K_X68_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y37_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\);

-- Location: LCCOMB_X64_Y28_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\);

-- Location: M9K_X68_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N22
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\);

-- Location: M9K_X68_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\);

-- Location: LCCOMB_X64_Y28_N12
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\);

-- Location: FF_X64_Y28_N13
\dp|ir[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(15));

-- Location: LCCOMB_X56_Y26_N14
\con|Equal0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~2_combout\ = (\dp|ir\(12) & (!\dp|ir\(13) & (!\dp|ir\(14) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y24_N30
\con|upd_z~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|upd_z~2_combout\ = (!\rst~input_o\ & (\con|Mux13~0_combout\ & ((\con|Equal0~2_combout\) # (!\con|main~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \con|Equal0~2_combout\,
	datac => \con|Mux13~0_combout\,
	datad => \con|main~1_combout\,
	combout => \con|upd_z~2_combout\);

-- Location: FF_X56_Y24_N31
\con|upd_z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|upd_z~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|upd_z~q\);

-- Location: LCCOMB_X48_Y24_N8
\dp|z~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~0_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[6]~47_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[7]~41_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[9]~29_combout\,
	combout => \dp|z~0_combout\);

-- Location: LCCOMB_X52_Y23_N22
\con|Mux24~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux24~0_combout\ = (\con|state\(0) & (\con|state\(2) & !\con|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datad => \con|state\(1),
	combout => \con|Mux24~0_combout\);

-- Location: FF_X52_Y23_N23
\con|zc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux24~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|zc~q\);

-- Location: LCCOMB_X53_Y24_N26
\dp|z~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~3_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[11]~89_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[0]~83_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[10]~95_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[1]~77_combout\,
	combout => \dp|z~3_combout\);

-- Location: LCCOMB_X53_Y24_N14
\dp|z~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~1_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[5]~53_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[2]~71_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[4]~59_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[3]~65_combout\,
	combout => \dp|z~1_combout\);

-- Location: LCCOMB_X53_Y24_N28
\dp|z~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~2_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\ & (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\ & 
-- (!\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\ & !\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\,
	combout => \dp|z~2_combout\);

-- Location: LCCOMB_X53_Y24_N24
\dp|z~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~4_combout\ = (\dp|z~3_combout\ & (\dp|z~1_combout\ & \dp|z~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|z~3_combout\,
	datac => \dp|z~1_combout\,
	datad => \dp|z~2_combout\,
	combout => \dp|z~4_combout\);

-- Location: LCCOMB_X52_Y24_N20
\dp|z~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~5_combout\ = (\con|zc~q\ & (\dp|z~0_combout\ & ((\dp|z~4_combout\)))) # (!\con|zc~q\ & (((\dp|alu_instance|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|z~0_combout\,
	datab => \con|zc~q\,
	datac => \dp|alu_instance|Equal0~4_combout\,
	datad => \dp|z~4_combout\,
	combout => \dp|z~5_combout\);

-- Location: LCCOMB_X52_Y24_N22
\dp|z~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|z~6_combout\ = (\con|upd_z~q\ & ((\dp|z~5_combout\))) # (!\con|upd_z~q\ & (\dp|z~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|upd_z~q\,
	datac => \dp|z~q\,
	datad => \dp|z~5_combout\,
	combout => \dp|z~6_combout\);

-- Location: FF_X52_Y24_N23
\dp|z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|z~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|z~q\);

-- Location: LCCOMB_X50_Y25_N28
\dp|alu_b[15]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[15]~18_combout\ = (!\con|alu_bc\(0) & ((\con|alu_bc\(1) & (\dp|ir\(5))) # (!\con|alu_bc\(1) & ((\dp|pc[15]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|ir\(5),
	datac => \con|alu_bc\(1),
	datad => \dp|pc[15]~15_combout\,
	combout => \dp|alu_b[15]~18_combout\);

-- Location: LCCOMB_X50_Y25_N10
\dp|alu_b[15]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[15]~19_combout\ = (\dp|alu_b[15]~18_combout\) # ((\con|alu_bc\(0) & (\dp|ir\(8) & \con|alu_bc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|ir\(8),
	datac => \con|alu_bc\(1),
	datad => \dp|alu_b[15]~18_combout\,
	combout => \dp|alu_b[15]~19_combout\);

-- Location: LCCOMB_X49_Y22_N2
\dp|alu_a[15]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[15]~32_combout\ = (\con|alu_ac\(1) & ((\dp|pc\(15)) # ((\con|alu_ac\(0))))) # (!\con|alu_ac\(1) & (((!\con|alu_ac\(0) & \dp|rf_instance|regfile~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_ac\(1),
	datab => \dp|pc\(15),
	datac => \con|alu_ac\(0),
	datad => \dp|rf_instance|regfile~285_combout\,
	combout => \dp|alu_a[15]~32_combout\);

-- Location: LCCOMB_X49_Y22_N20
\dp|alu_a[15]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_a[15]~33_combout\ = (\con|alu_ac\(0) & ((\dp|alu_a[15]~32_combout\ & ((\dp|tr\(15)))) # (!\dp|alu_a[15]~32_combout\ & (\dp|ir\(5))))) # (!\con|alu_ac\(0) & (((\dp|alu_a[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(5),
	datab => \dp|tr\(15),
	datac => \con|alu_ac\(0),
	datad => \dp|alu_a[15]~32_combout\,
	combout => \dp|alu_a[15]~33_combout\);

-- Location: LCCOMB_X48_Y25_N10
\dp|alu_instance|add|lvl1:15:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\ = (\dp|alu_b[15]~19_combout\ & ((\dp|alu_a[15]~33_combout\) # ((\dp|alu_a[14]~31_combout\ & \dp|alu_b[14]~17_combout\)))) # (!\dp|alu_b[15]~19_combout\ & (\dp|alu_a[14]~31_combout\ & (\dp|alu_a[15]~33_combout\ 
-- & \dp|alu_b[14]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[15]~19_combout\,
	datab => \dp|alu_a[14]~31_combout\,
	datac => \dp|alu_a[15]~33_combout\,
	datad => \dp|alu_b[14]~17_combout\,
	combout => \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\);

-- Location: LCCOMB_X55_Y26_N4
\con|Mux6~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux6~0_combout\ = (\con|Mux13~0_combout\ & ((\con|main~1_combout\ & ((\con|Equal0~2_combout\))) # (!\con|main~1_combout\ & (\dp|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|main~1_combout\,
	datab => \dp|ir\(13),
	datac => \con|Mux13~0_combout\,
	datad => \con|Equal0~2_combout\,
	combout => \con|Mux6~0_combout\);

-- Location: FF_X55_Y26_N5
\con|upd_c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux6~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|upd_c~q\);

-- Location: LCCOMB_X48_Y25_N4
\dp|c~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~0_combout\ = (\con|upd_c~q\ & (\dp|alu_instance|add|p_0\(14) & (\dp|alu_a[15]~33_combout\ $ (\dp|alu_b[15]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[15]~33_combout\,
	datab => \con|upd_c~q\,
	datac => \dp|alu_instance|add|p_0\(14),
	datad => \dp|alu_b[15]~19_combout\,
	combout => \dp|c~0_combout\);

-- Location: LCCOMB_X52_Y28_N20
\dp|alu_instance|add|c[8]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[8]~28_combout\ = (\dp|alu_instance|add|lvl1:7:GP1|G~0_combout\) # ((\dp|alu_instance|add|p_0\(6) & (\dp|alu_instance|add|p_0\(7) & \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(6),
	datab => \dp|alu_instance|add|lvl1:7:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|p_0\(7),
	datad => \dp|alu_instance|add|lvl1:5:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[8]~28_combout\);

-- Location: LCCOMB_X52_Y28_N18
\dp|c~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~1_combout\ = ((\dp|alu_instance|add|lvl2:11:GP2|P~5_combout\ & ((\dp|alu_instance|add|c[8]~28_combout\) # (\dp|alu_instance|add|c[8]~14_combout\)))) # (!\dp|alu_instance|add|c[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|c[12]~22_combout\,
	datab => \dp|alu_instance|add|c[8]~28_combout\,
	datac => \dp|alu_instance|add|c[8]~14_combout\,
	datad => \dp|alu_instance|add|lvl2:11:GP2|P~5_combout\,
	combout => \dp|c~1_combout\);

-- Location: LCCOMB_X52_Y28_N28
\dp|c~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~2_combout\ = (\dp|c~0_combout\ & ((\dp|alu_instance|add|lvl1:13:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[14]~26_combout\ & \dp|c~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c~0_combout\,
	datab => \dp|alu_instance|add|lvl1:13:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|c[14]~26_combout\,
	datad => \dp|c~1_combout\,
	combout => \dp|c~2_combout\);

-- Location: LCCOMB_X53_Y28_N6
\dp|c~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|c~3_combout\ = (\dp|c~2_combout\) # ((\con|upd_c~q\ & (\dp|alu_instance|add|lvl1:15:GP1|G~0_combout\)) # (!\con|upd_c~q\ & ((\dp|c~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:15:GP1|G~0_combout\,
	datab => \con|upd_c~q\,
	datac => \dp|c~q\,
	datad => \dp|c~2_combout\,
	combout => \dp|c~3_combout\);

-- Location: FF_X53_Y28_N7
\dp|c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|c~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|c~q\);

-- Location: LCCOMB_X53_Y26_N8
\con|main~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|main~0_combout\ = (\dp|ir\(0) & (\dp|z~q\ & (!\dp|ir\(1)))) # (!\dp|ir\(0) & (((\dp|c~q\) # (!\dp|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|z~q\,
	datab => \dp|ir\(0),
	datac => \dp|ir\(1),
	datad => \dp|c~q\,
	combout => \con|main~0_combout\);

-- Location: LCCOMB_X56_Y26_N10
\con|main~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|main~1_combout\ = (\dp|ir\(14)) # (((\dp|ir\(12)) # (\dp|ir\(15))) # (!\con|main~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(14),
	datab => \con|main~0_combout\,
	datac => \dp|ir\(12),
	datad => \dp|ir\(15),
	combout => \con|main~1_combout\);

-- Location: LCCOMB_X56_Y26_N16
\con|Equal0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~3_combout\ = (\dp|ir\(12) & (!\dp|ir\(13) & (\dp|ir\(14) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~3_combout\);

-- Location: LCCOMB_X57_Y26_N12
\con|m_wac~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|m_wac~2_combout\ = (\con|main~1_combout\ & (\con|Mux13~0_combout\ & (\con|Equal0~3_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|main~1_combout\,
	datab => \con|Mux13~0_combout\,
	datac => \con|Equal0~3_combout\,
	datad => \rst~input_o\,
	combout => \con|m_wac~2_combout\);

-- Location: FF_X57_Y26_N13
\con|m_wac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|m_wac~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|m_wac~q\);

-- Location: LCCOMB_X52_Y26_N4
\dp|m_write[13]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_write[13]~2_combout\ = (!\mem_w~input_o\ & ((\con|m_wac~q\ & ((\dp|tr[13]~13_combout\))) # (!\con|m_wac~q\ & (\dp|tr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr\(13),
	datab => \con|m_wac~q\,
	datac => \mem_w~input_o\,
	datad => \dp|tr[13]~13_combout\,
	combout => \dp|m_write[13]~2_combout\);

-- Location: LCCOMB_X51_Y26_N6
\dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w[3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3) = (!\dp|m_write[13]~2_combout\ & (!\dp|m_write[13]~1_combout\ & (\dp|m_write[15]~4_combout\ & \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|m_write[13]~2_combout\,
	datab => \dp|m_write[13]~1_combout\,
	datac => \dp|m_write[15]~4_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w[2]~0_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3));

-- Location: IOIBUF_X77_Y17_N22
\inst[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(8),
	o => \inst[8]~input_o\);

-- Location: LCCOMB_X53_Y24_N10
\dp|m_data[8]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[8]~5_combout\ = (\mem_w~input_o\ & ((\inst[8]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|regfile~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_w~input_o\,
	datac => \dp|rf_instance|regfile~222_combout\,
	datad => \inst[8]~input_o\,
	combout => \dp|m_data[8]~5_combout\);

-- Location: M9K_X27_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y24_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34_combout\);

-- Location: M9K_X27_Y27_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33_combout\);

-- Location: M9K_X61_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y35_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30_combout\);

-- Location: M9K_X47_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31_combout\);

-- Location: LCCOMB_X48_Y27_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~30_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~31_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32_combout\);

-- Location: LCCOMB_X48_Y27_N6
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~34_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~33_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~32_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\);

-- Location: LCCOMB_X48_Y27_N20
\dp|ir[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|ir[8]~feeder_combout\ = \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[8]~35_combout\,
	combout => \dp|ir[8]~feeder_combout\);

-- Location: FF_X48_Y27_N21
\dp|ir[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|ir[8]~feeder_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(8));

-- Location: LCCOMB_X50_Y22_N22
\dp|rf_instance|regfile~277\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~277_combout\ = (\dp|ir\(7) & (((\dp|ir\(6))))) # (!\dp|ir\(7) & ((\dp|ir\(6) & (\dp|rf_instance|regfile~50_q\)) # (!\dp|ir\(6) & ((\dp|rf_instance|regfile~34_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~50_q\,
	datab => \dp|ir\(7),
	datac => \dp|rf_instance|regfile~34_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~277_combout\);

-- Location: LCCOMB_X49_Y22_N6
\dp|rf_instance|regfile~278\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~278_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~277_combout\ & (\dp|rf_instance|regfile~82_q\)) # (!\dp|rf_instance|regfile~277_combout\ & ((\dp|rf_instance|regfile~66_q\))))) # (!\dp|ir\(7) & 
-- (((\dp|rf_instance|regfile~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~82_q\,
	datab => \dp|rf_instance|regfile~66_q\,
	datac => \dp|ir\(7),
	datad => \dp|rf_instance|regfile~277_combout\,
	combout => \dp|rf_instance|regfile~278_combout\);

-- Location: LCCOMB_X48_Y26_N30
\dp|rf_instance|regfile~279\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~279_combout\ = (\dp|ir\(7) & ((\dp|rf_instance|regfile~130_q\) # ((\dp|ir\(6))))) # (!\dp|ir\(7) & (((\dp|rf_instance|regfile~98_q\ & !\dp|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(7),
	datab => \dp|rf_instance|regfile~130_q\,
	datac => \dp|rf_instance|regfile~98_q\,
	datad => \dp|ir\(6),
	combout => \dp|rf_instance|regfile~279_combout\);

-- Location: LCCOMB_X48_Y25_N18
\dp|rf_instance|regfile~280\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|rf_instance|regfile~280_combout\ = (\dp|rf_instance|regfile~279_combout\ & (((\dp|rf_instance|regfile~146_q\)) # (!\dp|ir\(6)))) # (!\dp|rf_instance|regfile~279_combout\ & (\dp|ir\(6) & (\dp|rf_instance|regfile~114_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~279_combout\,
	datab => \dp|ir\(6),
	datac => \dp|rf_instance|regfile~114_q\,
	datad => \dp|rf_instance|regfile~146_q\,
	combout => \dp|rf_instance|regfile~280_combout\);

-- Location: LCCOMB_X48_Y25_N28
\dp|pc[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[14]~14_combout\ = (\dp|ir\(8) & ((\dp|rf_instance|regfile~280_combout\))) # (!\dp|ir\(8) & (\dp|rf_instance|regfile~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(8),
	datac => \dp|rf_instance|regfile~278_combout\,
	datad => \dp|rf_instance|regfile~280_combout\,
	combout => \dp|pc[14]~14_combout\);

-- Location: LCCOMB_X50_Y25_N18
\dp|pc[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|pc[14]~feeder_combout\ = \dp|pc[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|pc[14]~14_combout\,
	combout => \dp|pc[14]~feeder_combout\);

-- Location: FF_X50_Y25_N19
\dp|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|pc[14]~feeder_combout\,
	asdata => \dp|tr[14]~14_combout\,
	sload => \con|ALT_INV_pc_c~q\,
	ena => \con|upd_pc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pc\(14));

-- Location: LCCOMB_X56_Y25_N22
\dp|m_read[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[14]~14_combout\ = (\con|m_rac~q\ & ((\dp|tr\(14)))) # (!\con|m_rac~q\ & (\dp|pc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|m_rac~q\,
	datac => \dp|pc\(14),
	datad => \dp|tr\(14),
	combout => \dp|m_read[14]~14_combout\);

-- Location: FF_X56_Y25_N23
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|m_read[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: IOIBUF_X77_Y20_N15
\inst[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(14),
	o => \inst[14]~input_o\);

-- Location: LCCOMB_X53_Y25_N0
\dp|m_data[14]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[14]~1_combout\ = (\mem_w~input_o\ & ((\inst[14]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|regfile~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~276_combout\,
	datab => \mem_w~input_o\,
	datad => \inst[14]~input_o\,
	combout => \dp|m_data[14]~1_combout\);

-- Location: M9K_X47_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\);

-- Location: M9K_X47_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N14
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\);

-- Location: M9K_X61_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y41_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N24
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\);

-- Location: LCCOMB_X55_Y25_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\);

-- Location: M9K_X27_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y36_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y25_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\);

-- Location: LCCOMB_X55_Y25_N0
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\);

-- Location: FF_X55_Y25_N1
\dp|ir[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(14));

-- Location: LCCOMB_X56_Y26_N22
\con|alu_ac~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_ac~1_combout\ = (!\dp|ir\(14) & ((\dp|ir\(12) & (\dp|ir\(13) & !\dp|ir\(15))) # (!\dp|ir\(12) & (!\dp|ir\(13) & \dp|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|alu_ac~1_combout\);

-- Location: LCCOMB_X52_Y23_N6
\con|Mux15~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux15~0_combout\ = (\con|state\(3) & (((!\con|state\(1))))) # (!\con|state\(3) & (\con|state\(1) & ((\con|state\(0)) # (\con|alu_ac~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(3),
	datac => \con|alu_ac~1_combout\,
	datad => \con|state\(1),
	combout => \con|Mux15~0_combout\);

-- Location: LCCOMB_X51_Y27_N20
\con|alu_bc~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_bc~1_combout\ = (!\rst~input_o\ & ((\con|state\(2) & (\con|alu_bc~0_combout\)) # (!\con|state\(2) & ((\con|Mux15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc~0_combout\,
	datab => \con|state\(2),
	datac => \con|Mux15~0_combout\,
	datad => \rst~input_o\,
	combout => \con|alu_bc~1_combout\);

-- Location: FF_X51_Y27_N21
\con|alu_bc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|alu_bc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_bc\(0));

-- Location: LCCOMB_X50_Y25_N14
\dp|alu_b[13]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[13]~16_combout\ = ((!\con|alu_bc\(0) & (\dp|pc[13]~13_combout\ & !\con|alu_bc\(1)))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(0),
	datab => \dp|alu_b[14]~10_combout\,
	datac => \dp|pc[13]~13_combout\,
	datad => \con|alu_bc\(1),
	combout => \dp|alu_b[13]~16_combout\);

-- Location: LCCOMB_X52_Y26_N2
\dp|alu_instance|logic|o~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~13_combout\ = (!\dp|alu_a[13]~29_combout\) # (!\dp|alu_b[13]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_b[13]~16_combout\,
	datad => \dp|alu_a[13]~29_combout\,
	combout => \dp|alu_instance|logic|o~13_combout\);

-- Location: LCCOMB_X51_Y23_N30
\dp|alu_instance|add|lvl1:12:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ = (\dp|alu_b[12]~15_combout\ & ((\dp|alu_a[12]~27_combout\) # ((\dp|alu_b[11]~14_combout\ & \dp|alu_a[11]~25_combout\)))) # (!\dp|alu_b[12]~15_combout\ & (\dp|alu_b[11]~14_combout\ & (\dp|alu_a[11]~25_combout\ 
-- & \dp|alu_a[12]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[12]~15_combout\,
	datab => \dp|alu_b[11]~14_combout\,
	datac => \dp|alu_a[11]~25_combout\,
	datad => \dp|alu_a[12]~27_combout\,
	combout => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\);

-- Location: LCCOMB_X52_Y26_N0
\dp|alu_instance|add|c[13]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[13]~24_combout\ = (\dp|alu_instance|add|p_0\(11) & ((\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl1:6:GP1|G~0_combout\ & \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:6:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\,
	datac => \dp|alu_instance|add|p_0\(11),
	datad => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	combout => \dp|alu_instance|add|c[13]~24_combout\);

-- Location: LCCOMB_X52_Y26_N30
\dp|alu_instance|add|c[13]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|c[13]~25_combout\ = (\dp|alu_instance|add|lvl1:12:GP1|G~0_combout\) # ((\dp|alu_instance|add|c[13]~24_combout\ & (\dp|alu_a[12]~27_combout\ $ (\dp|alu_b[12]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~27_combout\,
	datab => \dp|alu_b[12]~15_combout\,
	datac => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|c[13]~24_combout\,
	combout => \dp|alu_instance|add|c[13]~25_combout\);

-- Location: LCCOMB_X52_Y26_N24
\dp|alu_instance|add|sum[13]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~5_combout\ = (\dp|alu_instance|add|p_0\(11) & (\dp|alu_instance|add|lvl2:11:GP2|P~4_combout\ & (\dp|alu_a[12]~27_combout\ $ (\dp|alu_b[12]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[12]~27_combout\,
	datab => \dp|alu_b[12]~15_combout\,
	datac => \dp|alu_instance|add|p_0\(11),
	datad => \dp|alu_instance|add|lvl2:11:GP2|P~4_combout\,
	combout => \dp|alu_instance|add|sum[13]~5_combout\);

-- Location: LCCOMB_X52_Y26_N6
\dp|alu_instance|add|sum[13]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~6_combout\ = (\dp|alu_instance|add|sum[13]~5_combout\ & ((\dp|alu_instance|add|lvl1:8:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:8:GP2|P~0_combout\ & \dp|alu_instance|add|c[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:8:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|sum[13]~5_combout\,
	datac => \dp|alu_instance|add|lvl2:8:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|c[5]~12_combout\,
	combout => \dp|alu_instance|add|sum[13]~6_combout\);

-- Location: LCCOMB_X52_Y26_N20
\dp|alu_instance|add|sum[13]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum[13]~7_combout\ = \dp|alu_a[13]~29_combout\ $ (\dp|alu_b[13]~16_combout\ $ (((\dp|alu_instance|add|c[13]~25_combout\) # (\dp|alu_instance|add|sum[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_a[13]~29_combout\,
	datab => \dp|alu_b[13]~16_combout\,
	datac => \dp|alu_instance|add|c[13]~25_combout\,
	datad => \dp|alu_instance|add|sum[13]~6_combout\,
	combout => \dp|alu_instance|add|sum[13]~7_combout\);

-- Location: LCCOMB_X52_Y26_N16
\dp|tr[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[13]~13_combout\ = (\con|alu_op~q\ & (\dp|alu_instance|logic|o~13_combout\)) # (!\con|alu_op~q\ & ((\dp|alu_instance|add|sum[13]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|logic|o~13_combout\,
	datad => \dp|alu_instance|add|sum[13]~7_combout\,
	combout => \dp|tr[13]~13_combout\);

-- Location: FF_X52_Y26_N17
\dp|tr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[13]~13_combout\,
	asdata => \dp|rf_instance|regfile~267_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(13));

-- Location: LCCOMB_X55_Y24_N14
\dp|m_read[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[13]~13_combout\ = (\con|m_rac~q\ & (\dp|tr\(13))) # (!\con|m_rac~q\ & ((\dp|pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|tr\(13),
	datac => \con|m_rac~q\,
	datad => \dp|pc\(13),
	combout => \dp|m_read[13]~13_combout\);

-- Location: FF_X55_Y24_N15
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|m_read[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: IOIBUF_X52_Y0_N1
\inst[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(13),
	o => \inst[13]~input_o\);

-- Location: LCCOMB_X52_Y22_N22
\dp|m_data[13]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[13]~2_combout\ = (\mem_w~input_o\ & ((\inst[13]~input_o\))) # (!\mem_w~input_o\ & (\dp|rf_instance|regfile~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rf_instance|regfile~267_combout\,
	datac => \inst[13]~input_o\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[13]~2_combout\);

-- Location: M9K_X61_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N8
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\);

-- Location: M9K_X61_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y34_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\);

-- Location: LCCOMB_X60_Y29_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\);

-- Location: M9K_X61_Y39_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y29_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y25_N4
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\);

-- Location: M9K_X27_Y32_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y38_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y25_N2
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\);

-- Location: LCCOMB_X56_Y25_N20
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\,
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\);

-- Location: FF_X56_Y25_N21
\dp|ir[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(13));

-- Location: LCCOMB_X55_Y26_N26
\con|Mux13~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux13~1_combout\ = (\dp|ir\(13) & (\con|Mux13~0_combout\ & !\con|main~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir\(13),
	datac => \con|Mux13~0_combout\,
	datad => \con|main~1_combout\,
	combout => \con|Mux13~1_combout\);

-- Location: FF_X55_Y26_N27
\con|alu_op\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux13~1_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_op~q\);

-- Location: LCCOMB_X55_Y27_N6
\dp|alu_instance|add|p_0[2]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(2) = \dp|alu_b[2]~2_combout\ $ (\dp|alu_a[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[2]~2_combout\,
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|add|p_0\(2));

-- Location: LCCOMB_X55_Y27_N28
\dp|alu_instance|add|sum[2]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|sum\(2) = \dp|alu_instance|add|p_0\(2) $ (((\dp|alu_instance|add|lvl1:1:GP1|G~0_combout\) # ((\dp|alu_instance|add|p_0\(1) & \dp|alu_instance|add|c~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:1:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|p_0\(1),
	datac => \dp|alu_instance|add|c~10_combout\,
	datad => \dp|alu_instance|add|p_0\(2),
	combout => \dp|alu_instance|add|sum\(2));

-- Location: LCCOMB_X55_Y27_N10
\dp|alu_instance|logic|o~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|logic|o~2_combout\ = (!\dp|alu_a[2]~5_combout\) # (!\dp|alu_b[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[2]~2_combout\,
	datad => \dp|alu_a[2]~5_combout\,
	combout => \dp|alu_instance|logic|o~2_combout\);

-- Location: LCCOMB_X55_Y27_N22
\dp|tr[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[2]~2_combout\ = (\con|alu_op~q\ & ((\dp|alu_instance|logic|o~2_combout\))) # (!\con|alu_op~q\ & (\dp|alu_instance|add|sum\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_instance|add|sum\(2),
	datad => \dp|alu_instance|logic|o~2_combout\,
	combout => \dp|tr[2]~2_combout\);

-- Location: LCCOMB_X55_Y27_N26
\dp|alu_instance|Equal0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~0_combout\ = (!\dp|tr[2]~2_combout\ & (!\dp|tr[1]~1_combout\ & (!\dp|tr[0]~0_combout\ & !\dp|tr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[2]~2_combout\,
	datab => \dp|tr[1]~1_combout\,
	datac => \dp|tr[0]~0_combout\,
	datad => \dp|tr[3]~3_combout\,
	combout => \dp|alu_instance|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y24_N28
\dp|alu_instance|Equal0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~3_combout\ = (!\dp|tr[15]~15_combout\ & (!\dp|tr[14]~14_combout\ & (!\dp|tr[12]~12_combout\ & !\dp|tr[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[15]~15_combout\,
	datab => \dp|tr[14]~14_combout\,
	datac => \dp|tr[12]~12_combout\,
	datad => \dp|tr[13]~13_combout\,
	combout => \dp|alu_instance|Equal0~3_combout\);

-- Location: LCCOMB_X52_Y24_N26
\dp|alu_instance|Equal0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~2_combout\ = (!\dp|tr[10]~10_combout\ & (!\dp|tr[8]~8_combout\ & (!\dp|tr[9]~9_combout\ & !\dp|tr[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[10]~10_combout\,
	datab => \dp|tr[8]~8_combout\,
	datac => \dp|tr[9]~9_combout\,
	datad => \dp|tr[11]~11_combout\,
	combout => \dp|alu_instance|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y27_N26
\dp|alu_instance|Equal0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~1_combout\ = (!\dp|tr[4]~4_combout\ & (!\dp|tr[6]~6_combout\ & (!\dp|tr[5]~5_combout\ & !\dp|tr[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[4]~4_combout\,
	datab => \dp|tr[6]~6_combout\,
	datac => \dp|tr[5]~5_combout\,
	datad => \dp|tr[7]~7_combout\,
	combout => \dp|alu_instance|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y24_N30
\dp|alu_instance|Equal0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|Equal0~4_combout\ = (\dp|alu_instance|Equal0~0_combout\ & (\dp|alu_instance|Equal0~3_combout\ & (\dp|alu_instance|Equal0~2_combout\ & \dp|alu_instance|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|Equal0~0_combout\,
	datab => \dp|alu_instance|Equal0~3_combout\,
	datac => \dp|alu_instance|Equal0~2_combout\,
	datad => \dp|alu_instance|Equal0~1_combout\,
	combout => \dp|alu_instance|Equal0~4_combout\);

-- Location: FF_X52_Y24_N31
\dp|z_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|alu_instance|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|z_imm~q\);

-- Location: LCCOMB_X56_Y26_N30
\con|alu_bc~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|alu_bc~2_combout\ = (!\dp|ir\(13) & (!\dp|ir\(14) & (\dp|ir\(12) $ (\dp|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|alu_bc~2_combout\);

-- Location: LCCOMB_X53_Y28_N4
\con|Mux14~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux14~1_combout\ = (\con|Mux14~0_combout\ & ((\con|state\(2) & (!\dp|z_imm~q\)) # (!\con|state\(2) & ((\con|alu_bc~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux14~0_combout\,
	datab => \con|state\(2),
	datac => \dp|z_imm~q\,
	datad => \con|alu_bc~2_combout\,
	combout => \con|Mux14~1_combout\);

-- Location: FF_X53_Y28_N5
\con|alu_bc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux14~1_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|alu_bc\(1));

-- Location: LCCOMB_X48_Y25_N22
\dp|alu_b[14]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_b[14]~17_combout\ = ((!\con|alu_bc\(1) & (!\con|alu_bc\(0) & \dp|pc[14]~14_combout\))) # (!\dp|alu_b[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_bc\(1),
	datab => \dp|alu_b[14]~10_combout\,
	datac => \con|alu_bc\(0),
	datad => \dp|pc[14]~14_combout\,
	combout => \dp|alu_b[14]~17_combout\);

-- Location: LCCOMB_X48_Y25_N8
\dp|alu_instance|add|p_0[14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|p_0\(14) = \dp|alu_b[14]~17_combout\ $ (\dp|alu_a[14]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_b[14]~17_combout\,
	datad => \dp|alu_a[14]~31_combout\,
	combout => \dp|alu_instance|add|p_0\(14));

-- Location: LCCOMB_X51_Y22_N18
\dp|tr[15]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~25_combout\ = (\dp|alu_instance|add|p_0\(14) & (\dp|alu_instance|add|c[14]~26_combout\ & (\dp|alu_b[11]~14_combout\ $ (\dp|alu_a[11]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|p_0\(14),
	datab => \dp|alu_b[11]~14_combout\,
	datac => \dp|alu_a[11]~25_combout\,
	datad => \dp|alu_instance|add|c[14]~26_combout\,
	combout => \dp|tr[15]~25_combout\);

-- Location: LCCOMB_X50_Y26_N4
\dp|tr[15]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~20_combout\ = (\con|alu_op~q\ & ((!\dp|alu_a[15]~33_combout\) # (!\dp|alu_b[15]~19_combout\))) # (!\con|alu_op~q\ & (\dp|alu_b[15]~19_combout\ $ (!\dp|alu_a[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op~q\,
	datab => \dp|alu_b[15]~19_combout\,
	datad => \dp|alu_a[15]~33_combout\,
	combout => \dp|tr[15]~20_combout\);

-- Location: LCCOMB_X51_Y26_N20
\dp|tr[15]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~21_combout\ = (\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\) # ((\dp|alu_instance|add|lvl2:6:GP2|P~0_combout\ & \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	datac => \dp|alu_instance|add|lvl2:6:GP2|P~0_combout\,
	datad => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\,
	combout => \dp|tr[15]~21_combout\);

-- Location: LCCOMB_X51_Y26_N30
\dp|tr[15]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~22_combout\ = (\dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ & (\dp|alu_instance|add|lvl2:10:GP2|P~4_combout\)) # (!\dp|alu_instance|add|lvl3:6:GP3|G~2_combout\ & (((\dp|tr[15]~21_combout\ & \dp|alu_instance|add|c~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl2:10:GP2|P~4_combout\,
	datab => \dp|tr[15]~21_combout\,
	datac => \dp|alu_instance|add|c~29_combout\,
	datad => \dp|alu_instance|add|lvl3:6:GP3|G~2_combout\,
	combout => \dp|tr[15]~22_combout\);

-- Location: LCCOMB_X51_Y22_N8
\dp|alu_instance|add|lvl1:14:GP1|G~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl1:14:GP1|G~0_combout\ = (\dp|alu_b[14]~17_combout\ & ((\dp|alu_a[14]~31_combout\) # ((\dp|alu_a[13]~29_combout\ & \dp|alu_b[13]~16_combout\)))) # (!\dp|alu_b[14]~17_combout\ & (\dp|alu_a[14]~31_combout\ & (\dp|alu_a[13]~29_combout\ 
-- & \dp|alu_b[13]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[14]~17_combout\,
	datab => \dp|alu_a[14]~31_combout\,
	datac => \dp|alu_a[13]~29_combout\,
	datad => \dp|alu_b[13]~16_combout\,
	combout => \dp|alu_instance|add|lvl1:14:GP1|G~0_combout\);

-- Location: LCCOMB_X51_Y22_N10
\dp|alu_instance|add|lvl2:14:GP2|p0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\ = (\dp|alu_instance|add|lvl1:12:GP1|G~0_combout\ & (\dp|alu_instance|add|p_0\(14) & (\dp|alu_b[13]~16_combout\ $ (\dp|alu_a[13]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_b[13]~16_combout\,
	datab => \dp|alu_a[13]~29_combout\,
	datac => \dp|alu_instance|add|lvl1:12:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|p_0\(14),
	combout => \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\);

-- Location: LCCOMB_X51_Y22_N28
\dp|tr[15]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~23_combout\ = (\con|alu_op~q\) # ((\dp|alu_instance|add|lvl1:14:GP1|G~0_combout\) # (\dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|alu_op~q\,
	datac => \dp|alu_instance|add|lvl1:14:GP1|G~0_combout\,
	datad => \dp|alu_instance|add|lvl2:14:GP2|p0~0_combout\,
	combout => \dp|tr[15]~23_combout\);

-- Location: LCCOMB_X51_Y26_N0
\dp|tr[15]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~24_combout\ = (\dp|tr[15]~23_combout\) # ((\dp|tr[15]~25_combout\ & ((\dp|alu_instance|add|lvl1:10:GP1|G~0_combout\) # (\dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_instance|add|lvl1:10:GP1|G~0_combout\,
	datab => \dp|alu_instance|add|lvl2:10:GP2|p0~0_combout\,
	datac => \dp|tr[15]~23_combout\,
	datad => \dp|tr[15]~25_combout\,
	combout => \dp|tr[15]~24_combout\);

-- Location: LCCOMB_X51_Y26_N18
\dp|tr[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~15_combout\ = \dp|tr[15]~20_combout\ $ (((!\dp|tr[15]~24_combout\ & ((!\dp|tr[15]~22_combout\) # (!\dp|tr[15]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|tr[15]~25_combout\,
	datab => \dp|tr[15]~20_combout\,
	datac => \dp|tr[15]~22_combout\,
	datad => \dp|tr[15]~24_combout\,
	combout => \dp|tr[15]~15_combout\);

-- Location: LCCOMB_X55_Y24_N4
\dp|tr[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|tr[15]~feeder_combout\ = \dp|tr[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|tr[15]~15_combout\,
	combout => \dp|tr[15]~feeder_combout\);

-- Location: FF_X55_Y24_N5
\dp|tr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|tr[15]~feeder_combout\,
	asdata => \dp|rf_instance|regfile~285_combout\,
	sload => \con|trc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|tr\(15));

-- Location: LCCOMB_X55_Y24_N0
\dp|m_read[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_read[15]~15_combout\ = (\con|m_rac~q\ & (\dp|tr\(15))) # (!\con|m_rac~q\ & ((\dp|pc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|tr\(15),
	datac => \con|m_rac~q\,
	datad => \dp|pc\(15),
	combout => \dp|m_read[15]~15_combout\);

-- Location: FF_X55_Y24_N1
\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|m_read[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: IOIBUF_X77_Y21_N22
\inst[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inst(12),
	o => \inst[12]~input_o\);

-- Location: LCCOMB_X74_Y21_N18
\dp|m_data[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|m_data[12]~3_combout\ = (\mem_w~input_o\ & (\inst[12]~input_o\)) # (!\mem_w~input_o\ & ((\dp|rf_instance|regfile~258_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst[12]~input_o\,
	datac => \dp|rf_instance|regfile~258_combout\,
	datad => \mem_w~input_o\,
	combout => \dp|m_data[12]~3_combout\);

-- Location: M9K_X68_Y40_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1110w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y42_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1120w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N16
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21_combout\);

-- Location: M9K_X68_Y26_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1130w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y31_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1140w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N26
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22_combout\);

-- Location: M9K_X68_Y28_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1080w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y33_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1063w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N30
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\)) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18_combout\);

-- Location: M9K_X68_Y30_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1090w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y14_N0
\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/IITB-proc.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dp|memory_instance|ram_rtl_0|auto_generated|decode2|w_anode1100w\(3),
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X64_Y28_N28
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\))) # (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0) & (\dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19_combout\);

-- Location: LCCOMB_X64_Y28_N18
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20_combout\ = (!\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18_combout\) # 
-- (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~18_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~19_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20_combout\);

-- Location: LCCOMB_X64_Y28_N10
\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\ = (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20_combout\) # ((\dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21_combout\) # (\dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memory_instance|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~21_combout\,
	datac => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~22_combout\,
	datad => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~20_combout\,
	combout => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\);

-- Location: FF_X64_Y28_N11
\dp|ir[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dp|memory_instance|ram_rtl_0|auto_generated|mux3|result_node[12]~23_combout\,
	ena => \con|upd_ir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir\(12));

-- Location: LCCOMB_X56_Y26_N2
\con|Equal0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~0_combout\ = (!\dp|ir\(12) & (!\dp|ir\(13) & (\dp|ir\(14) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~0_combout\);

-- Location: LCCOMB_X57_Y26_N0
\con|state~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state~1_combout\ = (!\con|Equal0~1_combout\ & !\con|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|Equal0~1_combout\,
	datad => \con|Equal0~0_combout\,
	combout => \con|state~1_combout\);

-- Location: LCCOMB_X57_Y26_N18
\con|state~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state~2_combout\ = (!\con|Equal0~2_combout\ & (\con|state~1_combout\ & (!\con|Equal0~3_combout\ & \con|main~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~2_combout\,
	datab => \con|state~1_combout\,
	datac => \con|Equal0~3_combout\,
	datad => \con|main~1_combout\,
	combout => \con|state~2_combout\);

-- Location: LCCOMB_X56_Y26_N8
\con|state~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state~0_combout\ = (\dp|ir\(14) & ((\dp|ir\(12) & (\dp|ir\(13) & !\dp|ir\(15))) # (!\dp|ir\(12) & (!\dp|ir\(13) & \dp|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|state~0_combout\);

-- Location: LCCOMB_X57_Y26_N6
\con|Mux2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux2~5_combout\ = (!\con|Equal0~0_combout\ & (!\con|Equal0~1_combout\ & ((\con|state~0_combout\) # (!\con|state~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~0_combout\,
	datab => \con|state~2_combout\,
	datac => \con|Equal0~1_combout\,
	datad => \con|state~0_combout\,
	combout => \con|Mux2~5_combout\);

-- Location: LCCOMB_X56_Y24_N20
\con|Mux2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux2~3_combout\ = (\con|Mux2~2_combout\) # ((!\con|state\(0) & \con|Mux2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux2~2_combout\,
	datac => \con|state\(0),
	datad => \con|Mux2~5_combout\,
	combout => \con|Mux2~3_combout\);

-- Location: LCCOMB_X56_Y24_N0
\con|Mux2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux2~4_combout\ = (\con|Mux2~3_combout\ & (!\con|state\(2) & ((\con|state\(1))))) # (!\con|Mux2~3_combout\ & (\con|state\(0) & (\con|state\(2) $ (!\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|state\(1),
	datad => \con|Mux2~3_combout\,
	combout => \con|Mux2~4_combout\);

-- Location: FF_X56_Y24_N1
\con|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux2~4_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(1));

-- Location: LCCOMB_X56_Y24_N12
\con|Mux14~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux14~0_combout\ = (!\con|state\(3) & (!\con|state\(0) & \con|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state\(3),
	datac => \con|state\(0),
	datad => \con|state\(1),
	combout => \con|Mux14~0_combout\);

-- Location: LCCOMB_X55_Y26_N14
\con|Mux0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux0~0_combout\ = (!\con|state\(1) & ((\con|state\(3)) # (\con|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|state\(1),
	datac => \con|state\(0),
	combout => \con|Mux0~0_combout\);

-- Location: LCCOMB_X56_Y26_N28
\con|Equal0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Equal0~4_combout\ = (!\dp|ir\(12) & (\dp|ir\(13) & (\dp|ir\(14) & !\dp|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Equal0~4_combout\);

-- Location: LCCOMB_X55_Y26_N30
\con|Mux0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux0~1_combout\ = (!\con|state\(2) & ((\con|Mux0~0_combout\) # ((\con|Mux14~0_combout\ & \con|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux14~0_combout\,
	datab => \con|state\(2),
	datac => \con|Mux0~0_combout\,
	datad => \con|Equal0~4_combout\,
	combout => \con|Mux0~1_combout\);

-- Location: FF_X55_Y26_N31
\con|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux0~1_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(3));

-- Location: LCCOMB_X56_Y24_N2
\con|Mux1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux1~1_combout\ = (\con|state\(0) & (\con|state\(2) & ((\con|Equal14~0_combout\) # (!\con|state\(1))))) # (!\con|state\(0) & (((\con|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(0),
	datac => \con|Equal14~0_combout\,
	datad => \con|state\(1),
	combout => \con|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y26_N26
\con|Mux1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux1~0_combout\ = (\con|Equal0~0_combout\) # ((\con|state~0_combout\ & \con|state~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Equal0~0_combout\,
	datac => \con|state~0_combout\,
	datad => \con|state~2_combout\,
	combout => \con|Mux1~0_combout\);

-- Location: LCCOMB_X55_Y26_N8
\con|Mux1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux1~2_combout\ = (!\con|state\(3) & ((\con|Mux1~1_combout\ & (!\con|state\(2) & \con|Mux1~0_combout\)) # (!\con|Mux1~1_combout\ & (\con|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(3),
	datab => \con|Mux1~1_combout\,
	datac => \con|state\(2),
	datad => \con|Mux1~0_combout\,
	combout => \con|Mux1~2_combout\);

-- Location: FF_X55_Y26_N9
\con|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux1~2_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(2));

-- Location: LCCOMB_X56_Y26_N18
\con|Mux3~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~6_combout\ = (\dp|ir\(12) & (!\dp|ir\(15) & ((\dp|ir\(14)) # (!\dp|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir\(12),
	datab => \dp|ir\(13),
	datac => \dp|ir\(14),
	datad => \dp|ir\(15),
	combout => \con|Mux3~6_combout\);

-- Location: LCCOMB_X56_Y24_N4
\con|Mux3~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~2_combout\ = (!\con|state\(0) & ((\con|Mux3~6_combout\) # ((\con|state\(3)) # (!\con|main~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Mux3~6_combout\,
	datab => \con|main~1_combout\,
	datac => \con|state\(0),
	datad => \con|state\(3),
	combout => \con|Mux3~2_combout\);

-- Location: LCCOMB_X56_Y24_N6
\con|Mux3~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~3_combout\ = (\con|Mux3~2_combout\) # ((!\con|state\(1) & ((!\con|state\(3)) # (!\con|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal14~0_combout\,
	datab => \con|state\(3),
	datac => \con|Mux3~2_combout\,
	datad => \con|state\(1),
	combout => \con|Mux3~3_combout\);

-- Location: LCCOMB_X56_Y24_N18
\con|Mux3~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux3~5_combout\ = (\con|state\(2) & (!\con|state\(3) & (!\con|Mux3~4_combout\))) # (!\con|state\(2) & (((\con|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(2),
	datab => \con|state\(3),
	datac => \con|Mux3~4_combout\,
	datad => \con|Mux3~3_combout\,
	combout => \con|Mux3~5_combout\);

-- Location: LCCOMB_X55_Y23_N24
\con|state[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|state[0]~feeder_combout\ = \con|Mux3~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \con|Mux3~5_combout\,
	combout => \con|state[0]~feeder_combout\);

-- Location: FF_X55_Y23_N25
\con|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|state[0]~feeder_combout\,
	asdata => VCC,
	sload => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state\(0));

-- Location: LCCOMB_X52_Y23_N24
\con|Mux4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \con|Mux4~0_combout\ = (!\con|state\(0) & (!\con|state\(2) & (!\con|state\(3) & !\con|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state\(0),
	datab => \con|state\(2),
	datac => \con|state\(3),
	datad => \con|state\(1),
	combout => \con|Mux4~0_combout\);

-- Location: FF_X52_Y23_N25
\con|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \con|Mux4~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|start~q\);

ww_start <= \start~output_o\;
END structure;


