
==============================================================================
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:45:57
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.2) on 2023-10-11-15:42:10
   Version:                2.16.204
   Kernels:                angular_spectrum
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          03192b6e-76a2-9d55-e315-496c471766ac
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  xd
   Name:                   xilinx_zcu104_base_202320_1
   Version:                202320.1
   Generated Version:      Vivado 2023.2 (SW Build: 4028134)
   Created:
               Fri Oct 13 12:38:15 2023   FPGA Device:            xczu7ev
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:zcu104:1.1
   Board Part:             xilinx.com:zcu104:part0:1.1
   Platform VBNV:          xilinx.com_xd_xilinx_zcu104_base_202320_1_202320_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wiz_0_clk_out1 
   Type:           FIXED 
   Default Freq:   150 MHz

   Name:           clk_wiz_0_clk_out2 
   Type:           FIXED 
   Default Freq:   300 MHz

   Name:           clk_wiz_0_clk_out3 
   Type:           FIXED 
   Default Freq:   75 MHz

   Name:           clk_wiz_0_clk_out4 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           clk_wiz_0_clk_out5 
   Type:           FIXED 
   Default Freq:   200 MHz

   Name:           clk_wiz_0_clk_out6 
   Type:           FIXED 
   Default Freq:   400 MHz

   Name:           clk_wiz_0_clk_out7 
   Type:           FIXED 
   Default Freq:   600 MHz

Memory Configuration
--------------------
   Name:         HPC0
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    No

   Name:         LPD
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    No

   Name:         HP3
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    No

   Name:         HPC1
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP0
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HP1
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP2
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: angular_spectrum

Definition
----------
   Signature: angular_spectrum (unsigned int direction, float distance, float k_2, float delkx, void* input_mat, void* output_mat)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x48
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        angular_spectrum_1
   Base Address: 0x80000000

   Argument:          direction
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          distance
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          k_2
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delkx
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_mat
   Register Offset:   0x30
   Port:              M_AXI_GMEM0
   Memory:            HP0 (MEM_DRAM)

   Argument:          output_mat
   Register Offset:   0x3C
   Port:              M_AXI_GMEM1
   Memory:            HP0 (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.2 - 2023-10-11-15:42:10 (SW BUILD: 4026344)
   Command Line:  v++ --advanced.misc solution_name=binary_container_1 --config /home/apra/Documents/Xilinx/Vitis/subhi_angular_spectrum/angular_spectrum_project/hw_link/binary_container_1-link.cfg --connectivity.nk angular_spectrum:1:angular_spectrum_1 --debug --input_files /home/apra/Documents/Xilinx/Vitis/subhi_angular_spectrum/angular_spectrum_krnl/angular_spectrum_krnl/angular_spectrum.xo --link --log_dir binary_container_1/logs --optimize 0 --output binary_container_1.xclbin --platform /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm --report_dir binary_container_1/reports --report_level 0 --save-temps --target hw --temp_dir binary_container_1 
   Options:       --advanced.misc solution_name=binary_container_1
                  --config /home/apra/Documents/Xilinx/Vitis/subhi_angular_spectrum/angular_spectrum_project/hw_link/binary_container_1-link.cfg
                  --connectivity.nk angular_spectrum:1:angular_spectrum_1
                  --debug
                  --input_files /home/apra/Documents/Xilinx/Vitis/subhi_angular_spectrum/angular_spectrum_krnl/angular_spectrum_krnl/angular_spectrum.xo
                  --link
                  --log_dir binary_container_1/logs
                  --optimize 0
                  --output binary_container_1.xclbin
                  --platform /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
                  --report_dir binary_container_1/reports
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir binary_container_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
