{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717706678140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717706678142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 16:44:37 2024 " "Processing started: Thu Jun  6 16:44:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717706678142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706678142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulse_sequence_generator -c pulse_sequence_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_sequence_generator -c pulse_sequence_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706678142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717706678783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717706678783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_sequence_generator.v(48) " "Verilog HDL information at pulse_sequence_generator.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706691291 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pulse_sequence_generator.v(141) " "Verilog HDL Module Instantiation warning at pulse_sequence_generator.v(141): ignored dangling comma in List of Port Connections" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717706691291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_sequence_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_sequence_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_sequence_generator " "Found entity 1: pulse_sequence_generator" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717706691294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706691294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulse_sequence_generator " "Elaborating entity \"pulse_sequence_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717706691347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_div_pulses pulse_sequence_generator.v(40) " "Verilog HDL or VHDL warning at pulse_sequence_generator.v(40): object \"clk_div_pulses\" assigned a value but never read" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(60) " "Verilog HDL assignment warning at pulse_sequence_generator.v(60): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(69) " "Verilog HDL assignment warning at pulse_sequence_generator.v(69): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(76) " "Verilog HDL assignment warning at pulse_sequence_generator.v(76): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(82) " "Verilog HDL assignment warning at pulse_sequence_generator.v(82): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pulse_sequence_generator.v(102) " "Verilog HDL assignment warning at pulse_sequence_generator.v(102): truncated value with size 32 to match size of target (6)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pulse_sequence_generator.v(111) " "Verilog HDL assignment warning at pulse_sequence_generator.v(111): truncated value with size 32 to match size of target (6)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706691350 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ether_on.v(42) " "Verilog HDL information at ether_on.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706691369 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" ether_on.v(145) " "Verilog HDL syntax error at ether_on.v(145) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717706691369 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  ether_on.v(151) " "Verilog HDL syntax error at ether_on.v(151) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 151 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717706691369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ether_on.v(83) " "Verilog HDL information at ether_on.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706691369 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ether_on ether_on.v(1) " "Ignored design unit \"ether_on\" at ether_on.v(1) due to previous errors" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717706691369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/troyc/Downloads/i2c_gpt/output_files/pulse_sequence_generator.map.smsg " "Generated suppressed messages file C:/Users/troyc/Downloads/i2c_gpt/output_files/pulse_sequence_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706691418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717706691516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  6 16:44:51 2024 " "Processing ended: Thu Jun  6 16:44:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717706691516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717706691516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717706691516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706691516 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706692347 ""}
