Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_uart_tb_behav xil_defaultlib.simple_uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ara/Documents/projects/simple_uart/simple_uart.sv" Line 1. Module serial_send(WAIT_DIV=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ara/Documents/projects/simple_uart/simple_uart.sv" Line 1. Module serial_send(WAIT_DIV=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_send(WAIT_DIV=5)
Compiling module xil_defaultlib.simple_uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_uart_tb_behav
