{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696335766758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696335766764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 06:22:46 2023 " "Processing started: Tue Oct 03 06:22:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696335766764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335766764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HPS_FPGA -c HPS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off HPS_FPGA -c HPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335766764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696335768542 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NUEVO_DESIGN.qsys " "Elaborating Platform Designer system entity \"NUEVO_DESIGN.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335774591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:56 Progress: Loading NUEVO/NUEVO_DESIGN.qsys " "2023.10.03.06:22:56 Progress: Loading NUEVO/NUEVO_DESIGN.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335776955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Reading input file " "2023.10.03.06:22:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding KEYS \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding KEYS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module KEYS " "2023.10.03.06:22:57 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding LEDS \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module LEDS " "2023.10.03.06:22:57 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2023.10.03.06:22:57 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module RAM " "2023.10.03.06:22:57 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\] " "2023.10.03.06:22:57 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module ROM " "2023.10.03.06:22:57 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2023.10.03.06:22:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SDRAM " "2023.10.03.06:22:57 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG1 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG1 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG2 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG2 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG3 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG3 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG4 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG4 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG5 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG5 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SEG6 \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SEG6 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SEG6 " "2023.10.03.06:22:57 Progress: Parameterizing module SEG6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2023.10.03.06:22:57 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module SW " "2023.10.03.06:22:57 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding TIMER \[altera_avalon_timer 18.1\] " "2023.10.03.06:22:57 Progress: Adding TIMER \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Parameterizing module TIMER " "2023.10.03.06:22:57 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:57 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.10.03.06:22:57 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335777589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Parameterizing module clk_0 " "2023.10.03.06:22:58 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Adding hps_0 \[altera_hps 18.1\] " "2023.10.03.06:22:58 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Parameterizing module hps_0 " "2023.10.03.06:22:58 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2023.10.03.06:22:58 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Parameterizing module nios2_qsys_0 " "2023.10.03.06:22:58 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Building connections " "2023.10.03.06:22:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Parameterizing connections " "2023.10.03.06:22:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:22:58 Progress: Validating " "2023.10.03.06:22:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335778656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:23:03 Progress: Done reading input file " "2023.10.03.06:23:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335783811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "NUEVO_DESIGN.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "NUEVO_DESIGN.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785109 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs " "NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335785109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN: Generating NUEVO_DESIGN \"NUEVO_DESIGN\" for QUARTUS_SYNTH " "NUEVO_DESIGN: Generating NUEVO_DESIGN \"NUEVO_DESIGN\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335786229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335790610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335790610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335790610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335790610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS' " "KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335793899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335793899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS' " "KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS' " "LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS' " "LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM' " "RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM' " "RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM' " "ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM' " "ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM' " "SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335794919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM' " "SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"NUEVO_DESIGN\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"NUEVO_DESIGN\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1' " "SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  \] " "SEG1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1' " "SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SEG1\" " "SEG1: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SEG1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'NUEVO_DESIGN_SW' " "SW: Starting RTL generation for module 'NUEVO_DESIGN_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'NUEVO_DESIGN_SW' " "SW: Done RTL generation for module 'NUEVO_DESIGN_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SW\" " "SW: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER' " "TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER' " "TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"NUEVO_DESIGN\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"NUEVO_DESIGN\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335795905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335796080 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335796081 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335796082 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335796441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335796473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"NUEVO_DESIGN\" instantiated altera_hps \"hps_0\" " "Hps_0: \"NUEVO_DESIGN\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335797452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335797461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_8633608117979747178.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335797461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:17 (*) Starting Nios II generation " "Nios2_qsys_0: # 2023.10.03 06:23:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:17 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2023.10.03 06:23:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)     Pipeline frontend " "Nios2_qsys_0: # 2023.10.03 06:23:18 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:19 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2023.10.03 06:23:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:19 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2023.10.03 06:23:19 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:23:19 (*) Done Nios II generation " "Nios2_qsys_0: # 2023.10.03 06:23:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"NUEVO_DESIGN\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"NUEVO_DESIGN\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335799655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335802880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335803961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335804139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335804332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335804513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335804692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335804889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335807331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NUEVO_DESIGN\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NUEVO_DESIGN\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NUEVO_DESIGN\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NUEVO_DESIGN\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\" " "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\" " "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\" " "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335808997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter\" " "Nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335809772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335820847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335820870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335820873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN: Done \"NUEVO_DESIGN\" with 54 modules, 118 files " "NUEVO_DESIGN: Done \"NUEVO_DESIGN\" with 54 modules, 118 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335820874 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NUEVO_DESIGN.qsys " "Finished elaborating Platform Designer system entity \"NUEVO_DESIGN.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335822237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPS_FPGA " "Found entity 1: HPS_FPGA" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/nuevo_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/nuevo_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN " "Found entity 1: NUEVO_DESIGN" {  } { { "db/ip/nuevo_design/nuevo_design.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_KEYS " "Found entity 1: NUEVO_DESIGN_KEYS" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_keys.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_LEDS " "Found entity 1: NUEVO_DESIGN_LEDS" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_leds.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_RAM " "Found entity 1: NUEVO_DESIGN_RAM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_ROM " "Found entity 1: NUEVO_DESIGN_ROM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SDRAM_input_efifo_module " "Found entity 1: NUEVO_DESIGN_SDRAM_input_efifo_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824730 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_SDRAM " "Found entity 2: NUEVO_DESIGN_SDRAM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_seg1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_seg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SEG1 " "Found entity 1: NUEVO_DESIGN_SEG1" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_seg1.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_seg1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SW " "Found entity 1: NUEVO_DESIGN_SW" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sw.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_TIMER " "Found entity 1: NUEVO_DESIGN_TIMER" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_timer.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0 " "Found entity 1: NUEVO_DESIGN_hps_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_fpga_interfaces " "Found entity 1: NUEVO_DESIGN_hps_0_fpga_interfaces" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_hps_io " "Found entity 1: NUEVO_DESIGN_hps_0_hps_io" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_hps_io_border " "Found entity 1: NUEVO_DESIGN_hps_0_hps_io_border" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_irq_mapper " "Found entity 1: NUEVO_DESIGN_irq_mapper" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824866 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824874 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_001 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824878 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_003 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824882 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_005 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_005" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824885 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_007 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_007" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824889 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_008 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_008" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_cmd_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_cmd_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_router_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824949 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_1_router " "Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335824951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824953 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_1_router_001 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_rsp_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_rsp_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335824960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335824960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_ic_data_module " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_ic_data_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825172 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_nios2_qsys_0_ic_tag_module " "Found entity 2: NUEVO_DESIGN_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825172 ""} { "Info" "ISGN_ENTITY_NAME" "3 NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module " "Found entity 3: NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825172 ""} { "Info" "ISGN_ENTITY_NAME" "4 NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module " "Found entity 4: NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825172 ""} { "Info" "ISGN_ENTITY_NAME" "5 NUEVO_DESIGN_nios2_qsys_0 " "Found entity 5: NUEVO_DESIGN_nios2_qsys_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_mult_cell " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_mult_cell" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_test_bench " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_test_bench" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825281 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825281 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825281 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335825295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825329 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696335825382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(318) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696335825483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(328) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696335825483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(338) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696335825483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(682) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696335825484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HPS_FPGA " "Elaborating entity \"HPS_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696335825779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN NUEVO_DESIGN:u0 " "Elaborating entity \"NUEVO_DESIGN\" for hierarchy \"NUEVO_DESIGN:u0\"" {  } { { "HPS_FPGA.sv" "u0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_KEYS NUEVO_DESIGN:u0\|NUEVO_DESIGN_KEYS:keys " "Elaborating entity \"NUEVO_DESIGN_KEYS\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_KEYS:keys\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "keys" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_LEDS NUEVO_DESIGN:u0\|NUEVO_DESIGN_LEDS:leds " "Elaborating entity \"NUEVO_DESIGN_LEDS\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_LEDS:leds\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "leds" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_RAM NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram " "Elaborating entity \"NUEVO_DESIGN_RAM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "ram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NUEVO_DESIGN_RAM.hex " "Parameter \"init_file\" = \"NUEVO_DESIGN_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335825930 ""}  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696335825930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nm1 " "Found entity 1: altsyncram_2nm1" {  } { { "db/altsyncram_2nm1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335825988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335825988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nm1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated " "Elaborating entity \"altsyncram_2nm1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335825990 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "NUEVO_DESIGN_RAM.hex 5000 10 " "Width of data items in \"NUEVO_DESIGN_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 NUEVO_DESIGN_RAM.hex " "Data at line (2) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 NUEVO_DESIGN_RAM.hex " "Data at line (3) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 NUEVO_DESIGN_RAM.hex " "Data at line (4) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 NUEVO_DESIGN_RAM.hex " "Data at line (5) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 NUEVO_DESIGN_RAM.hex " "Data at line (6) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 NUEVO_DESIGN_RAM.hex " "Data at line (7) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 NUEVO_DESIGN_RAM.hex " "Data at line (8) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 NUEVO_DESIGN_RAM.hex " "Data at line (9) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 NUEVO_DESIGN_RAM.hex " "Data at line (10) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 NUEVO_DESIGN_RAM.hex " "Data at line (11) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335826043 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696335826043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335826742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335826742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_2nm1.tdf" "decode3" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335826746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335826783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335826783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_2nm1.tdf" "mux2" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335826787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_ROM NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom " "Elaborating entity \"NUEVO_DESIGN_ROM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rom" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335827153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335827173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335827180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NUEVO_DESIGN_ROM.hex " "Parameter \"init_file\" = \"NUEVO_DESIGN_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335827180 ""}  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696335827180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnm1 " "Found entity 1: altsyncram_gnm1" {  } { { "db/altsyncram_gnm1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_gnm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335827235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335827235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnm1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated " "Elaborating entity \"altsyncram_gnm1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335827238 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "NUEVO_DESIGN_ROM.hex 5000 10 " "Width of data items in \"NUEVO_DESIGN_ROM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 NUEVO_DESIGN_ROM.hex " "Data at line (2) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 NUEVO_DESIGN_ROM.hex " "Data at line (3) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 NUEVO_DESIGN_ROM.hex " "Data at line (4) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 NUEVO_DESIGN_ROM.hex " "Data at line (5) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 NUEVO_DESIGN_ROM.hex " "Data at line (6) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 NUEVO_DESIGN_ROM.hex " "Data at line (7) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 NUEVO_DESIGN_ROM.hex " "Data at line (8) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 NUEVO_DESIGN_ROM.hex " "Data at line (9) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 NUEVO_DESIGN_ROM.hex " "Data at line (10) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 NUEVO_DESIGN_ROM.hex " "Data at line (11) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696335827298 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696335827298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SDRAM NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram " "Elaborating entity \"NUEVO_DESIGN_SDRAM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "sdram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SDRAM_input_efifo_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module " "Elaborating entity \"NUEVO_DESIGN_SDRAM_input_efifo_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "the_NUEVO_DESIGN_SDRAM_input_efifo_module" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SEG1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_SEG1:seg1 " "Elaborating entity \"NUEVO_DESIGN_SEG1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SEG1:seg1\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "seg1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SW NUEVO_DESIGN:u0\|NUEVO_DESIGN_SW:sw " "Elaborating entity \"NUEVO_DESIGN_SW\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SW:sw\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "sw" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_TIMER NUEVO_DESIGN:u0\|NUEVO_DESIGN_TIMER:timer " "Elaborating entity \"NUEVO_DESIGN_TIMER\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_TIMER:timer\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "timer" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0 " "Elaborating entity \"NUEVO_DESIGN_hps_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "hps_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_fpga_interfaces NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"NUEVO_DESIGN_hps_0_fpga_interfaces\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "fpga_interfaces" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_hps_io NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io " "Elaborating entity \"NUEVO_DESIGN_hps_0_hps_io\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "hps_io" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_hps_io_border NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border " "Elaborating entity \"NUEVO_DESIGN_hps_0_hps_io_border\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" "border" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "pll" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335828479 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696335828479 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "p0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828487 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335828488 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828513 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1696335828514 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335828515 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696335828518 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696335828518 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335828563 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335828563 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828572 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696335828575 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335828807 ""}  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696335828807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335828852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335828852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "seq" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828974 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "seq" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1696335828975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "c0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335828983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696335829001 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "oct" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "dll" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "nios2_qsys_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_test_bench NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_test_bench:the_NUEVO_DESIGN_nios2_qsys_0_test_bench " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_test_bench\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_test_bench:the_NUEVO_DESIGN_nios2_qsys_0_test_bench\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_NUEVO_DESIGN_nios2_qsys_0_test_bench" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_ic_data_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_ic_data_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_ic_data" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335829527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335829527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_ic_tag_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_ic_tag_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_ic_tag" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aio1 " "Found entity 1: altsyncram_aio1" {  } { { "db/altsyncram_aio1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_aio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335829668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335829668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aio1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aio1:auto_generated " "Elaborating entity \"altsyncram_aio1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aio1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_register_bank_a" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8o1 " "Found entity 1: altsyncram_b8o1" {  } { { "db/altsyncram_b8o1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_b8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335829945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335829945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8o1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b8o1:auto_generated " "Elaborating entity \"altsyncram_b8o1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335829949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_register_bank_b" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8o1 " "Found entity 1: altsyncram_c8o1" {  } { { "db/altsyncram_c8o1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_c8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335830272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335830272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8o1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c8o1:auto_generated " "Elaborating entity \"altsyncram_c8o1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_mult_cell NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_mult_cell\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_NUEVO_DESIGN_nios2_qsys_0_mult_cell" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335830563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335830563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335830992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335831996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335832021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335832067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335832067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335832071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335832091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "mm_interconnect_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335833980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_005 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_005\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_005" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_007 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_007\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_007" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_008 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_008\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_008" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sw_s1_burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335834991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835236 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696335835244 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696335835244 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835273 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696335835281 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696335835281 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835324 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835325 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835325 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835363 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835363 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696335835363 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "mm_interconnect_1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "router" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "router_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_cmd_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_cmd_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_cmd_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_cmd_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_rsp_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_rsp_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_irq_mapper NUEVO_DESIGN:u0\|NUEVO_DESIGN_irq_mapper:irq_mapper " "Elaborating entity \"NUEVO_DESIGN_irq_mapper\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_irq_mapper:irq_mapper\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "irq_mapper" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rst_controller" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rst_controller_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335835660 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696335838523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.03.06:24:00 Progress: Loading sldad98b768/alt_sld_fab_wrapper_hw.tcl " "2023.10.03.06:24:00 Progress: Loading sldad98b768/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335840894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335842837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335842942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335844787 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696335845471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad98b768/alt_sld_fab.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845892 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335845959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335845959 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696335851179 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696335851179 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696335851179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335851235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696335851235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696335851235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696335851337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335851337 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1696335851964 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1696335851964 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1696335852009 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1696335852009 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1696335852009 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1696335852009 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1696335852010 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696335852034 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696335855135 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696335855135 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696335855135 "|HPS_FPGA|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696335855135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335855362 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1040 " "1040 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696335857120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "NUEVO_DESIGN_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"NUEVO_DESIGN_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335857345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335857601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg " "Generated suppressed messages file C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335858938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 0 0 0 " "Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696335861854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696335861854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8314 " "Implemented 8314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7450 " "Implemented 7450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_RAMS" "455 " "Implemented 455 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1696335862327 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1696335862327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696335862327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5296 " "Peak virtual memory: 5296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696335862406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 06:24:22 2023 " "Processing ended: Tue Oct 03 06:24:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696335862406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696335862406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696335862406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696335862406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696335863580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696335863587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 06:24:23 2023 " "Processing started: Tue Oct 03 06:24:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696335863587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696335863587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HPS_FPGA -c HPS_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HPS_FPGA -c HPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696335863587 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696335863666 ""}
{ "Info" "0" "" "Project  = HPS_FPGA" {  } {  } 0 0 "Project  = HPS_FPGA" 0 0 "Fitter" 0 0 1696335863666 ""}
{ "Info" "0" "" "Revision = HPS_FPGA" {  } {  } 0 0 "Revision = HPS_FPGA" 0 0 "Fitter" 0 0 1696335863666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696335863855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HPS_FPGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"HPS_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696335863898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696335863933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696335863933 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated\|ram_block1a66 " "Atom \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1696335863984 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|ram_block1a66"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1696335863984 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696335864272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696335864286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696335867086 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696335867184 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 143 " "No exact pin location assignment(s) for 37 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696335867400 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1696335867407 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1696335867407 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696335876651 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G8 " "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696335878074 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 4160 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 4160 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696335878074 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696335878074 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335878075 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696335880873 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1696335880873 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696335880918 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696335880927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696335880932 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881116 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881116 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881116 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881116 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881117 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1696335881117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1696335881130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696335881130 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1696335881130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1696335881131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696335881131 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1696335881131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696335881152 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1696335881152 "|HPS_FPGA|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696335881153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696335881153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696335881153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696335881153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696335881153 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1696335881153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696335881217 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1696335881217 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696335881228 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1696335881228 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696335881228 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696335881229 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696335881229 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696335881367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696335881367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696335881369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696335881374 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696335881399 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696335881399 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696335881399 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696335881399 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696335881399 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1696335881399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696335881399 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696335881411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696335881411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696335881417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696335882043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696335882049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696335882049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696335882049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696335882049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1696335882049 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696335882049 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335882382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696335886028 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696335887179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335915163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696335961981 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696335967067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335967067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696335971086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696335976473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696335976473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696335980103 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696335980103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335980109 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.43 " "Total time spent on timing analysis during the Fitter is 2.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696335985904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696335986005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696335987594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696335987597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696335989123 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696335998593 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696335998958 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Zaet/Desktop/JAJA/NUEVO/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1696335998988 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1696335998988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696335999328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8607 " "Peak virtual memory: 8607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696336001700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 06:26:41 2023 " "Processing ended: Tue Oct 03 06:26:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696336001700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696336001700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:20 " "Total CPU time (on all processors): 00:17:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696336001700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696336001700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696336002882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696336002890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 06:26:42 2023 " "Processing started: Tue Oct 03 06:26:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696336002890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696336002890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HPS_FPGA -c HPS_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HPS_FPGA -c HPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696336002890 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696336009751 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1696336009775 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1696336010186 ""}
{ "Warning" "" "" "File C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "" 0 0 "Assembler" 0 -1 1696336010442 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA_time_limited.sof 6AF7 00A2 " "SRAM Object File C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00A2" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1696336010442 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1696336010956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696336011067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 06:26:51 2023 " "Processing ended: Tue Oct 03 06:26:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696336011067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696336011067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696336011067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696336011067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696336011760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696336012111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696336012118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 06:26:51 2023 " "Processing started: Tue Oct 03 06:26:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696336012118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696336012118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HPS_FPGA -c HPS_FPGA " "Command: quartus_sta HPS_FPGA -c HPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696336012118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696336012199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696336013154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336013187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336013187 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696336014022 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1696336014022 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696336014116 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696336014128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1696336014148 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1696336014148 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336014483 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1696336014492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1696336014501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696336014502 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1696336014502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1696336014503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696336014503 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1696336014503 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1696336014504 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696336014528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1696336014528 "|HPS_FPGA|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336014529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336014529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336014529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336014529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336014529 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696336014529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336014572 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336014572 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336014591 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336014591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696336014592 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696336014607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.563 " "Worst-case setup slack is 2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.447               0.000 altera_reserved_tck  " "   12.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336014627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 altera_reserved_tck  " "    0.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336014631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.041 " "Worst-case recovery slack is 5.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.041               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.403               0.000 altera_reserved_tck  " "   30.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336014636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.872 " "Worst-case removal slack is 0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 altera_reserved_tck  " "    0.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336014674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.796               0.000 altera_reserved_tck  " "   15.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336014676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336014676 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1696336014788 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336015046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336015496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015515 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336015515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336015535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336015554 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336015554 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" 0 0 "Timing Analyzer" 0 0 1696336015585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696336015677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696336015711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696336019725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696336020087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1696336020087 "|HPS_FPGA|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336020089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336020089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336020089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336020089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336020089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696336020089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336020114 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336020114 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336020128 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336020128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.560 " "Worst-case setup slack is 2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.462               0.000 altera_reserved_tck  " "   12.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336020164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 altera_reserved_tck  " "    0.608               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336020178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.134 " "Worst-case recovery slack is 5.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.134               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.473               0.000 altera_reserved_tck  " "   30.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336020192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.816 " "Worst-case removal slack is 0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 altera_reserved_tck  " "    0.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336020206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.801               0.000 altera_reserved_tck  " "   15.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336020219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336020219 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1696336020345 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336020597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336020998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336020998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336020998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336020998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336020998 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336020998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336021029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336021058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336021088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336021088 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336021128 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1696336021128 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" 0 0 "Timing Analyzer" 0 0 1696336021129 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696336021241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696336021400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696336025109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696336025458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1696336025458 "|HPS_FPGA|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336025459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336025459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336025459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336025459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336025459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696336025459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336025484 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336025484 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336025498 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336025498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.405               0.000 altera_reserved_tck  " "   14.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336025528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336025553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.429               0.000 altera_reserved_tck  " "   31.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336025578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.438 " "Worst-case removal slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 altera_reserved_tck  " "    0.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336025602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.789               0.000 altera_reserved_tck  " "   15.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336025626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336025626 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1696336025794 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336026048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026584 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336026584 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336026625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026668 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336026668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336026710 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336026710 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336026766 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1696336026766 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "Timing Analyzer" 0 0 1696336026766 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "Timing Analyzer" 0 0 1696336026767 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696336026900 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696336027233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1696336027233 "|HPS_FPGA|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336027234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336027234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336027234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336027234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696336027234 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696336027234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336027259 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336027259 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1696336027273 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1696336027273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.636               0.000 altera_reserved_tck  " "   14.636               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336027309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336027345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.610               0.000 altera_reserved_tck  " "   31.610               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336027386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.386 " "Worst-case removal slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 altera_reserved_tck  " "    0.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336027422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.801               0.000 altera_reserved_tck  " "   15.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696336027457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696336027457 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1696336027705 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336027957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028712 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336028712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028765 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336028765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028818 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336028818 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1696336028870 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696336028870 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Timing Analyzer" 0 0 1696336028932 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" 0 0 "Timing Analyzer" 0 0 1696336028933 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Timing Analyzer" 0 0 1696336028933 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "Timing Analyzer" 0 0 1696336028933 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" 0 0 "Timing Analyzer" 0 0 1696336028933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696336030651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696336030653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5925 " "Peak virtual memory: 5925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696336031068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 06:27:11 2023 " "Processing ended: Tue Oct 03 06:27:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696336031068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696336031068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696336031068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696336031068 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696336032378 ""}
