`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 1
 
 
 

`line 5 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
 
 
 
module snitch_regfile #(
  parameter int unsigned DATA_WIDTH     = 32,
  parameter int unsigned NR_READ_PORTS  = 2,
  parameter int unsigned NR_WRITE_PORTS = 1,
  parameter bit          ZERO_REG_ZERO  = 0,
  parameter int unsigned ADDR_WIDTH     = 4
) (
   
  input  logic                                      clk_i,
   
  input  logic [NR_READ_PORTS-1:0][ADDR_WIDTH-1:0]  raddr_i,
  output logic [NR_READ_PORTS-1:0][DATA_WIDTH-1:0]  rdata_o,
   
  input  logic [NR_WRITE_PORTS-1:0][ADDR_WIDTH-1:0] waddr_i,
  input  logic [NR_WRITE_PORTS-1:0][DATA_WIDTH-1:0] wdata_i,
  input  logic [NR_WRITE_PORTS-1:0]                 we_i
);

`line 26 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
  localparam int unsigned NumWords  = 2**ADDR_WIDTH;

`line 28 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
  logic [NumWords-1:0][DATA_WIDTH-1:0]     mem;
  logic [NR_WRITE_PORTS-1:0][NumWords-1:0] we_dec;


`line 32 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
    always_comb begin : we_decoder
      for (int unsigned j = 0; j < NR_WRITE_PORTS; j++) begin
        for (int unsigned i = 0; i < NumWords; i++) begin
          if (waddr_i[j] == i) we_dec[j][i] = we_i[j];
          else we_dec[j][i] = 1'b0;
        end
      end
    end

`line 41 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
     
    always_ff @(posedge clk_i) begin : register_write_behavioral
      for (int unsigned j = 0; j < NR_WRITE_PORTS; j++) begin
        for (int unsigned i = 0; i < NumWords; i++) begin
          if (we_dec[j][i]) begin
            mem[i] <= wdata_i[j];
          end
        end
        if (ZERO_REG_ZERO) begin
          mem[0] <= '0;
        end
      end
    end

`line 55 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
  for (genvar i = 0; i < NR_READ_PORTS; i++) begin : gen_read_port
    assign rdata_o[i] = mem[raddr_i[i]];
  end

`line 59 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 0
endmodule

`line 61 "/repo/hw/ip/snitch/src/snitch_regfile_ff.sv" 2
