// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.h"
#include "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.h"
#include "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.h"
#include "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.h"
#include "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w31_d2_A.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 14
    sc_in< sc_lv<1824> > inputs_V;
    sc_out< sc_lv<32> > layer8_out_0_V;
    sc_out< sc_lv<32> > layer8_out_1_V;
    sc_out< sc_lv<32> > layer8_out_2_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > inputs_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer8_out_0_V_ap_vld;
    sc_out< sc_logic > layer8_out_1_V_ap_vld;
    sc_out< sc_logic > layer8_out_2_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s* dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s* relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s* dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s* relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s* dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0;
    fifo_w32_d2_A* layer2_out_0_V_U;
    fifo_w32_d2_A* layer2_out_1_V_U;
    fifo_w32_d2_A* layer2_out_2_V_U;
    fifo_w32_d2_A* layer2_out_3_V_U;
    fifo_w32_d2_A* layer2_out_4_V_U;
    fifo_w32_d2_A* layer2_out_5_V_U;
    fifo_w32_d2_A* layer2_out_6_V_U;
    fifo_w32_d2_A* layer2_out_7_V_U;
    fifo_w32_d2_A* layer2_out_8_V_U;
    fifo_w32_d2_A* layer2_out_9_V_U;
    fifo_w32_d2_A* layer2_out_10_V_U;
    fifo_w32_d2_A* layer2_out_11_V_U;
    fifo_w32_d2_A* layer2_out_12_V_U;
    fifo_w32_d2_A* layer2_out_13_V_U;
    fifo_w32_d2_A* layer2_out_14_V_U;
    fifo_w32_d2_A* layer2_out_15_V_U;
    fifo_w32_d2_A* layer2_out_16_V_U;
    fifo_w32_d2_A* layer2_out_17_V_U;
    fifo_w32_d2_A* layer2_out_18_V_U;
    fifo_w32_d2_A* layer2_out_19_V_U;
    fifo_w32_d2_A* layer2_out_20_V_U;
    fifo_w32_d2_A* layer2_out_21_V_U;
    fifo_w32_d2_A* layer2_out_22_V_U;
    fifo_w32_d2_A* layer2_out_23_V_U;
    fifo_w32_d2_A* layer2_out_24_V_U;
    fifo_w32_d2_A* layer2_out_25_V_U;
    fifo_w32_d2_A* layer2_out_26_V_U;
    fifo_w32_d2_A* layer2_out_27_V_U;
    fifo_w32_d2_A* layer2_out_28_V_U;
    fifo_w32_d2_A* layer2_out_29_V_U;
    fifo_w32_d2_A* layer2_out_30_V_U;
    fifo_w32_d2_A* layer2_out_31_V_U;
    fifo_w31_d2_A* layer4_out_0_V_U;
    fifo_w31_d2_A* layer4_out_1_V_U;
    fifo_w31_d2_A* layer4_out_2_V_U;
    fifo_w31_d2_A* layer4_out_3_V_U;
    fifo_w31_d2_A* layer4_out_4_V_U;
    fifo_w31_d2_A* layer4_out_5_V_U;
    fifo_w31_d2_A* layer4_out_6_V_U;
    fifo_w31_d2_A* layer4_out_7_V_U;
    fifo_w31_d2_A* layer4_out_8_V_U;
    fifo_w31_d2_A* layer4_out_9_V_U;
    fifo_w31_d2_A* layer4_out_10_V_U;
    fifo_w31_d2_A* layer4_out_11_V_U;
    fifo_w31_d2_A* layer4_out_12_V_U;
    fifo_w31_d2_A* layer4_out_13_V_U;
    fifo_w31_d2_A* layer4_out_14_V_U;
    fifo_w31_d2_A* layer4_out_15_V_U;
    fifo_w31_d2_A* layer4_out_16_V_U;
    fifo_w31_d2_A* layer4_out_17_V_U;
    fifo_w31_d2_A* layer4_out_18_V_U;
    fifo_w31_d2_A* layer4_out_19_V_U;
    fifo_w31_d2_A* layer4_out_20_V_U;
    fifo_w31_d2_A* layer4_out_21_V_U;
    fifo_w31_d2_A* layer4_out_22_V_U;
    fifo_w31_d2_A* layer4_out_23_V_U;
    fifo_w31_d2_A* layer4_out_24_V_U;
    fifo_w31_d2_A* layer4_out_25_V_U;
    fifo_w31_d2_A* layer4_out_26_V_U;
    fifo_w31_d2_A* layer4_out_27_V_U;
    fifo_w31_d2_A* layer4_out_28_V_U;
    fifo_w31_d2_A* layer4_out_29_V_U;
    fifo_w31_d2_A* layer4_out_30_V_U;
    fifo_w31_d2_A* layer4_out_31_V_U;
    fifo_w32_d2_A* layer5_out_0_V_U;
    fifo_w32_d2_A* layer5_out_1_V_U;
    fifo_w32_d2_A* layer5_out_2_V_U;
    fifo_w32_d2_A* layer5_out_3_V_U;
    fifo_w32_d2_A* layer5_out_4_V_U;
    fifo_w32_d2_A* layer5_out_5_V_U;
    fifo_w32_d2_A* layer5_out_6_V_U;
    fifo_w32_d2_A* layer5_out_7_V_U;
    fifo_w32_d2_A* layer5_out_8_V_U;
    fifo_w32_d2_A* layer5_out_9_V_U;
    fifo_w32_d2_A* layer5_out_10_V_U;
    fifo_w32_d2_A* layer5_out_11_V_U;
    fifo_w32_d2_A* layer5_out_12_V_U;
    fifo_w32_d2_A* layer5_out_13_V_U;
    fifo_w32_d2_A* layer5_out_14_V_U;
    fifo_w32_d2_A* layer5_out_15_V_U;
    fifo_w31_d2_A* layer7_out_0_V_U;
    fifo_w31_d2_A* layer7_out_1_V_U;
    fifo_w31_d2_A* layer7_out_2_V_U;
    fifo_w31_d2_A* layer7_out_3_V_U;
    fifo_w31_d2_A* layer7_out_4_V_U;
    fifo_w31_d2_A* layer7_out_5_V_U;
    fifo_w31_d2_A* layer7_out_6_V_U;
    fifo_w31_d2_A* layer7_out_7_V_U;
    fifo_w31_d2_A* layer7_out_8_V_U;
    fifo_w31_d2_A* layer7_out_9_V_U;
    fifo_w31_d2_A* layer7_out_10_V_U;
    fifo_w31_d2_A* layer7_out_11_V_U;
    fifo_w31_d2_A* layer7_out_12_V_U;
    fifo_w31_d2_A* layer7_out_13_V_U;
    fifo_w31_d2_A* layer7_out_14_V_U;
    fifo_w31_d2_A* layer7_out_15_V_U;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31;
    sc_signal< sc_logic > ap_channel_done_layer2_out_31_V;
    sc_signal< sc_logic > layer2_out_31_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_31_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_31_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_30_V;
    sc_signal< sc_logic > layer2_out_30_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_30_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_30_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_29_V;
    sc_signal< sc_logic > layer2_out_29_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_29_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_29_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_28_V;
    sc_signal< sc_logic > layer2_out_28_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_28_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_28_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_27_V;
    sc_signal< sc_logic > layer2_out_27_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_27_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_27_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_26_V;
    sc_signal< sc_logic > layer2_out_26_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_26_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_26_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_25_V;
    sc_signal< sc_logic > layer2_out_25_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_25_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_25_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_24_V;
    sc_signal< sc_logic > layer2_out_24_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_24_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_24_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_23_V;
    sc_signal< sc_logic > layer2_out_23_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_23_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_23_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_22_V;
    sc_signal< sc_logic > layer2_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_21_V;
    sc_signal< sc_logic > layer2_out_21_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_21_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_21_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_20_V;
    sc_signal< sc_logic > layer2_out_20_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_20_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_20_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_19_V;
    sc_signal< sc_logic > layer2_out_19_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_19_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_19_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_18_V;
    sc_signal< sc_logic > layer2_out_18_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_18_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_18_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_17_V;
    sc_signal< sc_logic > layer2_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_16_V;
    sc_signal< sc_logic > layer2_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_15_V;
    sc_signal< sc_logic > layer2_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_14_V;
    sc_signal< sc_logic > layer2_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_13_V;
    sc_signal< sc_logic > layer2_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_12_V;
    sc_signal< sc_logic > layer2_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_11_V;
    sc_signal< sc_logic > layer2_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_10_V;
    sc_signal< sc_logic > layer2_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_9_V;
    sc_signal< sc_logic > layer2_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_8_V;
    sc_signal< sc_logic > layer2_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_7_V;
    sc_signal< sc_logic > layer2_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_6_V;
    sc_signal< sc_logic > layer2_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_5_V;
    sc_signal< sc_logic > layer2_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_4_V;
    sc_signal< sc_logic > layer2_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_3_V;
    sc_signal< sc_logic > layer2_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_2_V;
    sc_signal< sc_logic > layer2_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_1_V;
    sc_signal< sc_logic > layer2_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_0_V;
    sc_signal< sc_logic > layer2_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31;
    sc_signal< sc_logic > ap_channel_done_layer4_out_31_V;
    sc_signal< sc_logic > layer4_out_31_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_31_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_31_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_30_V;
    sc_signal< sc_logic > layer4_out_30_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_30_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_30_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_29_V;
    sc_signal< sc_logic > layer4_out_29_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_29_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_29_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_28_V;
    sc_signal< sc_logic > layer4_out_28_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_28_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_28_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_27_V;
    sc_signal< sc_logic > layer4_out_27_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_27_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_27_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_26_V;
    sc_signal< sc_logic > layer4_out_26_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_26_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_26_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_25_V;
    sc_signal< sc_logic > layer4_out_25_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_25_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_25_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_24_V;
    sc_signal< sc_logic > layer4_out_24_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_24_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_24_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_23_V;
    sc_signal< sc_logic > layer4_out_23_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_23_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_23_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_22_V;
    sc_signal< sc_logic > layer4_out_22_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_22_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_22_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_21_V;
    sc_signal< sc_logic > layer4_out_21_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_21_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_21_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_20_V;
    sc_signal< sc_logic > layer4_out_20_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_20_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_20_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_19_V;
    sc_signal< sc_logic > layer4_out_19_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_19_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_19_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_18_V;
    sc_signal< sc_logic > layer4_out_18_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_18_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_18_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_17_V;
    sc_signal< sc_logic > layer4_out_17_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_17_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_17_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_16_V;
    sc_signal< sc_logic > layer4_out_16_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_16_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_16_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_15_V;
    sc_signal< sc_logic > layer4_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_14_V;
    sc_signal< sc_logic > layer4_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_13_V;
    sc_signal< sc_logic > layer4_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_12_V;
    sc_signal< sc_logic > layer4_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_11_V;
    sc_signal< sc_logic > layer4_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_10_V;
    sc_signal< sc_logic > layer4_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_9_V;
    sc_signal< sc_logic > layer4_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_8_V;
    sc_signal< sc_logic > layer4_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_7_V;
    sc_signal< sc_logic > layer4_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_6_V;
    sc_signal< sc_logic > layer4_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_5_V;
    sc_signal< sc_logic > layer4_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_4_V;
    sc_signal< sc_logic > layer4_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_3_V;
    sc_signal< sc_logic > layer4_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V;
    sc_signal< sc_logic > layer4_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_1_V;
    sc_signal< sc_logic > layer4_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_0_V;
    sc_signal< sc_logic > layer4_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15;
    sc_signal< sc_logic > ap_channel_done_layer5_out_15_V;
    sc_signal< sc_logic > layer5_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_14_V;
    sc_signal< sc_logic > layer5_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_13_V;
    sc_signal< sc_logic > layer5_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_12_V;
    sc_signal< sc_logic > layer5_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_11_V;
    sc_signal< sc_logic > layer5_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_10_V;
    sc_signal< sc_logic > layer5_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_9_V;
    sc_signal< sc_logic > layer5_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_8_V;
    sc_signal< sc_logic > layer5_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_7_V;
    sc_signal< sc_logic > layer5_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_6_V;
    sc_signal< sc_logic > layer5_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_5_V;
    sc_signal< sc_logic > layer5_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_4_V;
    sc_signal< sc_logic > layer5_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_3_V;
    sc_signal< sc_logic > layer5_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_2_V;
    sc_signal< sc_logic > layer5_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_1_V;
    sc_signal< sc_logic > layer5_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_0_V;
    sc_signal< sc_logic > layer5_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14;
    sc_signal< sc_lv<31> > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15;
    sc_signal< sc_logic > ap_channel_done_layer7_out_15_V;
    sc_signal< sc_logic > layer7_out_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_15_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_14_V;
    sc_signal< sc_logic > layer7_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_13_V;
    sc_signal< sc_logic > layer7_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_12_V;
    sc_signal< sc_logic > layer7_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_11_V;
    sc_signal< sc_logic > layer7_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_10_V;
    sc_signal< sc_logic > layer7_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_9_V;
    sc_signal< sc_logic > layer7_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_8_V;
    sc_signal< sc_logic > layer7_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_7_V;
    sc_signal< sc_logic > layer7_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_6_V;
    sc_signal< sc_logic > layer7_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_5_V;
    sc_signal< sc_logic > layer7_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_4_V;
    sc_signal< sc_logic > layer7_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_3_V;
    sc_signal< sc_logic > layer7_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_2_V;
    sc_signal< sc_logic > layer7_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_1_V;
    sc_signal< sc_logic > layer7_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_0_V;
    sc_signal< sc_logic > layer7_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<32> > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<32> > layer2_out_0_V_dout;
    sc_signal< sc_logic > layer2_out_0_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_1_V_dout;
    sc_signal< sc_logic > layer2_out_1_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_2_V_dout;
    sc_signal< sc_logic > layer2_out_2_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_3_V_dout;
    sc_signal< sc_logic > layer2_out_3_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_4_V_dout;
    sc_signal< sc_logic > layer2_out_4_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_5_V_dout;
    sc_signal< sc_logic > layer2_out_5_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_6_V_dout;
    sc_signal< sc_logic > layer2_out_6_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_7_V_dout;
    sc_signal< sc_logic > layer2_out_7_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_8_V_dout;
    sc_signal< sc_logic > layer2_out_8_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_9_V_dout;
    sc_signal< sc_logic > layer2_out_9_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_10_V_dout;
    sc_signal< sc_logic > layer2_out_10_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_11_V_dout;
    sc_signal< sc_logic > layer2_out_11_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_12_V_dout;
    sc_signal< sc_logic > layer2_out_12_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_13_V_dout;
    sc_signal< sc_logic > layer2_out_13_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_14_V_dout;
    sc_signal< sc_logic > layer2_out_14_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_15_V_dout;
    sc_signal< sc_logic > layer2_out_15_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_16_V_dout;
    sc_signal< sc_logic > layer2_out_16_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_17_V_dout;
    sc_signal< sc_logic > layer2_out_17_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_18_V_dout;
    sc_signal< sc_logic > layer2_out_18_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_19_V_dout;
    sc_signal< sc_logic > layer2_out_19_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_20_V_dout;
    sc_signal< sc_logic > layer2_out_20_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_21_V_dout;
    sc_signal< sc_logic > layer2_out_21_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_22_V_dout;
    sc_signal< sc_logic > layer2_out_22_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_23_V_dout;
    sc_signal< sc_logic > layer2_out_23_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_24_V_dout;
    sc_signal< sc_logic > layer2_out_24_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_25_V_dout;
    sc_signal< sc_logic > layer2_out_25_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_26_V_dout;
    sc_signal< sc_logic > layer2_out_26_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_27_V_dout;
    sc_signal< sc_logic > layer2_out_27_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_28_V_dout;
    sc_signal< sc_logic > layer2_out_28_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_29_V_dout;
    sc_signal< sc_logic > layer2_out_29_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_30_V_dout;
    sc_signal< sc_logic > layer2_out_30_V_empty_n;
    sc_signal< sc_lv<32> > layer2_out_31_V_dout;
    sc_signal< sc_logic > layer2_out_31_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_0_V_dout;
    sc_signal< sc_logic > layer4_out_0_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_1_V_dout;
    sc_signal< sc_logic > layer4_out_1_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_2_V_dout;
    sc_signal< sc_logic > layer4_out_2_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_3_V_dout;
    sc_signal< sc_logic > layer4_out_3_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_4_V_dout;
    sc_signal< sc_logic > layer4_out_4_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_5_V_dout;
    sc_signal< sc_logic > layer4_out_5_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_6_V_dout;
    sc_signal< sc_logic > layer4_out_6_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_7_V_dout;
    sc_signal< sc_logic > layer4_out_7_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_8_V_dout;
    sc_signal< sc_logic > layer4_out_8_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_9_V_dout;
    sc_signal< sc_logic > layer4_out_9_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_10_V_dout;
    sc_signal< sc_logic > layer4_out_10_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_11_V_dout;
    sc_signal< sc_logic > layer4_out_11_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_12_V_dout;
    sc_signal< sc_logic > layer4_out_12_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_13_V_dout;
    sc_signal< sc_logic > layer4_out_13_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_14_V_dout;
    sc_signal< sc_logic > layer4_out_14_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_15_V_dout;
    sc_signal< sc_logic > layer4_out_15_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_16_V_dout;
    sc_signal< sc_logic > layer4_out_16_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_17_V_dout;
    sc_signal< sc_logic > layer4_out_17_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_18_V_dout;
    sc_signal< sc_logic > layer4_out_18_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_19_V_dout;
    sc_signal< sc_logic > layer4_out_19_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_20_V_dout;
    sc_signal< sc_logic > layer4_out_20_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_21_V_dout;
    sc_signal< sc_logic > layer4_out_21_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_22_V_dout;
    sc_signal< sc_logic > layer4_out_22_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_23_V_dout;
    sc_signal< sc_logic > layer4_out_23_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_24_V_dout;
    sc_signal< sc_logic > layer4_out_24_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_25_V_dout;
    sc_signal< sc_logic > layer4_out_25_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_26_V_dout;
    sc_signal< sc_logic > layer4_out_26_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_27_V_dout;
    sc_signal< sc_logic > layer4_out_27_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_28_V_dout;
    sc_signal< sc_logic > layer4_out_28_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_29_V_dout;
    sc_signal< sc_logic > layer4_out_29_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_30_V_dout;
    sc_signal< sc_logic > layer4_out_30_V_empty_n;
    sc_signal< sc_lv<31> > layer4_out_31_V_dout;
    sc_signal< sc_logic > layer4_out_31_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_0_V_dout;
    sc_signal< sc_logic > layer5_out_0_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_1_V_dout;
    sc_signal< sc_logic > layer5_out_1_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_2_V_dout;
    sc_signal< sc_logic > layer5_out_2_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_3_V_dout;
    sc_signal< sc_logic > layer5_out_3_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_4_V_dout;
    sc_signal< sc_logic > layer5_out_4_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_5_V_dout;
    sc_signal< sc_logic > layer5_out_5_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_6_V_dout;
    sc_signal< sc_logic > layer5_out_6_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_7_V_dout;
    sc_signal< sc_logic > layer5_out_7_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_8_V_dout;
    sc_signal< sc_logic > layer5_out_8_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_9_V_dout;
    sc_signal< sc_logic > layer5_out_9_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_10_V_dout;
    sc_signal< sc_logic > layer5_out_10_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_11_V_dout;
    sc_signal< sc_logic > layer5_out_11_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_12_V_dout;
    sc_signal< sc_logic > layer5_out_12_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_13_V_dout;
    sc_signal< sc_logic > layer5_out_13_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_14_V_dout;
    sc_signal< sc_logic > layer5_out_14_V_empty_n;
    sc_signal< sc_lv<32> > layer5_out_15_V_dout;
    sc_signal< sc_logic > layer5_out_15_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_0_V_dout;
    sc_signal< sc_logic > layer7_out_0_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_1_V_dout;
    sc_signal< sc_logic > layer7_out_1_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_2_V_dout;
    sc_signal< sc_logic > layer7_out_2_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_3_V_dout;
    sc_signal< sc_logic > layer7_out_3_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_4_V_dout;
    sc_signal< sc_logic > layer7_out_4_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_5_V_dout;
    sc_signal< sc_logic > layer7_out_5_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_6_V_dout;
    sc_signal< sc_logic > layer7_out_6_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_7_V_dout;
    sc_signal< sc_logic > layer7_out_7_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_8_V_dout;
    sc_signal< sc_logic > layer7_out_8_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_9_V_dout;
    sc_signal< sc_logic > layer7_out_9_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_10_V_dout;
    sc_signal< sc_logic > layer7_out_10_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_11_V_dout;
    sc_signal< sc_logic > layer7_out_11_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_12_V_dout;
    sc_signal< sc_logic > layer7_out_12_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_13_V_dout;
    sc_signal< sc_logic > layer7_out_13_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_14_V_dout;
    sc_signal< sc_logic > layer7_out_14_V_empty_n;
    sc_signal< sc_lv<31> > layer7_out_15_V_dout;
    sc_signal< sc_logic > layer7_out_15_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer2_out_0_V();
    void thread_ap_channel_done_layer2_out_10_V();
    void thread_ap_channel_done_layer2_out_11_V();
    void thread_ap_channel_done_layer2_out_12_V();
    void thread_ap_channel_done_layer2_out_13_V();
    void thread_ap_channel_done_layer2_out_14_V();
    void thread_ap_channel_done_layer2_out_15_V();
    void thread_ap_channel_done_layer2_out_16_V();
    void thread_ap_channel_done_layer2_out_17_V();
    void thread_ap_channel_done_layer2_out_18_V();
    void thread_ap_channel_done_layer2_out_19_V();
    void thread_ap_channel_done_layer2_out_1_V();
    void thread_ap_channel_done_layer2_out_20_V();
    void thread_ap_channel_done_layer2_out_21_V();
    void thread_ap_channel_done_layer2_out_22_V();
    void thread_ap_channel_done_layer2_out_23_V();
    void thread_ap_channel_done_layer2_out_24_V();
    void thread_ap_channel_done_layer2_out_25_V();
    void thread_ap_channel_done_layer2_out_26_V();
    void thread_ap_channel_done_layer2_out_27_V();
    void thread_ap_channel_done_layer2_out_28_V();
    void thread_ap_channel_done_layer2_out_29_V();
    void thread_ap_channel_done_layer2_out_2_V();
    void thread_ap_channel_done_layer2_out_30_V();
    void thread_ap_channel_done_layer2_out_31_V();
    void thread_ap_channel_done_layer2_out_3_V();
    void thread_ap_channel_done_layer2_out_4_V();
    void thread_ap_channel_done_layer2_out_5_V();
    void thread_ap_channel_done_layer2_out_6_V();
    void thread_ap_channel_done_layer2_out_7_V();
    void thread_ap_channel_done_layer2_out_8_V();
    void thread_ap_channel_done_layer2_out_9_V();
    void thread_ap_channel_done_layer4_out_0_V();
    void thread_ap_channel_done_layer4_out_10_V();
    void thread_ap_channel_done_layer4_out_11_V();
    void thread_ap_channel_done_layer4_out_12_V();
    void thread_ap_channel_done_layer4_out_13_V();
    void thread_ap_channel_done_layer4_out_14_V();
    void thread_ap_channel_done_layer4_out_15_V();
    void thread_ap_channel_done_layer4_out_16_V();
    void thread_ap_channel_done_layer4_out_17_V();
    void thread_ap_channel_done_layer4_out_18_V();
    void thread_ap_channel_done_layer4_out_19_V();
    void thread_ap_channel_done_layer4_out_1_V();
    void thread_ap_channel_done_layer4_out_20_V();
    void thread_ap_channel_done_layer4_out_21_V();
    void thread_ap_channel_done_layer4_out_22_V();
    void thread_ap_channel_done_layer4_out_23_V();
    void thread_ap_channel_done_layer4_out_24_V();
    void thread_ap_channel_done_layer4_out_25_V();
    void thread_ap_channel_done_layer4_out_26_V();
    void thread_ap_channel_done_layer4_out_27_V();
    void thread_ap_channel_done_layer4_out_28_V();
    void thread_ap_channel_done_layer4_out_29_V();
    void thread_ap_channel_done_layer4_out_2_V();
    void thread_ap_channel_done_layer4_out_30_V();
    void thread_ap_channel_done_layer4_out_31_V();
    void thread_ap_channel_done_layer4_out_3_V();
    void thread_ap_channel_done_layer4_out_4_V();
    void thread_ap_channel_done_layer4_out_5_V();
    void thread_ap_channel_done_layer4_out_6_V();
    void thread_ap_channel_done_layer4_out_7_V();
    void thread_ap_channel_done_layer4_out_8_V();
    void thread_ap_channel_done_layer4_out_9_V();
    void thread_ap_channel_done_layer5_out_0_V();
    void thread_ap_channel_done_layer5_out_10_V();
    void thread_ap_channel_done_layer5_out_11_V();
    void thread_ap_channel_done_layer5_out_12_V();
    void thread_ap_channel_done_layer5_out_13_V();
    void thread_ap_channel_done_layer5_out_14_V();
    void thread_ap_channel_done_layer5_out_15_V();
    void thread_ap_channel_done_layer5_out_1_V();
    void thread_ap_channel_done_layer5_out_2_V();
    void thread_ap_channel_done_layer5_out_3_V();
    void thread_ap_channel_done_layer5_out_4_V();
    void thread_ap_channel_done_layer5_out_5_V();
    void thread_ap_channel_done_layer5_out_6_V();
    void thread_ap_channel_done_layer5_out_7_V();
    void thread_ap_channel_done_layer5_out_8_V();
    void thread_ap_channel_done_layer5_out_9_V();
    void thread_ap_channel_done_layer7_out_0_V();
    void thread_ap_channel_done_layer7_out_10_V();
    void thread_ap_channel_done_layer7_out_11_V();
    void thread_ap_channel_done_layer7_out_12_V();
    void thread_ap_channel_done_layer7_out_13_V();
    void thread_ap_channel_done_layer7_out_14_V();
    void thread_ap_channel_done_layer7_out_15_V();
    void thread_ap_channel_done_layer7_out_1_V();
    void thread_ap_channel_done_layer7_out_2_V();
    void thread_ap_channel_done_layer7_out_3_V();
    void thread_ap_channel_done_layer7_out_4_V();
    void thread_ap_channel_done_layer7_out_5_V();
    void thread_ap_channel_done_layer7_out_6_V();
    void thread_ap_channel_done_layer7_out_7_V();
    void thread_ap_channel_done_layer7_out_8_V();
    void thread_ap_channel_done_layer7_out_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer2_out_0_V();
    void thread_ap_sync_channel_write_layer2_out_10_V();
    void thread_ap_sync_channel_write_layer2_out_11_V();
    void thread_ap_sync_channel_write_layer2_out_12_V();
    void thread_ap_sync_channel_write_layer2_out_13_V();
    void thread_ap_sync_channel_write_layer2_out_14_V();
    void thread_ap_sync_channel_write_layer2_out_15_V();
    void thread_ap_sync_channel_write_layer2_out_16_V();
    void thread_ap_sync_channel_write_layer2_out_17_V();
    void thread_ap_sync_channel_write_layer2_out_18_V();
    void thread_ap_sync_channel_write_layer2_out_19_V();
    void thread_ap_sync_channel_write_layer2_out_1_V();
    void thread_ap_sync_channel_write_layer2_out_20_V();
    void thread_ap_sync_channel_write_layer2_out_21_V();
    void thread_ap_sync_channel_write_layer2_out_22_V();
    void thread_ap_sync_channel_write_layer2_out_23_V();
    void thread_ap_sync_channel_write_layer2_out_24_V();
    void thread_ap_sync_channel_write_layer2_out_25_V();
    void thread_ap_sync_channel_write_layer2_out_26_V();
    void thread_ap_sync_channel_write_layer2_out_27_V();
    void thread_ap_sync_channel_write_layer2_out_28_V();
    void thread_ap_sync_channel_write_layer2_out_29_V();
    void thread_ap_sync_channel_write_layer2_out_2_V();
    void thread_ap_sync_channel_write_layer2_out_30_V();
    void thread_ap_sync_channel_write_layer2_out_31_V();
    void thread_ap_sync_channel_write_layer2_out_3_V();
    void thread_ap_sync_channel_write_layer2_out_4_V();
    void thread_ap_sync_channel_write_layer2_out_5_V();
    void thread_ap_sync_channel_write_layer2_out_6_V();
    void thread_ap_sync_channel_write_layer2_out_7_V();
    void thread_ap_sync_channel_write_layer2_out_8_V();
    void thread_ap_sync_channel_write_layer2_out_9_V();
    void thread_ap_sync_channel_write_layer4_out_0_V();
    void thread_ap_sync_channel_write_layer4_out_10_V();
    void thread_ap_sync_channel_write_layer4_out_11_V();
    void thread_ap_sync_channel_write_layer4_out_12_V();
    void thread_ap_sync_channel_write_layer4_out_13_V();
    void thread_ap_sync_channel_write_layer4_out_14_V();
    void thread_ap_sync_channel_write_layer4_out_15_V();
    void thread_ap_sync_channel_write_layer4_out_16_V();
    void thread_ap_sync_channel_write_layer4_out_17_V();
    void thread_ap_sync_channel_write_layer4_out_18_V();
    void thread_ap_sync_channel_write_layer4_out_19_V();
    void thread_ap_sync_channel_write_layer4_out_1_V();
    void thread_ap_sync_channel_write_layer4_out_20_V();
    void thread_ap_sync_channel_write_layer4_out_21_V();
    void thread_ap_sync_channel_write_layer4_out_22_V();
    void thread_ap_sync_channel_write_layer4_out_23_V();
    void thread_ap_sync_channel_write_layer4_out_24_V();
    void thread_ap_sync_channel_write_layer4_out_25_V();
    void thread_ap_sync_channel_write_layer4_out_26_V();
    void thread_ap_sync_channel_write_layer4_out_27_V();
    void thread_ap_sync_channel_write_layer4_out_28_V();
    void thread_ap_sync_channel_write_layer4_out_29_V();
    void thread_ap_sync_channel_write_layer4_out_2_V();
    void thread_ap_sync_channel_write_layer4_out_30_V();
    void thread_ap_sync_channel_write_layer4_out_31_V();
    void thread_ap_sync_channel_write_layer4_out_3_V();
    void thread_ap_sync_channel_write_layer4_out_4_V();
    void thread_ap_sync_channel_write_layer4_out_5_V();
    void thread_ap_sync_channel_write_layer4_out_6_V();
    void thread_ap_sync_channel_write_layer4_out_7_V();
    void thread_ap_sync_channel_write_layer4_out_8_V();
    void thread_ap_sync_channel_write_layer4_out_9_V();
    void thread_ap_sync_channel_write_layer5_out_0_V();
    void thread_ap_sync_channel_write_layer5_out_10_V();
    void thread_ap_sync_channel_write_layer5_out_11_V();
    void thread_ap_sync_channel_write_layer5_out_12_V();
    void thread_ap_sync_channel_write_layer5_out_13_V();
    void thread_ap_sync_channel_write_layer5_out_14_V();
    void thread_ap_sync_channel_write_layer5_out_15_V();
    void thread_ap_sync_channel_write_layer5_out_1_V();
    void thread_ap_sync_channel_write_layer5_out_2_V();
    void thread_ap_sync_channel_write_layer5_out_3_V();
    void thread_ap_sync_channel_write_layer5_out_4_V();
    void thread_ap_sync_channel_write_layer5_out_5_V();
    void thread_ap_sync_channel_write_layer5_out_6_V();
    void thread_ap_sync_channel_write_layer5_out_7_V();
    void thread_ap_sync_channel_write_layer5_out_8_V();
    void thread_ap_sync_channel_write_layer5_out_9_V();
    void thread_ap_sync_channel_write_layer7_out_0_V();
    void thread_ap_sync_channel_write_layer7_out_10_V();
    void thread_ap_sync_channel_write_layer7_out_11_V();
    void thread_ap_sync_channel_write_layer7_out_12_V();
    void thread_ap_sync_channel_write_layer7_out_13_V();
    void thread_ap_sync_channel_write_layer7_out_14_V();
    void thread_ap_sync_channel_write_layer7_out_15_V();
    void thread_ap_sync_channel_write_layer7_out_1_V();
    void thread_ap_sync_channel_write_layer7_out_2_V();
    void thread_ap_sync_channel_write_layer7_out_3_V();
    void thread_ap_sync_channel_write_layer7_out_4_V();
    void thread_ap_sync_channel_write_layer7_out_5_V();
    void thread_ap_sync_channel_write_layer7_out_6_V();
    void thread_ap_sync_channel_write_layer7_out_7_V();
    void thread_ap_sync_channel_write_layer7_out_8_V();
    void thread_ap_sync_channel_write_layer7_out_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n();
    void thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write();
    void thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue();
    void thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start();
    void thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n();
    void thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write();
    void thread_layer8_out_0_V();
    void thread_layer8_out_0_V_ap_vld();
    void thread_layer8_out_1_V();
    void thread_layer8_out_1_V_ap_vld();
    void thread_layer8_out_2_V();
    void thread_layer8_out_2_V_ap_vld();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n();
    void thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
