// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
//
// ==============================================================

/***************************** Include Files *********************************/
#include "xaes_basic.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAes_basic_CfgInitialize(XAes_basic *InstancePtr, XAes_basic_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAes_basic_Start(XAes_basic *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL) & 0x80;
    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAes_basic_IsDone(XAes_basic *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAes_basic_IsIdle(XAes_basic *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAes_basic_IsReady(XAes_basic *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAes_basic_EnableAutoRestart(XAes_basic *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XAes_basic_DisableAutoRestart(XAes_basic *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XAes_basic_Get_return(XAes_basic *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_AP_RETURN);
    return Data;
}
u32 XAes_basic_Get_data_in_BaseAddress(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE);
}

u32 XAes_basic_Get_data_in_HighAddress(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH);
}

u32 XAes_basic_Get_data_in_TotalBytes(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + 1);
}

u32 XAes_basic_Get_data_in_BitWidth(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAES_BASIC_AXILITES_WIDTH_DATA_IN;
}

u32 XAes_basic_Get_data_in_Depth(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAES_BASIC_AXILITES_DEPTH_DATA_IN;
}

u32 XAes_basic_Write_data_in_Words(XAes_basic *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    // for (i = 0; i < length; i++) {
    //     *(int *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + (offset + i)*4) = *(data + i);
    // }
    int *device_pointer = InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE;
    for(i=0; i<length; i++){
      device_pointer[offset + i] = data[i];
    }
    return length;
}

u32 XAes_basic_Read_data_in_Words(XAes_basic *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAes_basic_Write_data_in_Bytes(XAes_basic *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAes_basic_Read_data_in_Bytes(XAes_basic *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAES_BASIC_AXILITES_ADDR_DATA_IN_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_IN_BASE + offset + i);
    }
    return length;
}

u32 XAes_basic_Get_data_out_BaseAddress(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE);
}

u32 XAes_basic_Get_data_out_HighAddress(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH);
}

u32 XAes_basic_Get_data_out_TotalBytes(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + 1);
}

u32 XAes_basic_Get_data_out_BitWidth(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAES_BASIC_AXILITES_WIDTH_DATA_OUT;
}

u32 XAes_basic_Get_data_out_Depth(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAES_BASIC_AXILITES_DEPTH_DATA_OUT;
}

u32 XAes_basic_Write_data_out_Words(XAes_basic *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAes_basic_Read_data_out_Words(XAes_basic *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAes_basic_Write_data_out_Bytes(XAes_basic *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAes_basic_Read_data_out_Bytes(XAes_basic *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XAES_BASIC_AXILITES_ADDR_DATA_OUT_HIGH - XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XAES_BASIC_AXILITES_ADDR_DATA_OUT_BASE + offset + i);
    }
    return length;
}

void XAes_basic_InterruptGlobalEnable(XAes_basic *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_GIE, 1);
}

void XAes_basic_InterruptGlobalDisable(XAes_basic *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_GIE, 0);
}

void XAes_basic_InterruptEnable(XAes_basic *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_IER);
    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_IER, Register | Mask);
}

void XAes_basic_InterruptDisable(XAes_basic *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_IER);
    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_IER, Register & (~Mask));
}

void XAes_basic_InterruptClear(XAes_basic *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAes_basic_WriteReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_ISR, Mask);
}

u32 XAes_basic_InterruptGetEnabled(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_IER);
}

u32 XAes_basic_InterruptGetStatus(XAes_basic *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAes_basic_ReadReg(InstancePtr->Axilites_BaseAddress, XAES_BASIC_AXILITES_ADDR_ISR);
}
