Area,Delay,Score,Current Run,Episode,Verilog
595.84,2418.77,0.1,2.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,3.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,4.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,5.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,6.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,7.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,8.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,9.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,10.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,11.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,12.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,13.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,14.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,15.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,16.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,17.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,18.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,19.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,20.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,21.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,22.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,23.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,24.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,25.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,26.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,27.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,28.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,29.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,30.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,31.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,32.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,33.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,34.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,35.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,36.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,37.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,38.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,39.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,40.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,41.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,42.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,43.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,44.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,45.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,46.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,47.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,48.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,49.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,50.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,51.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,52.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,53.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,54.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,55.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,56.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,57.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,58.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,59.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,60.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] sum;
  wire cout;
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,61.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,62.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,63.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,64.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,65.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,66.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,67.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
N/A,N/A,-1,68.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 a1(sum_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum_64[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry_64[63:0] = {c7,c6,c5,c4,c3,c2,c1};
  assign sum_64 = carry_64[63:0] + sum_64[63:1];
  assign carry_64[64] = (carry_64[63:0] == 0)? 1'b0 : 1'b1;
  assign cout = carry_64[64];
  assign sum = sum_64[63:0];
endmodule"
595.84,2418.77,0.1,69.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,70.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,71.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] carry;
  adder_8 A1(sum[7:0], carry[7], in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], carry[15], in1[15:8], in2[15:8], carry[7]);
  adder_8 A3(sum[23:16], carry[23], in1[23:16], in2[23:16], carry[15]);
  adder_8 A4(sum[31:24], carry[31], in1[31:24], in2[31:24], carry[23]);
  adder_8 A5(sum[39:32], carry[39], in1[39:32], in2[39:32], carry[31]);
  adder_8 A6(sum[47:40], carry[47], in1[47:40], in2[47:40], carry[39]);
  adder_8 A7(sum[55:48], carry[55], in1[55:48], in2[55:48], carry[47]);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], carry[55]);
endmodule"
595.84,2418.77,0.1,72.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,73.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,74.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,75.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,76.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire[63:0] carry;
  wire[7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], carry[7:0], in1[63:56], in2[63:56], c7);
  adder_8 A9(sum[71:64], carry[15:8], in1[71:64], in2[71:64], carry[7:0]);
  adder_8 A10(sum[79:72], carry[23:16], in1[79:72], in2[79:72], carry[15:8]);
  adder_8 A11(sum[87:80], carry[31:24], in1[87:80], in2[87:80], carry[23:16]);
  adder_8 A12(sum[95:88], carry[39:32], in1[95:88], in2[95:88], carry[31:24]);
  adder_8 A13(sum[103:96], carry[47:40], in1[103:96], in2[103:96], carry[39:32]);
  adder_8 A14(sum[111:104], carry[55:48], in1[111:104], in2[111:104], carry[47:40]);
  adder_8 A15(sum[119:112], carry[63:56], in1[119:112], in2[119:112], carry[55:48]);
  adder_8 A16(sum[127:120], cout, in1[127:120], in2[127:120], carry[63:56]);
endmodule"
595.84,2418.77,0.1,77.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,78.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [63:0] sum;
  wire cout;
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
N/A,N/A,-1,79.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(in1_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(in1_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(in1_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(in1_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(in1_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(in1_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(in1_64[63:56], c8, in1[63:56], in2[63:56], c7);
  adder_8 A9(sum_64[7:0],   cout, in1_64[7:0], in2_64[7:0], 1'b0);
  adder_8 A10(sum_64[15:8], cout, in1_64[15:8], in2_64[15:8], c8);
  adder_8 A11(sum_64[23:16], cout, in1_64[23:16], in2_64[23:16], c8);
  adder_8 A12(sum_64[31:24], cout, in1_64[31:24], in2_64[31:24], c8);
  adder_8 A13(sum_64[39:32], cout, in1_64[39:32], in2_64[39:32], c8);
  adder_8 A14(sum_64[47:40], cout, in1_64[47:40], in2_64[47:40], c8);
  adder_8 A15(sum_64[55:48], cout, in1_64[55:48], in2_64[55:48], c8);
  adder_8 A16(sum_64[63:56], cout, in1_64[63:56], in2_64[63:56], c8);
  adder_8 A17(sum_64[71:64], cout, in1_64[71:64], in2_64[71:64], c8);
  adder_8 A18(sum_64[79:72], cout, in1_64[79:72], in2_64[79:72], c8);
  adder_8 A19(sum_64[87:80], cout, in1_64[87:80], in2_64[87:80], c8);
  adder_8 A20(sum_64[95:88], cout, in1_64[95:88], in2_64[95:88], c8);
  adder_8 A21(sum_64[103:96], cout, in1_64[103:96], in2_64[103:96], c8);
  adder_8 A22(sum_64[111:104], cout, in1_64[111:104], in2_64[111:104], c8);
  adder_8 A23(sum_64[119:112], cout, in1_64[119:112], in2_64[119:112], c8);
  adder_8 A24(sum_64[127:120], cout, in1_64[127:120], in2_64[127:120], c8);
  adder_8 A25("
595.84,2418.77,0.1,80.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,81.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,82.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,83.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,84.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,85.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,86.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,87.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,88.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,89.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,90.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], in2_64[7:0], cin, sum_64[7:0], c1);
  adder_8 A2(in1_64[15:8], in2_64[15:8], c1, sum_64[15:8], c2);
  adder_8 A3(in1_64[23:16], in2_64[23:16], c2, sum_64[23:16], c3);
  adder_8 A4(in1_64[31:24], in2_64[31:24], c3, sum_64[31:24], c4);
  adder_8 A5(in1_64[39:32], in2_64[39:32], c4, sum_64[39:32], c5);
  adder_8 A6(in1_64[47:40], in2_64[47:40], c5, sum_64[47:40], c6);
  adder_8 A7(in1_64[55:48], in2_64[55:48], c6, sum_64[55:48], c7);
  adder_8 A8(in1_64[63:56], in2_64[63:56], c7, sum_64[63:56], c8);
  adder_8 A9(in1_64[71:64], in2_64[71:64], c8, sum_64[71:64], c9);
  adder_8 A10(in1_64[79:72], in2_64[79:72], c9, sum_64[79:72], cout);
endmodule"
595.84,2418.77,0.1,91.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,92.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,93.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  adder_8 A1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 A3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 A4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 A5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 A6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 A7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,94.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,95.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,96.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
N/A,N/A,-1,97.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
    wire [63:0] s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,s12,s13,s14,s15,s16,s17,s18,s19,s20,s21,s22,s23,s24,s25,s26,s27,s28,s29,s30,s31,s32,s33,s34,s35,s36,s37,s38,s39,s40,s41,s42,s43,s44,s45,s46,s47,s48,s49,s50,s51,s52,s53,s54,s55,s56,s57,s58,s59,s60,s61,s62,s63;
    adder_8 a1(s1[7:0], c1, in1[7:0], in2[7:0], 1'b0);
    adder_8 a2(s2[7:0], c2, in1[7:0], in2[7:0], c1);
    adder_8 a3(s3[7:0], c3, in1[7:0], in2[7:0], c2);
    adder_8 a4(s4[7:0], c4, in1[7:0], in2[7:0], c3);
    adder_8 a5(s5[7:0], c5, in1[7:0], in2[7:0], c4);
    adder_8 a6(s6[7:0], c6, in1[7:0], in2[7:0], c5);
    adder_8 a7(s7[7:0], c7, in1[7:0], in2[7:0], c6);
    adder_8 a8(s8[7:0], c8, in1[7:0], in2[7:0], c7);
    adder_8 a9(s9[7:0], c9, in1[7:0], in2[7:0], c8);
    adder_8 a10(s10[7:0], c10, in1[7:0], in2[7:0], c9);
    adder_8 a11(s11[7:0], c11, in1[7:0], in2[7:0], c10);
    adder_8 a12(s12[7:0], c12, in1[7:0], in2[7:0], c11);
    adder_8 a13(s13[7:0], c13, in1[7:0], in2[7:0], c12);
    adder_8 a14(s14[7:0], c14, in1[7:0], in2[7:0], c13);
    adder_8 a15(s15[7:0], c15, in1[7:0], in2[7:0], c14);
    adder_8 a16(s16[7:0], c16, in1[7:0], in2[7:0], c15);
    adder_8 a17(s17[7:0], c17, in1[7:0], in2[7:0], c16);
    adder_8 a18(s18[7:0],"
595.84,2418.77,0.1,98.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,99.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire cout1, cout2, cout3, cout4, cout5, cout6, cout7, cout8;
  adder_8 A1(sum[7:0], cout1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], cout2, in1[15:8], in2[15:8], cout1);
  adder_8 A3(sum[23:16], cout3, in1[23:16], in2[23:16], cout2);
  adder_8 A4(sum[31:24], cout4, in1[31:24], in2[31:24], cout3);
  adder_8 A5(sum[39:32], cout5, in1[39:32], in2[39:32], cout4);
  adder_8 A6(sum[47:40], cout6, in1[47:40], in2[47:40], cout5);
  adder_8 A7(sum[55:48], cout7, in1[55:48], in2[55:48], cout6);
  adder_8 A8(sum[63:56], cout8, in1[63:56], in2[63:56], cout7);
  assign cout = cout8;
  assign sum = sum;
endmodule"
595.84,2418.77,0.1,100.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,101.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,102.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,103.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] cout_temp;
  wire [63:0] sum_temp;
  adder_8 A1(sum_temp[7:0], cout_temp[0], in1[7:0], in2[7:0], cin);
  adder_8 A2(sum_temp[15:8], cout_temp[1], in1[15:8], in2[15:8], cout_temp[0]);
  adder_8 A3(sum_temp[23:16], cout_temp[2], in1[23:16], in2[23:16], cout_temp[1]);
  adder_8 A4(sum_temp[31:24], cout_temp[3], in1[31:24], in2[31:24], cout_temp[2]);
  adder_8 A5(sum_temp[39:32], cout_temp[4], in1[39:32], in2[39:32], cout_temp[3]);
  adder_8 A6(sum_temp[47:40], cout_temp[5], in1[47:40], in2[47:40], cout_temp[4]);
  adder_8 A7(sum_temp[55:48], cout_temp[6], in1[55:48], in2[55:48], cout_temp[5]);
  adder_8 A8(sum_temp[63:56], cout_temp[7], in1[63:56], in2[63:56], cout_temp[6]);
  assign sum = sum_temp;
  assign cout = cout_temp;
endmodule"
595.84,2418.77,0.1,104.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,105.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,106.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,107.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,108.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,109.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,110.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,111.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,112.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,113.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,114.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,115.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,116.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,117.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,118.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,119.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,120.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,121.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,122.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,123.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [31:0] carry;
  adder_8 A1(sum[7:0], carry[0], in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], carry[1], in1[15:8], in2[15:8], carry[0]);
  adder_8 A3(sum[23:16], carry[2], in1[23:16], in2[23:16], carry[1]);
  adder_8 A4(sum[31:24], cout, in1[31:24], in2[31:24], carry[2]);
endmodule"
595.84,2418.77,0.1,124.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,125.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,126.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,127.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], in2_64[7:0], cin, sum_64[7:0], c1);
  adder_8 A2(in1_64[15:8], in2_64[15:8], c1, sum_64[15:8], c2);
  adder_8 A3(in1_64[23:16], in2_64[23:16], c2, sum_64[23:16], c3);
  adder_8 A4(in1_64[31:24], in2_64[31:24], c3, sum_64[31:24], c4);
  adder_8 A5(in1_64[39:32], in2_64[39:32], c4, sum_64[39:32], c5);
  adder_8 A6(in1_64[47:40], in2_64[47:40], c5, sum_64[47:40], c6);
  adder_8 A7(in1_64[55:48], in2_64[55:48], c6, sum_64[55:48], c7);
  adder_8 A8(in1_64[63:56], in2_64[63:56], c7, sum_64[63:56], c8);
  adder_8 A9(in1_64[71:64], in2_64[71:64], c8, sum_64[71:64], c9);
  adder_8 A10(in1_64[79:72], in2_64[79:72], c9, sum_64[79:72], c10);
  adder_8 A11(in1_64[87:80], in2_64[87:80], c10, sum_64[87:80], cout);
endmodule"
595.84,2418.77,0.1,128.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,129.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,130.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [63:0] sum;
  wire cout;
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,131.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
N/A,N/A,-0.1,132.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] sum;
  wire cout;
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,133.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,134.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,135.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,136.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,137.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,138.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,139.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,140.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,141.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,142.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,143.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,144.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,145.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,146.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,147.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,148.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] cout_d;
  wire [63:0] in1_d, in2_d;
  wire [7:0] sum_d;
  adder_8 a1(sum_d, cout_d[0], in1_d[7:0], in2_d[7:0], cin);
  adder_8 a2(sum_d, cout_d[1], in1_d[15:8], in2_d[15:8], cout_d[0]);
  adder_8 a3(sum_d, cout_d[2], in1_d[23:16], in2_d[23:16], cout_d[1]);
  adder_8 a4(sum_d, cout_d[3], in1_d[31:24], in2_d[31:24], cout_d[2]);
  adder_8 a5(sum_d, cout_d[4], in1_d[39:32], in2_d[39:32], cout_d[3]);
  adder_8 a6(sum_d, cout_d[5], in1_d[47:40], in2_d[47:40], cout_d[4]);
  adder_8 a7(sum_d, cout_d[6], in1_d[55:48], in2_d[55:48], cout_d[5]);
  adder_8 a8(sum_d, cout_d[7], in1_d[63:56], in2_d[63:56], cout_d[6]);
  assign sum = sum_d;
  assign cout = cout_d[7];
endmodule"
595.84,2418.77,0.1,149.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,150.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(in1_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(in1_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(in1_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(in1_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(in1_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(in1_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(in1_64[63:56], c8, in1[63:56], in2[63:56], c7);
  adder_8 A9(sum_64[7:0],   cout, in1_64[7:0], in2_64[7:0], 1'b0);
  adder_8 A10(sum_64[15:8], cout, in1_64[15:8], in2_64[15:8], c8);
  adder_8 A11(sum_64[23:16], cout, in1_64[23:16], in2_64[23:16], c8);
  adder_8 A12(sum_64[31:24], cout, in1_64[31:24], in2_64[31:24], c8);
  adder_8 A13(sum_64[39:32], cout, in1_64[39:32], in2_64[39:32], c8);
  adder_8 A14(sum_64[47:40], cout, in1_64[47:40], in2_64[47:40], c8);
  adder_8 A15(sum_64[55:48], cout, in1_64[55:48], in2_64[55:48], c8);
  adder_8 A16(sum_64[63:56], cout, in1_64[63:56], in2_64[63:56], c8);
  adder_8 A17(sum_64[71:64], cout, in1_64[71:64], in2_64[71:64], c8);
  adder_8 A18(sum_64[79:72], cout, in1_64[79:72], in2_64[79:72], c8);
  adder_8 A19(sum_64[87:80], cout, in1_64[87:80], in2_64[87:80], c8);
  adder_8 A20(sum_64[95:88], cout, in1_64[95:88], in2_64[95:88], c8);
  adder_8 A21(sum_64[103:96], cout, in1_64[103:96], in2_64[103:96], c8);
  adder_8 A22(sum_64[111:104], cout, in1_64[111:104], in2_64[111:104], c8);
  adder_8 A23(sum_64[119:112], cout, in1_64[119:112], in2_64[119:112], c8);
  adder_8 A24(sum_64[127:120], cout, in1_64[127:120], in2_64[127:120], c8);
  adder_8 A25("
N/A,N/A,-1,151.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire [7:0] carry;
  adder_8 A1(sum[7:0], carry[7], in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], carry[15], in1[15:8], in2[15:8], carry[7]);
  adder_8 A3(sum[23:16], carry[23], in1[23:16], in2[23:16], carry[15]);
  adder_8 A4(sum[31:24], carry[31], in1[31:24], in2[31:24], carry[23]);
  adder_8 A5(sum[39:32], carry[39], in1[39:32], in2[39:32], carry[31]);
  adder_8 A6(sum[47:40], carry[47], in1[47:40], in2[47:40], carry[39]);
  adder_8 A7(sum[55:48], carry[55], in1[55:48], in2[55:48], carry[47]);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], carry[55]);
endmodule"
N/A,N/A,-0.1,152.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,153.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,154.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,155.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,0.1,156.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,157.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,158.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,159.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,160.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,161.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,162.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,163.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,164.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,165.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,166.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,167.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,168.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,169.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], cout, in1[31:24], in2[31:24], c3);
endmodule"
595.84,2418.77,0.1,170.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  adder_8 A1(sum[7:0], carry[7:0], in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], carry[15:8], in1[15:8], in2[15:8], carry[7:0]);
  adder_8 A3(sum[23:16], carry[23:16], in1[23:16], in2[23:16], carry[15:8]);
  adder_8 A4(sum[31:24], carry[31:24], in1[31:24], in2[31:24], carry[23:16]);
  adder_8 A5(sum[39:32], carry[39:32], in1[39:32], in2[39:32], carry[31:24]);
  adder_8 A6(sum[47:40], carry[47:40], in1[47:40], in2[47:40], carry[39:32]);
  adder_8 A7(sum[55:48], carry[55:48], in1[55:48], in2[55:48], carry[47:40]);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], carry[55:48]);
endmodule"
595.84,2418.77,0.1,171.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,172.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] s1;
  wire c1;
  adder_8 a1(s1[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(s1[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(s1[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(s1[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(s1[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(s1[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(s1[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(s1[63:56], cout, in1[63:56], in2[63:56], c7);
  assign sum = s1;
endmodule"
595.84,2418.77,0.1,173.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,174.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,175.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,176.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,177.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,178.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,179.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,180.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] sum_temp;
  wire [63:0] c_temp;
  adder_8 a1(sum_temp[7:0], c_temp[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum_temp[15:8], c_temp[1], in1[15:8], in2[15:8], c_temp[0]);
  adder_8 a3(sum_temp[23:16], c_temp[2], in1[23:16], in2[23:16], c_temp[1]);
  adder_8 a4(sum_temp[31:24], c_temp[3], in1[31:24], in2[31:24], c_temp[2]);
  adder_8 a5(sum_temp[39:32], c_temp[4], in1[39:32], in2[39:32], c_temp[3]);
  adder_8 a6(sum_temp[47:40], c_temp[5], in1[47:40], in2[47:40], c_temp[4]);
  adder_8 a7(sum_temp[55:48], c_temp[6], in1[55:48], in2[55:48], c_temp[5]);
  adder_8 a8(sum_temp[63:56], cout, in1[63:56], in2[63:56], c_temp[6]);
  assign sum = sum_temp;
  assign cout = c_temp[7];
endmodule"
595.84,2418.77,0.1,181.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,182.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,183.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,184.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,0.1,185.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,186.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,187.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,188.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] in1_1, in2_1;
  wire [63:0] in1_2, in2_2;
  wire [63:0] in1_3, in2_3;
  wire [63:0] in1_4, in2_4;
  wire [63:0] in1_5, in2_5;
  wire [63:0] in1_6, in2_6;
  wire [63:0] in1_7, in2_7;
  wire [63:0] in1_8, in2_8;
  wire [63:0] in1_9, in2_9;
  wire [63:0] in1_10, in2_10;
  wire [63:0] in1_11, in2_11;
  wire [63:0] in1_12, in2_12;
  wire [63:0] in1_13, in2_13;
  wire [63:0] in1_14, in2_14;
  wire [63:0] in1_15, in2_15;
  wire [63:0] in1_16, in2_16;
  wire [63:0] in1_17, in2_17;
  wire [63:0] in1_18, in2_18;
  wire [63:0] in1_19, in2_19;
  wire [63:0] in1_20, in2_20;
  wire [63:0] in1_21, in2_21;
  wire [63:0] in1_22, in2_22;
  wire [63:0] in1_23, in2_23;
  wire [63:0] in1_24, in2_24;
  wire [63:0] in1_25, in2_25;
  wire [63:0] in1_26, in2_26;
  wire [63:0] in1_27, in2_27;
  wire [63:0] in1_28, in2_28;
  wire [63:0] in1_29, in2_29;
  wire [63:0] in1_30, in2_30;
  wire [63:0] in1_31, in2_31;
  wire [63:0] in1_32, in2_32;
  wire [63:0] in1_33, in2_33;
  wire [63:0] in1_34, in2_34;
  wire [63:0] in1_35, in2_35;
  wire [63:0] in1_36, in2_36;
  wire [63:0] in1_37, in2_37;
  wire [63:0] in1_38, in2_38;
  wire [63:0] in1_39, in2_39;
  wire [63:0] in1_40, in2_40;
  wire [63:0] in1_41, in2_41;
  wire [63:0] in1_42, in2_42;
  wire [63:0] in1_43, in2_43;
  wire [63:0] in1_44, in2_44;
  wire [63:0] in1_45, in2_45;
  wire [63:0] in1_46, in2_46;
  wire [63:0] in1_47, in2_47;
  wire [63:0] in1_48, in2_48;
  wire [63:0] in1_49, in2_49;
  wire [63:0] in1_50, in2_50;
  wire [63:0] in1_51, in2_51;
  wire [63:0] in1_52, in2_52;
  wire [63:0] in1_53, in2_53;
  wire [63:0] in1_54, in2_54;
  wire [63:0] in1_55, in2_55;
  wire [63:0] in1_"
595.84,2418.77,0.1,189.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,190.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,191.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,192.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,193.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,194.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15;
  wire c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31;
  wire c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47;
  wire c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,195.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,196.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 a1(sum_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum_64[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry_64[63:0] = {c7, c6, c5, c4, c3, c2, c1};
  assign sum_64 = carry_64[63:0] + sum_64[63:1];
  assign carry_64[64] = (carry_64[63:0] == 0)? 1'b0 : 1'b1;
  assign cout = carry_64[64];
  assign sum = sum_64[63:0];
endmodule"
595.84,2418.77,0.1,197.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,198.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire[63:0] carry;
  wire[7:0] carry_1;
  wire[7:0] carry_2;
  wire[7:0] carry_3;
  wire[7:0] carry_4;
  wire[7:0] carry_5;
  wire[7:0] carry_6;
  wire[7:0] carry_7;
  wire[7:0] carry_8;
  wire[7:0] carry_9;
  wire[7:0] carry_10;
  wire[7:0] carry_11;
  wire[7:0] carry_12;
  wire[7:0] carry_13;
  wire[7:0] carry_14;
  wire[7:0] carry_15;
  wire[7:0] carry_16;
  wire[7:0] carry_17;
  wire[7:0] carry_18;
  wire[7:0] carry_19;
  wire[7:0] carry_20;
  wire[7:0] carry_21;
  wire[7:0] carry_22;
  wire[7:0] carry_23;
  wire[7:0] carry_24;
  wire[7:0] carry_25;
  wire[7:0] carry_26;
  wire[7:0] carry_27;
  wire[7:0] carry_28;
  wire[7:0] carry_29;
  wire[7:0] carry_30;
  wire[7:0] carry_31;
  wire[7:0] carry_32;
  wire[7:0] carry_33;
  wire[7:0] carry_34;
  wire[7:0] carry_35;
  wire[7:0] carry_36;
  wire[7:0] carry_37;
  wire[7:0] carry_38;
  wire[7:0] carry_39;
  wire[7:0] carry_40;
  wire[7:0] carry_41;
  wire[7:0] carry_42;
  wire[7:0] carry_43;
  wire[7:0] carry_44;
  wire[7:0] carry_45;
  wire[7:0] carry_46;
  wire[7:0] carry_47;
  wire[7:0] carry_48;
  wire[7:0] carry_49;
  wire[7:0] carry_50;
  wire[7:0] carry_51;
  wire[7:0] carry_52;
  wire[7:0] carry_53;
  wire[7:0] carry_54;
  wire[7:0] carry_55;
  wire[7:0] carry_56;
  wire[7:0] carry_57;
  wire[7:0] carry_58;
  wire[7:0] carry_59;
  wire[7:0] carry_60;
  wire[7:0] carry_61;
  wire[7:0] carry_62;
  wire[7:0] carry_63;
  wire[7:0] carry_64;
  
  full_adder_1 FA1(carry[0], carry_1[0], in1[0], in2[0], cin);
  full_adder_1 FA2(carry[1], carry_1[1], in1[1], in2[1], carry_1[0]);
  full_adder_1 FA3(carry[2], carry_1[2], in1[2], in2[2], carry_1[1]);
  full_adder_1 FA4(carry[3], carry_1[3], in1[3], in2[3], carry_1[2]);
  full_adder_1 FA5(carry[4], carry_1[4], in1[4], in2[4], carry_1[3]);
  full_adder_1 FA6(carry[5], carry_1[5], in1[5], in2[5], carry_1[4]);
  full_adder_"
595.84,2418.77,0.1,199.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,200.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,201.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,202.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,203.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,204.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16;
  wire c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32;
  wire c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48;
  wire c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,205.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,206.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,207.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,208.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,209.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,210.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,211.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,212.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,213.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17;
  wire c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33;
  wire c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49;
  wire c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,214.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, cout1, cout2, cout3, cout4, cout5, cout6, cout7, cout8;
  adder_8 A1(sum[7:0], cout1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], cout2, in1[15:8], in2[15:8], cout1);
  adder_8 A3(sum[23:16], cout3, in1[23:16], in2[23:16], cout2);
  adder_8 A4(sum[31:24], cout4, in1[31:24], in2[31:24], cout3);
  adder_8 A5(sum[39:32], cout5, in1[39:32], in2[39:32], cout4);
  adder_8 A6(sum[47:40], cout6, in1[47:40], in2[47:40], cout5);
  adder_8 A7(sum[55:48], cout7, in1[55:48], in2[55:48], cout6);
  adder_8 A8(sum[63:56], cout8, in1[63:56], in2[63:56], cout7);
  assign cout = cout8;
  assign sum = sum;
endmodule"
595.84,2418.77,0.1,215.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,216.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,217.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,218.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,219.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,220.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,221.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,222.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,223.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,224.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,225.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,226.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0],  c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,227.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15;
  wire c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31;
  wire c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47;
  wire c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,228.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,229.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,230.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,231.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,232.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,233.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,234.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16;
  wire c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32;
  wire c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48;
  wire c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,235.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 b1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 b2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 b3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 b4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 b5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 b6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 b7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 b8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,236.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,237.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,238.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7, c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,239.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,240.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18;
  wire c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35;
  wire c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52;
  wire c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,241.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c0, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c1, in1[15:8], in2[15:8], c0);
  adder_8 a3(sum[23:16], c2, in1[23:16], in2[23:16], c1);
  adder_8 a4(sum[31:24], c3, in1[31:24], in2[31:24], c2);
  adder_8 a5(sum[39:32], c4, in1[39:32], in2[39:32], c3);
  adder_8 a6(sum[47:40], c5, in1[47:40], in2[47:40], c4);
  adder_8 a7(sum[55:48], c6, in1[55:48], in2[55:48], c5);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c6);
endmodule"
595.84,2418.77,0.1,242.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,243.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,244.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,245.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,246.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,247.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A0(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A1(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A2(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A3(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A4(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A5(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A6(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A7(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,248.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c_outs[0:63];
  wire [63:0] in1_64, in2_64;
  wire [63:0] c_outs_64;
  wire [63:0] out_64;
  wire [7:0] c_outs_8;
  wire [63:0] in1_8, in2_8;
  wire [63:0] c_outs_8_64;
  wire [63:0] out_8;
  wire [7:0] c_outs_8_1;
  wire [63:0] in1_8_1, in2_8_1;
  wire [63:0] c_outs_8_1_64;
  wire [63:0] out_8_1;
  wire [7:0] c_outs_8_1_1;
  wire [63:0] in1_8_1_1, in2_8_1_1;
  wire [63:0] c_outs_8_1_1_64;
  wire [63:0] out_8_1_1;
  wire [7:0] c_outs_8_1_1_1;
  wire [63:0] in1_8_1_1_1, in2_8_1_1_1;
  wire [63:0] c_outs_8_1_1_1_64;
  wire [63:0] out_8_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1, in2_8_1_1_1_1;
  wire [63:0] c_outs_8_1_1_1_1_64;
  wire [63:0] out_8_1_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1_1, in2_8_1_1_1_1_1;
  wire [63:0] c_outs_8_1_1_1_1_1_64;
  wire [63:0] out_8_1_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1_1_1, in2_8_1_1_1_1_1_1;
  wire [63:0] c_outs_8_1_1_1_1_1_1_64;
  wire [63:0] out_8_1_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1_1_1, in2_8_1_1_1_1_1_1;
  wire [63:0] c_outs_8_1_1_1_1_1_1_64;
  wire [63:0] out_8_1_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1_1_1, in2_8_1_1_1_1_1_1;
  wire [63:0] c_outs_8_1_1_1_1_1_1_64;
  wire [63:0] out_8_1_1_1_1;
  wire [7:0] c_outs_8_1_1_1_1_1_1;
  wire [63:0] in1_8_1_1_1_1_1_1, in2_8_1_1_1_1_1_1;
  wire [63:0] c_outs_8_1_1"
595.84,2418.77,0.1,249.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17;
  wire c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33;
  wire c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49;
  wire c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,250.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,251.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,252.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,253.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 a8(sum[7:0], c8, in1[7:0], in2[7:0], cin);
  adder_8 a7(sum[15:8], c1, in1[15:8], in2[15:8], c8);
  adder_8 a6(sum[23:16], c2, in1[23:16], in2[23:16], c1);
  adder_8 a5(sum[31:24], c3, in1[31:24], in2[31:24], c2);
  adder_8 a4(sum[39:32], c4, in1[39:32], in2[39:32], c3);
  adder_8 a3(sum[47:40], c5, in1[47:40], in2[47:40], c4);
  adder_8 a2(sum[55:48], c6, in1[55:48], in2[55:48], c5);
  adder_8 a1(sum[63:56], c7, in1[63:56], in2[63:56], c6);
  adder_8 a0(cout, cout, in1[63:64], in2[63:64], c7);
endmodule"
595.84,2418.77,0.1,254.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,255.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,256.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19;
  wire c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37;
  wire c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55;
  wire c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,257.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15;
  wire c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31;
  wire c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47;
  wire c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,258.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,259.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,260.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20;
  wire c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39;
  wire c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58;
  wire c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,261.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16;
  wire c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32;
  wire c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48;
  wire c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,262.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,263.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,264.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,265.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,266.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,267.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,268.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,269.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,270.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,271.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,272.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17;
  wire c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33;
  wire c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49;
  wire c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,273.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,274.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,275.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15;
  wire c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31;
  wire c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47;
  wire c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,276.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], in2_64[7:0], cin, sum_64[7:0], c1);
  adder_8 A2(in1_64[15:8], in2_64[15:8], c1, sum_64[15:8], c2);
  adder_8 A3(in1_64[23:16], in2_64[23:16], c2, sum_64[23:16], c3);
  adder_8 A4(in1_64[31:24], in2_64[31:24], c3, sum_64[31:24], c4);
  adder_8 A5(in1_64[39:32], in2_64[39:32], c4, sum_64[39:32], c5);
  adder_8 A6(in1_64[47:40], in2_64[47:40], c5, sum_64[47:40], c6);
  adder_8 A7(in1_64[55:48], in2_64[55:48], c6, sum_64[55:48], c7);
  adder_8 A8(in1_64[63:56], in2_64[63:56], c7, sum_64[63:56], c8);
  adder_8 A9(in1_64[71:64], in2_64[71:64], c8, sum_64[71:64], c9);
  adder_8 A10(in1_64[79:72], in2_64[79:72], c9, sum_64[79:72], cout);
endmodule"
595.84,2418.77,0.1,277.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,278.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,279.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,280.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-0.1,281.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  adder_8 a1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 a3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 a4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 a5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 a6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 a7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
595.84,2418.77,0.1,282.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 	wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
	adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
	adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
	adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
	adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
	adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
	adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
	adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
	adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
N/A,N/A,-1,283.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(in1_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(in1_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(in1_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(in1_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(in1_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(in1_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(in1_64[63:56], c8, in1[63:56], in2[63:56], c7);
  adder_8 A9(sum_64[7:0],   cout, in1_64[7:0], in2_64[7:0], 1'b0);
  adder_8 A10(sum_64[15:8], cout, in1_64[15:8], in2_64[15:8], c8);
  adder_8 A11(sum_64[23:16], cout, in1_64[23:16], in2_64[23:16], c8);
  adder_8 A12(sum_64[31:24], cout, in1_64[31:24], in2_64[31:24], c8);
  adder_8 A13(sum_64[39:32], cout, in1_64[39:32], in2_64[39:32], c8);
  adder_8 A14(sum_64[47:40], cout, in1_64[47:40], in2_64[47:40], c8);
  adder_8 A15(sum_64[55:48], cout, in1_64[55:48], in2_64[55:48], c8);
  adder_8 A16(sum_64[63:56], cout, in1_64[63:56], in2_64[63:56], c8);
  adder_8 A17(sum_64[71:64], cout, in1_64[71:64], in2_64[71:64], c8);
  adder_8 A18(sum_64[79:72], cout, in1_64[79:72], in2_64[79:72], c8);
  adder_8 A19(sum_64[87:80], cout, in1_64[87:80], in2_64[87:80], c8);
  adder_8 A20(sum_64[95:88], cout, in1_64[95:88], in2_64[95:88], c8);
  adder_8 A21(sum_64[103:96], cout, in1_64[103:96], in2_64[103:96], c8);
  adder_8 A22(sum_64[111:104], cout, in1_64[111:104], in2_64[111:104], c8);
  adder_8 A23(sum_64[119:112], cout, in1_64[119:112], in2_64[119:112], c8);
  adder_8 A24(sum_64[127:120], cout, in1_64[127:120], in2_64[127:120], c8);
  adder_8 A25("
595.84,2418.77,0.1,284.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,285.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,286.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,287.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,288.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,289.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,290.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
   wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
 
   adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
   adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
   adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
   adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
   adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
   adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
   adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
   adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
 
endmodule"
N/A,N/A,-0.1,291.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  adder_8 A1(sum[7:0], cout, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], cout, in1[15:8], in2[15:8], cout);
  adder_8 A3(sum[23:16], cout, in1[23:16], in2[23:16], cout);
  adder_8 A4(sum[31:24], cout, in1[31:24], in2[31:24], cout);
  adder_8 A5(sum[39:32], cout, in1[39:32], in2[39:32], cout);
  adder_8 A6(sum[47:40], cout, in1[47:40], in2[47:40], cout);
  adder_8 A7(sum[55:48], cout, in1[55:48], in2[55:48], cout);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], cout);
endmodule"
N/A,N/A,-1,292.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  wire [63:0] in1_64, in2_64;
  wire [63:0] sum_64;
  wire [63:0] carry_64;
  adder_8 A1(in1_64[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(in1_64[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(in1_64[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(in1_64[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(in1_64[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(in1_64[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(in1_64[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(in1_64[63:56], c8, in1[63:56], in2[63:56], c7);
  adder_8 A9(sum_64[7:0],   cout, in1_64[7:0], in2_64[7:0], 1'b0);
  adder_8 A10(sum_64[15:8], cout, in1_64[15:8], in2_64[15:8], c8);
  adder_8 A11(sum_64[23:16], cout, in1_64[23:16], in2_64[23:16], c8);
  adder_8 A12(sum_64[31:24], cout, in1_64[31:24], in2_64[31:24], c8);
  adder_8 A13(sum_64[39:32], cout, in1_64[39:32], in2_64[39:32], c8);
  adder_8 A14(sum_64[47:40], cout, in1_64[47:40], in2_64[47:40], c8);
  adder_8 A15(sum_64[55:48], cout, in1_64[55:48], in2_64[55:48], c8);
  adder_8 A16(sum_64[63:56], cout, in1_64[63:56], in2_64[63:56], c8);
  adder_8 A17(sum_64[71:64], cout, in1_64[71:64], in2_64[71:64], c8);
  adder_8 A18(sum_64[79:72], cout, in1_64[79:72], in2_64[79:72], c8);
  adder_8 A19(sum_64[87:80], cout, in1_64[87:80], in2_64[87:80], c8);
  adder_8 A20(sum_64[95:88], cout, in1_64[95:88], in2_64[95:88], c8);
  adder_8 A21(sum_64[103:96], cout, in1_64[103:96], in2_64[103:96], c8);
  adder_8 A22(sum_64[111:104], cout, in1_64[111:104], in2_64[111:104], c8);
  adder_8 A23(sum_64[119:112], cout, in1_64[119:112], in2_64[119:112], c8);
  adder_8 A24(sum_64[127:120], cout, in1_64[127:120], in2_64[127:120], c8);
  adder_8 A25("
595.84,2418.77,0.1,293.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,294.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,295.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
    wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
 
    adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
    adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
    adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
    adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
    adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
    adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
    adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
    adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,296.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,297.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,298.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,299.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,0.1,300.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
