;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SUB @121, 106
	SUB 412, 200
	ADD #0, 0
	DJN -1, @-20
	SUB -207, <-120
	SUB 62, @80
	DJN -1, @-20
	SUB 412, 200
	DJN -1, @-20
	JMN -207, @-120
	CMP -207, <-623
	SUB @121, 103
	SUB -207, <-120
	SUB -207, <-120
	JMP 1, @-1
	MOV -1, <-20
	JMN <412, @200
	SLT 121, 0
	SLT 121, 0
	SUB @-127, 100
	CMP @121, 106
	DJN 0, 2
	SUB @124, 106
	SUB @-127, 100
	SUB @121, 103
	ADD 240, 63
	MOV -1, <-20
	SPL @300, 90
	SPL @300, 90
	MOV -4, <-20
	ADD #270, <1
	ADD #270, <1
	MOV -4, <-20
	MOV -1, <-20
	ADD 240, -60
	MOV -4, <-20
	CMP -207, <-120
	SUB @121, 106
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SUB #12, @0
