module sti_decoding;

reg clk;
reg reset;
reg [111:0]in;
wire out;


initial
begin
 	clk <= 1;
	reset <= 0;
	#20
	reset <= 1;
  #10
  in <= 112'b0000000100001100000000000001000000111101010000000000101100000000000001000011000001000000000000110000000111111111;
  #10
  in <= 112'b1111110111111100000001000001000000000000010000001111010000000011111000000000111111110000001111111100001000000110;
  #10
  in <= 112'b0000000000110000000100000001111111011111110000000011111100000111111101000000111010010000001111110100001100000010;
  #10
  in <= 112'b0000000000001100000100000010000000000000011111110111111100000001000000000000111111100000000000011000000011101111;
  #10
  in <= 112'b0000001111111000001111111011000000111110000000010000001100000000000001111111011111110000000100010100000011111110;
  #10
  in <= 112'b0000000000011100000000000111000000000000010000111111101000000011110010111111011111110000000100100000000011111111;
  #10
  in <= 112'b0000001111111100000000010101000000000001000000111111111100000011111110000001111111000000001111111111111101111111;
  #10
  in <= 112'b0000000100011000000000000010000000111100100000000000101100000000000011000011000010000000000000110000000111111111
  /*#10
  in <= 112'b42_04_00_00_0D_00_00_00;
  #10
  in <= 112'b00_0C_00_03_01_02_00_00;
  #10
  in <= 112'bF2_00_00_00_00_70_07_00;
  #10
  in <= 112'b0B_FF_00_00_00_00_00_00;
  #10
  in <= 112'b01_FF_00_00_0D_00_00_00;
  #10
  in <= 112'b00_05_02_00_01_00_00_00;
  #10
  in <= 112'b00_00_00_00_00_00_00_07;
  #10
  in <= 112'b00_00_00_00_00_00_00_00;
  #10
  in <= 112'b42_04_00_00_0D_00_00_00;
  #10
  in <= 112'b00_0C_00_03_01_02_00_00;
  #10
  in <= 112'bF2_00_00_00_00_70_07_00;
  #10
  in <= 112'b0B_FF_00_00_00_00_00_00;
  #10
  in <= 112'b01_FF_00_00_0D_00_00_00;
  #10
  in <= 112'b00_05_02_00_01_00_00_00;
  #10
  in <= 112'b00_00_00_00_00_00_00_07;
  #10
  in <= 112'b00_00_00_00_00_00_00_00;
  #10
  in <= 112'b42_04_00_00_0D_00_00_00;
  #10
  in <= 112'b00_0C_00_03_01_02_00_00;
  #10
  in <= 112'bF2_00_00_00_00_70_07_00;
  #10
  in <= 112'b0B_FF_00_00_00_00_00_00;
  #10
  in <= 112'b01_FF_00_00_0D_00_00_00;
  #10
  in <= 112'b00_05_02_00_01_00_00_00;
  #10
  in <= 112'b00_00_00_00_00_00_00_07;
  #10
  in <= 112'b00_00_00_00_00_00_00_00;
  */
end

always #5 clk <= ~clk;

Decoding TEST(in,out,clk,reset); // define input & output ports of your top module by youself 



endmodule



