<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::I2C1::ISR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html">I2C1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html">ISR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::I2C1::ISR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt and Status register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a54c75c841f7e79fa7e8d1531f063ac1b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a54c75c841f7e79fa7e8d1531f063ac1b">ADDCODE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 17, 7 &gt;</td></tr>
<tr class="memdesc:a54c75c841f7e79fa7e8d1531f063ac1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address match code (Slave mode)  <a href="#a54c75c841f7e79fa7e8d1531f063ac1b">More...</a><br /></td></tr>
<tr class="separator:a54c75c841f7e79fa7e8d1531f063ac1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53140a83f83777ea20a37b837ff30534"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a53140a83f83777ea20a37b837ff30534">DIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 16, 1 &gt;</td></tr>
<tr class="memdesc:a53140a83f83777ea20a37b837ff30534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer direction (Slave mode)  <a href="#a53140a83f83777ea20a37b837ff30534">More...</a><br /></td></tr>
<tr class="separator:a53140a83f83777ea20a37b837ff30534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59b99b34b1bdf6170025ab0bbeb5cc3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab59b99b34b1bdf6170025ab0bbeb5cc3">BUSY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 15, 1 &gt;</td></tr>
<tr class="memdesc:ab59b99b34b1bdf6170025ab0bbeb5cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus busy.  <a href="#ab59b99b34b1bdf6170025ab0bbeb5cc3">More...</a><br /></td></tr>
<tr class="separator:ab59b99b34b1bdf6170025ab0bbeb5cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f57eb626f95598813ed5fc8168d481"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a68f57eb626f95598813ed5fc8168d481">ALERT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 13, 1 &gt;</td></tr>
<tr class="memdesc:a68f57eb626f95598813ed5fc8168d481"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMBus alert.  <a href="#a68f57eb626f95598813ed5fc8168d481">More...</a><br /></td></tr>
<tr class="separator:a68f57eb626f95598813ed5fc8168d481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73a158254c0374c4b9c68db8e8f906e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab73a158254c0374c4b9c68db8e8f906e">TIMEOUT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 12, 1 &gt;</td></tr>
<tr class="memdesc:ab73a158254c0374c4b9c68db8e8f906e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout or t_low detection flag.  <a href="#ab73a158254c0374c4b9c68db8e8f906e">More...</a><br /></td></tr>
<tr class="separator:ab73a158254c0374c4b9c68db8e8f906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cb555fe5dc560c6b5a529e7872f4bc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab5cb555fe5dc560c6b5a529e7872f4bc">PECERR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 11, 1 &gt;</td></tr>
<tr class="memdesc:ab5cb555fe5dc560c6b5a529e7872f4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PEC Error in reception.  <a href="#ab5cb555fe5dc560c6b5a529e7872f4bc">More...</a><br /></td></tr>
<tr class="separator:ab5cb555fe5dc560c6b5a529e7872f4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e96c82ce0397d6e1634d0c00cd6c0c5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a4e96c82ce0397d6e1634d0c00cd6c0c5">OVR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 10, 1 &gt;</td></tr>
<tr class="memdesc:a4e96c82ce0397d6e1634d0c00cd6c0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun/Underrun (slave mode)  <a href="#a4e96c82ce0397d6e1634d0c00cd6c0c5">More...</a><br /></td></tr>
<tr class="separator:a4e96c82ce0397d6e1634d0c00cd6c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8a3d3cbb436de8cac5d863bc3b4e3c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aba8a3d3cbb436de8cac5d863bc3b4e3c">ARLO</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 9, 1 &gt;</td></tr>
<tr class="memdesc:aba8a3d3cbb436de8cac5d863bc3b4e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost.  <a href="#aba8a3d3cbb436de8cac5d863bc3b4e3c">More...</a><br /></td></tr>
<tr class="separator:aba8a3d3cbb436de8cac5d863bc3b4e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91162154589dbd91f7397758cdd225b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#af91162154589dbd91f7397758cdd225b">BERR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 8, 1 &gt;</td></tr>
<tr class="memdesc:af91162154589dbd91f7397758cdd225b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus error.  <a href="#af91162154589dbd91f7397758cdd225b">More...</a><br /></td></tr>
<tr class="separator:af91162154589dbd91f7397758cdd225b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70eccf8880837c4edef5f9aa2aec4d7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ac70eccf8880837c4edef5f9aa2aec4d7">TCR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 7, 1 &gt;</td></tr>
<tr class="memdesc:ac70eccf8880837c4edef5f9aa2aec4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete Reload.  <a href="#ac70eccf8880837c4edef5f9aa2aec4d7">More...</a><br /></td></tr>
<tr class="separator:ac70eccf8880837c4edef5f9aa2aec4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761a8734f2042b85649445af55f95f5e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a761a8734f2042b85649445af55f95f5e">TC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 6, 1 &gt;</td></tr>
<tr class="memdesc:a761a8734f2042b85649445af55f95f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Complete (master mode)  <a href="#a761a8734f2042b85649445af55f95f5e">More...</a><br /></td></tr>
<tr class="separator:a761a8734f2042b85649445af55f95f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb3a282f511686ff978392d4f2bac43"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aacb3a282f511686ff978392d4f2bac43">STOPF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 5, 1 &gt;</td></tr>
<tr class="memdesc:aacb3a282f511686ff978392d4f2bac43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop detection flag.  <a href="#aacb3a282f511686ff978392d4f2bac43">More...</a><br /></td></tr>
<tr class="separator:aacb3a282f511686ff978392d4f2bac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9eb65d4bd53d52330b2091e2f419c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a7c9eb65d4bd53d52330b2091e2f419c7">NACKF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 4, 1 &gt;</td></tr>
<tr class="memdesc:a7c9eb65d4bd53d52330b2091e2f419c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not acknowledge received flag.  <a href="#a7c9eb65d4bd53d52330b2091e2f419c7">More...</a><br /></td></tr>
<tr class="separator:a7c9eb65d4bd53d52330b2091e2f419c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27f34044505da14a071a621c4ed46e4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab27f34044505da14a071a621c4ed46e4">ADDR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 3, 1 &gt;</td></tr>
<tr class="memdesc:ab27f34044505da14a071a621c4ed46e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address matched (slave mode)  <a href="#ab27f34044505da14a071a621c4ed46e4">More...</a><br /></td></tr>
<tr class="separator:ab27f34044505da14a071a621c4ed46e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1053d192da1563ec5c5ad541ed1d71"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aed1053d192da1563ec5c5ad541ed1d71">RXNE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 2, 1 &gt;</td></tr>
<tr class="memdesc:aed1053d192da1563ec5c5ad541ed1d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register not empty (receivers)  <a href="#aed1053d192da1563ec5c5ad541ed1d71">More...</a><br /></td></tr>
<tr class="separator:aed1053d192da1563ec5c5ad541ed1d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a332bbd27d18b4a3abe62235705b7d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a25a332bbd27d18b4a3abe62235705b7d">TXIS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005418, 1, 1 &gt;</td></tr>
<tr class="memdesc:a25a332bbd27d18b4a3abe62235705b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit interrupt status (transmitters)  <a href="#a25a332bbd27d18b4a3abe62235705b7d">More...</a><br /></td></tr>
<tr class="separator:a25a332bbd27d18b4a3abe62235705b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5929a1bac214831a7db45ecdda40a72f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a5929a1bac214831a7db45ecdda40a72f">TXE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005418, 0, 1 &gt;</td></tr>
<tr class="memdesc:a5929a1bac214831a7db45ecdda40a72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty (transmitters)  <a href="#a5929a1bac214831a7db45ecdda40a72f">More...</a><br /></td></tr>
<tr class="separator:a5929a1bac214831a7db45ecdda40a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interrupt and Status register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a54c75c841f7e79fa7e8d1531f063ac1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a54c75c841f7e79fa7e8d1531f063ac1b">STM32LIB::reg::I2C1::ISR::ADDCODE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 17, 7&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address match code (Slave mode) </p>

</div>
</div>
<a class="anchor" id="a53140a83f83777ea20a37b837ff30534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a53140a83f83777ea20a37b837ff30534">STM32LIB::reg::I2C1::ISR::DIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer direction (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ab59b99b34b1bdf6170025ab0bbeb5cc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab59b99b34b1bdf6170025ab0bbeb5cc3">STM32LIB::reg::I2C1::ISR::BUSY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus busy. </p>

</div>
</div>
<a class="anchor" id="a68f57eb626f95598813ed5fc8168d481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a68f57eb626f95598813ed5fc8168d481">STM32LIB::reg::I2C1::ISR::ALERT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMBus alert. </p>

</div>
</div>
<a class="anchor" id="ab73a158254c0374c4b9c68db8e8f906e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab73a158254c0374c4b9c68db8e8f906e">STM32LIB::reg::I2C1::ISR::TIMEOUT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timeout or t_low detection flag. </p>

</div>
</div>
<a class="anchor" id="ab5cb555fe5dc560c6b5a529e7872f4bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab5cb555fe5dc560c6b5a529e7872f4bc">STM32LIB::reg::I2C1::ISR::PECERR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PEC Error in reception. </p>

</div>
</div>
<a class="anchor" id="a4e96c82ce0397d6e1634d0c00cd6c0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a4e96c82ce0397d6e1634d0c00cd6c0c5">STM32LIB::reg::I2C1::ISR::OVR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun/Underrun (slave mode) </p>

</div>
</div>
<a class="anchor" id="aba8a3d3cbb436de8cac5d863bc3b4e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aba8a3d3cbb436de8cac5d863bc3b4e3c">STM32LIB::reg::I2C1::ISR::ARLO</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Arbitration lost. </p>

</div>
</div>
<a class="anchor" id="af91162154589dbd91f7397758cdd225b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#af91162154589dbd91f7397758cdd225b">STM32LIB::reg::I2C1::ISR::BERR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus error. </p>

</div>
</div>
<a class="anchor" id="ac70eccf8880837c4edef5f9aa2aec4d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ac70eccf8880837c4edef5f9aa2aec4d7">STM32LIB::reg::I2C1::ISR::TCR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer Complete Reload. </p>

</div>
</div>
<a class="anchor" id="a761a8734f2042b85649445af55f95f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a761a8734f2042b85649445af55f95f5e">STM32LIB::reg::I2C1::ISR::TC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer Complete (master mode) </p>

</div>
</div>
<a class="anchor" id="aacb3a282f511686ff978392d4f2bac43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aacb3a282f511686ff978392d4f2bac43">STM32LIB::reg::I2C1::ISR::STOPF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop detection flag. </p>

</div>
</div>
<a class="anchor" id="a7c9eb65d4bd53d52330b2091e2f419c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a7c9eb65d4bd53d52330b2091e2f419c7">STM32LIB::reg::I2C1::ISR::NACKF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Not acknowledge received flag. </p>

</div>
</div>
<a class="anchor" id="ab27f34044505da14a071a621c4ed46e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab27f34044505da14a071a621c4ed46e4">STM32LIB::reg::I2C1::ISR::ADDR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address matched (slave mode) </p>

</div>
</div>
<a class="anchor" id="aed1053d192da1563ec5c5ad541ed1d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#aed1053d192da1563ec5c5ad541ed1d71">STM32LIB::reg::I2C1::ISR::RXNE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40005418, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data register not empty (receivers) </p>

</div>
</div>
<a class="anchor" id="a25a332bbd27d18b4a3abe62235705b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a25a332bbd27d18b4a3abe62235705b7d">STM32LIB::reg::I2C1::ISR::TXIS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005418, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit interrupt status (transmitters) </p>

</div>
</div>
<a class="anchor" id="a5929a1bac214831a7db45ecdda40a72f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a5929a1bac214831a7db45ecdda40a72f">STM32LIB::reg::I2C1::ISR::TXE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005418, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register empty (transmitters) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
