Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:59:57 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.472ns (36.319%)  route 2.581ns (63.681%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     3.493 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, unplaced)         0.207     3.923    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.961 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, unplaced)         0.152     4.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.472ns (36.319%)  route 2.581ns (63.681%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     3.493 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, unplaced)         0.207     3.923    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.961 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, unplaced)         0.152     4.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.472ns (36.319%)  route 2.581ns (63.681%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     3.493 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, unplaced)         0.207     3.923    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.961 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, unplaced)         0.152     4.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.472ns (36.319%)  route 2.581ns (63.681%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     3.493 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln291_1_reg_753[5]_i_3_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, unplaced)         0.207     3.923    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.961 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, unplaced)         0.152     4.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.472ns (36.409%)  route 2.571ns (63.591%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.493 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, unplaced)         0.203     3.919    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.957 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, unplaced)         0.146     4.103    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.472ns (36.409%)  route 2.571ns (63.591%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.493 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, unplaced)         0.203     3.919    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.957 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, unplaced)         0.146     4.103    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.472ns (36.409%)  route 2.571ns (63.591%))
  Logic Levels:           15  (CARRY8=6 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.493 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, unplaced)         0.185     3.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.716 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, unplaced)         0.203     3.919    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.957 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, unplaced)         0.146     4.103    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_CE)      -0.061     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.518ns (38.993%)  route 2.375ns (61.007%))
  Logic Levels:           14  (CARRY8=6 LUT1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     3.525 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4/O
                         net (fo=1, unplaced)         0.140     3.665    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4_n_12
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_1/O
                         net (fo=4, unplaced)         0.198     3.953    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_S)       -0.074     7.912    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.518ns (38.993%)  route 2.375ns (61.007%))
  Logic Levels:           14  (CARRY8=6 LUT1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     3.525 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4/O
                         net (fo=1, unplaced)         0.140     3.665    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4_n_12
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_1/O
                         net (fo=4, unplaced)         0.198     3.953    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_S)       -0.074     7.912    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.518ns (38.993%)  route 2.375ns (61.007%))
  Logic Levels:           14  (CARRY8=6 LUT1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[17])
                                                      0.218     0.278 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.217     0.495    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.620 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[2]_INST_0/O
                         net (fo=2, unplaced)         0.185     0.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.843 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_6/O
                         net (fo=4, unplaced)         0.197     1.040    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[2]
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_14/O
                         net (fo=1, unplaced)         0.028     1.105    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[2]
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     1.273 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     1.278    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     1.394 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/O[7]
                         net (fo=19, unplaced)        0.186     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.650 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__1/O
                         net (fo=1, unplaced)         0.242     1.892    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     1.975 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     2.227    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.264 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, unplaced)         0.023     2.287    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     2.484 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     2.489    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.605 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, unplaced)        0.203     2.808    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
                         LUT1 (Prop_LUT1_I0_O)        0.070     2.878 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_1__2/O
                         net (fo=1, unplaced)         0.242     3.120    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4][0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     3.203 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, unplaced)        0.252     3.455    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     3.525 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4/O
                         net (fo=1, unplaced)         0.140     3.665    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4_n_12
                         LUT6 (Prop_LUT6_I0_O)        0.090     3.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_1/O
                         net (fo=4, unplaced)         0.198     3.953    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDSE (Setup_FDSE_C_S)       -0.074     7.912    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  3.959    




