$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 1 $ bt $end
  $scope module between $end
   $var wire 8 % a [7:0] $end
   $var wire 1 & bt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10010000 #
0$
b10010000 %
0&
#10
b01100100 #
1$
b01100100 %
1&
#20
b01110111 #
b01110111 %
#30
b00101010 #
b00101010 %
#40
b11010111 #
0$
b11010111 %
0&
#50
b01110110 #
1$
b01110110 %
1&
#60
b01000001 #
b01000001 %
#70
b10100101 #
0$
b10100101 %
0&
#80
b11101101 #
b11101101 %
#90
b01101011 #
1$
b01101011 %
1&
#100
b00000000 #
0$
b00000000 %
0&
#110
b00011001 #
b00011001 %
#120
b00011010 #
1$
b00011010 %
1&
#130
b11111111 #
0$
b11111111 %
0&
#140
b01111110 #
b01111110 %
#150
b01111100 #
1$
b01111100 %
1&
#160
b10000000 #
0$
b10000000 %
0&
#170
b11100111 #
b11100111 %
#180
b11100110 #
b11100110 %
#190
b11001000 #
b11001000 %
#210
#220
#230
#240
