# Code auto-generated at Mon Jul 14 09:12:20 2014
# Author: lchu
# Registrer info database
bregDb = [{'comment': u'Name : RANK_TIME_ALIG_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Package rank timing alignment disable\n', 'attribs': [u'RW', u'OP'], 'name': u'rank_time_alig_en', 'default': 0, 'bitAddr': [31, 31], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : BODT_IN_TRANSPARENT\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: BODT input disable in transparent mode\n', 'attribs': [u'RW', u'OP'], 'name': u'bodt_in_transparent', 'default': 0, 'bitAddr': [30, 30], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : TRANSPARENT_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Transparent mode disable\n', 'attribs': [u'RW', u'OP'], 'name': u'transparent_en', 'default': 0, 'bitAddr': [29, 29], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : READ_PRE_TRAN_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Read preamble training mode feature disable\n', 'attribs': [u'RW', u'OP'], 'name': u'read_pre_tran_en', 'default': 0, 'bitAddr': [28, 28], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : PDA_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: PDA mode disable\n', 'attribs': [u'RW', u'OP'], 'name': u'pda_en', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : MPR_OVERRIDE_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: MPR override mode disable\n', 'attribs': [u'RW', u'OP'], 'name': u'mpr_override_en', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : PBA_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: PBA mode disable\n', 'attribs': [u'RW', u'OP'], 'name': u'pba_en', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 4, 'func': 0}, {'comment': u'Name : RANK0_MDQS0_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on low nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 8, 'func': 0}, {'comment': u'Name : RANK0_MDQS0_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on low nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 8, 'func': 0}, {'comment': u'Name : RANK0_MDQS1_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on upper nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 12, 'func': 0}, {'comment': u'Name : RANK0_MDQS1_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 12, 'func': 0}, {'comment': u'Name : RANK0_MDQS0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nLower nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 16, 'func': 0}, {'comment': u'Name : RANK0_MDQS1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nUpper nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 20, 'func': 0}, {'comment': u'Name : FREQ_TRN\nAttribute : RW/OP\nDefault : 0\nDescription :\nBCK_t - BCK_c Frequency Training Control Word, decoding table(proposed spec register)\n', 'attribs': [u'RW', u'OP'], 'name': u'freq_trn', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 24, 'func': 0}, {'comment': u'Name : RANK0_MDQ_MDQS0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between lower nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdq_mdqs0_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 32, 'func': 0}, {'comment': u'Name : RANK0_MDQ_MDQS1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between upper nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdq_mdqs1_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 36, 'func': 0}, {'comment': u'Name : RANK0_MDQS0_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 40, 'func': 0}, {'comment': u'Name : RANK0_MDQS0_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDelay MDQS write leveling timing by  (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 40, 'func': 0}, {'comment': u'Name : RANK0_MDQS1_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 44, 'func': 0}, {'comment': u'Name : RANK0_MDQS1_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface write leveling control in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 44, 'func': 0}, {'comment': u'Name : RANK1_MDQS0_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on low nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 8, 'func': 1}, {'comment': u'Name : RANK1_MDQS0_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on low nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 8, 'func': 1}, {'comment': u'Name : RANK1_MDQS1_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on upper nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 12, 'func': 1}, {'comment': u'Name : RANK1_MDQS1_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 12, 'func': 1}, {'comment': u'Name : RANK1_MDQS0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nLower nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 16, 'func': 1}, {'comment': u'Name : RANK1_MDQS1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nUpper nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 20, 'func': 1}, {'comment': u'Name : RANK1_MDQ_MDQS0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between lower nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdq_mdqs0_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 32, 'func': 1}, {'comment': u'Name : RANK1_MDQ_MDQS1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between upper nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdq_mdqs1_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 36, 'func': 1}, {'comment': u'Name : RANK1_MDQS0_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 40, 'func': 1}, {'comment': u'Name : RANK1_MDQS0_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDelay MDQS write leveling timing by  (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 40, 'func': 1}, {'comment': u'Name : RANK1_MDQS1_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 44, 'func': 1}, {'comment': u'Name : RANK1_MDQS1_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface write leveling control in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 44, 'func': 1}, {'comment': u'Name : RANK2_MDQS0_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on low nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 8, 'func': 2}, {'comment': u'Name : RANK2_MDQS0_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on low nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 8, 'func': 2}, {'comment': u'Name : RANK2_MDQS1_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on upper nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 12, 'func': 2}, {'comment': u'Name : RANK2_MDQS1_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 12, 'func': 2}, {'comment': u'Name : RANK2_MDQS0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nLower nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 16, 'func': 2}, {'comment': u'Name : RANK2_MDQS1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nUpper nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 20, 'func': 2}, {'comment': u'Name : RANK2_MDQ_MDQS0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between lower nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdq_mdqs0_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 32, 'func': 2}, {'comment': u'Name : RANK2_MDQ_MDQS1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between upper nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdq_mdqs1_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 36, 'func': 2}, {'comment': u'Name : RANK2_MDQS0_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 40, 'func': 2}, {'comment': u'Name : RANK2_MDQS0_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDelay MDQS write leveling timing by  (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 40, 'func': 2}, {'comment': u'Name : RANK2_MDQS1_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 44, 'func': 2}, {'comment': u'Name : RANK2_MDQS1_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface write leveling control in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 44, 'func': 2}, {'comment': u'Name : RANK3_MDQS0_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on low nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 8, 'func': 3}, {'comment': u'Name : RANK3_MDQS0_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on low nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 8, 'func': 3}, {'comment': u'Name : RANK3_MDQS1_RD_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of DRAM interface receive enable delay on upper nibble\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_rd_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 12, 'func': 3}, {'comment': u'Name : RANK3_MDQS1_RD_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_rd_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 12, 'func': 3}, {'comment': u'Name : RANK3_MDQS0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nLower nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 16, 'func': 3}, {'comment': u'Name : RANK3_MDQS1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nUpper nibble MDQS delay control during read transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_rd_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 20, 'func': 3}, {'comment': u'Name : RANK3_MDQ_MDQS0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between lower nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdq_mdqs0_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 32, 'func': 3}, {'comment': u'Name : RANK3_MDQ_MDQS1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between upper nibble MDQS and MDQ during write transactions in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdq_mdqs1_wr_dly', 'default': 0, 'bitAddr': [24, 28], 'byteAddrM4': 36, 'func': 3}, {'comment': u'Name : RANK3_MDQS0_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 40, 'func': 3}, {'comment': u'Name : RANK3_MDQS0_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDelay MDQS write leveling timing by  (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 40, 'func': 3}, {'comment': u'Name : RANK3_MDQS1_WR_LVL_DLY_CYC\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditional cycles of MDQS write leveling delay cycle\n2\u2019h0: 0 nCK latency adder\n2\u2019h1: 1 nCK latency adder\n2\u2019h2: 2 nCK latency adder\n2\u2019h3: -1 nCK latency adder\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_wr_lvl_dly_cyc', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 44, 'func': 3}, {'comment': u'Name : RANK3_MDQS1_WR_LVL_PHASE\nAttribute : RW/OP\nDefault : 0\nDescription :\nDRAM interface write leveling control in steps of (1/64)*tck\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_wr_lvl_phase', 'default': 0, 'bitAddr': [24, 29], 'byteAddrM4': 44, 'func': 3}, {'comment': u'Name : CAS_LATENCY\nAttribute : RW/OP\nDefault : 0\nDescription :\nCAS Latency (A6, A5, A4, A2)\n', 'attribs': [u'RW', u'OP'], 'name': u'cas_latency', 'default': 0, 'bitAddr': [28, 31], 'byteAddrM4': 0, 'func': 4}, {'comment': u'Name : BL\nAttribute : RW/OP\nDefault : 0\nDescription :\nBL (A1, A0)\n', 'attribs': [u'RW', u'OP'], 'name': u'bl', 'default': 0, 'bitAddr': [24, 25], 'byteAddrM4': 0, 'func': 4}, {'comment': u'Name : AL\nAttribute : RW/OP\nDefault : 0\nDescription :\nAdditive Latency (A4, A3)\n', 'attribs': [u'RW', u'OP'], 'name': u'al', 'default': 0, 'bitAddr': [25, 26], 'byteAddrM4': 4, 'func': 4}, {'comment': u'Name : WR_CRC\nAttribute : RW/OP\nDefault : 0\nDescription :\nWrite CRC (A12)\n', 'attribs': [u'RW', u'OP'], 'name': u'wr_crc', 'default': 0, 'bitAddr': [31, 31], 'byteAddrM4': 8, 'func': 4}, {'comment': u'Name : CAS_WR_LATENCY\nAttribute : RW/OP\nDefault : 0\nDescription :\nCAS write latency (A5:A3)\n', 'attribs': [u'RW', u'OP'], 'name': u'cas_wr_latency', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 8, 'func': 4}, {'comment': u'Name : MPR_READ_FORMAT\nAttribute : RW/OP\nDefault : 0\nDescription :\nMPR read format (A12, A11)\n', 'attribs': [u'RW', u'OP'], 'name': u'mpr_read_format', 'default': 0, 'bitAddr': [30, 31], 'byteAddrM4': 12, 'func': 4}, {'comment': u'Name : GEARDOWN\nAttribute : RW/OP\nDefault : 0\nDescription :\nGeardown (A3)\n', 'attribs': [u'RW', u'OP'], 'name': u'geardown', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 12, 'func': 4}, {'comment': u'Name : WR_PREAMBLE\nAttribute : RW/OP\nDefault : 0\nDescription :\nWrite preamble (A12)\n', 'attribs': [u'RW', u'OP'], 'name': u'wr_preamble', 'default': 0, 'bitAddr': [31, 31], 'byteAddrM4': 16, 'func': 4}, {'comment': u'Name : RD_PREAMBLE\nAttribute : RW/OP\nDefault : 0\nDescription :\nRead preamble (A11)\n', 'attribs': [u'RW', u'OP'], 'name': u'rd_preamble', 'default': 0, 'bitAddr': [30, 30], 'byteAddrM4': 16, 'func': 4}, {'comment': u'Name : CAL_MODE\nAttribute : RW/OP\nDefault : 0\nDescription :\nCAL mode (A8:A6)\n', 'attribs': [u'RW', u'OP'], 'name': u'cal_mode', 'default': 0, 'bitAddr': [25, 27], 'byteAddrM4': 16, 'func': 4}, {'comment': u'Name : CA_PARITY_LATENCY\nAttribute : RW/OP\nDefault : 0\nDescription :\nCA parity latency (A2:A0)\n', 'attribs': [u'RW', u'OP'], 'name': u'ca_parity_latency', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 20, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ4_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq4_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 32, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq0_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 32, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ5_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq5_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 36, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq1_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 36, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ6_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq6_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 40, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ2_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq2_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 40, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ7_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq7_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 44, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ3_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq3_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 44, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ4_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq4_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 48, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq0_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 48, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ5_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq5_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 52, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq1_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 52, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ6_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq6_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 56, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ2_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq2_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 56, 'func': 4}, {'comment': u'Name : RANK0_MDQS1_MDQ7_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs1_mdq7_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 60, 'func': 4}, {'comment': u'Name : RANK0_MDQS0_MDQ3_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_mdqs0_mdq3_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 60, 'func': 4}, {'comment': u"Name : MPR0\nAttribute : RW/OP\nDefault : 8'h55\nDescription :\nMPR0\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr0', 'default': 85, 'bitAddr': [24, 31], 'byteAddrM4': 0, 'func': 5}, {'comment': u"Name : MPR1\nAttribute : RW/OP\nDefault : 8'h33\nDescription :\nMPR1\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr1', 'default': 51, 'bitAddr': [24, 31], 'byteAddrM4': 4, 'func': 5}, {'comment': u"Name : MPR2\nAttribute : RW/OP\nDefault : 8'h0f\nDescription :\nMPR2\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr2', 'default': 15, 'bitAddr': [24, 31], 'byteAddrM4': 8, 'func': 5}, {'comment': u"Name : MPR3\nAttribute : RW/OP\nDefault : 8'h00\nDescription :\nMPR3\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr3', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 12, 'func': 5}, {'comment': u'Name : RX_CYC_UP_RANK3\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_up_rank3', 'default': 0, 'bitAddr': [31, 31], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_UP_RANK2\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_up_rank2', 'default': 0, 'bitAddr': [30, 30], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_UP_RANK1\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_up_rank1', 'default': 0, 'bitAddr': [29, 29], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_UP_RANK0\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_up_rank0', 'default': 0, 'bitAddr': [28, 28], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_LW_RANK3\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_lw_rank3', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_LW_RANK2\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_lw_rank2', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_LW_RANK1\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_lw_rank1', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : RX_CYC_LW_RANK0\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Sign bit = +1       1:Sign bit = -1\n', 'attribs': [u'RW', u'OP'], 'name': u'rx_cyc_lw_rank0', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 16, 'func': 5}, {'comment': u'Name : DQ_VREF\nAttribute : RW/OP\nDefault : 0\nDescription :\nDQ VREF as % of VDD range\n', 'attribs': [u'RW', u'OP'], 'name': u'dq_vref', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 20, 'func': 5}, {'comment': u'Name : MDQ_VREF\nAttribute : RW/OP\nDefault : 0\nDescription :\nMDQ VREF as % of VDD range\n', 'attribs': [u'RW', u'OP'], 'name': u'mdq_vref', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 24, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ4_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq4_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 32, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq0_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 32, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ5_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq5_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 36, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq1_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 36, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ6_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq6_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 40, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ2_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq2_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 40, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ7_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq7_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 44, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ3_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq3_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 44, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ4_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq4_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 48, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq0_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 48, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ5_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq5_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 52, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq1_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 52, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ6_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq6_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 56, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ2_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq2_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 56, 'func': 5}, {'comment': u'Name : RANK1_MDQS1_MDQ7_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs1_mdq7_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 60, 'func': 5}, {'comment': u'Name : RANK1_MDQS0_MDQ3_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_mdqs0_mdq3_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 60, 'func': 5}, {'comment': u"Name : MPR4\nAttribute : RW/OP\nDefault : 8'h00\nDescription :\nMPR4\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr4', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 0, 'func': 6}, {'comment': u"Name : MPR5\nAttribute : RW/OP\nDefault : 8'h00\nDescription :\nMPR5\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr5', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 4, 'func': 6}, {'comment': u"Name : MPR6\nAttribute : RW/OP\nDefault : 8'h00\nDescription :\nMPR6\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr6', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 8, 'func': 6}, {'comment': u"Name : MPR7\nAttribute : RW/OP\nDefault : 8'h00\nDescription :\nMPR7\n", 'attribs': [u'RW', u'OP'], 'name': u'mpr7', 'default': 0, 'bitAddr': [24, 31], 'byteAddrM4': 12, 'func': 6}, {'comment': u'Name : LANE_UI_NUM\nAttribute : RW/OP\nDefault : 0\nDescription :\nSelect 1 of 8 bit lanes or UIs\n', 'attribs': [u'RW', u'OP'], 'name': u'lane_ui_num', 'default': 0, 'bitAddr': [29, 31], 'byteAddrM4': 16, 'func': 6}, {'comment': u'Name : LANE_ENB\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: select 1 lane for the entire burst\n1: select 1 unit interval within a burst\n', 'attribs': [u'RW', u'OP'], 'name': u'lane_enb', 'default': 0, 'bitAddr': [28, 28], 'byteAddrM4': 16, 'func': 6}, {'comment': u'Name : DRAM_VREFDQ_TRAN_RANGE\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Range1  1:Range2\n', 'attribs': [u'RW', u'OP'], 'name': u'dram_vrefdq_tran_range', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 16, 'func': 6}, {'comment': u'Name : HOST_VREFDQ_TRAN_RANGE\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:Range1  1:Range2\n', 'attribs': [u'RW', u'OP'], 'name': u'host_vrefdq_tran_range', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 16, 'func': 6}, {'comment': u'Name : DQ_OUT_STS\nAttribute : RW/OP\nDefault : 0\nDescription :\n0:per nibble  1: per lane\n', 'attribs': [u'RW', u'OP'], 'name': u'dq_out_sts', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 16, 'func': 6}, {'comment': u'Name : B7_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit7 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b7_sts', 'default': 1, 'bitAddr': [31, 31], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B6_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit6 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b6_sts', 'default': 1, 'bitAddr': [30, 30], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B5_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit5 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b5_sts', 'default': 1, 'bitAddr': [29, 29], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B4_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit4 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b4_sts', 'default': 1, 'bitAddr': [28, 28], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B3_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit3 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b3_sts', 'default': 1, 'bitAddr': [27, 27], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B2_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit2 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b2_sts', 'default': 1, 'bitAddr': [26, 26], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B1_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit1 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b1_sts', 'default': 1, 'bitAddr': [25, 25], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : B0_STS\nAttribute : RO\nDefault : 1\nDescription :\nBit0 within 1UI or 8UIs for a given data lane (selection in F6BC4x,DA4)\n', 'attribs': [u'RO'], 'name': u'b0_sts', 'default': 1, 'bitAddr': [24, 24], 'byteAddrM4': 20, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ4_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq4_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 32, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq0_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 32, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ5_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq5_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 36, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq1_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 36, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ6_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq6_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 40, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ2_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq2_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 40, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ7_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq7_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 44, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ3_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq3_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 44, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ4_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq4_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 48, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq0_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 48, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ5_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq5_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 52, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq1_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 52, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ6_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq6_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 56, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ2_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq2_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 56, 'func': 6}, {'comment': u'Name : RANK2_MDQS1_MDQ7_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs1_mdq7_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 60, 'func': 6}, {'comment': u'Name : RANK2_MDQS0_MDQ3_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_mdqs0_mdq3_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 60, 'func': 6}, {'comment': u'Name : ERR_LOG_REG_2ND\nAttribute : RO\nDefault : 0\nDescription :\n2nd register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_2nd', 'default': 0, 'bitAddr': [28, 31], 'byteAddrM4': 0, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_1ST\nAttribute : RO\nDefault : 0\nDescription :\n1st register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_1st', 'default': 0, 'bitAddr': [24, 27], 'byteAddrM4': 0, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_4TH\nAttribute : RO\nDefault : 0\nDescription :\n4th register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_4th', 'default': 0, 'bitAddr': [28, 31], 'byteAddrM4': 4, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_3RD\nAttribute : RO\nDefault : 0\nDescription :\n3rd register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_3rd', 'default': 0, 'bitAddr': [24, 27], 'byteAddrM4': 4, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_6TH\nAttribute : RO\nDefault : 0\nDescription :\n6th register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_6th', 'default': 0, 'bitAddr': [28, 31], 'byteAddrM4': 8, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_5TH\nAttribute : RO\nDefault : 0\nDescription :\n5th register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_5th', 'default': 0, 'bitAddr': [24, 27], 'byteAddrM4': 8, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_8TH\nAttribute : RO\nDefault : 0\nDescription :\n8th register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_8th', 'default': 0, 'bitAddr': [28, 31], 'byteAddrM4': 12, 'func': 7}, {'comment': u'Name : ERR_LOG_REG_7TH\nAttribute : RO\nDefault : 0\nDescription :\n7th register for command recorded when any error occur\n', 'attribs': [u'RO'], 'name': u'err_log_reg_7th', 'default': 0, 'bitAddr': [24, 27], 'byteAddrM4': 12, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ4_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq4_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 32, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ0_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq0_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 32, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ5_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq5_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 36, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ1_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq1_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 36, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ6_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq6_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 40, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ2_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq2_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 40, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ7_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq7_rd_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 44, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ3_RD_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQS delay during read transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq3_rd_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 44, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ4_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ4 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq4_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 48, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ0_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ0 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq0_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 48, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ5_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ5 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq5_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 52, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ1_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ1 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq1_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 52, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ6_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ6 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq6_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 56, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ2_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ2 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq2_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 56, 'func': 7}, {'comment': u'Name : RANK3_MDQS1_MDQ7_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ7 and upper nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs1_mdq7_wr_dly', 'default': 0, 'bitAddr': [28, 30], 'byteAddrM4': 60, 'func': 7}, {'comment': u'Name : RANK3_MDQS0_MDQ3_WR_DLY\nAttribute : RW/OP\nDefault : 0\nDescription :\nPhase control between MDQ3 and lower nibble baseline MDQ-MDQS delay during write transactions in steps of (1/64)*tck\n3\u2019h0: +0/64*tck;    3\u2019h1: +1/64*tck;\n3\u2019h2: +2/64*tck;    3\u2019h3: +3/64*tck;\n3\u2019h4: -0/64*tck;    3\u2019h5: -1/64*tck;\n3\u2019h6: -2/64*tck;    3\u2019h7: -3/64*tck;\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_mdqs0_mdq3_wr_dly', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 60, 'func': 7}, {'comment': u'Name : RTT_NOM\nAttribute : RW/OP\nDefault : 0\nDescription :\nRTT_NOM Termination\n000: disable\n', 'attribs': [u'RW', u'OP'], 'name': u'rtt_nom', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 0, 'func': 8}, {'comment': u'Name : RTT_WR\nAttribute : RW/OP\nDefault : 0\nDescription :\nRTT_WR Termination\n000:disable\n111:Hi-Z\n', 'attribs': [u'RW', u'OP'], 'name': u'rtt_wr', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 4, 'func': 8}, {'comment': u'Name : RTT_PARK\nAttribute : RW/OP\nDefault : 0\nDescription :\nRTT_PARK Termination\n000:disable\n', 'attribs': [u'RW', u'OP'], 'name': u'rtt_park', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 8, 'func': 8}, {'comment': u'Name : DQ_DQS_DRV_ENB\nAttribute : RW/OP\nDefault : 0\nDescription :\nHost interface DQ/DQS drivers enable 0:enable  1:disable\n', 'attribs': [u'RW', u'OP'], 'name': u'dq_dqs_drv_enb', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 12, 'func': 8}, {'comment': u'Name : DQ_DQS_DRV\nAttribute : RW/OP\nDefault : 0\nDescription :\nHost Interface DQ/DQS Output Driver Impedance control\n', 'attribs': [u'RW', u'OP'], 'name': u'dq_dqs_drv', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 12, 'func': 8}, {'comment': u'Name : MDQ_MDQS_ODT\nAttribute : RW/OP\nDefault : 0\nDescription :\nMDQ/MDQS ODT strength\n000:disable \n', 'attribs': [u'RW', u'OP'], 'name': u'mdq_mdqs_odt', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 16, 'func': 8}, {'comment': u'Name : MDQ_MDQS_DRV_ENB\nAttribute : RW/OP\nDefault : 0\nDescription :\nMDQ/MDQS drive enable\n0:enable  1:disable\n', 'attribs': [u'RW', u'OP'], 'name': u'mdq_mdqs_drv_enb', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 20, 'func': 8}, {'comment': u'Name : MDQ_MDQS_OUT_DRV\nAttribute : RW/OP\nDefault : 0\nDescription :\nMDQ/MDQS output driver impedance control\n', 'attribs': [u'RW', u'OP'], 'name': u'mdq_mdqs_out_drv', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 20, 'func': 8}, {'comment': u'Name : CMD_SPACE_CTRL\nAttribute : WO\nDefault : 0\nDescription :\n000:Reset DLL\n001:ZQCL\n010:ZQCS\n011:Clear Error Status\n100:Soft Reset\nOthers:reserved\n', 'attribs': [u'WO'], 'name': u'cmd_space_ctrl', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 24, 'func': 8}, {'comment': u'Name : RANK3_PRESENT_N\nAttribute : RW/OP\nDefault : 0\nDescription :\nPackage rank3 present (or selected for Write Leveling)  0:Present\n', 'attribs': [u'RW', u'OP'], 'name': u'rank3_present_n', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 28, 'func': 8}, {'comment': u'Name : RANK2_PRESENT_N\nAttribute : RW/OP\nDefault : 0\nDescription :\nPackage rank2 present (or selected for Write Leveling)  0:Present\n', 'attribs': [u'RW', u'OP'], 'name': u'rank2_present_n', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 28, 'func': 8}, {'comment': u'Name : RANK1_PRESENT_N\nAttribute : RW/OP\nDefault : 0\nDescription :\nPackage rank1 present (or selected for Write Leveling)  0:Present\n', 'attribs': [u'RW', u'OP'], 'name': u'rank1_present_n', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 28, 'func': 8}, {'comment': u'Name : RANK0_PRESENT_N\nAttribute : RW/OP\nDefault : 0\nDescription :\nPackage rank0 present (or selected for Write Leveling)  0:Present\n', 'attribs': [u'RW', u'OP'], 'name': u'rank0_present_n', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 28, 'func': 8}, {'comment': u'Name : RANK_SELECTION\nAttribute : RW/OP\nDefault : 0\nDescription :\nPackage rank selected for Write Leveling control word\n', 'attribs': [u'RW', u'OP'], 'name': u'rank_selection', 'default': 0, 'bitAddr': [24, 25], 'byteAddrM4': 32, 'func': 8}, {'comment': u'Name : CKE_PWDN_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: Disable  1: Enable\n', 'attribs': [u'RW', u'OP'], 'name': u'cke_pwdn_en', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 36, 'func': 8}, {'comment': u'Name : CKE_PWDN_MODE_N\nAttribute : RW/OP\nDefault : 0\nDescription :\nCKE power down with ODT ON, connector interface RTT is a function of BODT\n0: With ODT On   1:With ODT Off\n', 'attribs': [u'RW', u'OP'], 'name': u'cke_pwdn_mode_n', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 36, 'func': 8}, {'comment': u'Name : CONTEXT_4_OP_TRAN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: Context 1  1: Context 2\n', 'attribs': [u'RW', u'OP'], 'name': u'context_4_op_tran', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 40, 'func': 8}, {'comment': u'Name : RDIMM_OP_SPEED\nAttribute : RW/OP\nDefault : 0\nDescription :\nRDIMM operating speed\n3\u2019h0:DDR4-1600;  3\u2019h1:DDR4-1866\n3\u2019h2:DDR4-2133;  3\u2019h3:DDR4-2400\n3\u2019h4:DDR4-2666;  3\u2019h5:DDR4-3200  \n', 'attribs': [u'RW', u'OP'], 'name': u'rdimm_op_speed', 'default': 0, 'bitAddr': [24, 26], 'byteAddrM4': 40, 'func': 8}, {'comment': u'Name : OP_VOLTAGE\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: 1.2V  1:1.0xV\n', 'attribs': [u'RW', u'OP'], 'name': u'op_voltage', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 44, 'func': 8}, {'comment': u'Name : TRAN_MODE\nAttribute : RW/OP\nDefault : 0\nDescription :\nBuffer training mode\n4\u2019h0: Normal;   4\u2019h1: MREP\n4\u2019h2: MREC;    4\u2019h3: RESERVED\n4\u2019h4: DWL;     4\u2019h5: HWL\n4\u2019h6: MRD;     4\u2019h7: MWD;\n4\u2019h9: HIW;     Others: RESERVED \n', 'attribs': [u'RW', u'OP'], 'name': u'tran_mode', 'default': 0, 'bitAddr': [24, 27], 'byteAddrM4': 48, 'func': 8}, {'comment': u'Name : ALERT_RE_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\nALERT_n re-enable control signal\n0: remain disable;  1:re-enable\n', 'attribs': [u'RW', u'OP'], 'name': u'alert_re_en', 'default': 0, 'bitAddr': [27, 27], 'byteAddrM4': 56, 'func': 8}, {'comment': u'Name : ALERT_ASSERT\nAttribute : RW/OP\nDefault : 0\nDescription :\nALERT_n assert control signal\n0: keep until BC0E-DA1 clear\n1: 1600(48~96); 1866(56~112)\n  2133(64~128); 2400(72~144)\n', 'attribs': [u'RW', u'OP'], 'name': u'alert_assert', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 56, 'func': 8}, {'comment': u'Name : PROTOCOL_CHECK_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: Protocol checking disable\n', 'attribs': [u'RW', u'OP'], 'name': u'protocol_check_en', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 56, 'func': 8}, {'comment': u'Name : PARITY_CHECK_EN\nAttribute : RW/OP\nDefault : 0\nDescription :\n0: Parity checking disable\n', 'attribs': [u'RW', u'OP'], 'name': u'parity_check_en', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 56, 'func': 8}, {'comment': u'Name : CAL_COMP_PASS\nAttribute : RWC\nDefault : 1\nDescription :\nPass/Fail information from 64 bit data comparator,\n0:Fail,one or more bits miscopared\n1:Pass,no data mismatches among all 64 bits\n', 'attribs': [u'RWC'], 'name': u'cal_comp_pass', 'default': 1, 'bitAddr': [27, 27], 'byteAddrM4': 60, 'func': 8}, {'comment': u'Name : ERR_GT1\nAttribute : RO\nDefault : 0\nDescription :\n0:Less than one error has occured since the error status has been cleard\n1:More than one error has occurred since the error status has been cleared\n', 'attribs': [u'RO'], 'name': u'err_gt1', 'default': 0, 'bitAddr': [26, 26], 'byteAddrM4': 60, 'func': 8}, {'comment': u'Name : SEQUENCE_ERR_FLAG\nAttribute : RO\nDefault : 0\nDescription :\nSequence error detected flag\n0:No sequence error detected\n1:Sequence error detected\n', 'attribs': [u'RO'], 'name': u'sequence_err_flag', 'default': 0, 'bitAddr': [25, 25], 'byteAddrM4': 60, 'func': 8}, {'comment': u'Name : PARITY_ERR_FLAG\nAttribute : RO\nDefault : 0\nDescription :\nParity error detected flag\n0:No parity error detected\n1:Parity error detected\n', 'attribs': [u'RO'], 'name': u'parity_err_flag', 'default': 0, 'bitAddr': [24, 24], 'byteAddrM4': 60, 'func': 8}]
