{"Source Block": ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@130:140@HdlIdDef", "reg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/xgmii_baser_dec_64.v@130:140", "reg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@127:137", "    BLOCK_TYPE_TERM_7   = 8'hff; //    D6 D5 D4 D3 D2 D1 D0 BT\n\nreg [DATA_WIDTH-1:0] decoded_ctrl;\nreg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@128:138", "\nreg [DATA_WIDTH-1:0] decoded_ctrl;\nreg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@128:138", "\nreg [DATA_WIDTH-1:0] decoded_ctrl;\nreg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@132:142", "reg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n\ninteger i;\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@127:137", "    BLOCK_TYPE_TERM_7   = 8'hff; //    D6 D5 D4 D3 D2 D1 D0 BT\n\nreg [DATA_WIDTH-1:0] decoded_ctrl;\nreg [CTRL_WIDTH-1:0] decode_err;\n\nreg [DATA_WIDTH-1:0] xgmii_rxd_reg = {DATA_WIDTH{1'b0}}, xgmii_rxd_next;\nreg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\n"]], "Diff Content": {"Delete": [], "Add": [[135, "reg rx_sequence_error_reg = 1'b0, rx_sequence_error_next;\n"], [135, "reg frame_reg = 1'b0, frame_next;\n"]]}}