
---------- Begin Simulation Statistics ----------
final_tick                               110831258602                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671572                       # Number of bytes of host memory used
host_op_rate                                   269035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   372.43                       # Real time elapsed on the host
host_tick_rate                              297590603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110831                       # Number of seconds simulated
sim_ticks                                110831258602                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.661638                       # CPI: cycles per instruction
system.cpu.discardedOps                        191074                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33644691                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601816                       # IPC: instructions per cycle
system.cpu.numCycles                        166163806                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132519115                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       178135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        358557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       984550                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11694                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486513                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735597                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104605                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102520                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900932                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65432                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              386                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51552757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51552757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51553442                       # number of overall hits
system.cpu.dcache.overall_hits::total        51553442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       507887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         507887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       515623                       # number of overall misses
system.cpu.dcache.overall_misses::total        515623                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29986795238                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29986795238                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29986795238                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29986795238                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59042.257900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59042.257900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58156.434523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58156.434523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       446492                       # number of writebacks
system.cpu.dcache.writebacks::total            446492                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17483                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17483                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       490404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       490404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492385                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27630877868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27630877868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27833331044                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27833331044                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009456                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56343.092365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56343.092365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56527.577087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56527.577087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40861740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40861740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10288599729                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10288599729                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41180.919428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41180.919428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       247531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       247531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9801928515                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9801928515                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39598.791727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39598.791727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       258048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       258048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19698195509                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19698195509                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76335.393063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76335.393063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17828949353                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17828949353                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73408.527720                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73408.527720                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          685                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           685                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7736                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7736                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    202453176                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    202453176                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102197.463907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102197.463907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.977362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52045903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.701642                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227447                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.977362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208768949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208768949                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689133                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477257                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026893                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7523311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7523311                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7523311                       # number of overall hits
system.cpu.icache.overall_hits::total         7523311                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          283                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            283                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          283                       # number of overall misses
system.cpu.icache.overall_misses::total           283                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29728857                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29728857                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29728857                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29728857                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7523594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7523594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7523594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7523594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105048.964664                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105048.964664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105048.964664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105048.964664                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29351335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29351335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29351335                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29351335                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 103714.964664                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103714.964664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 103714.964664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103714.964664                       # average overall mshr miss latency
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7523311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7523311                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          283                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29728857                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29728857                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7523594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7523594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105048.964664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105048.964664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29351335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29351335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 103714.964664                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103714.964664                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           240.951488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7523594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26585.137809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   240.951488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.470608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.470608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.535156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30094659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30094659                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 110831258602                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               312191                       # number of demand (read+write) hits
system.l2.demand_hits::total                   312203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              312191                       # number of overall hits
system.l2.overall_hits::total                  312203                       # number of overall hits
system.l2.demand_misses::.cpu.inst                271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180194                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180465                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               271                       # number of overall misses
system.l2.overall_misses::.cpu.data            180194                       # number of overall misses
system.l2.overall_misses::total                180465                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28588287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22359040600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22387628887                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28588287                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22359040600                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22387628887                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.365962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.366301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.365962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.366301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105491.833948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124083.158152                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124055.240002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105491.833948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124083.158152                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124055.240002                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144919                       # number of writebacks
system.l2.writebacks::total                    144919                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180458                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24643622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19890575287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19915218909                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24643622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19890575287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19915218909                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.950530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.365951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.366287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.950530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.365951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.366287                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91611.977695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110387.289385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110359.301937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91611.977695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110387.289385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110359.301937                       # average overall mshr miss latency
system.l2.replacements                         189111                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446492                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446492                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          682                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           682                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121676                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          121197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              121197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15594866870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15594866870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 128673.703722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128673.703722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       121197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         121197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13935628813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13935628813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114983.281872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114983.281872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28588287                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28588287                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105491.833948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105491.833948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24643622                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24643622                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.950530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91611.977695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91611.977695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        190515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6764173730                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6764173730                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       249512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        249512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.236450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.236450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114652.842178                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114652.842178                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5954946474                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5954946474                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.236430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.236430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100944.983625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100944.983625                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2012.746830                       # Cycle average of tags in use
system.l2.tags.total_refs                      983744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.146208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.830532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.296957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1957.619340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.955869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982787                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4128891                       # Number of tag accesses
system.l2.tags.data_accesses                  4128891                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    579676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    717732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045024897346                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31684                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31684                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1027966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             548686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144919                       # Number of write requests accepted
system.mem_ctrls.readBursts                    721832                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   579676                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3024                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                721832                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               579676                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  151684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  153289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   31241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   26382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  25027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        31684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.685520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.185338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         31661     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.294628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.124465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.578653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14612     46.12%     46.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1221      3.85%     49.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1586      5.01%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              976      3.08%     58.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9812     30.97%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              512      1.62%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              271      0.86%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              255      0.80%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2206      6.96%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              103      0.33%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.04%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               96      0.30%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31684                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  193536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                46197248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37099264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    416.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    334.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110827446030                       # Total gap between requests
system.mem_ctrls.avgGap                     340612.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     45934848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     37097408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 621340.954425986507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 414457514.778877437115                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 334719721.384906888008                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       720756                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       579676                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     42121240                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  41381482102                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2623350145966                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39146.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57414.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4525545.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     46128384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      46197248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     37099264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     37099264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       144919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        144919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       621341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    416203737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        416825078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       621341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       621341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    334736468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       334736468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    334736468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       621341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    416203737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       751561545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               718808                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              579647                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        41252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        44334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        41370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        40595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        48227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        42527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        46041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        51924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        52779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        48302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        37110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        47008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        40927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        46072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        45012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        45328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        32120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        35348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        32652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        32136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        39228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        34144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        37168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        43288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        44176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        40371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        28796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        38152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        31964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        37352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        36192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        36560                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             27945953342                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3594040000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41423603342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38878.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57628.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              595197                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             461224                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       242034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   343.344819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   292.649166                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.809871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8704      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9390      3.88%      7.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       177794     73.46%     80.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2279      0.94%     81.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18064      7.46%     89.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1067      0.44%     89.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3263      1.35%     91.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1426      0.59%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20047      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       242034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              46003712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           37097408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              415.078856                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              334.719721                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       850538220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       452071785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2543767800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1493358480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8748785760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23360026140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22887602400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60336150585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.396512                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59221553521                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3700840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47908865081                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       877584540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       466447245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2588521320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1532398860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8748785760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23447117010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22814262720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60475117455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.650372                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59032454933                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3700840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48097963669                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59261                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33180                       # Transaction distribution
system.membus.trans_dist::ReadExReq            121197                       # Transaction distribution
system.membus.trans_dist::ReadExResp           121197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59261                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       539015                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 539015                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     83296512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                83296512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180458                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2817474922                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3160423800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            249795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       591411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           89573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242873                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           283                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       249512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          575                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1476643                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1477218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    240352512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              240427264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          189111                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37099264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           681779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017359                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 669966     98.27%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11791      1.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             681779                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110831258602                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3039224186                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1700181                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2955790485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
