Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb  5 15:37:19 2026
| Host         : ISCN5CG2381TGX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Posimsetty/Desktop/SAL_TaskAssignment/reports_stalled/impl_timing_summary.txt -max_paths 10
| Design       : TopModuleStalled
| Device       : xa7a12t-cpg238
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               48          
TIMING-18  Warning   Missing input or output delay  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.274        0.000                      0                  534        0.156        0.000                      0                  534        4.500        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.274        0.000                      0                  534        0.156        0.000                      0                  534        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 vecB_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 3.097ns (46.054%)  route 3.628ns (53.946%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.611     4.604    i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  vecB_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.060 f  vecB_reg[2][2]/Q
                         net (fo=16, routed)          1.356     6.416    MAC_UNIT/prod_r_reg[2][11]_i_12_0[2]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.152     6.568 r  MAC_UNIT/prod_r[2][11]_i_46/O
                         net (fo=1, routed)           0.813     7.380    MAC_UNIT/prod_r[2][11]_i_46_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.332     7.712 r  MAC_UNIT/prod_r[2][11]_i_38/O
                         net (fo=1, routed)           0.000     7.712    MAC_UNIT/prod_r[2][11]_i_38_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.110 r  MAC_UNIT/prod_r_reg[2][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.110    MAC_UNIT/prod_r_reg[2][11]_i_13_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  MAC_UNIT/prod_r_reg[2][11]_i_11/O[0]
                         net (fo=2, routed)           0.990     9.322    MAC_UNIT/prod_r_reg[2][11]_i_11_n_7
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.327     9.649 r  MAC_UNIT/prod_r[2][11]_i_4/O
                         net (fo=2, routed)           0.469    10.118    MAC_UNIT/prod_r[2][11]_i_4_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.326    10.444 r  MAC_UNIT/prod_r[2][11]_i_8/O
                         net (fo=1, routed)           0.000    10.444    MAC_UNIT/prod_r[2][11]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.994 r  MAC_UNIT/prod_r_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    MAC_UNIT/prod_r_reg[2][11]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.328 r  MAC_UNIT/prod_r_reg[2][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.328    MAC_UNIT/prod_r_reg[2]0[13]
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.254    MAC_UNIT/CLK
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][13]/C
                         clock pessimism              0.322    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.062    14.602    MAC_UNIT/prod_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 vecB_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 3.076ns (45.885%)  route 3.628ns (54.115%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.611     4.604    i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  vecB_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.060 f  vecB_reg[2][2]/Q
                         net (fo=16, routed)          1.356     6.416    MAC_UNIT/prod_r_reg[2][11]_i_12_0[2]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.152     6.568 r  MAC_UNIT/prod_r[2][11]_i_46/O
                         net (fo=1, routed)           0.813     7.380    MAC_UNIT/prod_r[2][11]_i_46_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.332     7.712 r  MAC_UNIT/prod_r[2][11]_i_38/O
                         net (fo=1, routed)           0.000     7.712    MAC_UNIT/prod_r[2][11]_i_38_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.110 r  MAC_UNIT/prod_r_reg[2][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.110    MAC_UNIT/prod_r_reg[2][11]_i_13_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  MAC_UNIT/prod_r_reg[2][11]_i_11/O[0]
                         net (fo=2, routed)           0.990     9.322    MAC_UNIT/prod_r_reg[2][11]_i_11_n_7
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.327     9.649 r  MAC_UNIT/prod_r[2][11]_i_4/O
                         net (fo=2, routed)           0.469    10.118    MAC_UNIT/prod_r[2][11]_i_4_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.326    10.444 r  MAC_UNIT/prod_r[2][11]_i_8/O
                         net (fo=1, routed)           0.000    10.444    MAC_UNIT/prod_r[2][11]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.994 r  MAC_UNIT/prod_r_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    MAC_UNIT/prod_r_reg[2][11]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.307 r  MAC_UNIT/prod_r_reg[2][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.307    MAC_UNIT/prod_r_reg[2]0[15]
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.254    MAC_UNIT/CLK
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][15]/C
                         clock pessimism              0.322    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.062    14.602    MAC_UNIT/prod_r_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 vecB_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.002ns (45.281%)  route 3.628ns (54.719%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.611     4.604    i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  vecB_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.060 f  vecB_reg[2][2]/Q
                         net (fo=16, routed)          1.356     6.416    MAC_UNIT/prod_r_reg[2][11]_i_12_0[2]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.152     6.568 r  MAC_UNIT/prod_r[2][11]_i_46/O
                         net (fo=1, routed)           0.813     7.380    MAC_UNIT/prod_r[2][11]_i_46_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.332     7.712 r  MAC_UNIT/prod_r[2][11]_i_38/O
                         net (fo=1, routed)           0.000     7.712    MAC_UNIT/prod_r[2][11]_i_38_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.110 r  MAC_UNIT/prod_r_reg[2][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.110    MAC_UNIT/prod_r_reg[2][11]_i_13_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  MAC_UNIT/prod_r_reg[2][11]_i_11/O[0]
                         net (fo=2, routed)           0.990     9.322    MAC_UNIT/prod_r_reg[2][11]_i_11_n_7
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.327     9.649 r  MAC_UNIT/prod_r[2][11]_i_4/O
                         net (fo=2, routed)           0.469    10.118    MAC_UNIT/prod_r[2][11]_i_4_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.326    10.444 r  MAC_UNIT/prod_r[2][11]_i_8/O
                         net (fo=1, routed)           0.000    10.444    MAC_UNIT/prod_r[2][11]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.994 r  MAC_UNIT/prod_r_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    MAC_UNIT/prod_r_reg[2][11]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.233 r  MAC_UNIT/prod_r_reg[2][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.233    MAC_UNIT/prod_r_reg[2]0[14]
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.254    MAC_UNIT/CLK
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][14]/C
                         clock pessimism              0.322    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.062    14.602    MAC_UNIT/prod_r_reg[2][14]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 vecB_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 3.359ns (50.761%)  route 3.258ns (49.239%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.553     4.546    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  vecB_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     5.024 f  vecB_reg[1][2]/Q
                         net (fo=16, routed)          1.284     6.308    MAC_UNIT/prod_r_reg[1][11]_i_12_0[2]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.323     6.631 r  MAC_UNIT/prod_r[1][11]_i_48/O
                         net (fo=1, routed)           0.537     7.168    MAC_UNIT/prod_r[1][11]_i_48_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.326     7.494 r  MAC_UNIT/prod_r[1][11]_i_40/O
                         net (fo=1, routed)           0.000     7.494    MAC_UNIT/prod_r[1][11]_i_40_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.007 r  MAC_UNIT/prod_r_reg[1][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.007    MAC_UNIT/prod_r_reg[1][11]_i_13_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.330 r  MAC_UNIT/prod_r_reg[1][11]_i_11/O[1]
                         net (fo=2, routed)           0.577     8.907    MAC_UNIT/prod_r_reg[1][11]_i_11_n_6
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.332     9.239 r  MAC_UNIT/prod_r[1][11]_i_3/O
                         net (fo=2, routed)           0.860    10.099    MAC_UNIT/prod_r[1][11]_i_3_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.332    10.431 r  MAC_UNIT/prod_r[1][11]_i_7/O
                         net (fo=1, routed)           0.000    10.431    MAC_UNIT/prod_r[1][11]_i_7_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.829 r  MAC_UNIT/prod_r_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[1][11]_i_1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.163 r  MAC_UNIT/prod_r_reg[1][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.163    MAC_UNIT/prod_r_reg[1]0[13]
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437    14.188    MAC_UNIT/CLK
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][13]/C
                         clock pessimism              0.322    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.062    14.536    MAC_UNIT/prod_r_reg[1][13]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 vecB_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.986ns (45.149%)  route 3.628ns (54.851%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.611     4.604    i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  vecB_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.060 f  vecB_reg[2][2]/Q
                         net (fo=16, routed)          1.356     6.416    MAC_UNIT/prod_r_reg[2][11]_i_12_0[2]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.152     6.568 r  MAC_UNIT/prod_r[2][11]_i_46/O
                         net (fo=1, routed)           0.813     7.380    MAC_UNIT/prod_r[2][11]_i_46_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.332     7.712 r  MAC_UNIT/prod_r[2][11]_i_38/O
                         net (fo=1, routed)           0.000     7.712    MAC_UNIT/prod_r[2][11]_i_38_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.110 r  MAC_UNIT/prod_r_reg[2][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.110    MAC_UNIT/prod_r_reg[2][11]_i_13_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  MAC_UNIT/prod_r_reg[2][11]_i_11/O[0]
                         net (fo=2, routed)           0.990     9.322    MAC_UNIT/prod_r_reg[2][11]_i_11_n_7
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.327     9.649 r  MAC_UNIT/prod_r[2][11]_i_4/O
                         net (fo=2, routed)           0.469    10.118    MAC_UNIT/prod_r[2][11]_i_4_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.326    10.444 r  MAC_UNIT/prod_r[2][11]_i_8/O
                         net (fo=1, routed)           0.000    10.444    MAC_UNIT/prod_r[2][11]_i_8_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.994 r  MAC_UNIT/prod_r_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    MAC_UNIT/prod_r_reg[2][11]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.217 r  MAC_UNIT/prod_r_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.217    MAC_UNIT/prod_r_reg[2]0[12]
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.254    MAC_UNIT/CLK
    SLICE_X3Y32          FDRE                                         r  MAC_UNIT/prod_r_reg[2][12]/C
                         clock pessimism              0.322    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.062    14.602    MAC_UNIT/prod_r_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vecB_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 3.338ns (50.604%)  route 3.258ns (49.396%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.553     4.546    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  vecB_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     5.024 f  vecB_reg[1][2]/Q
                         net (fo=16, routed)          1.284     6.308    MAC_UNIT/prod_r_reg[1][11]_i_12_0[2]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.323     6.631 r  MAC_UNIT/prod_r[1][11]_i_48/O
                         net (fo=1, routed)           0.537     7.168    MAC_UNIT/prod_r[1][11]_i_48_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.326     7.494 r  MAC_UNIT/prod_r[1][11]_i_40/O
                         net (fo=1, routed)           0.000     7.494    MAC_UNIT/prod_r[1][11]_i_40_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.007 r  MAC_UNIT/prod_r_reg[1][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.007    MAC_UNIT/prod_r_reg[1][11]_i_13_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.330 r  MAC_UNIT/prod_r_reg[1][11]_i_11/O[1]
                         net (fo=2, routed)           0.577     8.907    MAC_UNIT/prod_r_reg[1][11]_i_11_n_6
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.332     9.239 r  MAC_UNIT/prod_r[1][11]_i_3/O
                         net (fo=2, routed)           0.860    10.099    MAC_UNIT/prod_r[1][11]_i_3_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.332    10.431 r  MAC_UNIT/prod_r[1][11]_i_7/O
                         net (fo=1, routed)           0.000    10.431    MAC_UNIT/prod_r[1][11]_i_7_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.829 r  MAC_UNIT/prod_r_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[1][11]_i_1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.142 r  MAC_UNIT/prod_r_reg[1][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.142    MAC_UNIT/prod_r_reg[1]0[15]
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437    14.188    MAC_UNIT/CLK
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][15]/C
                         clock pessimism              0.322    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.062    14.536    MAC_UNIT/prod_r_reg[1][15]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 vecB_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 3.183ns (48.104%)  route 3.434ns (51.896%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 14.183 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  vecB_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     4.954 f  vecB_reg[0][3]/Q
                         net (fo=16, routed)          1.226     6.180    MAC_UNIT/prod_r_reg[0][11]_i_12_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.325     6.505 r  MAC_UNIT/prod_r[0][3]_i_10/O
                         net (fo=1, routed)           0.599     7.103    MAC_UNIT/prod_r[0][3]_i_10_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.328     7.431 r  MAC_UNIT/prod_r[0][3]_i_6/O
                         net (fo=1, routed)           0.000     7.431    MAC_UNIT/prod_r[0][3]_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.832 r  MAC_UNIT/prod_r_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    MAC_UNIT/prod_r_reg[0][3]_i_2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.166 r  MAC_UNIT/prod_r_reg[0][11]_i_10/O[1]
                         net (fo=2, routed)           0.977     9.144    MAC_UNIT/prod_r_reg[0][11]_i_10_n_6
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.329     9.473 r  MAC_UNIT/prod_r[0][11]_i_4/O
                         net (fo=2, routed)           0.632    10.105    MAC_UNIT/prod_r[0][11]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    10.829 r  MAC_UNIT/prod_r_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[0][11]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.152 r  MAC_UNIT/prod_r_reg[0][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.152    MAC_UNIT/prod_r_reg[0]0[13]
    SLICE_X10Y30         FDRE                                         r  MAC_UNIT/prod_r_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.432    14.183    MAC_UNIT/CLK
    SLICE_X10Y30         FDRE                                         r  MAC_UNIT/prod_r_reg[0][13]/C
                         clock pessimism              0.336    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.109    14.592    MAC_UNIT/prod_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 vecB_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 3.175ns (48.041%)  route 3.434ns (51.959%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 14.183 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.542     4.535    i_clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  vecB_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419     4.954 f  vecB_reg[0][3]/Q
                         net (fo=16, routed)          1.226     6.180    MAC_UNIT/prod_r_reg[0][11]_i_12_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.325     6.505 r  MAC_UNIT/prod_r[0][3]_i_10/O
                         net (fo=1, routed)           0.599     7.103    MAC_UNIT/prod_r[0][3]_i_10_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.328     7.431 r  MAC_UNIT/prod_r[0][3]_i_6/O
                         net (fo=1, routed)           0.000     7.431    MAC_UNIT/prod_r[0][3]_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.832 r  MAC_UNIT/prod_r_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    MAC_UNIT/prod_r_reg[0][3]_i_2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.166 r  MAC_UNIT/prod_r_reg[0][11]_i_10/O[1]
                         net (fo=2, routed)           0.977     9.144    MAC_UNIT/prod_r_reg[0][11]_i_10_n_6
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.329     9.473 r  MAC_UNIT/prod_r[0][11]_i_4/O
                         net (fo=2, routed)           0.632    10.105    MAC_UNIT/prod_r[0][11]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    10.829 r  MAC_UNIT/prod_r_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[0][11]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.144 r  MAC_UNIT/prod_r_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.144    MAC_UNIT/prod_r_reg[0]0[15]
    SLICE_X10Y30         FDRE                                         r  MAC_UNIT/prod_r_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.432    14.183    MAC_UNIT/CLK
    SLICE_X10Y30         FDRE                                         r  MAC_UNIT/prod_r_reg[0][15]/C
                         clock pessimism              0.336    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.109    14.592    MAC_UNIT/prod_r_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 vecB_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 3.264ns (50.044%)  route 3.258ns (49.956%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.553     4.546    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  vecB_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     5.024 f  vecB_reg[1][2]/Q
                         net (fo=16, routed)          1.284     6.308    MAC_UNIT/prod_r_reg[1][11]_i_12_0[2]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.323     6.631 r  MAC_UNIT/prod_r[1][11]_i_48/O
                         net (fo=1, routed)           0.537     7.168    MAC_UNIT/prod_r[1][11]_i_48_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.326     7.494 r  MAC_UNIT/prod_r[1][11]_i_40/O
                         net (fo=1, routed)           0.000     7.494    MAC_UNIT/prod_r[1][11]_i_40_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.007 r  MAC_UNIT/prod_r_reg[1][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.007    MAC_UNIT/prod_r_reg[1][11]_i_13_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.330 r  MAC_UNIT/prod_r_reg[1][11]_i_11/O[1]
                         net (fo=2, routed)           0.577     8.907    MAC_UNIT/prod_r_reg[1][11]_i_11_n_6
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.332     9.239 r  MAC_UNIT/prod_r[1][11]_i_3/O
                         net (fo=2, routed)           0.860    10.099    MAC_UNIT/prod_r[1][11]_i_3_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.332    10.431 r  MAC_UNIT/prod_r[1][11]_i_7/O
                         net (fo=1, routed)           0.000    10.431    MAC_UNIT/prod_r[1][11]_i_7_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.829 r  MAC_UNIT/prod_r_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[1][11]_i_1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.068 r  MAC_UNIT/prod_r_reg[1][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.068    MAC_UNIT/prod_r_reg[1]0[14]
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437    14.188    MAC_UNIT/CLK
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][14]/C
                         clock pessimism              0.322    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.062    14.536    MAC_UNIT/prod_r_reg[1][14]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 vecB_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 3.248ns (49.921%)  route 3.258ns (50.079%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.553     4.546    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  vecB_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     5.024 f  vecB_reg[1][2]/Q
                         net (fo=16, routed)          1.284     6.308    MAC_UNIT/prod_r_reg[1][11]_i_12_0[2]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.323     6.631 r  MAC_UNIT/prod_r[1][11]_i_48/O
                         net (fo=1, routed)           0.537     7.168    MAC_UNIT/prod_r[1][11]_i_48_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.326     7.494 r  MAC_UNIT/prod_r[1][11]_i_40/O
                         net (fo=1, routed)           0.000     7.494    MAC_UNIT/prod_r[1][11]_i_40_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.007 r  MAC_UNIT/prod_r_reg[1][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.007    MAC_UNIT/prod_r_reg[1][11]_i_13_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.330 r  MAC_UNIT/prod_r_reg[1][11]_i_11/O[1]
                         net (fo=2, routed)           0.577     8.907    MAC_UNIT/prod_r_reg[1][11]_i_11_n_6
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.332     9.239 r  MAC_UNIT/prod_r[1][11]_i_3/O
                         net (fo=2, routed)           0.860    10.099    MAC_UNIT/prod_r[1][11]_i_3_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.332    10.431 r  MAC_UNIT/prod_r[1][11]_i_7/O
                         net (fo=1, routed)           0.000    10.431    MAC_UNIT/prod_r[1][11]_i_7_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.829 r  MAC_UNIT/prod_r_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    MAC_UNIT/prod_r_reg[1][11]_i_1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.052 r  MAC_UNIT/prod_r_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.052    MAC_UNIT/prod_r_reg[1]0[12]
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    K18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.798    10.798 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.660    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.751 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.437    14.188    MAC_UNIT/CLK
    SLICE_X9Y35          FDRE                                         r  MAC_UNIT/prod_r_reg[1][12]/C
                         clock pessimism              0.322    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.062    14.536    MAC_UNIT/prod_r_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MemReg_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.581%)  route 0.126ns (40.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.577     1.394    i_clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MemReg_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.535 r  MemReg_reg[2][26]/Q
                         net (fo=2, routed)           0.126     1.661    p_8_out[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I1_O)        0.045     1.706 r  o_rd_data[26]_i_1/O
                         net (fo=1, routed)           0.000     1.706    o_rd_data[26]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  o_rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.846     1.908    i_clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  o_rd_data_reg[26]/C
                         clock pessimism             -0.479     1.429    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.550    o_rd_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MAC_UNIT/res_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemReg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.580     1.397    MAC_UNIT/CLK
    SLICE_X7Y28          FDRE                                         r  MAC_UNIT/res_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  MAC_UNIT/res_r_reg[6]/Q
                         net (fo=1, routed)           0.101     1.639    res_r[6]
    SLICE_X4Y28          FDRE                                         r  MemReg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.848     1.910    i_clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MemReg_reg[3][6]/C
                         clock pessimism             -0.499     1.411    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.070     1.481    MemReg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MemReg_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecB_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.381%)  route 0.128ns (47.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.577     1.394    i_clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MemReg_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.535 r  MemReg_reg[2][26]/Q
                         net (fo=2, routed)           0.128     1.663    p_8_out[2]
    SLICE_X3Y24          FDRE                                         r  vecB_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.846     1.908    i_clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  vecB_reg[3][2]/C
                         clock pessimism             -0.479     1.429    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.071     1.500    vecB_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MemReg_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecB_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.583     1.400    i_clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  MemReg_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.541 r  MemReg_reg[2][16]/Q
                         net (fo=2, routed)           0.122     1.663    p_10_out[0]
    SLICE_X4Y30          FDRE                                         r  vecB_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.850     1.912    i_clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vecB_reg[2][0]/C
                         clock pessimism             -0.499     1.413    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.070     1.483    vecB_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MemReg_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecB_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.583     1.400    i_clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  MemReg_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.541 r  MemReg_reg[2][21]/Q
                         net (fo=2, routed)           0.130     1.671    p_10_out[5]
    SLICE_X4Y31          FDRE                                         r  vecB_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.851     1.913    i_clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  vecB_reg[2][5]/C
                         clock pessimism             -0.500     1.413    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.483    vecB_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MemReg_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecA_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.105%)  route 0.128ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.556     1.373    i_clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  MemReg_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.537 r  MemReg_reg[1][13]/Q
                         net (fo=2, routed)           0.128     1.665    p_13_out[5]
    SLICE_X9Y32          FDRE                                         r  vecA_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.824     1.886    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  vecA_reg[1][5]/C
                         clock pessimism             -0.479     1.407    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.070     1.477    vecA_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MemReg_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecB_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.700%)  route 0.155ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.577     1.394    i_clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  MemReg_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.535 r  MemReg_reg[2][25]/Q
                         net (fo=2, routed)           0.155     1.689    p_8_out[1]
    SLICE_X3Y24          FDRE                                         r  vecB_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.846     1.908    i_clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  vecB_reg[3][1]/C
                         clock pessimism             -0.479     1.429    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.072     1.501    vecB_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MemReg_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecA_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.869%)  route 0.110ns (40.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.584     1.401    i_clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  MemReg_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.565 r  MemReg_reg[1][16]/Q
                         net (fo=2, routed)           0.110     1.675    p_11_out[0]
    SLICE_X5Y32          FDRE                                         r  vecA_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.852     1.914    i_clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  vecA_reg[2][0]/C
                         clock pessimism             -0.499     1.415    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.070     1.485    vecA_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MemReg_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vecA_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.584     1.401    i_clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  MemReg_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.565 r  MemReg_reg[1][21]/Q
                         net (fo=2, routed)           0.112     1.677    p_11_out[5]
    SLICE_X5Y32          FDRE                                         r  vecA_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.852     1.914    i_clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  vecA_reg[2][5]/C
                         clock pessimism             -0.499     1.415    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.070     1.485    vecA_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vecA_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAC_UNIT/prod_r_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.251ns (73.944%)  route 0.088ns (26.056%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.550     1.367    i_clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  vecA_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  vecA_reg[0][1]/Q
                         net (fo=19, routed)          0.088     1.596    MAC_UNIT/prod_r_reg[0][15]_i_2_0[1]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.641 r  MAC_UNIT/prod_r[0][2]_i_6/O
                         net (fo=1, routed)           0.000     1.641    MAC_UNIT/prod_r[0][2]_i_6_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.706 r  MAC_UNIT/prod_r_reg[0][2]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.706    MAC_UNIT/prod_r_reg[0]0[2]
    SLICE_X10Y25         FDRE                                         r  MAC_UNIT/prod_r_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.816     1.878    MAC_UNIT/CLK
    SLICE_X10Y25         FDRE                                         r  MAC_UNIT/prod_r_reg[0][2]/C
                         clock pessimism             -0.498     1.380    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.134     1.514    MAC_UNIT/prod_r_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    FSM_sequential_mac_status_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    FSM_sequential_mac_status_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    FSM_sequential_mac_status_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    MemReg_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    MemReg_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   MemReg_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y31   MemReg_reg[1][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    MemReg_reg[1][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y31   MemReg_reg[1][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    FSM_sequential_mac_status_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    FSM_sequential_mac_status_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    MemReg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    MemReg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    MemReg_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    MemReg_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    FSM_sequential_mac_status_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    FSM_sequential_mac_status_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    FSM_sequential_mac_status_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    MemReg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    MemReg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    MemReg_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    MemReg_reg[0][1]/C



