/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* cs */
.set cs__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set cs__0__MASK, 0x04
.set cs__0__PC, CYREG_PRT2_PC2
.set cs__0__PORT, 2
.set cs__0__SHIFT, 2
.set cs__AG, CYREG_PRT2_AG
.set cs__AMUX, CYREG_PRT2_AMUX
.set cs__BIE, CYREG_PRT2_BIE
.set cs__BIT_MASK, CYREG_PRT2_BIT_MASK
.set cs__BYP, CYREG_PRT2_BYP
.set cs__CTL, CYREG_PRT2_CTL
.set cs__DM0, CYREG_PRT2_DM0
.set cs__DM1, CYREG_PRT2_DM1
.set cs__DM2, CYREG_PRT2_DM2
.set cs__DR, CYREG_PRT2_DR
.set cs__INP_DIS, CYREG_PRT2_INP_DIS
.set cs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set cs__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set cs__LCD_EN, CYREG_PRT2_LCD_EN
.set cs__MASK, 0x04
.set cs__PORT, 2
.set cs__PRT, CYREG_PRT2_PRT
.set cs__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set cs__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set cs__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set cs__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set cs__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set cs__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set cs__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set cs__PS, CYREG_PRT2_PS
.set cs__SHIFT, 2
.set cs__SLW, CYREG_PRT2_SLW

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB13_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB13_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB13_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB13_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB13_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB13_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB12_ST

/* DMA_TX */
.set DMA_TX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_TX__DRQ_NUMBER, 7
.set DMA_TX__NUMBEROF_TDS, 0
.set DMA_TX__PRIORITY, 2
.set DMA_TX__TERMIN_EN, 0
.set DMA_TX__TERMIN_SEL, 0
.set DMA_TX__TERMOUT0_EN, 0
.set DMA_TX__TERMOUT0_SEL, 0
.set DMA_TX__TERMOUT1_EN, 0
.set DMA_TX__TERMOUT1_SEL, 0

/* I2Sone */
.set I2Sone_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2Sone_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2Sone_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2Sone_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2Sone_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2Sone_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2Sone_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2Sone_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2Sone_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2Sone_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2Sone_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set I2Sone_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2Sone_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set I2Sone_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2Sone_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2Sone_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2Sone_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set I2Sone_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set I2Sone_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2Sone_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2Sone_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2Sone_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set I2Sone_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set I2Sone_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set I2Sone_bI2S_CtlReg__1__MASK, 0x02
.set I2Sone_bI2S_CtlReg__1__POS, 1
.set I2Sone_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2Sone_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2Sone_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2Sone_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2Sone_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2Sone_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2Sone_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2Sone_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2Sone_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2Sone_bI2S_CtlReg__2__MASK, 0x04
.set I2Sone_bI2S_CtlReg__2__POS, 2
.set I2Sone_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2Sone_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set I2Sone_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2Sone_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set I2Sone_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2Sone_bI2S_CtlReg__MASK, 0x06
.set I2Sone_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2Sone_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2Sone_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B0_UDB02_A0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B0_UDB02_A1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B0_UDB02_D0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B0_UDB02_D1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B0_UDB02_F0
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B0_UDB02_F1
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sone_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sone_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Sone_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Sone_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Sone_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set I2Sone_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Sone_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB03_MSK
.set I2Sone_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2Sone_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB03_ST

/* I2Ssix */
.set I2Ssix_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2Ssix_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set I2Ssix_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set I2Ssix_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set I2Ssix_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set I2Ssix_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2Ssix_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2Ssix_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set I2Ssix_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set I2Ssix_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2Ssix_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2Ssix_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2Ssix_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set I2Ssix_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set I2Ssix_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set I2Ssix_bI2S_CtlReg__1__MASK, 0x02
.set I2Ssix_bI2S_CtlReg__1__POS, 1
.set I2Ssix_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set I2Ssix_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set I2Ssix_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set I2Ssix_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set I2Ssix_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set I2Ssix_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set I2Ssix_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set I2Ssix_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set I2Ssix_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set I2Ssix_bI2S_CtlReg__2__MASK, 0x04
.set I2Ssix_bI2S_CtlReg__2__POS, 2
.set I2Ssix_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set I2Ssix_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set I2Ssix_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set I2Ssix_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB10_CTL
.set I2Ssix_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set I2Ssix_bI2S_CtlReg__MASK, 0x06
.set I2Ssix_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set I2Ssix_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set I2Ssix_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B0_UDB11_A0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B0_UDB11_A1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B0_UDB11_D0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B0_UDB11_D1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B0_UDB11_F0
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B0_UDB11_F1
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2Ssix_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Ssix_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Ssix_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Ssix_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set I2Ssix_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Ssix_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB09_MSK
.set I2Ssix_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB09_ST

/* I2Stwo */
.set I2Stwo_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2Stwo_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2Stwo_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2Stwo_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2Stwo_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2Stwo_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2Stwo_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2Stwo_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2Stwo_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2Stwo_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2Stwo_bI2S_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set I2Stwo_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2Stwo_bI2S_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set I2Stwo_bI2S_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2Stwo_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set I2Stwo_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2Stwo_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set I2Stwo_bI2S_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set I2Stwo_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2Stwo_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set I2Stwo_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set I2Stwo_bI2S_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set I2Stwo_bI2S_CtlReg__1__MASK, 0x02
.set I2Stwo_bI2S_CtlReg__1__POS, 1
.set I2Stwo_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2Stwo_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2Stwo_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2Stwo_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2Stwo_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2Stwo_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2Stwo_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2Stwo_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2Stwo_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2Stwo_bI2S_CtlReg__2__MASK, 0x04
.set I2Stwo_bI2S_CtlReg__2__POS, 2
.set I2Stwo_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2Stwo_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set I2Stwo_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2Stwo_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set I2Stwo_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2Stwo_bI2S_CtlReg__MASK, 0x06
.set I2Stwo_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2Stwo_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2Stwo_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B1_UDB08_A0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B1_UDB08_A1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B1_UDB08_D0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B1_UDB08_D1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B1_UDB08_F0
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B1_UDB08_F1
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Stwo_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Stwo_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Stwo_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set I2Stwo_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Stwo_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB08_MSK
.set I2Stwo_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB08_ST

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set MISO_1__0__MASK, 0x08
.set MISO_1__0__PC, CYREG_PRT2_PC3
.set MISO_1__0__PORT, 2
.set MISO_1__0__SHIFT, 3
.set MISO_1__AG, CYREG_PRT2_AG
.set MISO_1__AMUX, CYREG_PRT2_AMUX
.set MISO_1__BIE, CYREG_PRT2_BIE
.set MISO_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_1__BYP, CYREG_PRT2_BYP
.set MISO_1__CTL, CYREG_PRT2_CTL
.set MISO_1__DM0, CYREG_PRT2_DM0
.set MISO_1__DM1, CYREG_PRT2_DM1
.set MISO_1__DM2, CYREG_PRT2_DM2
.set MISO_1__DR, CYREG_PRT2_DR
.set MISO_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_1__MASK, 0x08
.set MISO_1__PORT, 2
.set MISO_1__PRT, CYREG_PRT2_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_1__PS, CYREG_PRT2_PS
.set MISO_1__SHIFT, 3
.set MISO_1__SLW, CYREG_PRT2_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MOSI_1__0__MASK, 0x02
.set MOSI_1__0__PC, CYREG_PRT2_PC1
.set MOSI_1__0__PORT, 2
.set MOSI_1__0__SHIFT, 1
.set MOSI_1__AG, CYREG_PRT2_AG
.set MOSI_1__AMUX, CYREG_PRT2_AMUX
.set MOSI_1__BIE, CYREG_PRT2_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT2_BYP
.set MOSI_1__CTL, CYREG_PRT2_CTL
.set MOSI_1__DM0, CYREG_PRT2_DM0
.set MOSI_1__DM1, CYREG_PRT2_DM1
.set MOSI_1__DM2, CYREG_PRT2_DM2
.set MOSI_1__DR, CYREG_PRT2_DR
.set MOSI_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI_1__MASK, 0x02
.set MOSI_1__PORT, 2
.set MOSI_1__PRT, CYREG_PRT2_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT2_PS
.set MOSI_1__SHIFT, 1
.set MOSI_1__SLW, CYREG_PRT2_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SCLK_1__0__MASK, 0x01
.set SCLK_1__0__PC, CYREG_PRT2_PC0
.set SCLK_1__0__PORT, 2
.set SCLK_1__0__SHIFT, 0
.set SCLK_1__AG, CYREG_PRT2_AG
.set SCLK_1__AMUX, CYREG_PRT2_AMUX
.set SCLK_1__BIE, CYREG_PRT2_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT2_BYP
.set SCLK_1__CTL, CYREG_PRT2_CTL
.set SCLK_1__DM0, CYREG_PRT2_DM0
.set SCLK_1__DM1, CYREG_PRT2_DM1
.set SCLK_1__DM2, CYREG_PRT2_DM2
.set SCLK_1__DR, CYREG_PRT2_DR
.set SCLK_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK_1__MASK, 0x01
.set SCLK_1__PORT, 2
.set SCLK_1__PRT, CYREG_PRT2_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT2_PS
.set SCLK_1__SHIFT, 0
.set SCLK_1__SLW, CYREG_PRT2_SLW

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* I2S_one */
.set I2S_one__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set I2S_one__0__MASK, 0x04
.set I2S_one__0__PC, CYREG_PRT12_PC2
.set I2S_one__0__PORT, 12
.set I2S_one__0__SHIFT, 2
.set I2S_one__1__INTTYPE, CYREG_PICU12_INTTYPE3
.set I2S_one__1__MASK, 0x08
.set I2S_one__1__PC, CYREG_PRT12_PC3
.set I2S_one__1__PORT, 12
.set I2S_one__1__SHIFT, 3
.set I2S_one__AG, CYREG_PRT12_AG
.set I2S_one__BIE, CYREG_PRT12_BIE
.set I2S_one__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2S_one__BYP, CYREG_PRT12_BYP
.set I2S_one__DM0, CYREG_PRT12_DM0
.set I2S_one__DM1, CYREG_PRT12_DM1
.set I2S_one__DM2, CYREG_PRT12_DM2
.set I2S_one__DR, CYREG_PRT12_DR
.set I2S_one__INP_DIS, CYREG_PRT12_INP_DIS
.set I2S_one__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2S_one__MASK, 0x0C
.set I2S_one__PORT, 12
.set I2S_one__PRT, CYREG_PRT12_PRT
.set I2S_one__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2S_one__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2S_one__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2S_one__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2S_one__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2S_one__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2S_one__PS, CYREG_PRT12_PS
.set I2S_one__SCK__INTTYPE, CYREG_PICU12_INTTYPE2
.set I2S_one__SCK__MASK, 0x04
.set I2S_one__SCK__PC, CYREG_PRT12_PC2
.set I2S_one__SCK__PORT, 12
.set I2S_one__SCK__SHIFT, 2
.set I2S_one__SHIFT, 2
.set I2S_one__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2S_one__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2S_one__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2S_one__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2S_one__SLW, CYREG_PRT12_SLW
.set I2S_one__WS__INTTYPE, CYREG_PICU12_INTTYPE3
.set I2S_one__WS__MASK, 0x08
.set I2S_one__WS__PC, CYREG_PRT12_PC3
.set I2S_one__WS__PORT, 12
.set I2S_one__WS__SHIFT, 3

/* I2Sfive */
.set I2Sfive_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2Sfive_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set I2Sfive_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set I2Sfive_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set I2Sfive_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set I2Sfive_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set I2Sfive_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set I2Sfive_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set I2Sfive_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set I2Sfive_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2Sfive_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set I2Sfive_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set I2Sfive_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set I2Sfive_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set I2Sfive_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2Sfive_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2Sfive_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set I2Sfive_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set I2Sfive_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2Sfive_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2Sfive_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2Sfive_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set I2Sfive_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set I2Sfive_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set I2Sfive_bI2S_CtlReg__1__MASK, 0x02
.set I2Sfive_bI2S_CtlReg__1__POS, 1
.set I2Sfive_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2Sfive_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set I2Sfive_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set I2Sfive_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set I2Sfive_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set I2Sfive_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set I2Sfive_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set I2Sfive_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set I2Sfive_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set I2Sfive_bI2S_CtlReg__2__MASK, 0x04
.set I2Sfive_bI2S_CtlReg__2__POS, 2
.set I2Sfive_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2Sfive_bI2S_CtlReg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set I2Sfive_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set I2Sfive_bI2S_CtlReg__COUNT_REG, CYREG_B1_UDB06_CTL
.set I2Sfive_bI2S_CtlReg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set I2Sfive_bI2S_CtlReg__MASK, 0x06
.set I2Sfive_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2Sfive_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2Sfive_bI2S_CtlReg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2Sfive_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2Sfive_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Sfive_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Sfive_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Sfive_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set I2Sfive_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Sfive_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B1_UDB04_MSK
.set I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B1_UDB04_ST

/* I2Sfour */
.set I2Sfour_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set I2Sfour_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set I2Sfour_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set I2Sfour_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set I2Sfour_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set I2Sfour_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set I2Sfour_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set I2Sfour_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set I2Sfour_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set I2Sfour_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set I2Sfour_bI2S_BitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set I2Sfour_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set I2Sfour_bI2S_BitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set I2Sfour_bI2S_BitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set I2Sfour_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_BitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set I2Sfour_bI2S_BitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set I2Sfour_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set I2Sfour_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set I2Sfour_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set I2Sfour_bI2S_BitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set I2Sfour_bI2S_CtlReg__1__MASK, 0x02
.set I2Sfour_bI2S_CtlReg__1__POS, 1
.set I2Sfour_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set I2Sfour_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set I2Sfour_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set I2Sfour_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set I2Sfour_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set I2Sfour_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set I2Sfour_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set I2Sfour_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set I2Sfour_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set I2Sfour_bI2S_CtlReg__2__MASK, 0x04
.set I2Sfour_bI2S_CtlReg__2__POS, 2
.set I2Sfour_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set I2Sfour_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set I2Sfour_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set I2Sfour_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB01_CTL
.set I2Sfour_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set I2Sfour_bI2S_CtlReg__MASK, 0x06
.set I2Sfour_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set I2Sfour_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set I2Sfour_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B1_UDB05_A0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B1_UDB05_A1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B1_UDB05_D0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B1_UDB05_D1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B1_UDB05_F0
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B1_UDB05_F1
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Sfour_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Sfour_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Sfour_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set I2Sfour_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Sfour_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B1_UDB06_MSK
.set I2Sfour_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B1_UDB06_ST

/* I2Sseven */
.set I2Sseven_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2Sseven_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2Sseven_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2Sseven_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2Sseven_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2Sseven_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2Sseven_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2Sseven_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2Sseven_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2Sseven_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2Sseven_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set I2Sseven_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2Sseven_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set I2Sseven_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2Sseven_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sseven_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sseven_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set I2Sseven_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set I2Sseven_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sseven_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2Sseven_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2Sseven_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set I2Sseven_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set I2Sseven_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set I2Sseven_bI2S_CtlReg__1__MASK, 0x02
.set I2Sseven_bI2S_CtlReg__1__POS, 1
.set I2Sseven_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2Sseven_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2Sseven_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2Sseven_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2Sseven_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2Sseven_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2Sseven_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2Sseven_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2Sseven_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2Sseven_bI2S_CtlReg__2__MASK, 0x04
.set I2Sseven_bI2S_CtlReg__2__POS, 2
.set I2Sseven_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2Sseven_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set I2Sseven_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2Sseven_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set I2Sseven_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2Sseven_bI2S_CtlReg__MASK, 0x06
.set I2Sseven_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2Sseven_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2Sseven_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B0_UDB01_A0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B0_UDB01_A1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B0_UDB01_D0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B0_UDB01_D1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B0_UDB01_F0
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B0_UDB01_F1
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set I2Sseven_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Sseven_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Sseven_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Sseven_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set I2Sseven_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Sseven_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB00_MSK
.set I2Sseven_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB00_ST

/* I2Sthree */
.set I2Sthree_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set I2Sthree_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set I2Sthree_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set I2Sthree_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set I2Sthree_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set I2Sthree_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set I2Sthree_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set I2Sthree_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set I2Sthree_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set I2Sthree_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set I2Sthree_bI2S_BitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set I2Sthree_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set I2Sthree_bI2S_BitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set I2Sthree_bI2S_BitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set I2Sthree_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2Sthree_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2Sthree_bI2S_BitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set I2Sthree_bI2S_BitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set I2Sthree_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2Sthree_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2Sthree_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set I2Sthree_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set I2Sthree_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set I2Sthree_bI2S_BitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set I2Sthree_bI2S_CtlReg__1__MASK, 0x02
.set I2Sthree_bI2S_CtlReg__1__POS, 1
.set I2Sthree_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2Sthree_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set I2Sthree_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set I2Sthree_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set I2Sthree_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set I2Sthree_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set I2Sthree_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set I2Sthree_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set I2Sthree_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set I2Sthree_bI2S_CtlReg__2__MASK, 0x04
.set I2Sthree_bI2S_CtlReg__2__POS, 2
.set I2Sthree_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2Sthree_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set I2Sthree_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set I2Sthree_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set I2Sthree_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set I2Sthree_bI2S_CtlReg__MASK, 0x06
.set I2Sthree_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set I2Sthree_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set I2Sthree_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2Sthree_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2Sthree_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2Sthree_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2Sthree_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set I2Sthree_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2Sthree_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB07_MSK
.set I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB07_ST

/* I2S_Clock */
.set I2S_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2S_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2S_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2S_Clock__CFG2_SRC_SEL_MASK, 0x07
.set I2S_Clock__INDEX, 0x01
.set I2S_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2S_Clock__PM_ACT_MSK, 0x02
.set I2S_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2S_Clock__PM_STBY_MSK, 0x02

/* DmaI2S_one */
.set DmaI2S_one__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_one__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_one__INTC_MASK, 0x04
.set DmaI2S_one__INTC_NUMBER, 2
.set DmaI2S_one__INTC_PRIOR_NUM, 7
.set DmaI2S_one__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set DmaI2S_one__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_one__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DmaI2S_six */
.set DmaI2S_six__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_six__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_six__INTC_MASK, 0x10
.set DmaI2S_six__INTC_NUMBER, 4
.set DmaI2S_six__INTC_PRIOR_NUM, 7
.set DmaI2S_six__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set DmaI2S_six__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_six__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DmaI2S_two */
.set DmaI2S_two__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_two__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_two__INTC_MASK, 0x40
.set DmaI2S_two__INTC_NUMBER, 6
.set DmaI2S_two__INTC_PRIOR_NUM, 7
.set DmaI2S_two__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set DmaI2S_two__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_two__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2S_six_ws */
.set I2S_six_ws__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set I2S_six_ws__0__MASK, 0x04
.set I2S_six_ws__0__PC, CYREG_IO_PC_PRT15_PC2
.set I2S_six_ws__0__PORT, 15
.set I2S_six_ws__0__SHIFT, 2
.set I2S_six_ws__AG, CYREG_PRT15_AG
.set I2S_six_ws__AMUX, CYREG_PRT15_AMUX
.set I2S_six_ws__BIE, CYREG_PRT15_BIE
.set I2S_six_ws__BIT_MASK, CYREG_PRT15_BIT_MASK
.set I2S_six_ws__BYP, CYREG_PRT15_BYP
.set I2S_six_ws__CTL, CYREG_PRT15_CTL
.set I2S_six_ws__DM0, CYREG_PRT15_DM0
.set I2S_six_ws__DM1, CYREG_PRT15_DM1
.set I2S_six_ws__DM2, CYREG_PRT15_DM2
.set I2S_six_ws__DR, CYREG_PRT15_DR
.set I2S_six_ws__INP_DIS, CYREG_PRT15_INP_DIS
.set I2S_six_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set I2S_six_ws__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set I2S_six_ws__LCD_EN, CYREG_PRT15_LCD_EN
.set I2S_six_ws__MASK, 0x04
.set I2S_six_ws__PORT, 15
.set I2S_six_ws__PRT, CYREG_PRT15_PRT
.set I2S_six_ws__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set I2S_six_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set I2S_six_ws__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set I2S_six_ws__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set I2S_six_ws__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set I2S_six_ws__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set I2S_six_ws__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set I2S_six_ws__PS, CYREG_PRT15_PS
.set I2S_six_ws__SCK__INTTYPE, CYREG_PICU15_INTTYPE2
.set I2S_six_ws__SCK__MASK, 0x04
.set I2S_six_ws__SCK__PC, CYREG_IO_PC_PRT15_PC2
.set I2S_six_ws__SCK__PORT, 15
.set I2S_six_ws__SCK__SHIFT, 2
.set I2S_six_ws__SHIFT, 2
.set I2S_six_ws__SLW, CYREG_PRT15_SLW

/* I2S_two_ws */
.set I2S_two_ws__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set I2S_two_ws__0__MASK, 0x02
.set I2S_two_ws__0__PC, CYREG_PRT3_PC1
.set I2S_two_ws__0__PORT, 3
.set I2S_two_ws__0__SHIFT, 1
.set I2S_two_ws__AG, CYREG_PRT3_AG
.set I2S_two_ws__AMUX, CYREG_PRT3_AMUX
.set I2S_two_ws__BIE, CYREG_PRT3_BIE
.set I2S_two_ws__BIT_MASK, CYREG_PRT3_BIT_MASK
.set I2S_two_ws__BYP, CYREG_PRT3_BYP
.set I2S_two_ws__CTL, CYREG_PRT3_CTL
.set I2S_two_ws__DM0, CYREG_PRT3_DM0
.set I2S_two_ws__DM1, CYREG_PRT3_DM1
.set I2S_two_ws__DM2, CYREG_PRT3_DM2
.set I2S_two_ws__DR, CYREG_PRT3_DR
.set I2S_two_ws__INP_DIS, CYREG_PRT3_INP_DIS
.set I2S_two_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set I2S_two_ws__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set I2S_two_ws__LCD_EN, CYREG_PRT3_LCD_EN
.set I2S_two_ws__MASK, 0x02
.set I2S_two_ws__PORT, 3
.set I2S_two_ws__PRT, CYREG_PRT3_PRT
.set I2S_two_ws__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set I2S_two_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set I2S_two_ws__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set I2S_two_ws__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set I2S_two_ws__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set I2S_two_ws__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set I2S_two_ws__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set I2S_two_ws__PS, CYREG_PRT3_PS
.set I2S_two_ws__SCK__INTTYPE, CYREG_PICU3_INTTYPE1
.set I2S_two_ws__SCK__MASK, 0x02
.set I2S_two_ws__SCK__PC, CYREG_PRT3_PC1
.set I2S_two_ws__SCK__PORT, 3
.set I2S_two_ws__SCK__SHIFT, 1
.set I2S_two_ws__SHIFT, 1
.set I2S_two_ws__SLW, CYREG_PRT3_SLW

/* DmaI2S_five */
.set DmaI2S_five__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_five__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_five__INTC_MASK, 0x01
.set DmaI2S_five__INTC_NUMBER, 0
.set DmaI2S_five__INTC_PRIOR_NUM, 7
.set DmaI2S_five__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set DmaI2S_five__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_five__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DmaI2S_four */
.set DmaI2S_four__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_four__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_four__INTC_MASK, 0x02
.set DmaI2S_four__INTC_NUMBER, 1
.set DmaI2S_four__INTC_PRIOR_NUM, 7
.set DmaI2S_four__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set DmaI2S_four__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_four__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2S_DMA_one */
.set I2S_DMA_one__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set I2S_DMA_one__DRQ_NUMBER, 2
.set I2S_DMA_one__NUMBEROF_TDS, 0
.set I2S_DMA_one__PRIORITY, 2
.set I2S_DMA_one__TERMIN_EN, 0
.set I2S_DMA_one__TERMIN_SEL, 0
.set I2S_DMA_one__TERMOUT0_EN, 1
.set I2S_DMA_one__TERMOUT0_SEL, 2
.set I2S_DMA_one__TERMOUT1_EN, 0
.set I2S_DMA_one__TERMOUT1_SEL, 0

/* I2S_DMA_six */
.set I2S_DMA_six__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set I2S_DMA_six__DRQ_NUMBER, 4
.set I2S_DMA_six__NUMBEROF_TDS, 0
.set I2S_DMA_six__PRIORITY, 2
.set I2S_DMA_six__TERMIN_EN, 0
.set I2S_DMA_six__TERMIN_SEL, 0
.set I2S_DMA_six__TERMOUT0_EN, 1
.set I2S_DMA_six__TERMOUT0_SEL, 4
.set I2S_DMA_six__TERMOUT1_EN, 0
.set I2S_DMA_six__TERMOUT1_SEL, 0

/* I2S_DMA_two */
.set I2S_DMA_two__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set I2S_DMA_two__DRQ_NUMBER, 6
.set I2S_DMA_two__NUMBEROF_TDS, 0
.set I2S_DMA_two__PRIORITY, 2
.set I2S_DMA_two__TERMIN_EN, 0
.set I2S_DMA_two__TERMIN_SEL, 0
.set I2S_DMA_two__TERMOUT0_EN, 1
.set I2S_DMA_two__TERMOUT0_SEL, 6
.set I2S_DMA_two__TERMOUT1_EN, 0
.set I2S_DMA_two__TERMOUT1_SEL, 0

/* I2S_SDI_one */
.set I2S_SDI_one__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set I2S_SDI_one__0__MASK, 0x02
.set I2S_SDI_one__0__PC, CYREG_PRT12_PC1
.set I2S_SDI_one__0__PORT, 12
.set I2S_SDI_one__0__SHIFT, 1
.set I2S_SDI_one__AG, CYREG_PRT12_AG
.set I2S_SDI_one__BIE, CYREG_PRT12_BIE
.set I2S_SDI_one__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2S_SDI_one__BYP, CYREG_PRT12_BYP
.set I2S_SDI_one__DM0, CYREG_PRT12_DM0
.set I2S_SDI_one__DM1, CYREG_PRT12_DM1
.set I2S_SDI_one__DM2, CYREG_PRT12_DM2
.set I2S_SDI_one__DR, CYREG_PRT12_DR
.set I2S_SDI_one__INP_DIS, CYREG_PRT12_INP_DIS
.set I2S_SDI_one__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2S_SDI_one__MASK, 0x02
.set I2S_SDI_one__PORT, 12
.set I2S_SDI_one__PRT, CYREG_PRT12_PRT
.set I2S_SDI_one__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2S_SDI_one__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2S_SDI_one__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2S_SDI_one__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2S_SDI_one__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2S_SDI_one__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2S_SDI_one__PS, CYREG_PRT12_PS
.set I2S_SDI_one__SHIFT, 1
.set I2S_SDI_one__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2S_SDI_one__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2S_SDI_one__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2S_SDI_one__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2S_SDI_one__SLW, CYREG_PRT12_SLW

/* I2S_SDI_six */
.set I2S_SDI_six__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set I2S_SDI_six__0__MASK, 0x08
.set I2S_SDI_six__0__PC, CYREG_PRT3_PC3
.set I2S_SDI_six__0__PORT, 3
.set I2S_SDI_six__0__SHIFT, 3
.set I2S_SDI_six__AG, CYREG_PRT3_AG
.set I2S_SDI_six__AMUX, CYREG_PRT3_AMUX
.set I2S_SDI_six__BIE, CYREG_PRT3_BIE
.set I2S_SDI_six__BIT_MASK, CYREG_PRT3_BIT_MASK
.set I2S_SDI_six__BYP, CYREG_PRT3_BYP
.set I2S_SDI_six__CTL, CYREG_PRT3_CTL
.set I2S_SDI_six__DM0, CYREG_PRT3_DM0
.set I2S_SDI_six__DM1, CYREG_PRT3_DM1
.set I2S_SDI_six__DM2, CYREG_PRT3_DM2
.set I2S_SDI_six__DR, CYREG_PRT3_DR
.set I2S_SDI_six__INP_DIS, CYREG_PRT3_INP_DIS
.set I2S_SDI_six__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set I2S_SDI_six__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set I2S_SDI_six__LCD_EN, CYREG_PRT3_LCD_EN
.set I2S_SDI_six__MASK, 0x08
.set I2S_SDI_six__PORT, 3
.set I2S_SDI_six__PRT, CYREG_PRT3_PRT
.set I2S_SDI_six__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set I2S_SDI_six__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set I2S_SDI_six__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set I2S_SDI_six__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set I2S_SDI_six__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set I2S_SDI_six__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set I2S_SDI_six__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set I2S_SDI_six__PS, CYREG_PRT3_PS
.set I2S_SDI_six__SHIFT, 3
.set I2S_SDI_six__SLW, CYREG_PRT3_SLW

/* I2S_SDI_two */
.set I2S_SDI_two__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set I2S_SDI_two__0__MASK, 0x01
.set I2S_SDI_two__0__PC, CYREG_PRT3_PC0
.set I2S_SDI_two__0__PORT, 3
.set I2S_SDI_two__0__SHIFT, 0
.set I2S_SDI_two__AG, CYREG_PRT3_AG
.set I2S_SDI_two__AMUX, CYREG_PRT3_AMUX
.set I2S_SDI_two__BIE, CYREG_PRT3_BIE
.set I2S_SDI_two__BIT_MASK, CYREG_PRT3_BIT_MASK
.set I2S_SDI_two__BYP, CYREG_PRT3_BYP
.set I2S_SDI_two__CTL, CYREG_PRT3_CTL
.set I2S_SDI_two__DM0, CYREG_PRT3_DM0
.set I2S_SDI_two__DM1, CYREG_PRT3_DM1
.set I2S_SDI_two__DM2, CYREG_PRT3_DM2
.set I2S_SDI_two__DR, CYREG_PRT3_DR
.set I2S_SDI_two__INP_DIS, CYREG_PRT3_INP_DIS
.set I2S_SDI_two__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set I2S_SDI_two__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set I2S_SDI_two__LCD_EN, CYREG_PRT3_LCD_EN
.set I2S_SDI_two__MASK, 0x01
.set I2S_SDI_two__PORT, 3
.set I2S_SDI_two__PRT, CYREG_PRT3_PRT
.set I2S_SDI_two__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set I2S_SDI_two__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set I2S_SDI_two__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set I2S_SDI_two__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set I2S_SDI_two__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set I2S_SDI_two__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set I2S_SDI_two__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set I2S_SDI_two__PS, CYREG_PRT3_PS
.set I2S_SDI_two__SHIFT, 0
.set I2S_SDI_two__SLW, CYREG_PRT3_SLW

/* I2S_five_ws */
.set I2S_five_ws__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set I2S_five_ws__0__MASK, 0x20
.set I2S_five_ws__0__PC, CYREG_PRT3_PC5
.set I2S_five_ws__0__PORT, 3
.set I2S_five_ws__0__SHIFT, 5
.set I2S_five_ws__AG, CYREG_PRT3_AG
.set I2S_five_ws__AMUX, CYREG_PRT3_AMUX
.set I2S_five_ws__BIE, CYREG_PRT3_BIE
.set I2S_five_ws__BIT_MASK, CYREG_PRT3_BIT_MASK
.set I2S_five_ws__BYP, CYREG_PRT3_BYP
.set I2S_five_ws__CTL, CYREG_PRT3_CTL
.set I2S_five_ws__DM0, CYREG_PRT3_DM0
.set I2S_five_ws__DM1, CYREG_PRT3_DM1
.set I2S_five_ws__DM2, CYREG_PRT3_DM2
.set I2S_five_ws__DR, CYREG_PRT3_DR
.set I2S_five_ws__INP_DIS, CYREG_PRT3_INP_DIS
.set I2S_five_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set I2S_five_ws__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set I2S_five_ws__LCD_EN, CYREG_PRT3_LCD_EN
.set I2S_five_ws__MASK, 0x20
.set I2S_five_ws__PORT, 3
.set I2S_five_ws__PRT, CYREG_PRT3_PRT
.set I2S_five_ws__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set I2S_five_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set I2S_five_ws__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set I2S_five_ws__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set I2S_five_ws__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set I2S_five_ws__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set I2S_five_ws__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set I2S_five_ws__PS, CYREG_PRT3_PS
.set I2S_five_ws__SCK__INTTYPE, CYREG_PICU3_INTTYPE5
.set I2S_five_ws__SCK__MASK, 0x20
.set I2S_five_ws__SCK__PC, CYREG_PRT3_PC5
.set I2S_five_ws__SCK__PORT, 3
.set I2S_five_ws__SCK__SHIFT, 5
.set I2S_five_ws__SHIFT, 5
.set I2S_five_ws__SLW, CYREG_PRT3_SLW

/* I2S_four_ws */
.set I2S_four_ws__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set I2S_four_ws__0__MASK, 0x01
.set I2S_four_ws__0__PC, CYREG_IO_PC_PRT15_PC0
.set I2S_four_ws__0__PORT, 15
.set I2S_four_ws__0__SHIFT, 0
.set I2S_four_ws__AG, CYREG_PRT15_AG
.set I2S_four_ws__AMUX, CYREG_PRT15_AMUX
.set I2S_four_ws__BIE, CYREG_PRT15_BIE
.set I2S_four_ws__BIT_MASK, CYREG_PRT15_BIT_MASK
.set I2S_four_ws__BYP, CYREG_PRT15_BYP
.set I2S_four_ws__CTL, CYREG_PRT15_CTL
.set I2S_four_ws__DM0, CYREG_PRT15_DM0
.set I2S_four_ws__DM1, CYREG_PRT15_DM1
.set I2S_four_ws__DM2, CYREG_PRT15_DM2
.set I2S_four_ws__DR, CYREG_PRT15_DR
.set I2S_four_ws__INP_DIS, CYREG_PRT15_INP_DIS
.set I2S_four_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set I2S_four_ws__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set I2S_four_ws__LCD_EN, CYREG_PRT15_LCD_EN
.set I2S_four_ws__MASK, 0x01
.set I2S_four_ws__PORT, 15
.set I2S_four_ws__PRT, CYREG_PRT15_PRT
.set I2S_four_ws__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set I2S_four_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set I2S_four_ws__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set I2S_four_ws__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set I2S_four_ws__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set I2S_four_ws__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set I2S_four_ws__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set I2S_four_ws__PS, CYREG_PRT15_PS
.set I2S_four_ws__SCK__INTTYPE, CYREG_PICU15_INTTYPE0
.set I2S_four_ws__SCK__MASK, 0x01
.set I2S_four_ws__SCK__PC, CYREG_IO_PC_PRT15_PC0
.set I2S_four_ws__SCK__PORT, 15
.set I2S_four_ws__SCK__SHIFT, 0
.set I2S_four_ws__SHIFT, 0
.set I2S_four_ws__SLW, CYREG_PRT15_SLW

/* DmaI2S_seven */
.set DmaI2S_seven__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_seven__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_seven__INTC_MASK, 0x08
.set DmaI2S_seven__INTC_NUMBER, 3
.set DmaI2S_seven__INTC_PRIOR_NUM, 7
.set DmaI2S_seven__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set DmaI2S_seven__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_seven__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DmaI2S_three */
.set DmaI2S_three__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaI2S_three__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaI2S_three__INTC_MASK, 0x20
.set DmaI2S_three__INTC_NUMBER, 5
.set DmaI2S_three__INTC_PRIOR_NUM, 7
.set DmaI2S_three__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set DmaI2S_three__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaI2S_three__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2S_DMA_five */
.set I2S_DMA_five__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set I2S_DMA_five__DRQ_NUMBER, 0
.set I2S_DMA_five__NUMBEROF_TDS, 0
.set I2S_DMA_five__PRIORITY, 2
.set I2S_DMA_five__TERMIN_EN, 0
.set I2S_DMA_five__TERMIN_SEL, 0
.set I2S_DMA_five__TERMOUT0_EN, 1
.set I2S_DMA_five__TERMOUT0_SEL, 0
.set I2S_DMA_five__TERMOUT1_EN, 0
.set I2S_DMA_five__TERMOUT1_SEL, 0

/* I2S_DMA_four */
.set I2S_DMA_four__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set I2S_DMA_four__DRQ_NUMBER, 1
.set I2S_DMA_four__NUMBEROF_TDS, 0
.set I2S_DMA_four__PRIORITY, 2
.set I2S_DMA_four__TERMIN_EN, 0
.set I2S_DMA_four__TERMIN_SEL, 0
.set I2S_DMA_four__TERMOUT0_EN, 1
.set I2S_DMA_four__TERMOUT0_SEL, 1
.set I2S_DMA_four__TERMOUT1_EN, 0
.set I2S_DMA_four__TERMOUT1_SEL, 0

/* I2S_SDI_five */
.set I2S_SDI_five__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set I2S_SDI_five__0__MASK, 0x40
.set I2S_SDI_five__0__PC, CYREG_PRT3_PC6
.set I2S_SDI_five__0__PORT, 3
.set I2S_SDI_five__0__SHIFT, 6
.set I2S_SDI_five__AG, CYREG_PRT3_AG
.set I2S_SDI_five__AMUX, CYREG_PRT3_AMUX
.set I2S_SDI_five__BIE, CYREG_PRT3_BIE
.set I2S_SDI_five__BIT_MASK, CYREG_PRT3_BIT_MASK
.set I2S_SDI_five__BYP, CYREG_PRT3_BYP
.set I2S_SDI_five__CTL, CYREG_PRT3_CTL
.set I2S_SDI_five__DM0, CYREG_PRT3_DM0
.set I2S_SDI_five__DM1, CYREG_PRT3_DM1
.set I2S_SDI_five__DM2, CYREG_PRT3_DM2
.set I2S_SDI_five__DR, CYREG_PRT3_DR
.set I2S_SDI_five__INP_DIS, CYREG_PRT3_INP_DIS
.set I2S_SDI_five__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set I2S_SDI_five__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set I2S_SDI_five__LCD_EN, CYREG_PRT3_LCD_EN
.set I2S_SDI_five__MASK, 0x40
.set I2S_SDI_five__PORT, 3
.set I2S_SDI_five__PRT, CYREG_PRT3_PRT
.set I2S_SDI_five__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set I2S_SDI_five__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set I2S_SDI_five__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set I2S_SDI_five__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set I2S_SDI_five__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set I2S_SDI_five__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set I2S_SDI_five__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set I2S_SDI_five__PS, CYREG_PRT3_PS
.set I2S_SDI_five__SHIFT, 6
.set I2S_SDI_five__SLW, CYREG_PRT3_SLW

/* I2S_SDI_four */
.set I2S_SDI_four__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set I2S_SDI_four__0__MASK, 0x02
.set I2S_SDI_four__0__PC, CYREG_IO_PC_PRT15_PC1
.set I2S_SDI_four__0__PORT, 15
.set I2S_SDI_four__0__SHIFT, 1
.set I2S_SDI_four__AG, CYREG_PRT15_AG
.set I2S_SDI_four__AMUX, CYREG_PRT15_AMUX
.set I2S_SDI_four__BIE, CYREG_PRT15_BIE
.set I2S_SDI_four__BIT_MASK, CYREG_PRT15_BIT_MASK
.set I2S_SDI_four__BYP, CYREG_PRT15_BYP
.set I2S_SDI_four__CTL, CYREG_PRT15_CTL
.set I2S_SDI_four__DM0, CYREG_PRT15_DM0
.set I2S_SDI_four__DM1, CYREG_PRT15_DM1
.set I2S_SDI_four__DM2, CYREG_PRT15_DM2
.set I2S_SDI_four__DR, CYREG_PRT15_DR
.set I2S_SDI_four__INP_DIS, CYREG_PRT15_INP_DIS
.set I2S_SDI_four__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set I2S_SDI_four__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set I2S_SDI_four__LCD_EN, CYREG_PRT15_LCD_EN
.set I2S_SDI_four__MASK, 0x02
.set I2S_SDI_four__PORT, 15
.set I2S_SDI_four__PRT, CYREG_PRT15_PRT
.set I2S_SDI_four__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set I2S_SDI_four__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set I2S_SDI_four__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set I2S_SDI_four__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set I2S_SDI_four__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set I2S_SDI_four__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set I2S_SDI_four__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set I2S_SDI_four__PS, CYREG_PRT15_PS
.set I2S_SDI_four__SHIFT, 1
.set I2S_SDI_four__SLW, CYREG_PRT15_SLW

/* I2S_seven_ws */
.set I2S_seven_ws__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set I2S_seven_ws__0__MASK, 0x02
.set I2S_seven_ws__0__PC, CYREG_PRT0_PC1
.set I2S_seven_ws__0__PORT, 0
.set I2S_seven_ws__0__SHIFT, 1
.set I2S_seven_ws__AG, CYREG_PRT0_AG
.set I2S_seven_ws__AMUX, CYREG_PRT0_AMUX
.set I2S_seven_ws__BIE, CYREG_PRT0_BIE
.set I2S_seven_ws__BIT_MASK, CYREG_PRT0_BIT_MASK
.set I2S_seven_ws__BYP, CYREG_PRT0_BYP
.set I2S_seven_ws__CTL, CYREG_PRT0_CTL
.set I2S_seven_ws__DM0, CYREG_PRT0_DM0
.set I2S_seven_ws__DM1, CYREG_PRT0_DM1
.set I2S_seven_ws__DM2, CYREG_PRT0_DM2
.set I2S_seven_ws__DR, CYREG_PRT0_DR
.set I2S_seven_ws__INP_DIS, CYREG_PRT0_INP_DIS
.set I2S_seven_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set I2S_seven_ws__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set I2S_seven_ws__LCD_EN, CYREG_PRT0_LCD_EN
.set I2S_seven_ws__MASK, 0x02
.set I2S_seven_ws__PORT, 0
.set I2S_seven_ws__PRT, CYREG_PRT0_PRT
.set I2S_seven_ws__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set I2S_seven_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set I2S_seven_ws__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set I2S_seven_ws__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set I2S_seven_ws__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set I2S_seven_ws__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set I2S_seven_ws__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set I2S_seven_ws__PS, CYREG_PRT0_PS
.set I2S_seven_ws__SCK__INTTYPE, CYREG_PICU0_INTTYPE1
.set I2S_seven_ws__SCK__MASK, 0x02
.set I2S_seven_ws__SCK__PC, CYREG_PRT0_PC1
.set I2S_seven_ws__SCK__PORT, 0
.set I2S_seven_ws__SCK__SHIFT, 1
.set I2S_seven_ws__SHIFT, 1
.set I2S_seven_ws__SLW, CYREG_PRT0_SLW

/* I2S_three_ws */
.set I2S_three_ws__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set I2S_three_ws__0__MASK, 0x10
.set I2S_three_ws__0__PC, CYREG_PRT1_PC4
.set I2S_three_ws__0__PORT, 1
.set I2S_three_ws__0__SHIFT, 4
.set I2S_three_ws__AG, CYREG_PRT1_AG
.set I2S_three_ws__AMUX, CYREG_PRT1_AMUX
.set I2S_three_ws__BIE, CYREG_PRT1_BIE
.set I2S_three_ws__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I2S_three_ws__BYP, CYREG_PRT1_BYP
.set I2S_three_ws__CTL, CYREG_PRT1_CTL
.set I2S_three_ws__DM0, CYREG_PRT1_DM0
.set I2S_three_ws__DM1, CYREG_PRT1_DM1
.set I2S_three_ws__DM2, CYREG_PRT1_DM2
.set I2S_three_ws__DR, CYREG_PRT1_DR
.set I2S_three_ws__INP_DIS, CYREG_PRT1_INP_DIS
.set I2S_three_ws__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set I2S_three_ws__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I2S_three_ws__LCD_EN, CYREG_PRT1_LCD_EN
.set I2S_three_ws__MASK, 0x10
.set I2S_three_ws__PORT, 1
.set I2S_three_ws__PRT, CYREG_PRT1_PRT
.set I2S_three_ws__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I2S_three_ws__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I2S_three_ws__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I2S_three_ws__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I2S_three_ws__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I2S_three_ws__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I2S_three_ws__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I2S_three_ws__PS, CYREG_PRT1_PS
.set I2S_three_ws__SCK__INTTYPE, CYREG_PICU1_INTTYPE4
.set I2S_three_ws__SCK__MASK, 0x10
.set I2S_three_ws__SCK__PC, CYREG_PRT1_PC4
.set I2S_three_ws__SCK__PORT, 1
.set I2S_three_ws__SCK__SHIFT, 4
.set I2S_three_ws__SHIFT, 4
.set I2S_three_ws__SLW, CYREG_PRT1_SLW

/* I2S_DMA_seven */
.set I2S_DMA_seven__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set I2S_DMA_seven__DRQ_NUMBER, 3
.set I2S_DMA_seven__NUMBEROF_TDS, 0
.set I2S_DMA_seven__PRIORITY, 2
.set I2S_DMA_seven__TERMIN_EN, 0
.set I2S_DMA_seven__TERMIN_SEL, 0
.set I2S_DMA_seven__TERMOUT0_EN, 1
.set I2S_DMA_seven__TERMOUT0_SEL, 3
.set I2S_DMA_seven__TERMOUT1_EN, 0
.set I2S_DMA_seven__TERMOUT1_SEL, 0

/* I2S_DMA_three */
.set I2S_DMA_three__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set I2S_DMA_three__DRQ_NUMBER, 5
.set I2S_DMA_three__NUMBEROF_TDS, 0
.set I2S_DMA_three__PRIORITY, 2
.set I2S_DMA_three__TERMIN_EN, 0
.set I2S_DMA_three__TERMIN_SEL, 0
.set I2S_DMA_three__TERMOUT0_EN, 1
.set I2S_DMA_three__TERMOUT0_SEL, 5
.set I2S_DMA_three__TERMOUT1_EN, 0
.set I2S_DMA_three__TERMOUT1_SEL, 0

/* I2S_SDI_seven */
.set I2S_SDI_seven__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set I2S_SDI_seven__0__MASK, 0x08
.set I2S_SDI_seven__0__PC, CYREG_IO_PC_PRT15_PC3
.set I2S_SDI_seven__0__PORT, 15
.set I2S_SDI_seven__0__SHIFT, 3
.set I2S_SDI_seven__AG, CYREG_PRT15_AG
.set I2S_SDI_seven__AMUX, CYREG_PRT15_AMUX
.set I2S_SDI_seven__BIE, CYREG_PRT15_BIE
.set I2S_SDI_seven__BIT_MASK, CYREG_PRT15_BIT_MASK
.set I2S_SDI_seven__BYP, CYREG_PRT15_BYP
.set I2S_SDI_seven__CTL, CYREG_PRT15_CTL
.set I2S_SDI_seven__DM0, CYREG_PRT15_DM0
.set I2S_SDI_seven__DM1, CYREG_PRT15_DM1
.set I2S_SDI_seven__DM2, CYREG_PRT15_DM2
.set I2S_SDI_seven__DR, CYREG_PRT15_DR
.set I2S_SDI_seven__INP_DIS, CYREG_PRT15_INP_DIS
.set I2S_SDI_seven__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set I2S_SDI_seven__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set I2S_SDI_seven__LCD_EN, CYREG_PRT15_LCD_EN
.set I2S_SDI_seven__MASK, 0x08
.set I2S_SDI_seven__PORT, 15
.set I2S_SDI_seven__PRT, CYREG_PRT15_PRT
.set I2S_SDI_seven__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set I2S_SDI_seven__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set I2S_SDI_seven__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set I2S_SDI_seven__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set I2S_SDI_seven__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set I2S_SDI_seven__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set I2S_SDI_seven__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set I2S_SDI_seven__PS, CYREG_PRT15_PS
.set I2S_SDI_seven__SHIFT, 3
.set I2S_SDI_seven__SLW, CYREG_PRT15_SLW

/* I2S_SDI_three */
.set I2S_SDI_three__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set I2S_SDI_three__0__MASK, 0x20
.set I2S_SDI_three__0__PC, CYREG_PRT1_PC5
.set I2S_SDI_three__0__PORT, 1
.set I2S_SDI_three__0__SHIFT, 5
.set I2S_SDI_three__AG, CYREG_PRT1_AG
.set I2S_SDI_three__AMUX, CYREG_PRT1_AMUX
.set I2S_SDI_three__BIE, CYREG_PRT1_BIE
.set I2S_SDI_three__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I2S_SDI_three__BYP, CYREG_PRT1_BYP
.set I2S_SDI_three__CTL, CYREG_PRT1_CTL
.set I2S_SDI_three__DM0, CYREG_PRT1_DM0
.set I2S_SDI_three__DM1, CYREG_PRT1_DM1
.set I2S_SDI_three__DM2, CYREG_PRT1_DM2
.set I2S_SDI_three__DR, CYREG_PRT1_DR
.set I2S_SDI_three__INP_DIS, CYREG_PRT1_INP_DIS
.set I2S_SDI_three__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set I2S_SDI_three__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I2S_SDI_three__LCD_EN, CYREG_PRT1_LCD_EN
.set I2S_SDI_three__MASK, 0x20
.set I2S_SDI_three__PORT, 1
.set I2S_SDI_three__PRT, CYREG_PRT1_PRT
.set I2S_SDI_three__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I2S_SDI_three__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I2S_SDI_three__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I2S_SDI_three__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I2S_SDI_three__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I2S_SDI_three__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I2S_SDI_three__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I2S_SDI_three__PS, CYREG_PRT1_PS
.set I2S_SDI_three__SHIFT, 5
.set I2S_SDI_three__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x000000FF
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
