Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 17 17:16:54 2021
| Host         : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.950        0.000                      0                16925        0.018        0.000                      0                16925       11.250        0.000                       0                  6719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.950        0.000                      0                14868        0.018        0.000                      0                14868       11.250        0.000                       0                  6719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.838        0.000                      0                 2057        0.390        0.000                      0                 2057  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.650ns  (logic 12.808ns (56.547%)  route 9.842ns (43.453%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 27.757 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.385    23.123    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X19Y5          MUXF7 (Prop_muxf7_S_O)       0.465    23.588 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4]_i_5/O
                         net (fo=6, routed)           0.984    24.572    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_0[7]
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.299    24.871 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3/O
                         net (fo=3, routed)           0.694    25.565    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3_n_0
    SLICE_X19Y9          LUT2 (Prop_lut2_I0_O)        0.124    25.689 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.689    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]_0[5]
    SLICE_X19Y9          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.578    27.757    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X19Y9          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[5]/C
                         clock pessimism              0.230    27.987    
                         clock uncertainty           -0.377    27.610    
    SLICE_X19Y9          FDCE (Setup_fdce_C_D)        0.029    27.639    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.639    
                         arrival time                         -25.689    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 12.834ns (56.597%)  route 9.842ns (43.403%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 27.757 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.385    23.123    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X19Y5          MUXF7 (Prop_muxf7_S_O)       0.465    23.588 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4]_i_5/O
                         net (fo=6, routed)           0.984    24.572    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_0[7]
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.299    24.871 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3/O
                         net (fo=3, routed)           0.694    25.565    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3_n_0
    SLICE_X19Y9          LUT3 (Prop_lut3_I0_O)        0.150    25.715 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.715    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]_0[6]
    SLICE_X19Y9          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.578    27.757    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X19Y9          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[6]/C
                         clock pessimism              0.230    27.987    
                         clock uncertainty           -0.377    27.610    
    SLICE_X19Y9          FDCE (Setup_fdce_C_D)        0.075    27.685    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.685    
                         arrival time                         -25.715    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.370ns  (logic 12.808ns (57.256%)  route 9.562ns (42.744%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 27.758 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.385    23.123    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X19Y5          MUXF7 (Prop_muxf7_S_O)       0.465    23.588 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4]_i_5/O
                         net (fo=6, routed)           0.984    24.572    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_0[7]
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.299    24.871 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3/O
                         net (fo=3, routed)           0.414    25.285    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.124    25.409 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In1Reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.409    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]_0[7]
    SLICE_X19Y8          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.579    27.758    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X19Y8          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]/C
                         clock pessimism              0.230    27.988    
                         clock uncertainty           -0.377    27.611    
    SLICE_X19Y8          FDCE (Setup_fdce_C_D)        0.029    27.640    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.640    
                         arrival time                         -25.409    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.084ns  (logic 12.827ns (58.082%)  route 9.257ns (41.918%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.747 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.014    22.752    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X29Y12         MUXF7 (Prop_muxf7_S_O)       0.485    23.237 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In2Reg_reg[4]_i_6/O
                         net (fo=4, routed)           1.048    24.285    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_1[10]
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.298    24.583 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3/O
                         net (fo=3, routed)           0.416    24.999    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.124    25.123 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.123    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]_0[7]
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.567    27.747    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]/C
                         clock pessimism              0.230    27.976    
                         clock uncertainty           -0.377    27.599    
    SLICE_X27Y13         FDCE (Setup_fdce_C_D)        0.031    27.630    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.630    
                         arrival time                         -25.123    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.080ns  (logic 12.827ns (58.093%)  route 9.253ns (41.908%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.747 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.014    22.752    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X29Y12         MUXF7 (Prop_muxf7_S_O)       0.485    23.237 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In2Reg_reg[4]_i_6/O
                         net (fo=4, routed)           1.048    24.285    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_1[10]
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.298    24.583 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3/O
                         net (fo=3, routed)           0.412    24.995    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3_n_0
    SLICE_X27Y13         LUT2 (Prop_lut2_I0_O)        0.124    25.119 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.119    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]_0[5]
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.567    27.747    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[5]/C
                         clock pessimism              0.230    27.976    
                         clock uncertainty           -0.377    27.599    
    SLICE_X27Y13         FDCE (Setup_fdce_C_D)        0.029    27.628    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.628    
                         arrival time                         -25.119    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.074ns  (logic 12.821ns (58.081%)  route 9.253ns (41.919%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.747 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.014    22.752    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X29Y12         MUXF7 (Prop_muxf7_S_O)       0.485    23.237 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In2Reg_reg[4]_i_6/O
                         net (fo=4, routed)           1.048    24.285    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_1[10]
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.298    24.583 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3/O
                         net (fo=3, routed)           0.412    24.995    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[7]_i_3_n_0
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.118    25.113 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In2Reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.113    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[7]_0[6]
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.567    27.747    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X27Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[6]/C
                         clock pessimism              0.230    27.976    
                         clock uncertainty           -0.377    27.599    
    SLICE_X27Y13         FDCE (Setup_fdce_C_D)        0.075    27.674    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In2Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.674    
                         arrival time                         -25.113    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.894ns  (logic 12.808ns (58.501%)  route 9.086ns (41.500%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          0.730    22.469    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X23Y22         MUXF7 (Prop_muxf7_S_O)       0.465    22.934 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In3Reg_reg[4]_i_6/O
                         net (fo=4, routed)           0.886    23.820    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_2[10]
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.299    24.119 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3/O
                         net (fo=3, routed)           0.690    24.809    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.933 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[5]_i_1/O
                         net (fo=1, routed)           0.000    24.933    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/D[5]
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.557    27.736    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[5]/C
                         clock pessimism              0.230    27.966    
                         clock uncertainty           -0.377    27.589    
    SLICE_X25Y23         FDCE (Setup_fdce_C_D)        0.031    27.620    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -24.933    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.890ns  (logic 12.804ns (58.493%)  route 9.086ns (41.507%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          0.730    22.469    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X23Y22         MUXF7 (Prop_muxf7_S_O)       0.465    22.934 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In3Reg_reg[4]_i_6/O
                         net (fo=4, routed)           0.886    23.820    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_2[10]
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.299    24.119 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3/O
                         net (fo=3, routed)           0.690    24.809    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3_n_0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.120    24.929 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[6]_i_1/O
                         net (fo=1, routed)           0.000    24.929    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/D[6]
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.557    27.736    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[6]/C
                         clock pessimism              0.230    27.966    
                         clock uncertainty           -0.377    27.589    
    SLICE_X25Y23         FDCE (Setup_fdce_C_D)        0.075    27.664    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.664    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.785ns  (logic 12.808ns (58.793%)  route 8.977ns (41.207%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          0.730    22.469    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X23Y22         MUXF7 (Prop_muxf7_S_O)       0.465    22.934 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In3Reg_reg[4]_i_6/O
                         net (fo=4, routed)           0.886    23.820    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Comparisons_out1_2[10]
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.299    24.119 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3/O
                         net (fo=3, routed)           0.581    24.700    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_3_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124    24.824 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/In3Reg[7]_i_1/O
                         net (fo=1, routed)           0.000    24.824    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/D[7]
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.557    27.736    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X25Y23         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[7]/C
                         clock pessimism              0.230    27.966    
                         clock uncertainty           -0.377    27.589    
    SLICE_X25Y23         FDCE (Setup_fdce_C_D)        0.032    27.621    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In3Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.621    
                         arrival time                         -24.824    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.800ns  (logic 12.703ns (58.271%)  route 9.097ns (41.729%))
  Logic Levels:           24  (CARRY4=15 DSP48E1=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 27.758 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.745     3.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/IPCORE_CLK
    SLICE_X12Y19         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     3.557 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/validOut_1_reg_rep__1/Q
                         net (fo=121, routed)         1.580     5.137    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/RGB2_35
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1/O
                         net (fo=1, routed)           0.000     5.261    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_22__1_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.811 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_5__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.925 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_9[0]
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.039 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.039    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_3__1_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.153 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/Product_out1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.153    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_1[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.487 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Product_out1_i_1__1/O[1]
                         net (fo=14, routed)          1.506     7.993    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_0[17]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.215    12.208 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.210    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Product_out1_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.923 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add3_out1_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.443 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE3/Add4_out1/P[4]
                         net (fo=4, routed)           1.554    16.998    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_16[4]
    SLICE_X24Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.122 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51/O
                         net (fo=1, routed)           0.000    17.122    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg[0][17]_i_51_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.520    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_37_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.634 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.634    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_28_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.748 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.748    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_19_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.862 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.862    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_12_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.090 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Delay4_reg_reg[0][17]_i_6/CO[2]
                         net (fo=105, routed)         1.095    19.185    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/Add4_out1_0[0]
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.313    19.498 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118/O
                         net (fo=1, routed)           0.433    19.931    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_118_n_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    20.055 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92/O
                         net (fo=1, routed)           0.606    20.662    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg[7]_i_92_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.169 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    21.169    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_65_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.283 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.283    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_40_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.397    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_19_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.511 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.511    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_12_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.739 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Comparisons/u_SSE4/In3Reg_reg[7]_i_6/CO[2]
                         net (fo=31, routed)          1.296    23.035    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4][0]
    SLICE_X19Y6          MUXF7 (Prop_muxf7_S_O)       0.485    23.520 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg_reg[4]_i_4/O
                         net (fo=6, routed)           1.021    24.541    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Comparisons_out1_0[1]
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.298    24.839 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/In1Reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.839    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[7]_0[4]
    SLICE_X19Y8          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.579    27.758    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/IPCORE_CLK
    SLICE_X19Y8          FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[4]/C
                         clock pessimism              0.230    27.988    
                         clock uncertainty           -0.377    27.611    
    SLICE_X19Y8          FDCE (Setup_fdce_C_D)        0.031    27.642    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/In1Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.537%)  route 0.174ns (51.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.553     0.889    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y50         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/Q
                         net (fo=3, routed)           0.174     1.226    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[2]
    SLICE_X51Y49         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.826     1.192    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y49         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.047     1.209    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.640%)  route 0.172ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.552     0.888    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X49Y62         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[8]/Q
                         net (fo=2, routed)           0.172     1.188    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]_1[8]
    SLICE_X50Y61         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.818     1.184    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X50Y61         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[8]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.010     1.159    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.560     0.896    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/IPCORE_CLK
    SLICE_X47Y39         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.253    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X46Y39         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.827     1.193    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X46Y39         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.560     0.896    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/IPCORE_CLK
    SLICE_X47Y39         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.253    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X46Y39         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.827     1.193    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X46Y39         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.589     0.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/IPCORE_CLK
    SLICE_X31Y40         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.282    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X30Y40         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.857     1.223    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X30Y40         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.589     0.925    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/IPCORE_CLK
    SLICE_X31Y40         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.282    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X30Y40         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.857     1.223    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X30Y40         RAMD32                                       r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.171%)  route 0.228ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.552     0.888    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[5]/Q
                         net (fo=2, routed)           0.228     1.257    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]_1[5]
    SLICE_X51Y60         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.818     1.184    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X51Y60         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.071     1.220    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.555     0.891    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X45Y57         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.115     1.147    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X42Y56         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.824     1.190    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y56         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.556     0.892    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X45Y55         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/Q
                         net (fo=1, routed)           0.115     1.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[25]
    SLICE_X42Y55         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.824     1.190    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.802%)  route 0.230ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.555     0.891    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X49Y55         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/Q
                         net (fo=1, routed)           0.230     1.248    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[8]
    SLICE_X50Y52         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.821     1.187    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y52         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.208    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y16    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y16    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X1Y16    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X1Y16    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y17    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y17    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y12     system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y14     system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y13     system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y35    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y35    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y39    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y39    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 0.456ns (3.187%)  route 13.853ns (96.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.853    17.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X13Y16         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.573    27.753    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X13Y16         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][4]/C
                         clock pessimism              0.115    27.867    
                         clock uncertainty           -0.377    27.491    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    27.086    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][4]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 0.456ns (3.187%)  route 13.853ns (96.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.853    17.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X13Y16         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.573    27.753    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X13Y16         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][6]/C
                         clock pessimism              0.115    27.867    
                         clock uncertainty           -0.377    27.491    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    27.086    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_bypass_delay_reg[2][6]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 0.456ns (3.187%)  route 13.853ns (96.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.853    17.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X13Y16         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.573    27.753    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X13Y16         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][4]/C
                         clock pessimism              0.115    27.867    
                         clock uncertainty           -0.377    27.491    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    27.086    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 0.456ns (3.187%)  route 13.853ns (96.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.853    17.248    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X13Y16         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.573    27.753    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X13Y16         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][6]/C
                         clock pessimism              0.115    27.867    
                         clock uncertainty           -0.377    27.491    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    27.086    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay1_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.175ns  (logic 0.456ns (3.217%)  route 13.719ns (96.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 27.756 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.719    17.114    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X13Y12         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.576    27.756    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X13Y12         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][11]/C
                         clock pessimism              0.115    27.870    
                         clock uncertainty           -0.377    27.494    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405    27.089    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         27.089    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.072ns  (logic 0.456ns (3.241%)  route 13.616ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 27.754 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.616    17.011    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X15Y13         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.575    27.754    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X15Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][12]/C
                         clock pessimism              0.115    27.869    
                         clock uncertainty           -0.377    27.493    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405    27.088    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         27.088    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.072ns  (logic 0.456ns (3.241%)  route 13.616ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 27.754 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.616    17.011    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X15Y13         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.575    27.754    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X15Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][13]/C
                         clock pessimism              0.115    27.869    
                         clock uncertainty           -0.377    27.493    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405    27.088    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         27.088    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.072ns  (logic 0.456ns (3.241%)  route 13.616ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 27.754 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.616    17.011    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X15Y13         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.575    27.754    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X15Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][14]/C
                         clock pessimism              0.115    27.869    
                         clock uncertainty           -0.377    27.493    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405    27.088    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         27.088    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.072ns  (logic 0.456ns (3.241%)  route 13.616ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 27.754 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.616    17.011    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X15Y13         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.575    27.754    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X15Y13         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][15]/C
                         clock pessimism              0.115    27.869    
                         clock uncertainty           -0.377    27.493    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405    27.088    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         27.088    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_bypass_delay_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.023ns  (logic 0.456ns (3.252%)  route 13.567ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 27.754 - 25.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.645     2.939    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.395 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)       13.567    16.962    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/reset_out
    SLICE_X14Y14         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_bypass_delay_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        1.575    27.754    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/IPCORE_CLK
    SLICE_X14Y14         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_bypass_delay_reg[1][16]/C
                         clock pessimism              0.115    27.869    
                         clock uncertainty           -0.377    27.493    
    SLICE_X14Y14         FDCE (Recov_fdce_C_CLR)     -0.319    27.174    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/Delay_bypass_delay_reg[1][16]
  -------------------------------------------------------------------
                         required time                         27.174    
                         arrival time                         -16.962    
  -------------------------------------------------------------------
                         slack                                 10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.194     1.225    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y82         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.817     1.183    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y82         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[10]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.194     1.225    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y82         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.817     1.183    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y82         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[11]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.194     1.225    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y82         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.817     1.183    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y82         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[8]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.194     1.225    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y82         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.817     1.183    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y82         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[9]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/numofpixels_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.194     1.225    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y82         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/numofpixels_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.817     1.183    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y82         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/numofpixels_1_reg[11]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/numofpixels_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.467%)  route 0.246ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.246     1.276    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y83         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.818     1.184    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y83         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[12]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X32Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.674%)  route 0.266ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.266     1.296    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y81         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.816     1.182    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y81         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[4]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.674%)  route 0.266ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.266     1.296    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y81         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.816     1.182    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y81         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[5]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.674%)  route 0.266ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.266     1.296    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y81         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.816     1.182    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y81         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[6]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.674%)  route 0.266ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.554     0.890    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X33Y84         FDPE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=1912, routed)        0.266     1.296    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/reset_out
    SLICE_X32Y81         FDCE                                         f  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6720, routed)        0.816     1.182    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y81         FDCE                                         r  system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[7]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in/u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/hlength_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    





