xst -intstyle ise -ifn "D:/Verilog HDL/Lab7_PCPU/W_Reg.xst" -ofn "D:/Verilog HDL/Lab7_PCPU/W_Reg.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc3s500e-fg320-5 "W_Reg.ngc" W_Reg.ngd  
map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off -c 100 -o W_Reg_map.ncd W_Reg.ngd W_Reg.pcf 
par -w -intstyle ise -ol high -t 1 W_Reg_map.ncd W_Reg.ncd W_Reg.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml W_Reg.twx W_Reg.ncd -o W_Reg.twr W_Reg.pcf 
