# ğŸ“˜ HÆ¯á»šNG DáºªN CHUáº¨N Bá»Š OPENLANE CHO VITERBI DECODER

**Dá»± Ã¡n**: Thiáº¿t káº¿ vÃ  Tá»•ng há»£p Viterbi Decoder tá»« RTL Ä‘áº¿n GDSII  
**Target PDK**: SKY130  
**Top Module**: `system_top`

---

## ğŸ“‹ Má»¥c lá»¥c

1. [Tá»•ng quan](#1-tá»•ng-quan)
2. [Chiáº¿n lÆ°á»£c Verification](#2-chiáº¿n-lÆ°á»£c-verification)
3. [CÃ¡c bÆ°á»›c Ä‘Ã£ thá»±c hiá»‡n](#3-cÃ¡c-bÆ°á»›c-Ä‘Ã£-thá»±c-hiá»‡n)
4. [CÃ¡c bÆ°á»›c tiáº¿p theo](#4-cÃ¡c-bÆ°á»›c-tiáº¿p-theo)
5. [Cáº¥u trÃºc thÆ° má»¥c](#5-cáº¥u-trÃºc-thÆ°-má»¥c)
6. [CÃ¡c lá»—i thÆ°á»ng gáº·p](#6-cÃ¡c-lá»—i-thÆ°á»ng-gáº·p)

---

## 1. Tá»•ng quan

### ThÃ´ng tin dá»± Ã¡n

| ThÃ´ng tin | GiÃ¡ trá»‹ |
|-----------|---------|
| Loáº¡i mÃ£ hÃ³a | MÃ£ tÃ­ch cháº­p (Convolutional Code) |
| Cáº¥u hÃ¬nh | (n, k, m) = (2, 1, 2) |
| Constraint Length (K) | 3 |
| Code Rate (R) | 1/2 |
| Äa thá»©c sinh | G1 = 1 + x + xÂ², G2 = 1 + xÂ² |
| Táº§n sá»‘ má»¥c tiÃªu | 50 MHz |

### CÃ¡c module RTL

```
system_top
â”œâ”€â”€ sync_fifo      - FIFO Ä‘á»“ng bá»™ (buffer Ä‘áº§u vÃ o)
â”œâ”€â”€ piso           - Parallel-In Serial-Out
â”œâ”€â”€ viterbi_core   - Core giáº£i mÃ£ Viterbi
â”‚   â”œâ”€â”€ bmu        - Branch Metric Unit
â”‚   â”œâ”€â”€ acsu       - Add-Compare-Select Unit
â”‚   â”œâ”€â”€ pmu        - Path Metric Unit
â”‚   â””â”€â”€ tbu        - Traceback Unit
â””â”€â”€ sipo           - Serial-In Parallel-Out
```

---

## 2. Chiáº¿n lÆ°á»£c Verification

### 2.1 Tá»•ng quan Test Plan

Dá»± Ã¡n sá»­ dá»¥ng phÆ°Æ¡ng phÃ¡p **Unit Testing + System Testing** vá»›i tá»•ng cá»™ng **44+ test cases**.

| Test Suite | Sá»‘ TCs | MÃ´ táº£ |
|------------|--------|-------|
| FIFO | 5 | Test SYNC_FIFO module |
| PISO | 5 | Test Parallel-In Serial-Out |
| BMU | 5 | Test Branch Metric Unit |
| ACSU | 5 | Test Add-Compare-Select Unit |
| PMU | 5 | Test Path Metric Unit |
| TBU | 6 | Test Traceback Unit |
| SIPO | 5 | Test Serial-In Parallel-Out |
| SYSTEM | 8+ | Test tÃ­ch há»£p toÃ n há»‡ thá»‘ng |

### 2.2 Unit Tests

#### FIFO Test Cases

| ID | Ká»‹ch báº£n | MÃ´ táº£ | TiÃªu chÃ­ PASS |
|----|----------|-------|---------------|
| TC_01 | Reset & Init | Kiá»ƒm tra khá»Ÿi táº¡o sau reset | `empty_o=1`, `full_o=0` |
| TC_02 | Write until Full | Ghi 16 entries liÃªn tá»¥c | `full_o` lÃªn 1 khi Ä‘á»§ 16 |
| TC_03 | Read until Empty | Äá»c háº¿t FIFO | Data FIFO Ä‘Ãºng thá»© tá»± |
| TC_04 | Data Integrity | 5 vÃ²ng ghi/Ä‘á»c | `error_count = 0` |
| TC_05 | Timing Check | Kiá»ƒm tra latency | Data á»•n Ä‘á»‹nh sau 2ns |

#### PISO Test Cases

| ID | Ká»‹ch báº£n | Input | Expected Output |
|----|----------|-------|-----------------|
| TC_01 | Alternating | 0xAAAA | 10,10,10,10,10,10,10,10 |
| TC_02 | Inverse | 0x5555 | 01,01,01,01,01,01,01,01 |
| TC_03 | All Ones | 0xFFFF | 11,11,11,11,11,11,11,11 |
| TC_04 | All Zeros | 0x0000 | 00,00,00,00,00,00,00,00 |
| TC_05 | Random Stress | Random | `error_count = 0` |

#### BMU Test Cases

| ID | Ká»‹ch báº£n | Input | MÃ´ táº£ |
|----|----------|-------|-------|
| TC_01 | Ideal Case | 2'b00 | Hamming distance = 0 cho S0â†’S0 |
| TC_02 | Inverse Case | 2'b11 | Hamming distance = 0 cho S0â†’S2 |
| TC_03 | Single Bit Error | 2'b01 | Test sá»­a lá»—i 1 bit |
| TC_04 | Single Bit Error | 2'b10 | Test sá»­a lá»—i 1 bit (Ä‘áº£o) |
| TC_05 | Random Stress | Random | `error_count = 0` |

#### ACSU Test Cases

| ID | Ká»‹ch báº£n | MÃ´ táº£ |
|----|----------|-------|
| TC_01 | Min Path | Chá»n nhÃ¡nh PM+BM nhá» nháº¥t |
| TC_02 | Switching Winner | Äá»•i nhÃ¡nh tháº¯ng cuá»™c |
| TC_03 | Boundary Case | PM = 250 (gáº§n trÃ n 8-bit) |
| TC_04 | Zero Case | Táº¥t cáº£ PM, BM = 0 |
| TC_05 | Random Stress | `error_count = 0` |

#### PMU Test Cases

| ID | Ká»‹ch báº£n | MÃ´ táº£ |
|----|----------|-------|
| TC_01 | Reset Check | S0=0, S1-S3=255 sau reset |
| TC_02 | Update Enable | Cáº­p nháº­t khi `valid_i=1` |
| TC_03 | Keep Data | Giá»¯ data khi `valid_i=0` |
| TC_04 | Zero Stream | Clear vá» 0 |
| TC_05 | Random Stress | `error_count = 0` |

#### TBU Test Cases

| ID | Ká»‹ch báº£n | MÃ´ táº£ |
|----|----------|-------|
| TC_01 | Reset Check | `valid_o=0`, history cleared |
| TC_02 | Pipeline Filling | Náº¡p 14 cycles, `valid_o=0` |
| TC_03 | Start Decoding | Cycle 15: `valid_o=1` |
| TC_04 | Data Traceback | Register Exchange method |
| TC_05 | Valid_i Gating | Táº¡m dá»«ng khi input invalid |
| TC_06 | Winner Switching | Chá»n best path tá»« S3 |

#### SIPO Test Cases

| ID | Ká»‹ch báº£n | Input | Expected |
|----|----------|-------|----------|
| TC_01 | Reset Check | N/A | `byte_ready_o=0` |
| TC_02 | Normal Byte | 0xA5 | `data_parallel_o=0xA5` |
| TC_03 | All Ones | 0xFF | `data_parallel_o=0xFF` |
| TC_04 | All Zeros | 0x00 | `data_parallel_o=0x00` |
| TC_05 | Random Stress | Random | `error_count = 0` |

### 2.3 System Integration Tests

| ID | Ká»‹ch báº£n | Má»¥c Ä‘Ã­ch |
|----|----------|----------|
| SYS_01 | Sanity Check | Kiá»ƒm tra logic cÆ¡ báº£n (0x00, 0xFF, 0xAA, 0x55) |
| SYS_02 | Full Range Sweep | Gá»­i 0x00 â†’ 0xFF (256 bytes) |
| SYS_03 | Single Bit Error | Láº­t tá»«ng bit, há»‡ thá»‘ng pháº£i tá»± sá»­a |
| SYS_04 | Double Bit Error | Láº­t 2 bit, xÃ¡c Ä‘á»‹nh giá»›i háº¡n sá»­a lá»—i |
| SYS_05 | Burst Error | Láº­t 3-4 bit liÃªn tiáº¿p (expected fail) |
| SYS_06 | Busy Violation | Gá»­i data khi `busy_o=1` (pháº£i bá»‹ ignore) |
| SYS_07 | Continuous Streaming | 100 bytes back-to-back |
| SYS_08 | Hard Reset | Reset giá»¯a chá»«ng, FSM vá» IDLE |

### 2.4 Error Correction Capability

| Loáº¡i lá»—i | Sá»‘ bit lá»—i | Káº¿t quáº£ mong Ä‘á»£i |
|----------|------------|------------------|
| No error | 0 | âœ… Correct (100%) |
| Single bit | 1 | âœ… Correctable |
| Double bit | 2 | âš ï¸ May or may not correct |
| Burst error | 3+ | âŒ Expected fail |

> **LÆ°u Ã½**: Viterbi Decoder (2,1,2) cÃ³ kháº£ nÄƒng sá»­a lá»—i **1 bit** trong má»—i cáº·p symbol. Lá»—i 2 bit cÃ³ thá»ƒ Ä‘Æ°á»£c phÃ¡t hiá»‡n nhÆ°ng khÃ´ng Ä‘áº£m báº£o sá»­a Ä‘Ãºng.

---

## 3. CÃ¡c bÆ°á»›c Ä‘Ã£ thá»±c hiá»‡n

### âœ… BÆ°á»›c 1: Táº¡o cáº¥u trÃºc thÆ° má»¥c OpenLane

```powershell
New-Item -ItemType Directory -Force -Path "OpenLane/designs/viterbi/src"
```

**Káº¿t quáº£**: ÄÃ£ táº¡o thÆ° má»¥c `OpenLane/designs/viterbi/src/`

---

### âœ… BÆ°á»›c 2: Copy cÃ¡c file RTL

```powershell
Copy-Item -Path "design\*.v" -Destination "OpenLane\designs\viterbi\src\" -Force
```

**9 file Ä‘Ã£ copy**:
- `system_top.v` (Top module)
- `viterbi_core.v`
- `sync_fifo.v`
- `piso.v`, `sipo.v`
- `bmu.v`, `acsu.v`, `pmu.v`, `tbu.v`

---

### âœ… BÆ°á»›c 3: Comment cÃ¡c dÃ²ng `include`

**File Ä‘Ã£ sá»­a**: `OpenLane/designs/viterbi/src/system_top.v`

```diff
-`include "sync_fifo.v"
-`include "piso.v"
-`include "sipo.v"
-`include "viterbi_core.v"
+// `include "sync_fifo.v"    // Commented for OpenLane - auto-compiled
+// `include "piso.v"         // Commented for OpenLane - auto-compiled
+// `include "sipo.v"         // Commented for OpenLane - auto-compiled
+// `include "viterbi_core.v" // Commented for OpenLane - auto-compiled
```

> **LÆ°u Ã½**: OpenLane tá»± Ä‘á»™ng biÃªn dá»‹ch táº¥t cáº£ file `.v` trong thÆ° má»¥c `src/`, nÃªn khÃ´ng cáº§n `include`.

---

### âœ… BÆ°á»›c 4: Táº¡o file `config.tcl`

**ÄÆ°á»ng dáº«n**: `OpenLane/designs/viterbi/config.tcl`

**CÃ¡c thiáº¿t láº­p quan trá»ng**:

| Tham sá»‘ | GiÃ¡ trá»‹ | MÃ´ táº£ |
|---------|---------|-------|
| `DESIGN_NAME` | `system_top` | Top module |
| `CLOCK_PORT` | `clk` | Port clock |
| `CLOCK_PERIOD` | `20.0` ns | 50 MHz |
| `FP_CORE_UTIL` | `40%` | Core utilization |
| `DIE_AREA` | `0 0 400 400` | 400Î¼m x 400Î¼m |
| `PL_TARGET_DENSITY` | `0.45` | Placement density |
| `SYNTH_STRATEGY` | `AREA 0` | Tá»‘i Æ°u diá»‡n tÃ­ch |

---

### âœ… BÆ°á»›c 5: Táº¡o file `constraints.sdc`

**ÄÆ°á»ng dáº«n**: `OpenLane/designs/viterbi/constraints.sdc`

**CÃ¡c constraint chÃ­nh**:
- Clock: 50 MHz (period = 20 ns)
- Clock uncertainty: 0.25 ns
- Input/Output delay: 2.0 ns
- Reset `rst_n`: False path (async reset)

---

## 4. CÃ¡c bÆ°á»›c tiáº¿p theo

### ğŸ“¦ BÆ°á»›c 6: Copy design sang mÃ¡y Ubuntu

```bash
# TrÃªn Ubuntu (hoáº·c WSL)
# Copy thÆ° má»¥c viterbi vÃ o OpenLane/designs/
cp -r /path/to/project/OpenLane/designs/viterbi ~/OpenLane/designs/
```

---

### ğŸ”§ BÆ°á»›c 7: Sá»­a file `viterbi_core.v` (Comment includes)

File `viterbi_core.v` cÅ©ng chá»©a cÃ¡c dÃ²ng `include` cáº§n comment:

```bash
cd ~/OpenLane/designs/viterbi/src
sed -i 's/^`include/\/\/ `include/' viterbi_core.v
```

---

### ğŸš€ BÆ°á»›c 8: Cháº¡y OpenLane Flow

```bash
cd ~/OpenLane

# Khá»Ÿi Ä‘á»™ng Docker vÃ  cháº¡y flow
make mount
./flow.tcl -design viterbi
```

**Hoáº·c cháº¡y Interactive mode** (khuyáº¿n khÃ­ch cho láº§n Ä‘áº§u):

```bash
make mount
./flow.tcl -design viterbi -interactive
```

Trong interactive mode:
```tcl
package require openlane
prep -design viterbi
run_synthesis
run_floorplan
run_placement
run_cts
run_routing
run_magic
run_lvs
run_drc
```

---

### ğŸ“Š BÆ°á»›c 9: Kiá»ƒm tra káº¿t quáº£

```bash
# Xem synthesis report
cat runs/*/reports/synthesis/1-synthesis.stat.rpt

# Xem timing report
cat runs/*/reports/signoff/*sta.max.rpt

# Xem DRC violations
cat runs/*/reports/signoff/*drc.rpt

# Má»Ÿ layout trong Klayout
klayout runs/*/results/final/gds/*.gds
```

---

### ğŸ“ BÆ°á»›c 10: Tá»‘i Æ°u hÃ³a (náº¿u cáº§n)

**Náº¿u gáº·p timing violation**:
```tcl
# TÄƒng clock period (giáº£m táº§n sá»‘)
set ::env(CLOCK_PERIOD) "25.0"  # 40 MHz

# Hoáº·c tá»‘i Æ°u delay
set ::env(SYNTH_STRATEGY) "DELAY 0"
```

**Náº¿u gáº·p DRC violation**:
```tcl
# TÄƒng die area
set ::env(DIE_AREA) "0 0 500 500"

# Giáº£m utilization
set ::env(FP_CORE_UTIL) 35
```

---

## 5. Cáº¥u trÃºc thÆ° má»¥c

```
Viterbi-Decoder-Implementation-and-Verification/
â”œâ”€â”€ design/                     # RTL gá»‘c (9 file .v)
â”‚   â”œâ”€â”€ system_top.v
â”‚   â”œâ”€â”€ viterbi_core.v
â”‚   â”œâ”€â”€ sync_fifo.v
â”‚   â”œâ”€â”€ piso.v, sipo.v
â”‚   â””â”€â”€ bmu.v, acsu.v, pmu.v, tbu.v
â”‚
â”œâ”€â”€ testbench/                  # Testbench cho simulation
â”‚   â”œâ”€â”€ tb_system_top.sv
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ OpenLane/                   # Cáº¥u hÃ¬nh OpenLane
â”‚   â””â”€â”€ designs/
â”‚       â””â”€â”€ viterbi/
â”‚           â”œâ”€â”€ config.tcl      âœ… ÄÃ£ táº¡o
â”‚           â”œâ”€â”€ constraints.sdc âœ… ÄÃ£ táº¡o
â”‚           â””â”€â”€ src/            âœ… ÄÃ£ copy RTL
â”‚               â”œâ”€â”€ system_top.v    (Ä‘Ã£ sá»­a include)
â”‚               â””â”€â”€ ...
â”‚
â”œâ”€â”€ main (2).tex                # BÃ¡o cÃ¡o LaTeX
â””â”€â”€ README.md
```

---

## 6. CÃ¡c lá»—i thÆ°á»ng gáº·p

| Lá»—i | NguyÃªn nhÃ¢n | Giáº£i phÃ¡p |
|-----|-------------|-----------|
| Clock not found | TÃªn clock sai | Kiá»ƒm tra `CLOCK_PORT` trong config.tcl |
| Module not found | Thiáº¿u file .v | Copy Ä‘áº§y Ä‘á»§ file vÃ o `src/` |
| PDK mismatch | PDK chÆ°a cÃ i | Kiá»ƒm tra `$PDK_ROOT` |
| Timing violation | Táº§n sá»‘ quÃ¡ cao | TÄƒng `CLOCK_PERIOD` |
| DRC violations | Die area nhá» | TÄƒng `DIE_AREA`, giáº£m `FP_CORE_UTIL` |
| LVS mismatch | Port bá»‹ thiáº¿u | Xem report chi tiáº¿t |

---

## ğŸ“š Tham kháº£o

- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [SKY130 PDK](https://skywater-pdk.readthedocs.io/)
- [Viterbi Algorithm - Wikipedia](https://en.wikipedia.org/wiki/Viterbi_algorithm)
