bank:
- address: '0xa0020000'
  name: VCU_PL_DECODE
description: VCU Decoder
register:
- default: '0x00000000'
  description: MCU Subsystem Reset
  field:
  - bits: '31:2'
    name: RESERVED
    type: raz
  - bits: '1'
    longdesc: Read accesses return 0.
    name: MCUREGSOFTRESET
    shortdesc: 'MCU registers soft reset: writing 1 into this bit resets the MCU/ITC
      top-level registers.'
    type: wo
  - bits: '0'
    longdesc: Read accesses return 0.
    name: MCUSOFTRESET
    shortdesc: 'MCU soft reset: writing 1 into this bit resets the MCU subsystem (except
      the top-level registers).'
    type: wo
  name: MCU_RESET
  offset: '0x00009000'
  type: mixed
  width: 32
- default: '0x00000001'
  description: MCU Reset Mode
  field:
  - bits: '31:2'
    name: RESERVED
    type: raz
  - bits: '1:0'
    name: MCURESETMODE
    type: rw
  name: MCU_RESET_MODE
  offset: '0x00009004'
  type: mixed
  width: 32
- default: '0x00000000'
  description: MCU Status
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    name: MCUSLEEPSTATUS
    type: ro
  name: MCU_STA
  offset: '0x00009008'
  type: mixed
  width: 32
- default: '0x00000000'
  description: MCU Wake-up
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: It should be set to 0 after the MCU sleep status bit gets back to 0.
    name: MCUWAKEUP
    shortdesc: 'MCU wake-up: writing 1 into this bit wakes the MCU from sleep mode
      (it is ignored if the MCU is not in sleep mode).'
    type: rw
  name: MCU_WAKEUP
  offset: '0x0000900C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: MCU Instruction Cache Address Offset 0
  field:
  - bits: '31:0'
    name: MCUICADDROFFSET0
    type: rw
  name: MCU_ADDR_OFFSET_IC0
  offset: '0x00009010'
  type: rw
  width: 32
- default: '0x00000000'
  description: MCU Instruction Cache Address Offset 1
  field:
  - bits: '31:0'
    name: MCUICADDROFFSET1
    type: rw
  name: MCU_ADDR_OFFSET_IC1
  offset: '0x00009014'
  type: rw
  width: 32
- default: '0x00000000'
  description: MCU Data Cache Address Offset 0
  field:
  - bits: '31:0'
    name: MCUDCADDROFFSET0
    type: rw
  name: MCU_ADDR_OFFSET_DC0
  offset: '0x00009018'
  type: rw
  width: 32
- default: '0x00000000'
  description: MCU Data Cache Address Offset 1
  field:
  - bits: '31:0'
    name: MCUDCADDROFFSET1
    type: rw
  name: MCU_ADDR_OFFSET_DC1
  offset: '0x0000901C'
  type: rw
  width: 32
- default: '0x00000000'
  description: MCU Interrupt Trigger
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Read accesses return 0.
    name: MCUINTERRUPTTRIGGER
    shortdesc: 'MCU interrupt trigger: writing 1 into this bit triggers an interrupt
      towards the MCU.'
    type: wo
  name: ITC_MCU_IRQ
  offset: '0x00009100'
  type: mixed
  width: 32
- default: '0x00000000'
  description: CPU Interrupt Mask
  field:
  - bits: '31:8'
    name: RESERVED
    type: rw
  - bits: '7'
    name: EXTIRQ1INTERRUPTMASK
    type: rw
  - bits: '6'
    name: EXTIRQ0INTERRUPTMASK
    type: rw
  - bits: '5'
    name: RRESP1INTERRUPTMASK
    type: rw
  - bits: '4'
    name: BRESP1INTERRUPTMASK
    type: rw
  - bits: '3'
    name: RRESP0INTERRUPTMASK
    type: rw
  - bits: '2'
    name: BRESP0INTERRUPTMASK
    type: rw
  - bits: '1'
    name: RESERVED
    type: rw
  - bits: '0'
    name: MCUTOCPUINTERRUPTMASK
    type: rw
  name: ITC_CPU_IRQ_MSK
  offset: '0x00009104'
  type: rw
  width: 32
- default: '0x00000000'
  description: CPU Interrupt Clear
  field:
  - bits: '31:8'
    name: RESERVED
    type: raz
  - bits: '7'
    longdesc: Read accesses return 0.
    name: EXTIRQ1INTERRUPTCLEAR
    shortdesc: 'EXTIRQ1 interrupt clear: writing 1 into this bit acknowledges and
      clears the EXTIRQ1 interrupt source (generated by the AXI master port 1 EXTIRQ
      input).'
    type: wo
  - bits: '6'
    longdesc: Read accesses return 0.
    name: EXTIRQ0INTERRUPTCLEAR
    shortdesc: 'EXTIRQ0 interrupt clear: writing 1 into this bit acknowledges and
      clears the EXTIRQ0 interrupt source (generated by the AXI master port 0 EXTIRQ
      input).'
    type: wo
  - bits: '5'
    longdesc: Read accesses return 0.
    name: RRESP1INTERRUPTCLEAR
    shortdesc: 'RRESP1 interrupt clear: writing 1 into this bit acknowledges and clears
      the RRESP1 interrupt source (generated by the AXI master port 1 RRESP input).'
    type: wo
  - bits: '4'
    longdesc: Read accesses return 0.
    name: BRESP1INTERRUPTCLEAR
    shortdesc: 'BRESP1 interrupt clear: writing 1 into this bit acknowledges and clears
      the BRESP1 interrupt source (generated by the AXI master port 1 BRESP input).'
    type: wo
  - bits: '3'
    longdesc: Read accesses return 0.
    name: RRESP0INTERRUPTCLEAR
    shortdesc: 'RRESP0 interrupt clear: writing 1 into this bit acknowledges and clears
      the RRESP0 interrupt source (generated by the AXI master port 0 RRESP input).'
    type: wo
  - bits: '2'
    longdesc: Read accesses return 0.
    name: BRESP0INTERRUPTCLEAR
    shortdesc: 'BRESP0 interrupt clear: writing 1 into this bit acknowledges and clears
      the BRESP0 interrupt source (generated by the AXI master port 0 BRESP input).'
    type: wo
  - bits: '1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Read accesses return 0.
    name: MCUTOCPUINTERRUPTCLEAR
    shortdesc: 'MCU-to-CPU interrupt clear: writing 1 into this bit acknowledges and
      clears the MCU-to-CPU interrupt source (generated by the MCU using the INTERRUPT_MCU2CPU
      global hardware register).'
    type: wo
  name: ITC_CPU_IRQ_CLR
  offset: '0x00009108'
  type: mixed
  width: 32
- default: '0x00000000'
  description: CPU Interrupt Status
  field:
  - bits: '31:8'
    name: RESERVED
    type: raz
  - bits: '7'
    name: EXTIRQ1INTERRUPTSTATUS
    type: ro
  - bits: '6'
    name: EXTIRQ0INTERRUPTSTATUS
    type: ro
  - bits: '5'
    name: RRESP1INTERRUPTSTATUS
    type: ro
  - bits: '4'
    name: BRESP1INTERRUPTSTATUS
    type: ro
  - bits: '3'
    name: RRESP0INTERRUPTSTATUS
    type: ro
  - bits: '2'
    name: BRESP0INTERRUPTSTATUS
    type: ro
  - bits: '1'
    name: RESERVED
    type: raz
  - bits: '0'
    name: MCUTOCPUINTERRUPTSTATUS
    type: ro
  name: ITC_CPU_IRQ_STA
  offset: '0x0000910C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: AXI Bandwidth Measurement Window
  field:
  - bits: '31:0'
    longdesc: It sets the number of aclk clock cycles during which average bandwidth
      figures are measured. A zero value disables the counters.
    name: AXIBANDWIDTHWINDOW
    shortdesc: Time window of the bandwidth counters for the 128-bit AXI master ports.
    type: rw
  name: AXI_BW
  offset: '0x00009204'
  type: rw
  width: 32
- default: '0x00000000'
  description: Video Data Address Offset
  field:
  - bits: '31:0'
    name: VIDEODATAADDROFFSET
    type: rw
  name: AXI_ADDR_OFFSET_IP
  offset: '0x00009208'
  type: rw
  width: 32
- default: '0x00000000'
  description: AXI Read Bandwidth Status 0
  field:
  - bits: '31:0'
    name: AXIREADBWSTATUS0
    type: ro
  name: AXI_RBW0
  offset: '0x00009210'
  type: ro
  width: 32
- default: '0x00000000'
  description: AXI Read Bandwidth Status 1
  field:
  - bits: '31:0'
    name: AXIREADBWSTATUS1
    type: ro
  name: AXI_RBW1
  offset: '0x00009214'
  type: ro
  width: 32
- default: '0x00000000'
  description: AXI Write Bandwidth Status 0
  field:
  - bits: '31:0'
    name: AXIWRITEBWSTATUS0
    type: ro
  name: AXI_WBW0
  offset: '0x00009218'
  type: ro
  width: 32
- default: '0x00000000'
  description: AXI Write Bandwidth Status 1
  field:
  - bits: '31:0'
    name: AXIWRITEBWSTATUS1
    type: ro
  name: AXI_WBW1
  offset: '0x0000921C'
  type: ro
  width: 32
- default: '0x00000000'
  description: AXI Read Bandwidth Limiter 0
  field:
  - bits: '31:16'
    longdesc: As soon as the threshold is exceeded at the end of an AXI burst, read
      requests are stalled until the end of the time window.
    name: AXIREADBWLIMTHR0
    shortdesc: 'Port 0 Read Bandwidth Limiter Threshold: threshold, in units of 128-bit
      words, for the number of read accesses that can be requested on the AXI master
      port 0 during the read bandwidth limiter time window.'
    type: rw
  - bits: '15:0'
    longdesc: A zero value disables the bandwidth limiter.
    name: AXIREADBWLIMWIN0
    shortdesc: 'Port 0 Read Bandwidth Limiter Window: this field configures the time
      window, in units of aclk clock cycles, of the read bandwidth limiter for the
      128-bit AXI master port 0.'
    type: rw
  name: AXI_RBL0
  offset: '0x00009220'
  type: rw
  width: 32
- default: '0x00000000'
  description: AXI Read Bandwidth Limiter 1
  field:
  - bits: '31:16'
    longdesc: As soon as the threshold is exceeded at the end of an AXI burst, read
      requests are stalled until the end of the time window.
    name: AXIREADBWLIMTHR1
    shortdesc: 'Port 1 Read Bandwidth Limiter Threshold: threshold, in units of 128-bit
      words, for the number of read accesses that can be requested on the AXI master
      port 1 during the read bandwidth limiter time window.'
    type: rw
  - bits: '15:0'
    longdesc: A zero value disables the bandwidth limiter.
    name: AXIREADBWLIMWIN1
    shortdesc: 'Port 1 Read Bandwidth Limiter Window: this field configures the time
      window, in units of aclk clock cycles, of the read bandwidth limiter for the
      128-bit AXI master port 1.'
    type: rw
  name: AXI_RBL1
  offset: '0x00009224'
  type: rw
  width: 32
