0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/lab1_tb.v,1374174548,verilog,,,,lab1_tb,,,,,,,,
C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.srcs/sources_1/lab1.v,1374173870,verilog,,C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/lab1_tb.v,,lab1,,,,,,,,
