regmap	,	V_18
wcove_gpio_irq_handler	,	F_23
parent	,	V_76
ENOMEM	,	V_79
regmap_bulk_read	,	F_24
dev_get_drvdata	,	F_33
ngpio	,	V_91
regmap_irq_chip	,	V_80
virq	,	V_55
hwirq	,	V_51
wcove_update_irq_mask	,	F_2
regmap_irq_get_virq	,	F_40
" gpio-%-2d %s %s %s %s ctlo=%2x,%s %s\n"	,	L_4
wcove_irqchip	,	V_95
direction_output	,	V_85
bank	,	V_5
dev	,	V_59
devm_request_threaded_irq	,	F_41
"in "	,	L_6
CTLI_INTCNT_NE	,	V_46
"Failed to get virq by irq %d\n"	,	L_18
GROUP0_NR_IRQS	,	V_14
val	,	V_27
wcove_gpio_set	,	F_13
WCOVE_VGPIO_NUM	,	V_92
regmap_read	,	F_11
wcove_gpio_get	,	F_12
IRQ_HANDLED	,	V_62
CTLO_DRV_OD	,	V_34
"Failed to add gpiochip: %d\n"	,	L_16
CTRL_IN	,	V_8
pr_err	,	F_30
"Failed to request irq %d\n"	,	L_19
GFP_KERNEL	,	V_78
device	,	V_75
irq_data	,	V_38
irq_mask	,	V_67
ENODEV	,	V_77
IRQ_NONE	,	V_60
wcove_irq_mask	,	F_22
IRQ_TYPE_NONE	,	V_40
reg_type	,	V_3
mutex_init	,	F_37
wcove_gpio_dir_out	,	F_9
GROUP1_NR_IRQS	,	V_16
gpiochip_get_data	,	F_7
seq_printf	,	F_31
mutex_unlock	,	F_20
IRQ_TYPE_EDGE_BOTH	,	V_42
for_each_set_bit	,	F_26
"       "	,	L_15
irq_data_get_irq_chip_data	,	F_16
get	,	V_87
CTLI_INTCNT_PE	,	V_44
"unmask"	,	L_13
CTLO_DRV_MASK	,	V_33
"pending"	,	L_14
UPDATE_IRQ_TYPE	,	V_49
set_single_ended	,	V_89
ENOTSUPP	,	V_37
WCOVE_GPIO_NUM	,	V_70
intel_soc_pmic	,	V_73
KBUILD_MODNAME	,	V_83
chip	,	V_22
CTLO_DRV_CMOS	,	V_36
u8	,	T_2
set	,	V_88
seq_file	,	V_63
irq	,	V_53
intcnt	,	V_20
IRQ_STATUS_BASE	,	V_58
IRQ_TYPE_EDGE_RISING	,	V_43
regmap_update_bits	,	F_4
EINVAL	,	V_47
p	,	V_57
s	,	V_64
wcove_gpio_set_single_ended	,	F_14
set_irq_mask	,	V_17
mutex_lock	,	F_18
IRQF_ONESHOT	,	V_97
GPIO_IN_CTRL_BASE	,	V_9
platform_device	,	V_71
BANK1_NR_PINS	,	V_7
single_ended_mode	,	V_30
ctli	,	V_66
wcove_irq_type	,	F_15
data	,	V_39
CTLI_INTCNT_BE	,	V_19
direction_input	,	V_84
wcove_irq_unmask	,	F_21
wcove_update_irq_ctrl	,	F_5
"lo"	,	L_8
devm_gpiochip_add_data	,	F_38
IRQ_TYPE_EDGE_FALLING	,	V_45
CTLI_INTCNT_DIS	,	V_41
IRQ_MASK_BASE	,	V_15
mode	,	V_31
pdev	,	V_72
irq_status	,	V_68
reg	,	V_4
LINE_MODE_OPEN_DRAIN	,	V_32
GPIO_OUT_CTRL_BASE	,	V_10
"    "	,	L_10
irq_chip_data_level2	,	V_81
CTRL_OUT	,	V_23
dbg_show	,	V_94
get_direction	,	V_86
ctlo	,	V_65
gpiochip_set_nested_irqchip	,	F_42
platform_get_irq	,	F_34
wcove_gpio_dir_in	,	F_6
group	,	V_69
ret	,	V_28
"Failed to add irqchip: %d\n"	,	L_17
BANK0_NR_PINS	,	V_6
wcove_gpio_get_direction	,	F_10
wcove_bus_sync_unlock	,	F_19
offset	,	V_56
"out"	,	L_5
LINE_MODE_PUSH_PULL	,	V_35
"mask  "	,	L_12
CTLO_OUTPUT_SET	,	V_26
name	,	V_98
CTLO_DIR_OUT	,	V_29
wcove_bus_lock	,	F_17
platform_set_drvdata	,	F_36
devm_kzalloc	,	F_35
pending	,	V_54
irqdomain	,	V_61
ctrl_register	,	V_2
update	,	V_48
"hi"	,	L_7
dev_err	,	F_25
handle_simple_irq	,	V_96
wg	,	V_12
irq_find_mapping	,	F_27
regmap_write	,	F_8
wcove_gpio_probe	,	F_32
value	,	V_25
mask	,	V_13
UPDATE_IRQ_MASK	,	V_52
pmic	,	V_74
CTLO_INPUT_SET	,	V_24
irqreturn_t	,	T_1
"fall"	,	L_9
to_reg	,	F_1
handle_nested_irq	,	F_28
"rise"	,	L_11
label	,	V_82
BIT	,	F_3
gpiochip_irqchip_add_nested	,	F_39
wcove_gpio_dbg_show	,	F_29
gpio_chip	,	V_21
can_sleep	,	V_93
"Failed to read irq status register\n"	,	L_1
"Failed to read registers: ctrl out/in or irq status/mask\n"	,	L_3
buslock	,	V_50
wcove_gpio	,	V_11
gpio	,	V_1
"Failed to read irq status\n"	,	L_2
base	,	V_90
