ARM GAS  /tmp/cccFCDTb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"register_interface.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RI_MovString,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	RI_MovString:
  26              	.LVL0:
  27              	.LFB1441:
  28              		.file 1 "Src/register_interface.c"
   1:Src/register_interface.c **** /**
   2:Src/register_interface.c ****   ******************************************************************************
   3:Src/register_interface.c ****   * @file    register_interface.c
   4:Src/register_interface.c ****   * @author  Motor Control SDK Team, ST Microelectronics
   5:Src/register_interface.c ****   * @brief   This file provides firmware functions that implement the register access for the MCP p
   6:Src/register_interface.c ****   *
   7:Src/register_interface.c ****   *
   8:Src/register_interface.c ****   ******************************************************************************
   9:Src/register_interface.c ****   * @attention
  10:Src/register_interface.c ****   *
  11:Src/register_interface.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  12:Src/register_interface.c ****   * All rights reserved.</center></h2>
  13:Src/register_interface.c ****   *
  14:Src/register_interface.c ****   * This software component is licensed by ST under Ultimate Liberty license
  15:Src/register_interface.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  16:Src/register_interface.c ****   * the License. You may obtain a copy of the License at:
  17:Src/register_interface.c ****   *                             www.st.com/SLA0044
  18:Src/register_interface.c ****   *
  19:Src/register_interface.c ****   ******************************************************************************
  20:Src/register_interface.c ****   */
  21:Src/register_interface.c **** 
  22:Src/register_interface.c **** #include "mc_type.h"
  23:Src/register_interface.c **** #include "string.h"
  24:Src/register_interface.c **** #include "register_interface.h"
  25:Src/register_interface.c **** #include "mc_config.h"
  26:Src/register_interface.c **** #include "mcp.h"
  27:Src/register_interface.c **** #include "mcp_config.h"
  28:Src/register_interface.c **** #include "mcpa.h"
  29:Src/register_interface.c **** #include "mc_configuration_registers.h"
  30:Src/register_interface.c **** #include "debug_scope.h"
ARM GAS  /tmp/cccFCDTb.s 			page 2


  31:Src/register_interface.c **** 
  32:Src/register_interface.c **** static RevUpCtrl_Handle_t *RevUpControl[NBR_OF_MOTORS] = { &RevUpControlM1 };
  33:Src/register_interface.c **** static STO_CR_Handle_t * stoCRSensor [NBR_OF_MOTORS] = { &STO_CR_M1 };
  34:Src/register_interface.c **** static STO_PLL_Handle_t * stoPLLSensor [NBR_OF_MOTORS] = { &STO_PLL_M1 };
  35:Src/register_interface.c **** static PID_Handle_t *pPIDSpeed[NBR_OF_MOTORS] = { &PIDSpeedHandle_M1 };
  36:Src/register_interface.c **** 
  37:Src/register_interface.c **** static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
  38:Src/register_interface.c **** static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
  39:Src/register_interface.c **** static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t 
  40:Src/register_interface.c **** 
  41:Src/register_interface.c **** extern DebugScope_Handle_t debugScopeM1;
  42:Src/register_interface.c **** __weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
  43:Src/register_interface.c **** {
  44:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  45:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
  46:Src/register_interface.c ****   if (MC_NULL == pHandle)
  47:Src/register_interface.c ****   {
  48:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
  49:Src/register_interface.c ****   }
  50:Src/register_interface.c ****   else
  51:Src/register_interface.c ****   {
  52:Src/register_interface.c **** #endif
  53:Src/register_interface.c ****     uint16_t * dataElementID;
  54:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
  55:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
  56:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
  57:Src/register_interface.c ****     uint16_t size = 0U;
  58:Src/register_interface.c ****     uint8_t number_of_item =0;
  59:Src/register_interface.c ****     pHandle->txLength = 0;
  60:Src/register_interface.c ****     uint8_t accessResult;
  61:Src/register_interface.c ****     while (rxLength > 0)
  62:Src/register_interface.c ****     {
  63:Src/register_interface.c ****        number_of_item++;
  64:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
  65:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
  66:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
  67:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
  68:Src/register_interface.c **** 
  69:Src/register_interface.c ****       /* Prepare next data*/
  70:Src/register_interface.c ****       rxLength = (int16_t) (rxLength - size);
  71:Src/register_interface.c ****       rxData = rxData+size;
  72:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
  73:Src/register_interface.c ****         if ((1U == number_of_item) && (0 == rxLength))
  74:Src/register_interface.c ****       {
  75:Src/register_interface.c ****         retVal = accessResult;
  76:Src/register_interface.c ****       }
  77:Src/register_interface.c ****       else
  78:Src/register_interface.c ****       {/* Store the result for each access to be able to report failling access */
  79:Src/register_interface.c ****         if (txSyncFreeSpace !=0 )
  80:Src/register_interface.c ****         {
  81:Src/register_interface.c ****           *txData = accessResult;
  82:Src/register_interface.c ****           txData = txData+1;
  83:Src/register_interface.c ****           pHandle->txLength++;
  84:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
  85:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
  86:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
  87:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
ARM GAS  /tmp/cccFCDTb.s 			page 3


  88:Src/register_interface.c ****             /* We stop the parsing */
  89:Src/register_interface.c ****             rxLength = 0;
  90:Src/register_interface.c ****           }
  91:Src/register_interface.c ****         }
  92:Src/register_interface.c ****         else
  93:Src/register_interface.c ****         {
  94:Src/register_interface.c ****           /* Stop parsing the cmd buffer as no space to answer */
  95:Src/register_interface.c ****           /* If we reach this state, chances are high the command was badly formated or received */
  96:Src/register_interface.c ****           rxLength = 0;
  97:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
  98:Src/register_interface.c ****         }
  99:Src/register_interface.c ****       }
 100:Src/register_interface.c ****     }
 101:Src/register_interface.c ****     /* If all accesses are fine, just one global MCP_CMD_OK is required*/
 102:Src/register_interface.c ****       if (MCP_CMD_OK == retVal)
 103:Src/register_interface.c ****     {
 104:Src/register_interface.c ****       pHandle->txLength = 0;
 105:Src/register_interface.c ****     }
 106:Src/register_interface.c ****     else
 107:Src/register_interface.c ****     {
 108:Src/register_interface.c ****       /* Nothing to do */
 109:Src/register_interface.c ****     }
 110:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 111:Src/register_interface.c ****   }
 112:Src/register_interface.c **** #endif
 113:Src/register_interface.c ****   return (retVal);
 114:Src/register_interface.c **** }
 115:Src/register_interface.c **** 
 116:Src/register_interface.c **** __weak uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
 117:Src/register_interface.c **** {
 118:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 119:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 120:Src/register_interface.c ****   if (MC_NULL == pHandle)
 121:Src/register_interface.c ****   {
 122:Src/register_interface.c ****     /* Nothing to do */
 123:Src/register_interface.c ****   }
 124:Src/register_interface.c ****   else
 125:Src/register_interface.c ****   {
 126:Src/register_interface.c **** #endif
 127:Src/register_interface.c ****     uint16_t * dataElementID;
 128:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 129:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 130:Src/register_interface.c ****     uint16_t size = 0;
 131:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 132:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 133:Src/register_interface.c **** 
 134:Src/register_interface.c ****     pHandle->txLength = 0;
 135:Src/register_interface.c **** 
 136:Src/register_interface.c ****     while (rxLength > 0U)
 137:Src/register_interface.c ****     {
 138:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 139:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 140:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 141:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 142:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 143:Src/register_interface.c ****       {
 144:Src/register_interface.c ****         txData = txData+size;
ARM GAS  /tmp/cccFCDTb.s 			page 4


 145:Src/register_interface.c ****         pHandle->txLength += size;
 146:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 147:Src/register_interface.c ****       }
 148:Src/register_interface.c ****       else
 149:Src/register_interface.c ****       {
 150:Src/register_interface.c ****         rxLength = 0;
 151:Src/register_interface.c ****       }
 152:Src/register_interface.c ****     }
 153:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 154:Src/register_interface.c ****   }
 155:Src/register_interface.c **** #endif
 156:Src/register_interface.c ****   return (retVal);
 157:Src/register_interface.c **** }
 158:Src/register_interface.c **** 
 159:Src/register_interface.c **** uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable)
 160:Src/register_interface.c **** {
 161:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 162:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 163:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 164:Src/register_interface.c ****   {
 165:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 166:Src/register_interface.c ****   }
 167:Src/register_interface.c ****   else
 168:Src/register_interface.c ****   {
 169:Src/register_interface.c **** #endif
 170:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 171:Src/register_interface.c ****     uint8_t motorID;
 172:Src/register_interface.c ****     uint8_t typeID;
 173:Src/register_interface.c **** 
 174:Src/register_interface.c ****     typeID = (uint8_t)dataID & TYPE_MASK;
 175:Src/register_interface.c ****     motorID = 0U;
 176:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 177:Src/register_interface.c **** 
 178:Src/register_interface.c ****     switch (typeID)
 179:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 180:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 181:Src/register_interface.c ****       {
 182:Src/register_interface.c ****         switch (regID)
 183:Src/register_interface.c ****         {
 184:Src/register_interface.c ****           case MC_REG_STATUS:
 185:Src/register_interface.c ****           {
 186:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 187:Src/register_interface.c ****             break;
 188:Src/register_interface.c ****           }
 189:Src/register_interface.c **** 
 190:Src/register_interface.c ****           case MC_REG_CONTROL_MODE:
 191:Src/register_interface.c ****           {
 192:Src/register_interface.c ****             uint8_t regdata8 = *data;
 193:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 194:Src/register_interface.c ****             {
 195:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 196:Src/register_interface.c ****             }
 197:Src/register_interface.c ****             else
 198:Src/register_interface.c ****             {
 199:Src/register_interface.c ****               /* Nothing to do */
 200:Src/register_interface.c ****             }
 201:Src/register_interface.c **** 
ARM GAS  /tmp/cccFCDTb.s 			page 5


 202:Src/register_interface.c ****             if ((uint8_t)MCM_SPEED_MODE == regdata8)
 203:Src/register_interface.c ****             {
 204:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 205:Src/register_interface.c ****             }
 206:Src/register_interface.c ****             else
 207:Src/register_interface.c ****             {
 208:Src/register_interface.c ****               /* Nothing to do */
 209:Src/register_interface.c ****             }
 210:Src/register_interface.c **** 
 211:Src/register_interface.c ****             break;
 212:Src/register_interface.c ****           }
 213:Src/register_interface.c **** 
 214:Src/register_interface.c ****           case MC_REG_RUC_STAGE_NBR:
 215:Src/register_interface.c ****           {
 216:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 217:Src/register_interface.c ****             break;
 218:Src/register_interface.c ****           }
 219:Src/register_interface.c ****           case MC_REG_DBG_START_WRITE:
 220:Src/register_interface.c ****           {
 221:Src/register_interface.c ****             DebugScopeStartWrite(&debugScopeM1);
 222:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 223:Src/register_interface.c ****             break;
 224:Src/register_interface.c ****           }
 225:Src/register_interface.c ****           default:
 226:Src/register_interface.c ****           {
 227:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 228:Src/register_interface.c ****             break;
 229:Src/register_interface.c ****           }
 230:Src/register_interface.c ****         }
 231:Src/register_interface.c ****         *size = 1;
 232:Src/register_interface.c ****         break;
 233:Src/register_interface.c ****       }
 234:Src/register_interface.c **** 
 235:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 236:Src/register_interface.c ****       {
 237:Src/register_interface.c ****         uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 238:Src/register_interface.c **** 
 239:Src/register_interface.c ****         switch (regID)
 240:Src/register_interface.c ****         {
 241:Src/register_interface.c ****           case MC_REG_SPEED_KP:
 242:Src/register_interface.c ****           {
 243:Src/register_interface.c ****             PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 244:Src/register_interface.c ****             break;
 245:Src/register_interface.c ****           }
 246:Src/register_interface.c **** 
 247:Src/register_interface.c ****           case MC_REG_SPEED_KI:
 248:Src/register_interface.c ****           {
 249:Src/register_interface.c ****             PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 250:Src/register_interface.c ****             break;
 251:Src/register_interface.c ****           }
 252:Src/register_interface.c **** 
 253:Src/register_interface.c ****           case MC_REG_SPEED_KD:
 254:Src/register_interface.c ****           {
 255:Src/register_interface.c ****             PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 256:Src/register_interface.c ****             break;
 257:Src/register_interface.c ****           }
 258:Src/register_interface.c **** 
ARM GAS  /tmp/cccFCDTb.s 			page 6


 259:Src/register_interface.c ****           case MC_REG_I_Q_KP:
 260:Src/register_interface.c ****           {
 261:Src/register_interface.c ****             PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 262:Src/register_interface.c ****             break;
 263:Src/register_interface.c ****           }
 264:Src/register_interface.c **** 
 265:Src/register_interface.c ****           case MC_REG_I_Q_KI:
 266:Src/register_interface.c ****           {
 267:Src/register_interface.c ****             PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 268:Src/register_interface.c ****             break;
 269:Src/register_interface.c ****           }
 270:Src/register_interface.c **** 
 271:Src/register_interface.c ****           case MC_REG_I_Q_KD:
 272:Src/register_interface.c ****           {
 273:Src/register_interface.c ****             PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 274:Src/register_interface.c ****             break;
 275:Src/register_interface.c ****           }
 276:Src/register_interface.c **** 
 277:Src/register_interface.c ****           case MC_REG_I_D_KP:
 278:Src/register_interface.c ****           {
 279:Src/register_interface.c ****             PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 280:Src/register_interface.c ****             break;
 281:Src/register_interface.c ****           }
 282:Src/register_interface.c **** 
 283:Src/register_interface.c ****           case MC_REG_I_D_KI:
 284:Src/register_interface.c ****           {
 285:Src/register_interface.c ****             PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 286:Src/register_interface.c ****             break;
 287:Src/register_interface.c ****           }
 288:Src/register_interface.c **** 
 289:Src/register_interface.c ****           case MC_REG_I_D_KD:
 290:Src/register_interface.c ****           {
 291:Src/register_interface.c ****             PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 292:Src/register_interface.c ****             break;
 293:Src/register_interface.c ****           }
 294:Src/register_interface.c **** 
 295:Src/register_interface.c ****           case MC_REG_BUS_VOLTAGE:
 296:Src/register_interface.c ****           case MC_REG_HEATS_TEMP:
 297:Src/register_interface.c ****           case MC_REG_MOTOR_POWER:
 298:Src/register_interface.c ****           {
 299:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 300:Src/register_interface.c ****             break;
 301:Src/register_interface.c ****           }
 302:Src/register_interface.c **** 
 303:Src/register_interface.c ****           case MC_REG_I_A:
 304:Src/register_interface.c ****           case MC_REG_I_B:
 305:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
 306:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
 307:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
 308:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
 309:Src/register_interface.c ****           case MC_REG_FLUXWK_BUS_MEAS:
 310:Src/register_interface.c ****           {
 311:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 312:Src/register_interface.c ****             break;
 313:Src/register_interface.c ****           }
 314:Src/register_interface.c ****           case MC_REG_I_Q_REF:
 315:Src/register_interface.c ****           {
ARM GAS  /tmp/cccFCDTb.s 			page 7


 316:Src/register_interface.c ****             qd_t currComp;
 317:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 318:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 319:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 320:Src/register_interface.c ****             break;
 321:Src/register_interface.c ****           }
 322:Src/register_interface.c **** 
 323:Src/register_interface.c ****           case MC_REG_I_D_REF:
 324:Src/register_interface.c ****           {
 325:Src/register_interface.c ****             qd_t currComp;
 326:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 327:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 328:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 329:Src/register_interface.c ****             break;
 330:Src/register_interface.c ****           }
 331:Src/register_interface.c **** 
 332:Src/register_interface.c ****           case MC_REG_V_Q:
 333:Src/register_interface.c ****           case MC_REG_V_D:
 334:Src/register_interface.c ****           case MC_REG_V_ALPHA:
 335:Src/register_interface.c ****           case MC_REG_V_BETA:
 336:Src/register_interface.c ****           case MC_REG_ENCODER_EL_ANGLE:
 337:Src/register_interface.c ****           case MC_REG_ENCODER_SPEED:
 338:Src/register_interface.c ****           case MC_REG_HALL_EL_ANGLE:
 339:Src/register_interface.c ****           case MC_REG_HALL_SPEED:
 340:Src/register_interface.c ****           {
 341:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 342:Src/register_interface.c ****             break;
 343:Src/register_interface.c ****           }
 344:Src/register_interface.c **** 
 345:Src/register_interface.c ****           case MC_REG_STOPLL_C1:
 346:Src/register_interface.c ****           {
 347:Src/register_interface.c ****             int16_t hC1;
 348:Src/register_interface.c ****             int16_t hC2;
 349:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 350:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 351:Src/register_interface.c ****             break;
 352:Src/register_interface.c ****           }
 353:Src/register_interface.c **** 
 354:Src/register_interface.c ****           case MC_REG_STOPLL_C2:
 355:Src/register_interface.c ****           {
 356:Src/register_interface.c ****             int16_t hC1;
 357:Src/register_interface.c ****             int16_t hC2;
 358:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 359:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 360:Src/register_interface.c ****             break;
 361:Src/register_interface.c ****           }
 362:Src/register_interface.c **** 
 363:Src/register_interface.c ****           case MC_REG_STOPLL_KI:
 364:Src/register_interface.c ****           {
 365:Src/register_interface.c ****             PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 366:Src/register_interface.c ****             break;
 367:Src/register_interface.c ****           }
 368:Src/register_interface.c **** 
 369:Src/register_interface.c ****           case MC_REG_STOPLL_KP:
 370:Src/register_interface.c ****           {
 371:Src/register_interface.c ****             PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 372:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 8


 373:Src/register_interface.c ****           }
 374:Src/register_interface.c **** 
 375:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
 376:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
 377:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
 378:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
 379:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
 380:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
 381:Src/register_interface.c ****           {
 382:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 383:Src/register_interface.c ****             break;
 384:Src/register_interface.c ****           }
 385:Src/register_interface.c ****           case MC_REG_STOCORDIC_EL_ANGLE:
 386:Src/register_interface.c ****           case MC_REG_STOCORDIC_ROT_SPEED:
 387:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_ALPHA:
 388:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_BETA:
 389:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_ALPHA:
 390:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_BETA:
 391:Src/register_interface.c ****           {
 392:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 393:Src/register_interface.c ****             break;
 394:Src/register_interface.c ****           }
 395:Src/register_interface.c **** 
 396:Src/register_interface.c ****           case MC_REG_STOCORDIC_C1:
 397:Src/register_interface.c ****           {
 398:Src/register_interface.c ****             int16_t hC1,hC2;
 399:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1,&hC2);
 400:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 401:Src/register_interface.c ****              break;
 402:Src/register_interface.c ****           }
 403:Src/register_interface.c **** 
 404:Src/register_interface.c ****           case MC_REG_STOCORDIC_C2:
 405:Src/register_interface.c ****           {
 406:Src/register_interface.c ****             int16_t hC1,hC2;
 407:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 408:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 409:Src/register_interface.c ****             break;
 410:Src/register_interface.c ****           }
 411:Src/register_interface.c **** 
 412:Src/register_interface.c ****           case MC_REG_DAC_USER1:
 413:Src/register_interface.c ****           case MC_REG_DAC_USER2:
 414:Src/register_interface.c ****             break;
 415:Src/register_interface.c **** 
 416:Src/register_interface.c ****           case MC_REG_SPEED_KP_DIV:
 417:Src/register_interface.c ****           {
 418:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 419:Src/register_interface.c ****             break;
 420:Src/register_interface.c ****           }
 421:Src/register_interface.c **** 
 422:Src/register_interface.c ****           case MC_REG_SPEED_KI_DIV:
 423:Src/register_interface.c ****           {
 424:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 425:Src/register_interface.c ****             break;
 426:Src/register_interface.c ****           }
 427:Src/register_interface.c **** 
 428:Src/register_interface.c ****           case MC_REG_SPEED_KD_DIV:
 429:Src/register_interface.c ****           {
ARM GAS  /tmp/cccFCDTb.s 			page 9


 430:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 431:Src/register_interface.c ****             break;
 432:Src/register_interface.c ****           }
 433:Src/register_interface.c ****           case MC_REG_I_D_KP_DIV:
 434:Src/register_interface.c ****           {
 435:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 436:Src/register_interface.c ****             break;
 437:Src/register_interface.c ****           }
 438:Src/register_interface.c **** 
 439:Src/register_interface.c ****           case MC_REG_I_D_KI_DIV:
 440:Src/register_interface.c ****           {
 441:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 442:Src/register_interface.c ****             break;
 443:Src/register_interface.c ****           }
 444:Src/register_interface.c **** 
 445:Src/register_interface.c ****           case MC_REG_I_D_KD_DIV:
 446:Src/register_interface.c ****           {
 447:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 448:Src/register_interface.c ****             break;
 449:Src/register_interface.c ****           }
 450:Src/register_interface.c **** 
 451:Src/register_interface.c ****           case MC_REG_I_Q_KP_DIV:
 452:Src/register_interface.c ****           {
 453:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 454:Src/register_interface.c ****             break;
 455:Src/register_interface.c ****           }
 456:Src/register_interface.c **** 
 457:Src/register_interface.c ****           case MC_REG_I_Q_KI_DIV:
 458:Src/register_interface.c ****           {
 459:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 460:Src/register_interface.c ****             break;
 461:Src/register_interface.c ****           }
 462:Src/register_interface.c **** 
 463:Src/register_interface.c ****           case MC_REG_I_Q_KD_DIV:
 464:Src/register_interface.c ****           {
 465:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 466:Src/register_interface.c ****             break;
 467:Src/register_interface.c ****           }
 468:Src/register_interface.c ****           case MC_REG_STOPLL_KI_DIV:
 469:Src/register_interface.c ****           {
 470:Src/register_interface.c ****             PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 471:Src/register_interface.c ****             break;
 472:Src/register_interface.c ****           }
 473:Src/register_interface.c **** 
 474:Src/register_interface.c ****           case MC_REG_STOPLL_KP_DIV:
 475:Src/register_interface.c ****           {
 476:Src/register_interface.c ****             PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 477:Src/register_interface.c ****             break;
 478:Src/register_interface.c ****           }
 479:Src/register_interface.c **** 
 480:Src/register_interface.c ****           default:
 481:Src/register_interface.c ****           {
 482:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 483:Src/register_interface.c ****             break;
 484:Src/register_interface.c ****           }
 485:Src/register_interface.c ****         }
 486:Src/register_interface.c ****         *size = 2;
ARM GAS  /tmp/cccFCDTb.s 			page 10


 487:Src/register_interface.c ****         break;
 488:Src/register_interface.c ****       }
 489:Src/register_interface.c **** 
 490:Src/register_interface.c ****       case TYPE_DATA_32BIT:
 491:Src/register_interface.c ****       {
 492:Src/register_interface.c ****         uint32_t regdata32 = *(uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
 493:Src/register_interface.c **** 
 494:Src/register_interface.c ****         switch (regID)
 495:Src/register_interface.c ****         {
 496:Src/register_interface.c ****           case MC_REG_FAULTS_FLAGS:
 497:Src/register_interface.c ****           case MC_REG_SPEED_MEAS:
 498:Src/register_interface.c ****           {
 499:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 500:Src/register_interface.c ****             break;
 501:Src/register_interface.c ****           }
 502:Src/register_interface.c **** 
 503:Src/register_interface.c ****           case MC_REG_SPEED_REF:
 504:Src/register_interface.c ****           {
 505:Src/register_interface.c ****             MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RP
 506:Src/register_interface.c ****             break;
 507:Src/register_interface.c ****           }
 508:Src/register_interface.c **** 
 509:Src/register_interface.c ****           case MC_REG_STOPLL_EST_BEMF:
 510:Src/register_interface.c ****           case MC_REG_STOPLL_OBS_BEMF:
 511:Src/register_interface.c ****           case MC_REG_STOCORDIC_EST_BEMF:
 512:Src/register_interface.c ****           case MC_REG_STOCORDIC_OBS_BEMF:
 513:Src/register_interface.c ****           {
 514:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 515:Src/register_interface.c ****             break;
 516:Src/register_interface.c ****           }
 517:Src/register_interface.c **** 
 518:Src/register_interface.c ****           default:
 519:Src/register_interface.c ****           {
 520:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 521:Src/register_interface.c ****             break;
 522:Src/register_interface.c ****           }
 523:Src/register_interface.c ****         }
 524:Src/register_interface.c ****         *size = 4;
 525:Src/register_interface.c ****         break;
 526:Src/register_interface.c ****       }
 527:Src/register_interface.c **** 
 528:Src/register_interface.c ****       case TYPE_DATA_STRING:
 529:Src/register_interface.c ****       {
 530:Src/register_interface.c ****         const char_t *charData = (const char_t *)data;
 531:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 532:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 533:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 534:Src/register_interface.c ****         /* It allows to jump to the next command in the buffer */
 535:Src/register_interface.c ****         (void)RI_MovString (charData, dummy, size, dataAvailable);
 536:Src/register_interface.c ****         break;
 537:Src/register_interface.c ****       }
 538:Src/register_interface.c **** 
 539:Src/register_interface.c ****       case TYPE_DATA_RAW:
 540:Src/register_interface.c ****       {
 541:Src/register_interface.c ****         uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 542:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 543:Src/register_interface.c ****         *size = rawSize + 2U;
ARM GAS  /tmp/cccFCDTb.s 			page 11


 544:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 545:Src/register_interface.c ****         rawData++;
 546:Src/register_interface.c ****         rawData++;
 547:Src/register_interface.c **** 
 548:Src/register_interface.c ****         if (*size > dataAvailable )
 549:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 550:Src/register_interface.c ****           *size = 0;
 551:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 552:Src/register_interface.c ****         }
 553:Src/register_interface.c ****         else
 554:Src/register_interface.c ****         {
 555:Src/register_interface.c ****           switch (regID)
 556:Src/register_interface.c ****           {
 557:Src/register_interface.c ****             case MC_REG_GLOBAL_CONFIG:
 558:Src/register_interface.c ****             case MC_REG_MOTOR_CONFIG:
 559:Src/register_interface.c ****             case MC_REG_APPLICATION_CONFIG:
 560:Src/register_interface.c ****             case MC_REG_FOCFW_CONFIG:
 561:Src/register_interface.c ****             {
 562:Src/register_interface.c ****               retVal = MCP_ERROR_RO_REG;
 563:Src/register_interface.c ****               break;
 564:Src/register_interface.c ****             }
 565:Src/register_interface.c **** 
 566:Src/register_interface.c ****             case MC_REG_SPEED_RAMP:
 567:Src/register_interface.c ****             {
 568:Src/register_interface.c ****               int32_t rpm;
 569:Src/register_interface.c ****               uint16_t duration;
 570:Src/register_interface.c **** 
 571:Src/register_interface.c ****               rpm = *(int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 572:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 573:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 574:Src/register_interface.c ****               break;
 575:Src/register_interface.c ****             }
 576:Src/register_interface.c ****             case MC_REG_SPEED_SIN:
 577:Src/register_interface.c ****             {
 578:Src/register_interface.c ****               int32_t meanrpm = *(int32_t *)rawData; // cstat !MISRAC2012-Rule-11.3
 579:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 580:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 581:Src/register_interface.c **** 
 582:Src/register_interface.c ****               int16_t meanfreq = (int16_t)((meanrpm * SPEED_UNIT) / U_RPM);
 583:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 584:Src/register_interface.c **** 
 585:Src/register_interface.c ****               MCI_ExecSpeedSin(pMCIN, meanfreq, ampfreq, phase);
 586:Src/register_interface.c ****               break;
 587:Src/register_interface.c ****             }
 588:Src/register_interface.c **** 
 589:Src/register_interface.c ****             case MC_REG_TORQUE_RAMP:
 590:Src/register_interface.c ****             {
 591:Src/register_interface.c ****               uint32_t torque;
 592:Src/register_interface.c ****               uint16_t duration;
 593:Src/register_interface.c **** 
 594:Src/register_interface.c ****               torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 595:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 596:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 597:Src/register_interface.c ****               break;
 598:Src/register_interface.c ****             }
 599:Src/register_interface.c **** 
 600:Src/register_interface.c ****             case MC_REG_REVUP_DATA:
ARM GAS  /tmp/cccFCDTb.s 			page 12


 601:Src/register_interface.c ****             {
 602:Src/register_interface.c ****               int32_t rpm;
 603:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 604:Src/register_interface.c ****               uint8_t i;
 605:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 606:Src/register_interface.c **** 
 607:Src/register_interface.c ****               if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 608:Src/register_interface.c ****               {
 609:Src/register_interface.c ****                 retVal = MCP_ERROR_BAD_RAW_FORMAT;
 610:Src/register_interface.c ****               }
 611:Src/register_interface.c ****               else
 612:Src/register_interface.c ****               {
 613:Src/register_interface.c ****                 for (i = 0; i <nbrOfPhase; i++)
 614:Src/register_interface.c ****                 {
 615:Src/register_interface.c ****                 rpm = *(int32_t *) &rawData[i * 8U]; //cstat !MISRAC2012-Rule-11.3
 616:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 617:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 618:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 619:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 620:Src/register_interface.c ****                 }
 621:Src/register_interface.c ****               }
 622:Src/register_interface.c ****               break;
 623:Src/register_interface.c ****             }
 624:Src/register_interface.c **** 
 625:Src/register_interface.c ****             case MC_REG_ASYNC_UARTA:
 626:Src/register_interface.c ****             {
 627:Src/register_interface.c ****               retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 628:Src/register_interface.c ****               break;
 629:Src/register_interface.c ****             }
 630:Src/register_interface.c **** 
 631:Src/register_interface.c ****             case MC_REG_CURRENT_REF:
 632:Src/register_interface.c ****             {
 633:Src/register_interface.c ****               qd_t currComp;
 634:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 635:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 636:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 637:Src/register_interface.c ****               break;
 638:Src/register_interface.c ****             }
 639:Src/register_interface.c **** 
 640:Src/register_interface.c ****             default:
 641:Src/register_interface.c ****             {
 642:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 643:Src/register_interface.c ****               break;
 644:Src/register_interface.c ****             }
 645:Src/register_interface.c ****           }
 646:Src/register_interface.c ****         }
 647:Src/register_interface.c ****         break;
 648:Src/register_interface.c ****       }
 649:Src/register_interface.c **** 
 650:Src/register_interface.c ****       default:
 651:Src/register_interface.c ****       {
 652:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
 653:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 654:Src/register_interface.c ****         break;
 655:Src/register_interface.c ****       }
 656:Src/register_interface.c ****     }
 657:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 13


 658:Src/register_interface.c ****   }
 659:Src/register_interface.c **** #endif
 660:Src/register_interface.c ****   return (retVal);
 661:Src/register_interface.c **** }
 662:Src/register_interface.c **** 
 663:Src/register_interface.c **** uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t freeSpace)
 664:Src/register_interface.c **** {
 665:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 666:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 667:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 668:Src/register_interface.c ****   {
 669:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 670:Src/register_interface.c ****   }
 671:Src/register_interface.c ****   else
 672:Src/register_interface.c ****   {
 673:Src/register_interface.c **** #endif
 674:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 675:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 676:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 677:Src/register_interface.c ****     uint8_t motorID = 0U;
 678:Src/register_interface.c **** 
 679:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 680:Src/register_interface.c ****     switch (typeID)
 681:Src/register_interface.c ****     {
 682:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 683:Src/register_interface.c ****       {
 684:Src/register_interface.c ****         if (freeSpace > 0U)
 685:Src/register_interface.c ****         {
 686:Src/register_interface.c ****           switch (regID)
 687:Src/register_interface.c ****           {
 688:Src/register_interface.c ****             case MC_REG_STATUS:
 689:Src/register_interface.c ****             {
 690:Src/register_interface.c ****               *data = (uint8_t)MCI_GetSTMState(pMCIN);
 691:Src/register_interface.c ****               break;
 692:Src/register_interface.c ****             }
 693:Src/register_interface.c **** 
 694:Src/register_interface.c ****             case MC_REG_CONTROL_MODE:
 695:Src/register_interface.c ****             {
 696:Src/register_interface.c ****               *data = (uint8_t)MCI_GetControlMode(pMCIN);
 697:Src/register_interface.c ****               break;
 698:Src/register_interface.c ****             }
 699:Src/register_interface.c **** 
 700:Src/register_interface.c ****             case MC_REG_RUC_STAGE_NBR:
 701:Src/register_interface.c ****             {
 702:Src/register_interface.c ****               *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpCont
 703:Src/register_interface.c ****               break;
 704:Src/register_interface.c ****             }
 705:Src/register_interface.c **** 
 706:Src/register_interface.c ****             default:
 707:Src/register_interface.c ****             {
 708:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 709:Src/register_interface.c ****               break;
 710:Src/register_interface.c ****             }
 711:Src/register_interface.c ****           }
 712:Src/register_interface.c ****           *size = 1;
 713:Src/register_interface.c ****         }
 714:Src/register_interface.c ****         else
ARM GAS  /tmp/cccFCDTb.s 			page 14


 715:Src/register_interface.c ****         {
 716:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 717:Src/register_interface.c ****         }
 718:Src/register_interface.c ****         break;
 719:Src/register_interface.c ****       }
 720:Src/register_interface.c **** 
 721:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 722:Src/register_interface.c ****       {
 723:Src/register_interface.c ****         uint16_t *regdataU16 = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 724:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 725:Src/register_interface.c **** 
 726:Src/register_interface.c ****         if (freeSpace >= 2U)
 727:Src/register_interface.c ****         {
 728:Src/register_interface.c ****           switch (regID)
 729:Src/register_interface.c ****           {
 730:Src/register_interface.c ****             case MC_REG_SPEED_KP:
 731:Src/register_interface.c ****             {
 732:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 733:Src/register_interface.c ****               break;
 734:Src/register_interface.c ****             }
 735:Src/register_interface.c **** 
 736:Src/register_interface.c ****             case MC_REG_SPEED_KI:
 737:Src/register_interface.c ****             {
 738:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 739:Src/register_interface.c ****               break;
 740:Src/register_interface.c ****             }
 741:Src/register_interface.c **** 
 742:Src/register_interface.c ****             case MC_REG_SPEED_KD:
 743:Src/register_interface.c ****             {
 744:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 745:Src/register_interface.c ****               break;
 746:Src/register_interface.c ****             }
 747:Src/register_interface.c **** 
 748:Src/register_interface.c ****         case MC_REG_I_Q_KP:
 749:Src/register_interface.c ****             {
 750:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDIq[motorID]);
 751:Src/register_interface.c ****               break;
 752:Src/register_interface.c ****             }
 753:Src/register_interface.c **** 
 754:Src/register_interface.c ****         case MC_REG_I_Q_KI:
 755:Src/register_interface.c ****             {
 756:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDIq[motorID]);
 757:Src/register_interface.c ****               break;
 758:Src/register_interface.c ****             }
 759:Src/register_interface.c **** 
 760:Src/register_interface.c ****         case MC_REG_I_Q_KD:
 761:Src/register_interface.c ****             {
 762:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDIq[motorID]);
 763:Src/register_interface.c ****               break;
 764:Src/register_interface.c ****             }
 765:Src/register_interface.c **** 
 766:Src/register_interface.c ****         case MC_REG_I_D_KP:
 767:Src/register_interface.c ****             {
 768:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDId[motorID]);
 769:Src/register_interface.c ****               break;
 770:Src/register_interface.c ****             }
 771:Src/register_interface.c **** 
ARM GAS  /tmp/cccFCDTb.s 			page 15


 772:Src/register_interface.c ****         case MC_REG_I_D_KI:
 773:Src/register_interface.c ****             {
 774:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDId[motorID]);
 775:Src/register_interface.c ****               break;
 776:Src/register_interface.c ****             }
 777:Src/register_interface.c **** 
 778:Src/register_interface.c ****         case MC_REG_I_D_KD:
 779:Src/register_interface.c ****             {
 780:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDId[motorID]);
 781:Src/register_interface.c ****               break;
 782:Src/register_interface.c ****             }
 783:Src/register_interface.c **** 
 784:Src/register_interface.c ****             case MC_REG_BUS_VOLTAGE:
 785:Src/register_interface.c ****             {
 786:Src/register_interface.c ****               *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 787:Src/register_interface.c ****               break;
 788:Src/register_interface.c ****             }
 789:Src/register_interface.c **** 
 790:Src/register_interface.c ****             case MC_REG_HEATS_TEMP:
 791:Src/register_interface.c ****             {
 792:Src/register_interface.c ****               *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 793:Src/register_interface.c ****               break;
 794:Src/register_interface.c ****             }
 795:Src/register_interface.c **** 
 796:Src/register_interface.c ****             case MC_REG_I_A:
 797:Src/register_interface.c ****             {
 798:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).a;
 799:Src/register_interface.c ****               break;
 800:Src/register_interface.c ****             }
 801:Src/register_interface.c **** 
 802:Src/register_interface.c ****             case MC_REG_I_B:
 803:Src/register_interface.c ****             {
 804:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).b;
 805:Src/register_interface.c ****               break;
 806:Src/register_interface.c ****             }
 807:Src/register_interface.c **** 
 808:Src/register_interface.c ****             case MC_REG_I_ALPHA_MEAS:
 809:Src/register_interface.c ****             {
 810:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 811:Src/register_interface.c ****               break;
 812:Src/register_interface.c ****             }
 813:Src/register_interface.c **** 
 814:Src/register_interface.c ****             case MC_REG_I_BETA_MEAS:
 815:Src/register_interface.c ****             {
 816:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 817:Src/register_interface.c ****               break;
 818:Src/register_interface.c ****             }
 819:Src/register_interface.c **** 
 820:Src/register_interface.c ****             case MC_REG_I_Q_MEAS:
 821:Src/register_interface.c ****             {
 822:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).q;
 823:Src/register_interface.c ****               break;
 824:Src/register_interface.c ****             }
 825:Src/register_interface.c **** 
 826:Src/register_interface.c ****             case MC_REG_I_D_MEAS:
 827:Src/register_interface.c ****             {
 828:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).d;
ARM GAS  /tmp/cccFCDTb.s 			page 16


 829:Src/register_interface.c ****               break;
 830:Src/register_interface.c ****             }
 831:Src/register_interface.c **** 
 832:Src/register_interface.c ****             case MC_REG_I_Q_REF:
 833:Src/register_interface.c ****             {
 834:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).q;
 835:Src/register_interface.c ****               break;
 836:Src/register_interface.c ****             }
 837:Src/register_interface.c **** 
 838:Src/register_interface.c ****             case MC_REG_I_D_REF:
 839:Src/register_interface.c ****             {
 840:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).d;
 841:Src/register_interface.c ****               break;
 842:Src/register_interface.c ****             }
 843:Src/register_interface.c **** 
 844:Src/register_interface.c ****             case MC_REG_V_Q:
 845:Src/register_interface.c ****             {
 846:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).q;
 847:Src/register_interface.c ****               break;
 848:Src/register_interface.c ****             }
 849:Src/register_interface.c **** 
 850:Src/register_interface.c ****             case MC_REG_V_D:
 851:Src/register_interface.c ****             {
 852:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).d;
 853:Src/register_interface.c ****               break;
 854:Src/register_interface.c ****             }
 855:Src/register_interface.c **** 
 856:Src/register_interface.c ****             case MC_REG_V_ALPHA:
 857:Src/register_interface.c ****             {
 858:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 859:Src/register_interface.c ****               break;
 860:Src/register_interface.c ****             }
 861:Src/register_interface.c **** 
 862:Src/register_interface.c ****             case MC_REG_V_BETA:
 863:Src/register_interface.c ****             {
 864:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 865:Src/register_interface.c ****               break;
 866:Src/register_interface.c ****             }
 867:Src/register_interface.c ****             case MC_REG_STOPLL_EL_ANGLE:
 868:Src/register_interface.c ****             {
 869:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 870:Src/register_interface.c ****               *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 871:Src/register_interface.c ****               break;
 872:Src/register_interface.c ****             }
 873:Src/register_interface.c **** 
 874:Src/register_interface.c ****             case MC_REG_STOPLL_ROT_SPEED:
 875:Src/register_interface.c ****             {
 876:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 877:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 878:Src/register_interface.c ****               break;
 879:Src/register_interface.c ****             }
 880:Src/register_interface.c **** 
 881:Src/register_interface.c ****             case MC_REG_STOPLL_I_ALPHA:
 882:Src/register_interface.c ****             {
 883:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 884:Src/register_interface.c ****               break;
 885:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 17


 886:Src/register_interface.c **** 
 887:Src/register_interface.c ****             case MC_REG_STOPLL_I_BETA:
 888:Src/register_interface.c ****             {
 889:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 890:Src/register_interface.c ****               break;
 891:Src/register_interface.c ****             }
 892:Src/register_interface.c **** 
 893:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_ALPHA:
 894:Src/register_interface.c ****             {
 895:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 896:Src/register_interface.c ****               break;
 897:Src/register_interface.c ****             }
 898:Src/register_interface.c **** 
 899:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_BETA:
 900:Src/register_interface.c ****             {
 901:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 902:Src/register_interface.c ****               break;
 903:Src/register_interface.c ****             }
 904:Src/register_interface.c **** 
 905:Src/register_interface.c ****             case MC_REG_STOPLL_C1:
 906:Src/register_interface.c ****             {
 907:Src/register_interface.c ****               int16_t hC1;
 908:Src/register_interface.c ****               int16_t hC2;
 909:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 910:Src/register_interface.c ****               *regdata16 = hC1;
 911:Src/register_interface.c ****               break;
 912:Src/register_interface.c ****             }
 913:Src/register_interface.c **** 
 914:Src/register_interface.c ****             case MC_REG_STOPLL_C2:
 915:Src/register_interface.c ****             {
 916:Src/register_interface.c ****               int16_t hC1;
 917:Src/register_interface.c ****               int16_t hC2;
 918:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 919:Src/register_interface.c ****               *regdata16 = hC2;
 920:Src/register_interface.c ****               break;
 921:Src/register_interface.c ****             }
 922:Src/register_interface.c **** 
 923:Src/register_interface.c ****             case MC_REG_STOPLL_KI:
 924:Src/register_interface.c ****             {
 925:Src/register_interface.c ****               *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 926:Src/register_interface.c ****               break;
 927:Src/register_interface.c ****             }
 928:Src/register_interface.c **** 
 929:Src/register_interface.c ****             case MC_REG_STOPLL_KP:
 930:Src/register_interface.c ****             {
 931:Src/register_interface.c ****               *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 932:Src/register_interface.c ****               break;
 933:Src/register_interface.c ****             }
 934:Src/register_interface.c **** 
 935:Src/register_interface.c ****             case MC_REG_STOCORDIC_EL_ANGLE:
 936:Src/register_interface.c ****             {
 937:Src/register_interface.c ****               if (stoCRSensor[motorID] != MC_NULL)
 938:Src/register_interface.c ****               {
 939:Src/register_interface.c ****                 //cstat !MISRAC2012-Rule-11.3
 940:Src/register_interface.c ****                 *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoCRSensor[motorID]);
 941:Src/register_interface.c ****               }
 942:Src/register_interface.c ****               else
ARM GAS  /tmp/cccFCDTb.s 			page 18


 943:Src/register_interface.c ****               {
 944:Src/register_interface.c ****                 retVal = MCP_ERROR_UNKNOWN_REG;
 945:Src/register_interface.c ****               }
 946:Src/register_interface.c ****               break;
 947:Src/register_interface.c ****             }
 948:Src/register_interface.c **** 
 949:Src/register_interface.c ****             case MC_REG_STOCORDIC_ROT_SPEED:
 950:Src/register_interface.c ****             {
 951:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 952:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) stoCRSensor[motorID]);
 953:Src/register_interface.c ****               break;
 954:Src/register_interface.c ****             }
 955:Src/register_interface.c **** 
 956:Src/register_interface.c ****             case MC_REG_STOCORDIC_I_ALPHA:
 957:Src/register_interface.c ****             {
 958:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedCurrent(stoCRSensor[motorID]).alpha;
 959:Src/register_interface.c ****               break;
 960:Src/register_interface.c ****             }
 961:Src/register_interface.c **** 
 962:Src/register_interface.c ****             case MC_REG_STOCORDIC_I_BETA:
 963:Src/register_interface.c ****             {
 964:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedCurrent(stoCRSensor[motorID]).beta;
 965:Src/register_interface.c ****               break;
 966:Src/register_interface.c ****             }
 967:Src/register_interface.c **** 
 968:Src/register_interface.c ****             case MC_REG_STOCORDIC_BEMF_ALPHA:
 969:Src/register_interface.c ****             {
 970:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedBemf(stoCRSensor[motorID]).alpha;
 971:Src/register_interface.c ****               break;
 972:Src/register_interface.c ****             }
 973:Src/register_interface.c **** 
 974:Src/register_interface.c ****             case MC_REG_STOCORDIC_BEMF_BETA:
 975:Src/register_interface.c ****             {
 976:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedBemf(stoCRSensor[motorID]).beta;
 977:Src/register_interface.c ****               break;
 978:Src/register_interface.c ****             }
 979:Src/register_interface.c **** 
 980:Src/register_interface.c ****             case MC_REG_STOCORDIC_C1:
 981:Src/register_interface.c ****             {
 982:Src/register_interface.c ****               int16_t hC1;
 983:Src/register_interface.c ****               int16_t hC2;
 984:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 985:Src/register_interface.c ****               *regdata16 = hC1;
 986:Src/register_interface.c ****               break;
 987:Src/register_interface.c ****             }
 988:Src/register_interface.c **** 
 989:Src/register_interface.c ****             case MC_REG_STOCORDIC_C2:
 990:Src/register_interface.c ****             {
 991:Src/register_interface.c ****               int16_t hC1;
 992:Src/register_interface.c ****               int16_t hC2;
 993:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 994:Src/register_interface.c ****               *regdata16 = hC2;
 995:Src/register_interface.c ****               break;
 996:Src/register_interface.c ****             }
 997:Src/register_interface.c **** 
 998:Src/register_interface.c ****             case MC_REG_DAC_USER1:
 999:Src/register_interface.c ****             case MC_REG_DAC_USER2:
ARM GAS  /tmp/cccFCDTb.s 			page 19


1000:Src/register_interface.c ****               break;
1001:Src/register_interface.c **** 
1002:Src/register_interface.c ****             case MC_REG_SPEED_KP_DIV:
1003:Src/register_interface.c ****             {
1004:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
1005:Src/register_interface.c ****               break;
1006:Src/register_interface.c ****             }
1007:Src/register_interface.c **** 
1008:Src/register_interface.c ****             case MC_REG_SPEED_KI_DIV:
1009:Src/register_interface.c ****             {
1010:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
1011:Src/register_interface.c ****               break;
1012:Src/register_interface.c ****             }
1013:Src/register_interface.c **** 
1014:Src/register_interface.c ****             case MC_REG_SPEED_KD_DIV:
1015:Src/register_interface.c ****             {
1016:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
1017:Src/register_interface.c ****               break;
1018:Src/register_interface.c ****             }
1019:Src/register_interface.c ****             case MC_REG_I_D_KP_DIV:
1020:Src/register_interface.c ****             {
1021:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
1022:Src/register_interface.c ****               break;
1023:Src/register_interface.c ****             }
1024:Src/register_interface.c **** 
1025:Src/register_interface.c ****             case MC_REG_I_D_KI_DIV:
1026:Src/register_interface.c ****             {
1027:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
1028:Src/register_interface.c ****               break;
1029:Src/register_interface.c ****             }
1030:Src/register_interface.c **** 
1031:Src/register_interface.c ****             case MC_REG_I_D_KD_DIV:
1032:Src/register_interface.c ****             {
1033:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
1034:Src/register_interface.c ****               break;
1035:Src/register_interface.c ****             }
1036:Src/register_interface.c **** 
1037:Src/register_interface.c ****             case MC_REG_I_Q_KP_DIV:
1038:Src/register_interface.c ****             {
1039:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
1040:Src/register_interface.c ****               break;
1041:Src/register_interface.c ****             }
1042:Src/register_interface.c **** 
1043:Src/register_interface.c ****             case MC_REG_I_Q_KI_DIV:
1044:Src/register_interface.c ****             {
1045:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
1046:Src/register_interface.c ****               break;
1047:Src/register_interface.c ****             }
1048:Src/register_interface.c **** 
1049:Src/register_interface.c ****             case MC_REG_I_Q_KD_DIV:
1050:Src/register_interface.c ****             {
1051:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
1052:Src/register_interface.c ****               break;
1053:Src/register_interface.c ****             }
1054:Src/register_interface.c **** 
1055:Src/register_interface.c ****             case MC_REG_STOPLL_KI_DIV:
1056:Src/register_interface.c ****             {
ARM GAS  /tmp/cccFCDTb.s 			page 20


1057:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1058:Src/register_interface.c ****               break;
1059:Src/register_interface.c ****             }
1060:Src/register_interface.c **** 
1061:Src/register_interface.c ****             case MC_REG_STOPLL_KP_DIV:
1062:Src/register_interface.c ****             {
1063:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1064:Src/register_interface.c ****               break;
1065:Src/register_interface.c ****             }
1066:Src/register_interface.c **** 
1067:Src/register_interface.c ****             default:
1068:Src/register_interface.c ****             {
1069:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1070:Src/register_interface.c ****               break;
1071:Src/register_interface.c ****             }
1072:Src/register_interface.c ****           }
1073:Src/register_interface.c ****           *size = 2;
1074:Src/register_interface.c ****         }
1075:Src/register_interface.c ****         else
1076:Src/register_interface.c ****         {
1077:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1078:Src/register_interface.c ****         }
1079:Src/register_interface.c ****         break;
1080:Src/register_interface.c ****       }
1081:Src/register_interface.c **** 
1082:Src/register_interface.c ****       case TYPE_DATA_32BIT:
1083:Src/register_interface.c ****       {
1084:Src/register_interface.c ****         uint32_t *regdataU32 = (uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
1085:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
1086:Src/register_interface.c **** 
1087:Src/register_interface.c ****         if (freeSpace >= 4U)
1088:Src/register_interface.c ****         {
1089:Src/register_interface.c ****           switch (regID)
1090:Src/register_interface.c ****           {
1091:Src/register_interface.c ****             case MC_REG_FAULTS_FLAGS:
1092:Src/register_interface.c ****             {
1093:Src/register_interface.c ****               *regdataU32 = MCI_GetFaultState(pMCIN);
1094:Src/register_interface.c ****               break;
1095:Src/register_interface.c ****             }
1096:Src/register_interface.c **** 
1097:Src/register_interface.c ****             case MC_REG_SPEED_MEAS:
1098:Src/register_interface.c ****             {
1099:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1100:Src/register_interface.c ****               break;
1101:Src/register_interface.c ****             }
1102:Src/register_interface.c **** 
1103:Src/register_interface.c ****             case MC_REG_SPEED_REF:
1104:Src/register_interface.c ****             {
1105:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1106:Src/register_interface.c ****               break;
1107:Src/register_interface.c ****             }
1108:Src/register_interface.c **** 
1109:Src/register_interface.c ****             case MC_REG_STOPLL_EST_BEMF:
1110:Src/register_interface.c ****             {
1111:Src/register_interface.c ****               *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
1112:Src/register_interface.c ****               break;
1113:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 21


1114:Src/register_interface.c **** 
1115:Src/register_interface.c ****             case MC_REG_STOPLL_OBS_BEMF:
1116:Src/register_interface.c ****             {
1117:Src/register_interface.c ****               *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
1118:Src/register_interface.c ****               break;
1119:Src/register_interface.c ****             }
1120:Src/register_interface.c **** 
1121:Src/register_interface.c ****             case MC_REG_STOCORDIC_EST_BEMF:
1122:Src/register_interface.c ****             {
1123:Src/register_interface.c ****               *regdata32 = STO_CR_GetEstimatedBemfLevel(stoCRSensor[motorID]);
1124:Src/register_interface.c ****               break;
1125:Src/register_interface.c ****             }
1126:Src/register_interface.c **** 
1127:Src/register_interface.c ****             case MC_REG_STOCORDIC_OBS_BEMF:
1128:Src/register_interface.c ****             {
1129:Src/register_interface.c ****               *regdata32 = STO_CR_GetObservedBemfLevel(stoCRSensor[motorID]);
1130:Src/register_interface.c ****               break;
1131:Src/register_interface.c ****             }
1132:Src/register_interface.c ****             case MC_REG_MOTOR_POWER:
1133:Src/register_interface.c ****             {
1134:Src/register_interface.c ****               FloatToU32 ReadVal;
1135:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
1136:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
1137:Src/register_interface.c ****               break;
1138:Src/register_interface.c ****             }
1139:Src/register_interface.c **** 
1140:Src/register_interface.c ****             default:
1141:Src/register_interface.c ****             {
1142:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1143:Src/register_interface.c ****               break;
1144:Src/register_interface.c ****             }
1145:Src/register_interface.c ****           }
1146:Src/register_interface.c ****           *size = 4;
1147:Src/register_interface.c ****         }
1148:Src/register_interface.c ****         else
1149:Src/register_interface.c ****         {
1150:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1151:Src/register_interface.c ****         }
1152:Src/register_interface.c ****         break;
1153:Src/register_interface.c ****       }
1154:Src/register_interface.c **** 
1155:Src/register_interface.c ****       case TYPE_DATA_STRING:
1156:Src/register_interface.c ****       {
1157:Src/register_interface.c ****         char_t *charData = (char_t *)data;
1158:Src/register_interface.c ****         switch (regID)
1159:Src/register_interface.c ****         {
1160:Src/register_interface.c ****       case MC_REG_FW_NAME:
1161:Src/register_interface.c ****         retVal = RI_MovString (FIRMWARE_NAME ,charData, size, freeSpace);
1162:Src/register_interface.c ****             break;
1163:Src/register_interface.c **** 
1164:Src/register_interface.c ****           case MC_REG_CTRL_STAGE_NAME:
1165:Src/register_interface.c ****           {
1166:Src/register_interface.c ****             retVal = RI_MovString (CTL_BOARD ,charData, size, freeSpace);
1167:Src/register_interface.c ****             break;
1168:Src/register_interface.c ****           }
1169:Src/register_interface.c **** 
1170:Src/register_interface.c ****           case MC_REG_PWR_STAGE_NAME:
ARM GAS  /tmp/cccFCDTb.s 			page 22


1171:Src/register_interface.c ****           {
1172:Src/register_interface.c ****             retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
1173:Src/register_interface.c ****             break;
1174:Src/register_interface.c ****           }
1175:Src/register_interface.c **** 
1176:Src/register_interface.c ****           case MC_REG_MOTOR_NAME:
1177:Src/register_interface.c ****           {
1178:Src/register_interface.c ****         retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
1179:Src/register_interface.c ****             break;
1180:Src/register_interface.c ****           }
1181:Src/register_interface.c **** 
1182:Src/register_interface.c ****           default:
1183:Src/register_interface.c ****           {
1184:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1185:Src/register_interface.c ****             *size= 0 ; /* */
1186:Src/register_interface.c ****             break;
1187:Src/register_interface.c ****           }
1188:Src/register_interface.c ****         }
1189:Src/register_interface.c ****         break;
1190:Src/register_interface.c ****       }
1191:Src/register_interface.c **** 
1192:Src/register_interface.c ****       case TYPE_DATA_RAW:
1193:Src/register_interface.c ****       {
1194:Src/register_interface.c ****         /* First 2 bytes of the answer is reserved to the size */
1195:Src/register_interface.c ****         uint16_t *rawSize = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
1196:Src/register_interface.c ****         uint8_t * rawData = data;
1197:Src/register_interface.c ****         rawData++;
1198:Src/register_interface.c ****         rawData++;
1199:Src/register_interface.c **** 
1200:Src/register_interface.c ****         switch (regID)
1201:Src/register_interface.c ****         {
1202:Src/register_interface.c ****           case MC_REG_GLOBAL_CONFIG:
1203:Src/register_interface.c ****           {
1204:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
1205:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1206:Src/register_interface.c ****             {
1207:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1208:Src/register_interface.c ****             }
1209:Src/register_interface.c ****             else
1210:Src/register_interface.c ****             {
1211:Src/register_interface.c ****               (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
1212:Src/register_interface.c ****             }
1213:Src/register_interface.c ****             break;
1214:Src/register_interface.c ****           }
1215:Src/register_interface.c **** 
1216:Src/register_interface.c ****           case MC_REG_MOTOR_CONFIG:
1217:Src/register_interface.c ****           {
1218:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
1219:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1220:Src/register_interface.c ****             {
1221:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1222:Src/register_interface.c ****             }
1223:Src/register_interface.c ****             else
1224:Src/register_interface.c ****             {
1225:Src/register_interface.c ****               MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
1226:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
1227:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 23


1228:Src/register_interface.c ****           }
1229:Src/register_interface.c ****       break;
1230:Src/register_interface.c ****       case MC_REG_APPLICATION_CONFIG:
1231:Src/register_interface.c ****         {
1232:Src/register_interface.c ****         *rawSize = sizeof(ApplicationConfig_reg_t);
1233:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
1234:Src/register_interface.c ****         {
1235:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1236:Src/register_interface.c ****         }
1237:Src/register_interface.c ****         else
1238:Src/register_interface.c ****         {
1239:Src/register_interface.c ****           memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
1240:Src/register_interface.c ****             }
1241:Src/register_interface.c ****       break;
1242:Src/register_interface.c ****           }
1243:Src/register_interface.c **** 
1244:Src/register_interface.c ****           case MC_REG_FOCFW_CONFIG:
1245:Src/register_interface.c ****           {
1246:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
1247:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1248:Src/register_interface.c ****             {
1249:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1250:Src/register_interface.c ****             }
1251:Src/register_interface.c ****             else
1252:Src/register_interface.c ****             {
1253:Src/register_interface.c ****               FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
1254:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
1255:Src/register_interface.c ****             }
1256:Src/register_interface.c ****             break;
1257:Src/register_interface.c ****           }
1258:Src/register_interface.c **** 
1259:Src/register_interface.c ****           case MC_REG_SPEED_RAMP:
1260:Src/register_interface.c ****           {
1261:Src/register_interface.c ****             int32_t *rpm = (int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1262:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
1263:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
1264:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
1265:Src/register_interface.c ****             *rawSize = 6;
1266:Src/register_interface.c ****             break;
1267:Src/register_interface.c ****           }
1268:Src/register_interface.c **** 
1269:Src/register_interface.c ****           case MC_REG_TORQUE_RAMP:
1270:Src/register_interface.c ****           {
1271:Src/register_interface.c ****             int16_t *torque = (int16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1272:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1273:Src/register_interface.c **** 
1274:Src/register_interface.c ****             *rawSize = 4;
1275:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
1276:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
1277:Src/register_interface.c ****             break;
1278:Src/register_interface.c ****           }
1279:Src/register_interface.c **** 
1280:Src/register_interface.c ****           case MC_REG_REVUP_DATA:
1281:Src/register_interface.c ****           {
1282:Src/register_interface.c ****             int32_t *rpm;
1283:Src/register_interface.c ****             uint16_t *finalTorque;
1284:Src/register_interface.c ****             uint16_t *durationms;
ARM GAS  /tmp/cccFCDTb.s 			page 24


1285:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
1286:Src/register_interface.c ****             uint8_t i;
1287:Src/register_interface.c **** 
1288:Src/register_interface.c ****             *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
1289:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1290:Src/register_interface.c ****             {
1291:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1292:Src/register_interface.c ****             }
1293:Src/register_interface.c ****             else
1294:Src/register_interface.c ****             {
1295:Src/register_interface.c ****               for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
1296:Src/register_interface.c ****               {
1297:Src/register_interface.c ****                 (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
1298:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
1299:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
1300:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1301:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
1302:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1303:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
1304:Src/register_interface.c ****               }
1305:Src/register_interface.c ****             }
1306:Src/register_interface.c ****             break;
1307:Src/register_interface.c ****           }
1308:Src/register_interface.c **** 
1309:Src/register_interface.c ****           case MC_REG_CURRENT_REF:
1310:Src/register_interface.c ****           {
1311:Src/register_interface.c ****             uint16_t *iqref = (uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1312:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1313:Src/register_interface.c **** 
1314:Src/register_interface.c ****             *rawSize = 4;
1315:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
1316:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
1317:Src/register_interface.c ****             break;
1318:Src/register_interface.c ****     }
1319:Src/register_interface.c **** 
1320:Src/register_interface.c ****           case MC_REG_ASYNC_UARTA:
1321:Src/register_interface.c ****           case MC_REG_ASYNC_UARTB:
1322:Src/register_interface.c ****           case MC_REG_ASYNC_STLNK:
1323:Src/register_interface.c ****           default:
1324:Src/register_interface.c ****           {
1325:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1326:Src/register_interface.c ****             break;
1327:Src/register_interface.c ****           }
1328:Src/register_interface.c ****         }
1329:Src/register_interface.c **** 
1330:Src/register_interface.c ****         /* Size of the answer is size of the data + 2 bytes containing data size*/
1331:Src/register_interface.c ****         *size = (*rawSize) + 2U;
1332:Src/register_interface.c ****         break;
1333:Src/register_interface.c ****       }
1334:Src/register_interface.c **** 
1335:Src/register_interface.c ****       default:
1336:Src/register_interface.c ****       {
1337:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
1338:Src/register_interface.c ****         break;
1339:Src/register_interface.c ****       }
1340:Src/register_interface.c ****     }
1341:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 25


1342:Src/register_interface.c ****   }
1343:Src/register_interface.c **** #endif
1344:Src/register_interface.c ****   return (retVal);
1345:Src/register_interface.c **** }
1346:Src/register_interface.c **** 
1347:Src/register_interface.c **** uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
1348:Src/register_interface.c **** {
  29              		.loc 1 1348 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 1348 1 is_stmt 0 view .LVU1
  35 0000 30B4     		push	{r4, r5}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 5, -4
1349:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  39              		.loc 1 1349 3 is_stmt 1 view .LVU2
  40              	.LVL1:
1350:Src/register_interface.c **** 
1351:Src/register_interface.c ****   const char_t *tempsrcString = srcString;
  41              		.loc 1 1351 3 view .LVU3
1352:Src/register_interface.c ****   char_t *tempdestString = destString;
  42              		.loc 1 1352 3 view .LVU4
1353:Src/register_interface.c ****   *size= 1U ; /* /0 is the min String size */
  43              		.loc 1 1353 3 view .LVU5
  44              		.loc 1 1353 8 is_stmt 0 view .LVU6
  45 0002 0124     		movs	r4, #1
  46 0004 1480     		strh	r4, [r2]	@ movhi
1354:Src/register_interface.c **** 
1355:Src/register_interface.c ****   while ((*tempsrcString != (char_t)0) && (*size < maxSize))
  47              		.loc 1 1355 3 is_stmt 1 view .LVU7
  48              	.LVL2:
  49              	.L2:
  50              		.loc 1 1355 9 view .LVU8
  51              		.loc 1 1355 11 is_stmt 0 view .LVU9
  52 0006 90F90040 		ldrsb	r4, [r0]
  53              		.loc 1 1355 9 view .LVU10
  54 000a 4CB1     		cbz	r4, .L3
  55              		.loc 1 1355 44 discriminator 1 view .LVU11
  56 000c 1588     		ldrh	r5, [r2]
  57              		.loc 1 1355 40 discriminator 1 view .LVU12
  58 000e 9D42     		cmp	r5, r3
  59 0010 06DA     		bge	.L3
1356:Src/register_interface.c ****   {
1357:Src/register_interface.c ****     *tempdestString = *tempsrcString;
  60              		.loc 1 1357 5 is_stmt 1 view .LVU13
  61              		.loc 1 1357 21 is_stmt 0 view .LVU14
  62 0012 01F8014B 		strb	r4, [r1], #1
  63              	.LVL3:
1358:Src/register_interface.c ****     tempdestString++;
  64              		.loc 1 1358 5 is_stmt 1 view .LVU15
1359:Src/register_interface.c ****     tempsrcString++;
  65              		.loc 1 1359 5 view .LVU16
  66              		.loc 1 1359 18 is_stmt 0 view .LVU17
  67 0016 0130     		adds	r0, r0, #1
ARM GAS  /tmp/cccFCDTb.s 			page 26


  68              	.LVL4:
1360:Src/register_interface.c ****     *size = *size + 1U;
  69              		.loc 1 1360 5 is_stmt 1 view .LVU18
  70              		.loc 1 1360 13 is_stmt 0 view .LVU19
  71 0018 1488     		ldrh	r4, [r2]
  72              		.loc 1 1360 19 view .LVU20
  73 001a 0134     		adds	r4, r4, #1
  74              		.loc 1 1360 11 view .LVU21
  75 001c 1480     		strh	r4, [r2]	@ movhi
  76 001e F2E7     		b	.L2
  77              	.L3:
1361:Src/register_interface.c ****   }
1362:Src/register_interface.c **** 
1363:Src/register_interface.c ****   if (*tempsrcString != (char_t)0)
  78              		.loc 1 1363 3 is_stmt 1 view .LVU22
  79              		.loc 1 1363 6 is_stmt 0 view .LVU23
  80 0020 1CB9     		cbnz	r4, .L6
1364:Src/register_interface.c ****   { /* Last string char must be 0 */
1365:Src/register_interface.c ****     retVal = MCP_ERROR_STRING_FORMAT;
1366:Src/register_interface.c ****   }
1367:Src/register_interface.c ****   else
1368:Src/register_interface.c ****   {
1369:Src/register_interface.c ****     *tempdestString = (int8_t)0;
  81              		.loc 1 1369 5 is_stmt 1 view .LVU24
  82              		.loc 1 1369 21 is_stmt 0 view .LVU25
  83 0022 0020     		movs	r0, #0
  84              	.LVL5:
  85              		.loc 1 1369 21 view .LVU26
  86 0024 0870     		strb	r0, [r1]
  87              	.L5:
  88              	.LVL6:
1370:Src/register_interface.c ****   }
1371:Src/register_interface.c **** 
1372:Src/register_interface.c ****   return (retVal);
  89              		.loc 1 1372 3 is_stmt 1 view .LVU27
1373:Src/register_interface.c **** }
  90              		.loc 1 1373 1 is_stmt 0 view .LVU28
  91 0026 30BC     		pop	{r4, r5}
  92              		.cfi_remember_state
  93              		.cfi_restore 5
  94              		.cfi_restore 4
  95              		.cfi_def_cfa_offset 0
  96 0028 7047     		bx	lr
  97              	.LVL7:
  98              	.L6:
  99              		.cfi_restore_state
1365:Src/register_interface.c ****   }
 100              		.loc 1 1365 12 view .LVU29
 101 002a 0620     		movs	r0, #6
 102              	.LVL8:
1365:Src/register_interface.c ****   }
 103              		.loc 1 1365 12 view .LVU30
 104 002c FBE7     		b	.L5
 105              		.cfi_endproc
 106              	.LFE1441:
 108              		.section	.text.RI_SetReg,"ax",%progbits
 109              		.align	1
ARM GAS  /tmp/cccFCDTb.s 			page 27


 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu fpv4-sp-d16
 115              	RI_SetReg:
 116              	.LVL9:
 117              	.LFB1439:
 160:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 118              		.loc 1 160 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 16
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 122              		.loc 1 160 1 is_stmt 0 view .LVU32
 123 0000 70B5     		push	{r4, r5, r6, lr}
 124              		.cfi_def_cfa_offset 16
 125              		.cfi_offset 4, -16
 126              		.cfi_offset 5, -12
 127              		.cfi_offset 6, -8
 128              		.cfi_offset 14, -4
 129 0002 84B0     		sub	sp, sp, #16
 130              		.cfi_def_cfa_offset 32
 131 0004 1646     		mov	r6, r2
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 132              		.loc 1 161 3 is_stmt 1 view .LVU33
 133              	.LVL10:
 170:Src/register_interface.c ****     uint8_t motorID;
 134              		.loc 1 170 5 view .LVU34
 170:Src/register_interface.c ****     uint8_t motorID;
 135              		.loc 1 170 14 is_stmt 0 view .LVU35
 136 0006 20F00704 		bic	r4, r0, #7
 137 000a A4B2     		uxth	r4, r4
 138              	.LVL11:
 171:Src/register_interface.c ****     uint8_t typeID;
 139              		.loc 1 171 5 is_stmt 1 view .LVU36
 172:Src/register_interface.c **** 
 140              		.loc 1 172 5 view .LVU37
 174:Src/register_interface.c ****     motorID = 0U;
 141              		.loc 1 174 5 view .LVU38
 174:Src/register_interface.c ****     motorID = 0U;
 142              		.loc 1 174 12 is_stmt 0 view .LVU39
 143 000c 00F03805 		and	r5, r0, #56
 144              	.LVL12:
 175:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 145              		.loc 1 175 5 is_stmt 1 view .LVU40
 176:Src/register_interface.c **** 
 146              		.loc 1 176 5 view .LVU41
 178:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 147              		.loc 1 178 5 view .LVU42
 148 0010 083D     		subs	r5, r5, #8
 149              	.LVL13:
 178:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 150              		.loc 1 178 5 is_stmt 0 view .LVU43
 151 0012 202D     		cmp	r5, #32
 152 0014 00F2AE83 		bhi	.L9
 153 0018 DFE815F0 		tbh	[pc, r5, lsl #1]
 154              	.LVL14:
ARM GAS  /tmp/cccFCDTb.s 			page 28


 155              	.L11:
 156 001c 2100     		.2byte	(.L15-.L11)/2
 157 001e AC03     		.2byte	(.L9-.L11)/2
 158 0020 AC03     		.2byte	(.L9-.L11)/2
 159 0022 AC03     		.2byte	(.L9-.L11)/2
 160 0024 AC03     		.2byte	(.L9-.L11)/2
 161 0026 AC03     		.2byte	(.L9-.L11)/2
 162 0028 AC03     		.2byte	(.L9-.L11)/2
 163 002a AC03     		.2byte	(.L9-.L11)/2
 164 002c 5600     		.2byte	(.L14-.L11)/2
 165 002e AC03     		.2byte	(.L9-.L11)/2
 166 0030 AC03     		.2byte	(.L9-.L11)/2
 167 0032 AC03     		.2byte	(.L9-.L11)/2
 168 0034 AC03     		.2byte	(.L9-.L11)/2
 169 0036 AC03     		.2byte	(.L9-.L11)/2
 170 0038 AC03     		.2byte	(.L9-.L11)/2
 171 003a AC03     		.2byte	(.L9-.L11)/2
 172 003c C202     		.2byte	(.L13-.L11)/2
 173 003e AC03     		.2byte	(.L9-.L11)/2
 174 0040 AC03     		.2byte	(.L9-.L11)/2
 175 0042 AC03     		.2byte	(.L9-.L11)/2
 176 0044 AC03     		.2byte	(.L9-.L11)/2
 177 0046 AC03     		.2byte	(.L9-.L11)/2
 178 0048 AC03     		.2byte	(.L9-.L11)/2
 179 004a AC03     		.2byte	(.L9-.L11)/2
 180 004c F702     		.2byte	(.L12-.L11)/2
 181 004e AC03     		.2byte	(.L9-.L11)/2
 182 0050 AC03     		.2byte	(.L9-.L11)/2
 183 0052 AC03     		.2byte	(.L9-.L11)/2
 184 0054 AC03     		.2byte	(.L9-.L11)/2
 185 0056 AC03     		.2byte	(.L9-.L11)/2
 186 0058 AC03     		.2byte	(.L9-.L11)/2
 187 005a AC03     		.2byte	(.L9-.L11)/2
 188 005c FD02     		.2byte	(.L10-.L11)/2
 189              		.p2align 1
 190              	.L15:
 182:Src/register_interface.c ****         {
 191              		.loc 1 182 9 is_stmt 1 view .LVU44
 192 005e C82C     		cmp	r4, #200
 193 0060 2ED0     		beq	.L86
 194 0062 0CD8     		bhi	.L17
 195 0064 482C     		cmp	r4, #72
 196 0066 2DD0     		beq	.L87
 197 0068 882C     		cmp	r4, #136
 198 006a 06D1     		bne	.L137
 199              	.LBB2:
 192:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 200              		.loc 1 192 13 view .LVU45
 192:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 201              		.loc 1 192 21 is_stmt 0 view .LVU46
 202 006c 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 203              	.LVL15:
 193:Src/register_interface.c ****             {
 204              		.loc 1 193 13 is_stmt 1 view .LVU47
 193:Src/register_interface.c ****             {
 205              		.loc 1 193 16 is_stmt 0 view .LVU48
 206 006e 042C     		cmp	r4, #4
ARM GAS  /tmp/cccFCDTb.s 			page 29


 207 0070 11D0     		beq	.L138
 208              	.LVL16:
 209              	.L20:
 200:Src/register_interface.c **** 
 210              		.loc 1 200 13 is_stmt 1 view .LVU49
 202:Src/register_interface.c ****             {
 211              		.loc 1 202 13 view .LVU50
 202:Src/register_interface.c ****             {
 212              		.loc 1 202 16 is_stmt 0 view .LVU51
 213 0072 032C     		cmp	r4, #3
 214 0074 19D0     		beq	.L139
 215              	.LBE2:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 216              		.loc 1 161 11 view .LVU52
 217 0076 0020     		movs	r0, #0
 218 0078 0AE0     		b	.L16
 219              	.LVL17:
 220              	.L137:
 227:Src/register_interface.c ****             break;
 221              		.loc 1 227 20 view .LVU53
 222 007a 0520     		movs	r0, #5
 223              	.LVL18:
 227:Src/register_interface.c ****             break;
 224              		.loc 1 227 20 view .LVU54
 225 007c 08E0     		b	.L16
 226              	.LVL19:
 227              	.L17:
 227:Src/register_interface.c ****             break;
 228              		.loc 1 227 20 view .LVU55
 229 007e B4F5B96F 		cmp	r4, #1480
 230 0082 04D1     		bne	.L140
 221:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 231              		.loc 1 221 13 is_stmt 1 view .LVU56
 232 0084 CD48     		ldr	r0, .L187
 233              	.LVL20:
 221:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 234              		.loc 1 221 13 is_stmt 0 view .LVU57
 235 0086 FFF7FEFF 		bl	DebugScopeStartWrite
 236              	.LVL21:
 222:Src/register_interface.c ****             break;
 237              		.loc 1 222 13 is_stmt 1 view .LVU58
 223:Src/register_interface.c ****           }
 238              		.loc 1 223 13 view .LVU59
 222:Src/register_interface.c ****             break;
 239              		.loc 1 222 20 is_stmt 0 view .LVU60
 240 008a 0420     		movs	r0, #4
 223:Src/register_interface.c ****           }
 241              		.loc 1 223 13 view .LVU61
 242 008c 00E0     		b	.L16
 243              	.LVL22:
 244              	.L140:
 227:Src/register_interface.c ****             break;
 245              		.loc 1 227 20 view .LVU62
 246 008e 0520     		movs	r0, #5
 247              	.LVL23:
 248              	.L16:
 231:Src/register_interface.c ****         break;
ARM GAS  /tmp/cccFCDTb.s 			page 30


 249              		.loc 1 231 9 is_stmt 1 view .LVU63
 231:Src/register_interface.c ****         break;
 250              		.loc 1 231 15 is_stmt 0 view .LVU64
 251 0090 0123     		movs	r3, #1
 252 0092 3380     		strh	r3, [r6]	@ movhi
 232:Src/register_interface.c ****       }
 253              		.loc 1 232 9 is_stmt 1 view .LVU65
 254 0094 C6E0     		b	.L21
 255              	.LVL24:
 256              	.L138:
 257              	.LBB3:
 195:Src/register_interface.c ****             }
 258              		.loc 1 195 15 view .LVU66
 259 0096 CA4D     		ldr	r5, .L187+4
 260              	.LVL25:
 195:Src/register_interface.c ****             }
 261              		.loc 1 195 15 is_stmt 0 view .LVU67
 262 0098 2846     		mov	r0, r5
 263              	.LVL26:
 195:Src/register_interface.c ****             }
 264              		.loc 1 195 15 view .LVU68
 265 009a FFF7FEFF 		bl	MCI_GetTeref
 266              	.LVL27:
 195:Src/register_interface.c ****             }
 267              		.loc 1 195 15 view .LVU69
 268 009e 0146     		mov	r1, r0
 269 00a0 0022     		movs	r2, #0
 270 00a2 2846     		mov	r0, r5
 271 00a4 FFF7FEFF 		bl	MCI_ExecTorqueRamp
 272              	.LVL28:
 273 00a8 E3E7     		b	.L20
 274              	.L139:
 204:Src/register_interface.c ****             }
 275              		.loc 1 204 15 is_stmt 1 view .LVU70
 276 00aa C54C     		ldr	r4, .L187+4
 277              	.LVL29:
 204:Src/register_interface.c ****             }
 278              		.loc 1 204 15 is_stmt 0 view .LVU71
 279 00ac 2046     		mov	r0, r4
 280 00ae FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 281              	.LVL30:
 282 00b2 0146     		mov	r1, r0
 283 00b4 0022     		movs	r2, #0
 284 00b6 2046     		mov	r0, r4
 285 00b8 FFF7FEFF 		bl	MCI_ExecSpeedRamp
 286              	.LVL31:
 287              	.LBE3:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 288              		.loc 1 161 11 view .LVU72
 289 00bc 0020     		movs	r0, #0
 290              	.LBB4:
 291 00be E7E7     		b	.L16
 292              	.LVL32:
 293              	.L86:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 294              		.loc 1 161 11 view .LVU73
 295              	.LBE4:
ARM GAS  /tmp/cccFCDTb.s 			page 31


 296 00c0 0420     		movs	r0, #4
 297              	.LVL33:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 298              		.loc 1 161 11 view .LVU74
 299 00c2 E5E7     		b	.L16
 300              	.LVL34:
 301              	.L87:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 302              		.loc 1 161 11 view .LVU75
 303 00c4 0420     		movs	r0, #4
 304              	.LVL35:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 305              		.loc 1 161 11 view .LVU76
 306 00c6 E3E7     		b	.L16
 307              	.LVL36:
 308              	.L14:
 309              	.LBB5:
 237:Src/register_interface.c **** 
 310              		.loc 1 237 9 is_stmt 1 view .LVU77
 237:Src/register_interface.c **** 
 311              		.loc 1 237 18 is_stmt 0 view .LVU78
 312 00c8 0D88     		ldrh	r5, [r1]
 313              	.LVL37:
 239:Src/register_interface.c ****         {
 314              		.loc 1 239 9 is_stmt 1 view .LVU79
 315 00ca B4F5156F 		cmp	r4, #2384
 316 00ce 00F0D981 		beq	.L22
 317 00d2 00F2B380 		bhi	.L23
 318 00d6 B4F5447F 		cmp	r4, #784
 319 00da 00F0CC81 		beq	.L24
 320 00de 1FD9     		bls	.L141
 321 00e0 B4F5826F 		cmp	r4, #1040
 322 00e4 00F0F081 		beq	.L37
 323 00e8 57D9     		bls	.L142
 324 00ea B4F5926F 		cmp	r4, #1168
 325 00ee 00F0E581 		beq	.L42
 326 00f2 7CD9     		bls	.L143
 327 00f4 B4F5FA6F 		cmp	r4, #2000
 328 00f8 00F01682 		beq	.L89
 329 00fc 40F28280 		bls	.L144
 330 0100 B4F5096F 		cmp	r4, #2192
 331 0104 00F01682 		beq	.L93
 332 0108 40F28E80 		bls	.L145
 333 010c B4F50D6F 		cmp	r4, #2256
 334 0110 00F01682 		beq	.L96
 335 0114 B4F5116F 		cmp	r4, #2320
 336 0118 40F01482 		bne	.L97
 311:Src/register_interface.c ****             break;
 337              		.loc 1 311 20 is_stmt 0 view .LVU80
 338 011c 0420     		movs	r0, #4
 339              	.LVL38:
 311:Src/register_interface.c ****             break;
 340              		.loc 1 311 20 view .LVU81
 341 011e 7FE0     		b	.L32
 342              	.LVL39:
 343              	.L141:
 311:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 32


 344              		.loc 1 311 20 view .LVU82
 345 0120 B4F5E87F 		cmp	r4, #464
 346 0124 00F09981 		beq	.L26
 347 0128 0DD9     		bls	.L146
 348 012a B4F5247F 		cmp	r4, #656
 349 012e 00F09B81 		beq	.L34
 350 0132 B4F5347F 		cmp	r4, #720
 351 0136 24D1     		bne	.L147
 285:Src/register_interface.c ****             break;
 352              		.loc 1 285 13 is_stmt 1 view .LVU83
 353 0138 29B2     		sxth	r1, r5
 354              	.LVL40:
 285:Src/register_interface.c ****             break;
 355              		.loc 1 285 13 is_stmt 0 view .LVU84
 356 013a A24B     		ldr	r3, .L187+8
 357              	.LVL41:
 285:Src/register_interface.c ****             break;
 358              		.loc 1 285 13 view .LVU85
 359 013c 1868     		ldr	r0, [r3]
 360              	.LVL42:
 285:Src/register_interface.c ****             break;
 361              		.loc 1 285 13 view .LVU86
 362 013e FFF7FEFF 		bl	PID_SetKI
 363              	.LVL43:
 286:Src/register_interface.c ****           }
 364              		.loc 1 286 13 is_stmt 1 view .LVU87
 365              	.LBE5:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 366              		.loc 1 161 11 is_stmt 0 view .LVU88
 367 0142 0020     		movs	r0, #0
 368              	.LBB12:
 286:Src/register_interface.c ****           }
 369              		.loc 1 286 13 view .LVU89
 370 0144 6CE0     		b	.L32
 371              	.LVL44:
 372              	.L146:
 286:Src/register_interface.c ****           }
 373              		.loc 1 286 13 view .LVU90
 374 0146 B4F5887F 		cmp	r4, #272
 375 014a 00F08081 		beq	.L28
 376 014e 09D9     		bls	.L148
 377 0150 B4F5C87F 		cmp	r4, #400
 378 0154 13D1     		bne	.L149
 261:Src/register_interface.c ****             break;
 379              		.loc 1 261 13 is_stmt 1 view .LVU91
 380 0156 29B2     		sxth	r1, r5
 381              	.LVL45:
 261:Src/register_interface.c ****             break;
 382              		.loc 1 261 13 is_stmt 0 view .LVU92
 383 0158 9B4B     		ldr	r3, .L187+12
 384              	.LVL46:
 261:Src/register_interface.c ****             break;
 385              		.loc 1 261 13 view .LVU93
 386 015a 1868     		ldr	r0, [r3]
 387              	.LVL47:
 261:Src/register_interface.c ****             break;
 388              		.loc 1 261 13 view .LVU94
ARM GAS  /tmp/cccFCDTb.s 			page 33


 389 015c FFF7FEFF 		bl	PID_SetKP
 390              	.LVL48:
 262:Src/register_interface.c ****           }
 391              		.loc 1 262 13 is_stmt 1 view .LVU95
 392              	.LBE12:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 393              		.loc 1 161 11 is_stmt 0 view .LVU96
 394 0160 0020     		movs	r0, #0
 395              	.LBB13:
 262:Src/register_interface.c ****           }
 396              		.loc 1 262 13 view .LVU97
 397 0162 5DE0     		b	.L32
 398              	.LVL49:
 399              	.L148:
 262:Src/register_interface.c ****           }
 400              		.loc 1 262 13 view .LVU98
 401 0164 902C     		cmp	r4, #144
 402 0166 00F06C81 		beq	.L30
 403 016a D02C     		cmp	r4, #208
 404 016c 05D1     		bne	.L150
 249:Src/register_interface.c ****             break;
 405              		.loc 1 249 13 is_stmt 1 view .LVU99
 406 016e 29B2     		sxth	r1, r5
 407              	.LVL50:
 249:Src/register_interface.c ****             break;
 408              		.loc 1 249 13 is_stmt 0 view .LVU100
 409 0170 9648     		ldr	r0, .L187+16
 410              	.LVL51:
 249:Src/register_interface.c ****             break;
 411              		.loc 1 249 13 view .LVU101
 412 0172 FFF7FEFF 		bl	PID_SetKI
 413              	.LVL52:
 250:Src/register_interface.c ****           }
 414              		.loc 1 250 13 is_stmt 1 view .LVU102
 415              	.LBE13:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 416              		.loc 1 161 11 is_stmt 0 view .LVU103
 417 0176 0020     		movs	r0, #0
 418              	.LBB14:
 250:Src/register_interface.c ****           }
 419              		.loc 1 250 13 view .LVU104
 420 0178 52E0     		b	.L32
 421              	.LVL53:
 422              	.L150:
 482:Src/register_interface.c ****             break;
 423              		.loc 1 482 20 view .LVU105
 424 017a 0520     		movs	r0, #5
 425              	.LVL54:
 482:Src/register_interface.c ****             break;
 426              		.loc 1 482 20 view .LVU106
 427 017c 50E0     		b	.L32
 428              	.LVL55:
 429              	.L149:
 482:Src/register_interface.c ****             break;
 430              		.loc 1 482 20 view .LVU107
 431 017e 0520     		movs	r0, #5
 432              	.LVL56:
ARM GAS  /tmp/cccFCDTb.s 			page 34


 482:Src/register_interface.c ****             break;
 433              		.loc 1 482 20 view .LVU108
 434 0180 4EE0     		b	.L32
 435              	.LVL57:
 436              	.L147:
 482:Src/register_interface.c ****             break;
 437              		.loc 1 482 20 view .LVU109
 438 0182 B4F5047F 		cmp	r4, #528
 439 0186 06D1     		bne	.L151
 273:Src/register_interface.c ****             break;
 440              		.loc 1 273 13 is_stmt 1 view .LVU110
 441 0188 29B2     		sxth	r1, r5
 442              	.LVL58:
 273:Src/register_interface.c ****             break;
 443              		.loc 1 273 13 is_stmt 0 view .LVU111
 444 018a 8F4B     		ldr	r3, .L187+12
 445              	.LVL59:
 273:Src/register_interface.c ****             break;
 446              		.loc 1 273 13 view .LVU112
 447 018c 1868     		ldr	r0, [r3]
 448              	.LVL60:
 273:Src/register_interface.c ****             break;
 449              		.loc 1 273 13 view .LVU113
 450 018e FFF7FEFF 		bl	PID_SetKD
 451              	.LVL61:
 274:Src/register_interface.c ****           }
 452              		.loc 1 274 13 is_stmt 1 view .LVU114
 453              	.LBE14:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 454              		.loc 1 161 11 is_stmt 0 view .LVU115
 455 0192 0020     		movs	r0, #0
 456              	.LBB15:
 274:Src/register_interface.c ****           }
 457              		.loc 1 274 13 view .LVU116
 458 0194 44E0     		b	.L32
 459              	.LVL62:
 460              	.L151:
 482:Src/register_interface.c ****             break;
 461              		.loc 1 482 20 view .LVU117
 462 0196 0520     		movs	r0, #5
 463              	.LVL63:
 482:Src/register_interface.c ****             break;
 464              		.loc 1 482 20 view .LVU118
 465 0198 42E0     		b	.L32
 466              	.LVL64:
 467              	.L142:
 482:Src/register_interface.c ****             break;
 468              		.loc 1 482 20 view .LVU119
 469 019a B4F5647F 		cmp	r4, #912
 470 019e 00F07E81 		beq	.L39
 471 01a2 B4F5747F 		cmp	r4, #976
 472 01a6 0ED1     		bne	.L152
 473              	.LBB6:
 398:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1,&hC2);
 474              		.loc 1 398 13 is_stmt 1 view .LVU120
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 475              		.loc 1 399 13 view .LVU121
ARM GAS  /tmp/cccFCDTb.s 			page 35


 476 01a8 894C     		ldr	r4, .L187+20
 477              	.LVL65:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 478              		.loc 1 399 13 is_stmt 0 view .LVU122
 479 01aa 01AA     		add	r2, sp, #4
 480 01ac 0DF10201 		add	r1, sp, #2
 481              	.LVL66:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 482              		.loc 1 399 13 view .LVU123
 483 01b0 2046     		mov	r0, r4
 484              	.LVL67:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 485              		.loc 1 399 13 view .LVU124
 486 01b2 FFF7FEFF 		bl	STO_CR_GetObserverGains
 487              	.LVL68:
 400:Src/register_interface.c ****              break;
 488              		.loc 1 400 13 is_stmt 1 view .LVU125
 489 01b6 BDF90420 		ldrsh	r2, [sp, #4]
 490 01ba 29B2     		sxth	r1, r5
 491 01bc 2046     		mov	r0, r4
 492 01be FFF7FEFF 		bl	STO_CR_SetObserverGains
 493              	.LVL69:
 401:Src/register_interface.c ****           }
 494              		.loc 1 401 14 view .LVU126
 495              	.LBE6:
 496              	.LBE15:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 497              		.loc 1 161 11 is_stmt 0 view .LVU127
 498 01c2 0020     		movs	r0, #0
 499 01c4 2CE0     		b	.L32
 500              	.LVL70:
 501              	.L152:
 502              	.LBB16:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 503              		.loc 1 161 11 view .LVU128
 504 01c6 B4F5547F 		cmp	r4, #848
 505 01ca 0ED1     		bne	.L153
 506              	.LBB7:
 347:Src/register_interface.c ****             int16_t hC2;
 507              		.loc 1 347 13 is_stmt 1 view .LVU129
 348:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 508              		.loc 1 348 13 view .LVU130
 349:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 509              		.loc 1 349 13 view .LVU131
 510 01cc 814C     		ldr	r4, .L187+24
 511              	.LVL71:
 349:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 512              		.loc 1 349 13 is_stmt 0 view .LVU132
 513 01ce 01AA     		add	r2, sp, #4
 514 01d0 0DF10201 		add	r1, sp, #2
 515              	.LVL72:
 349:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 516              		.loc 1 349 13 view .LVU133
 517 01d4 2046     		mov	r0, r4
 518              	.LVL73:
 349:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 519              		.loc 1 349 13 view .LVU134
ARM GAS  /tmp/cccFCDTb.s 			page 36


 520 01d6 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 521              	.LVL74:
 350:Src/register_interface.c ****             break;
 522              		.loc 1 350 13 is_stmt 1 view .LVU135
 523 01da BDF90420 		ldrsh	r2, [sp, #4]
 524 01de 29B2     		sxth	r1, r5
 525 01e0 2046     		mov	r0, r4
 526 01e2 FFF7FEFF 		bl	STO_PLL_SetObserverGains
 527              	.LVL75:
 351:Src/register_interface.c ****           }
 528              		.loc 1 351 13 view .LVU136
 529              	.LBE7:
 530              	.LBE16:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 531              		.loc 1 161 11 is_stmt 0 view .LVU137
 532 01e6 0020     		movs	r0, #0
 533 01e8 1AE0     		b	.L32
 534              	.LVL76:
 535              	.L153:
 536              	.LBB17:
 482:Src/register_interface.c ****             break;
 537              		.loc 1 482 20 view .LVU138
 538 01ea 0520     		movs	r0, #5
 539              	.LVL77:
 482:Src/register_interface.c ****             break;
 540              		.loc 1 482 20 view .LVU139
 541 01ec 18E0     		b	.L32
 542              	.LVL78:
 543              	.L143:
 482:Src/register_interface.c ****             break;
 544              		.loc 1 482 20 view .LVU140
 545 01ee B4F58A6F 		cmp	r4, #1104
 546 01f2 05D1     		bne	.L154
 365:Src/register_interface.c ****             break;
 547              		.loc 1 365 13 is_stmt 1 view .LVU141
 548 01f4 29B2     		sxth	r1, r5
 549              	.LVL79:
 365:Src/register_interface.c ****             break;
 550              		.loc 1 365 13 is_stmt 0 view .LVU142
 551 01f6 7848     		ldr	r0, .L187+28
 552              	.LVL80:
 365:Src/register_interface.c ****             break;
 553              		.loc 1 365 13 view .LVU143
 554 01f8 FFF7FEFF 		bl	PID_SetKI
 555              	.LVL81:
 366:Src/register_interface.c ****           }
 556              		.loc 1 366 13 is_stmt 1 view .LVU144
 557              	.LBE17:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 558              		.loc 1 161 11 is_stmt 0 view .LVU145
 559 01fc 0020     		movs	r0, #0
 560              	.LBB18:
 366:Src/register_interface.c ****           }
 561              		.loc 1 366 13 view .LVU146
 562 01fe 0FE0     		b	.L32
 563              	.LVL82:
 564              	.L154:
ARM GAS  /tmp/cccFCDTb.s 			page 37


 482:Src/register_interface.c ****             break;
 565              		.loc 1 482 20 view .LVU147
 566 0200 0520     		movs	r0, #5
 567              	.LVL83:
 482:Src/register_interface.c ****             break;
 568              		.loc 1 482 20 view .LVU148
 569 0202 0DE0     		b	.L32
 570              	.LVL84:
 571              	.L144:
 482:Src/register_interface.c ****             break;
 572              		.loc 1 482 20 view .LVU149
 573 0204 B4F5BA6F 		cmp	r4, #1488
 574 0208 00F09081 		beq	.L90
 575 020c B4F5F26F 		cmp	r4, #1936
 576 0210 01D1     		bne	.L155
 311:Src/register_interface.c ****             break;
 577              		.loc 1 311 20 view .LVU150
 578 0212 0420     		movs	r0, #4
 579              	.LVL85:
 311:Src/register_interface.c ****             break;
 580              		.loc 1 311 20 view .LVU151
 581 0214 04E0     		b	.L32
 582              	.LVL86:
 583              	.L155:
 311:Src/register_interface.c ****             break;
 584              		.loc 1 311 20 view .LVU152
 585 0216 B4F5B26F 		cmp	r4, #1424
 586 021a 40F08981 		bne	.L92
 299:Src/register_interface.c ****             break;
 587              		.loc 1 299 20 view .LVU153
 588 021e 0420     		movs	r0, #4
 589              	.LVL87:
 590              	.L32:
 486:Src/register_interface.c ****         break;
 591              		.loc 1 486 9 is_stmt 1 view .LVU154
 486:Src/register_interface.c ****         break;
 592              		.loc 1 486 15 is_stmt 0 view .LVU155
 593 0220 0223     		movs	r3, #2
 594 0222 3380     		strh	r3, [r6]	@ movhi
 487:Src/register_interface.c ****       }
 595              		.loc 1 487 9 is_stmt 1 view .LVU156
 596              	.LVL88:
 597              	.L21:
 487:Src/register_interface.c ****       }
 598              		.loc 1 487 9 is_stmt 0 view .LVU157
 599              	.LBE18:
 660:Src/register_interface.c **** }
 600              		.loc 1 660 3 is_stmt 1 view .LVU158
 661:Src/register_interface.c **** 
 601              		.loc 1 661 1 is_stmt 0 view .LVU159
 602 0224 04B0     		add	sp, sp, #16
 603              		.cfi_remember_state
 604              		.cfi_def_cfa_offset 16
 605              		@ sp needed
 606 0226 70BD     		pop	{r4, r5, r6, pc}
 607              	.LVL89:
 608              	.L145:
ARM GAS  /tmp/cccFCDTb.s 			page 38


 609              		.cfi_restore_state
 610              	.LBB19:
 661:Src/register_interface.c **** 
 611              		.loc 1 661 1 view .LVU160
 612 0228 B4F5016F 		cmp	r4, #2064
 613 022c 00F08481 		beq	.L94
 614 0230 B4F5056F 		cmp	r4, #2128
 615 0234 40F08281 		bne	.L95
 311:Src/register_interface.c ****             break;
 616              		.loc 1 311 20 view .LVU161
 617 0238 0420     		movs	r0, #4
 618              	.LVL90:
 311:Src/register_interface.c ****             break;
 619              		.loc 1 311 20 view .LVU162
 620 023a F1E7     		b	.L32
 621              	.LVL91:
 622              	.L23:
 311:Src/register_interface.c ****             break;
 623              		.loc 1 311 20 view .LVU163
 624 023c 41F21053 		movw	r3, #5392
 625              	.LVL92:
 311:Src/register_interface.c ****             break;
 626              		.loc 1 311 20 view .LVU164
 627 0240 9C42     		cmp	r4, r3
 628 0242 00F05681 		beq	.L47
 629 0246 18D9     		bls	.L156
 630 0248 41F21063 		movw	r3, #5648
 631 024c 9C42     		cmp	r4, r3
 632 024e 00F05E81 		beq	.L60
 633 0252 40F2C580 		bls	.L157
 634 0256 41F6D003 		movw	r3, #6352
 635 025a 9C42     		cmp	r4, r3
 636 025c 00F05E81 		beq	.L65
 637 0260 40F2DB80 		bls	.L158
 638 0264 41F61013 		movw	r3, #6416
 639 0268 9C42     		cmp	r4, r3
 640 026a 40F0E380 		bne	.L159
 476:Src/register_interface.c ****             break;
 641              		.loc 1 476 13 is_stmt 1 view .LVU165
 642 026e 2946     		mov	r1, r5
 643              	.LVL93:
 476:Src/register_interface.c ****             break;
 644              		.loc 1 476 13 is_stmt 0 view .LVU166
 645 0270 5948     		ldr	r0, .L187+28
 646              	.LVL94:
 476:Src/register_interface.c ****             break;
 647              		.loc 1 476 13 view .LVU167
 648 0272 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 649              	.LVL95:
 477:Src/register_interface.c ****           }
 650              		.loc 1 477 13 is_stmt 1 view .LVU168
 651              	.LBE19:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 652              		.loc 1 161 11 is_stmt 0 view .LVU169
 653 0276 0020     		movs	r0, #0
 654              	.LBB20:
 477:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 39


 655              		.loc 1 477 13 view .LVU170
 656 0278 D2E7     		b	.L32
 657              	.LVL96:
 658              	.L156:
 477:Src/register_interface.c ****           }
 659              		.loc 1 477 13 view .LVU171
 660 027a B4F5656F 		cmp	r4, #3664
 661 027e 00F06381 		beq	.L98
 662 0282 10D9     		bls	.L160
 663 0284 41F29043 		movw	r3, #5264
 664 0288 9C42     		cmp	r4, r3
 665 028a 00F02C81 		beq	.L56
 666 028e 77D9     		bls	.L161
 667 0290 41F2D043 		movw	r3, #5328
 668 0294 9C42     		cmp	r4, r3
 669 0296 40F0A180 		bne	.L162
 430:Src/register_interface.c ****             break;
 670              		.loc 1 430 13 is_stmt 1 view .LVU172
 671 029a 2946     		mov	r1, r5
 672              	.LVL97:
 430:Src/register_interface.c ****             break;
 673              		.loc 1 430 13 is_stmt 0 view .LVU173
 674 029c 4B48     		ldr	r0, .L187+16
 675              	.LVL98:
 430:Src/register_interface.c ****             break;
 676              		.loc 1 430 13 view .LVU174
 677 029e FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 678              	.LVL99:
 431:Src/register_interface.c ****           }
 679              		.loc 1 431 13 is_stmt 1 view .LVU175
 680              	.LBE20:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 681              		.loc 1 161 11 is_stmt 0 view .LVU176
 682 02a2 0020     		movs	r0, #0
 683              	.LBB21:
 431:Src/register_interface.c ****           }
 684              		.loc 1 431 13 view .LVU177
 685 02a4 BCE7     		b	.L32
 686              	.LVL100:
 687              	.L160:
 431:Src/register_interface.c ****           }
 688              		.loc 1 431 13 view .LVU178
 689 02a6 B4F5356F 		cmp	r4, #2896
 690 02aa 00F04F81 		beq	.L99
 691 02ae 13D9     		bls	.L163
 692 02b0 B4F54D6F 		cmp	r4, #3280
 693 02b4 00F05681 		beq	.L107
 694 02b8 3FD9     		bls	.L164
 695 02ba B4F5596F 		cmp	r4, #3472
 696 02be 00F05D81 		beq	.L113
 697 02c2 53D9     		bls	.L165
 698 02c4 B4F55D6F 		cmp	r4, #3536
 699 02c8 00F05E81 		beq	.L116
 700 02cc B4F5616F 		cmp	r4, #3600
 701 02d0 40F05C81 		bne	.L117
 392:Src/register_interface.c ****             break;
 702              		.loc 1 392 20 view .LVU179
ARM GAS  /tmp/cccFCDTb.s 			page 40


 703 02d4 0420     		movs	r0, #4
 704              	.LVL101:
 392:Src/register_interface.c ****             break;
 705              		.loc 1 392 20 view .LVU180
 706 02d6 A3E7     		b	.L32
 707              	.LVL102:
 708              	.L163:
 392:Src/register_interface.c ****             break;
 709              		.loc 1 392 20 view .LVU181
 710 02d8 B4F5196F 		cmp	r4, #2448
 711 02dc 0CD1     		bne	.L166
 712              	.LBB8:
 325:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 713              		.loc 1 325 13 is_stmt 1 view .LVU182
 326:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 714              		.loc 1 326 13 view .LVU183
 326:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 715              		.loc 1 326 24 is_stmt 0 view .LVU184
 716 02de 384C     		ldr	r4, .L187+4
 717              	.LVL103:
 326:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 718              		.loc 1 326 24 view .LVU185
 719 02e0 2046     		mov	r0, r4
 720              	.LVL104:
 326:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 721              		.loc 1 326 24 view .LVU186
 722 02e2 FFF7FEFF 		bl	MCI_GetIqdref
 723              	.LVL105:
 326:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 724              		.loc 1 326 24 view .LVU187
 725 02e6 0190     		str	r0, [sp, #4]
 327:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 726              		.loc 1 327 13 is_stmt 1 view .LVU188
 327:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 727              		.loc 1 327 24 is_stmt 0 view .LVU189
 728 02e8 ADF80650 		strh	r5, [sp, #6]	@ movhi
 328:Src/register_interface.c ****             break;
 729              		.loc 1 328 13 is_stmt 1 view .LVU190
 730 02ec 0199     		ldr	r1, [sp, #4]
 731 02ee 2046     		mov	r0, r4
 732 02f0 FFF7FEFF 		bl	MCI_SetCurrentReferences
 733              	.LVL106:
 329:Src/register_interface.c ****           }
 734              		.loc 1 329 13 view .LVU191
 735              	.LBE8:
 736              	.LBE21:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 737              		.loc 1 161 11 is_stmt 0 view .LVU192
 738 02f4 0020     		movs	r0, #0
 739 02f6 93E7     		b	.L32
 740              	.LVL107:
 741              	.L166:
 742              	.LBB22:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 743              		.loc 1 161 11 view .LVU193
 744 02f8 01D2     		bcs	.L167
 482:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 41


 745              		.loc 1 482 20 view .LVU194
 746 02fa 0520     		movs	r0, #5
 747              	.LVL108:
 482:Src/register_interface.c ****             break;
 748              		.loc 1 482 20 view .LVU195
 749 02fc 90E7     		b	.L32
 750              	.LVL109:
 751              	.L167:
 482:Src/register_interface.c ****             break;
 752              		.loc 1 482 20 view .LVU196
 753 02fe B4F5296F 		cmp	r4, #2704
 754 0302 00F02581 		beq	.L101
 755 0306 09D9     		bls	.L168
 756 0308 B4F52D6F 		cmp	r4, #2768
 757 030c 00F02681 		beq	.L105
 758 0310 B4F5316F 		cmp	r4, #2832
 759 0314 40F02481 		bne	.L106
 341:Src/register_interface.c ****             break;
 760              		.loc 1 341 20 view .LVU197
 761 0318 0420     		movs	r0, #4
 762              	.LVL110:
 341:Src/register_interface.c ****             break;
 763              		.loc 1 341 20 view .LVU198
 764 031a 81E7     		b	.L32
 765              	.LVL111:
 766              	.L168:
 341:Src/register_interface.c ****             break;
 767              		.loc 1 341 20 view .LVU199
 768 031c B4F5216F 		cmp	r4, #2576
 769 0320 00F01881 		beq	.L102
 770 0324 B4F5256F 		cmp	r4, #2640
 771 0328 01D1     		bne	.L169
 772 032a 0420     		movs	r0, #4
 773              	.LVL112:
 341:Src/register_interface.c ****             break;
 774              		.loc 1 341 20 view .LVU200
 775 032c 78E7     		b	.L32
 776              	.LVL113:
 777              	.L169:
 341:Src/register_interface.c ****             break;
 778              		.loc 1 341 20 view .LVU201
 779 032e B4F51D6F 		cmp	r4, #2512
 780 0332 40F01181 		bne	.L104
 781 0336 0420     		movs	r0, #4
 782              	.LVL114:
 341:Src/register_interface.c ****             break;
 783              		.loc 1 341 20 view .LVU202
 784 0338 72E7     		b	.L32
 785              	.LVL115:
 786              	.L164:
 341:Src/register_interface.c ****             break;
 787              		.loc 1 341 20 view .LVU203
 788 033a B4F5416F 		cmp	r4, #3088
 789 033e 00F01381 		beq	.L108
 790 0342 09D9     		bls	.L170
 791 0344 B4F5456F 		cmp	r4, #3152
 792 0348 00F01481 		beq	.L111
ARM GAS  /tmp/cccFCDTb.s 			page 42


 793 034c B4F5496F 		cmp	r4, #3216
 794 0350 40F01281 		bne	.L112
 382:Src/register_interface.c ****             break;
 795              		.loc 1 382 20 view .LVU204
 796 0354 0420     		movs	r0, #4
 797              	.LVL116:
 382:Src/register_interface.c ****             break;
 798              		.loc 1 382 20 view .LVU205
 799 0356 63E7     		b	.L32
 800              	.LVL117:
 801              	.L170:
 382:Src/register_interface.c ****             break;
 802              		.loc 1 382 20 view .LVU206
 803 0358 B4F5396F 		cmp	r4, #2960
 804 035c 00F00681 		beq	.L109
 805 0360 B4F53D6F 		cmp	r4, #3024
 806 0364 40F00481 		bne	.L110
 807 0368 0420     		movs	r0, #4
 808              	.LVL118:
 382:Src/register_interface.c ****             break;
 809              		.loc 1 382 20 view .LVU207
 810 036a 59E7     		b	.L32
 811              	.LVL119:
 812              	.L165:
 382:Src/register_interface.c ****             break;
 813              		.loc 1 382 20 view .LVU208
 814 036c B4F5516F 		cmp	r4, #3344
 815 0370 00F00681 		beq	.L114
 816 0374 B4F5556F 		cmp	r4, #3408
 817 0378 40F00481 		bne	.L115
 392:Src/register_interface.c ****             break;
 818              		.loc 1 392 20 view .LVU209
 819 037c 0420     		movs	r0, #4
 820              	.LVL120:
 392:Src/register_interface.c ****             break;
 821              		.loc 1 392 20 view .LVU210
 822 037e 4FE7     		b	.L32
 823              	.LVL121:
 824              	.L161:
 392:Src/register_interface.c ****             break;
 825              		.loc 1 392 20 view .LVU211
 826 0380 41F25043 		movw	r3, #5200
 827 0384 9C42     		cmp	r4, r3
 828 0386 05D1     		bne	.L171
 418:Src/register_interface.c ****             break;
 829              		.loc 1 418 13 is_stmt 1 view .LVU212
 830 0388 2946     		mov	r1, r5
 831              	.LVL122:
 418:Src/register_interface.c ****             break;
 832              		.loc 1 418 13 is_stmt 0 view .LVU213
 833 038a 1048     		ldr	r0, .L187+16
 834              	.LVL123:
 418:Src/register_interface.c ****             break;
 835              		.loc 1 418 13 view .LVU214
 836 038c FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 837              	.LVL124:
 419:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 43


 838              		.loc 1 419 13 is_stmt 1 view .LVU215
 839              	.LBE22:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 840              		.loc 1 161 11 is_stmt 0 view .LVU216
 841 0390 0020     		movs	r0, #0
 842              	.LBB23:
 419:Src/register_interface.c ****           }
 843              		.loc 1 419 13 view .LVU217
 844 0392 45E7     		b	.L32
 845              	.LVL125:
 846              	.L171:
 419:Src/register_interface.c ****           }
 847              		.loc 1 419 13 view .LVU218
 848 0394 01D9     		bls	.L172
 482:Src/register_interface.c ****             break;
 849              		.loc 1 482 20 view .LVU219
 850 0396 0520     		movs	r0, #5
 851              	.LVL126:
 482:Src/register_interface.c ****             break;
 852              		.loc 1 482 20 view .LVU220
 853 0398 42E7     		b	.L32
 854              	.LVL127:
 855              	.L172:
 482:Src/register_interface.c ****             break;
 856              		.loc 1 482 20 view .LVU221
 857 039a B4F5696F 		cmp	r4, #3728
 858 039e 01D1     		bne	.L173
 859 03a0 0020     		movs	r0, #0
 860              	.LVL128:
 482:Src/register_interface.c ****             break;
 861              		.loc 1 482 20 view .LVU222
 862 03a2 3DE7     		b	.L32
 863              	.LVL129:
 864              	.L173:
 482:Src/register_interface.c ****             break;
 865              		.loc 1 482 20 view .LVU223
 866 03a4 C0F0F480 		bcc	.L120
 867 03a8 B4F56D6F 		cmp	r4, #3792
 868 03ac 00F0F280 		beq	.L121
 869 03b0 B4F5716F 		cmp	r4, #3856
 870 03b4 40F0F080 		bne	.L122
 341:Src/register_interface.c ****             break;
 871              		.loc 1 341 20 view .LVU224
 872 03b8 0420     		movs	r0, #4
 873              	.LVL130:
 341:Src/register_interface.c ****             break;
 874              		.loc 1 341 20 view .LVU225
 875 03ba 31E7     		b	.L32
 876              	.L188:
 877              		.align	2
 878              	.L187:
 879 03bc 00000000 		.word	debugScopeM1
 880 03c0 00000000 		.word	Mci
 881 03c4 00000000 		.word	pPIDId
 882 03c8 00000000 		.word	pPIDIq
 883 03cc 00000000 		.word	PIDSpeedHandle_M1
 884 03d0 00000000 		.word	STO_CR_M1
ARM GAS  /tmp/cccFCDTb.s 			page 44


 885 03d4 00000000 		.word	STO_PLL_M1
 886 03d8 34000000 		.word	STO_PLL_M1+52
 887              	.LVL131:
 888              	.L162:
 482:Src/register_interface.c ****             break;
 889              		.loc 1 482 20 view .LVU226
 890 03dc 0520     		movs	r0, #5
 891              	.LVL132:
 482:Src/register_interface.c ****             break;
 892              		.loc 1 482 20 view .LVU227
 893 03de 1FE7     		b	.L32
 894              	.LVL133:
 895              	.L157:
 482:Src/register_interface.c ****             break;
 896              		.loc 1 482 20 view .LVU228
 897 03e0 41F29053 		movw	r3, #5520
 898 03e4 9C42     		cmp	r4, r3
 899 03e6 00F08B80 		beq	.L62
 900 03ea 41F2D053 		movw	r3, #5584
 901 03ee 9C42     		cmp	r4, r3
 902 03f0 06D1     		bne	.L174
 453:Src/register_interface.c ****             break;
 903              		.loc 1 453 13 is_stmt 1 view .LVU229
 904 03f2 2946     		mov	r1, r5
 905              	.LVL134:
 453:Src/register_interface.c ****             break;
 906              		.loc 1 453 13 is_stmt 0 view .LVU230
 907 03f4 AF4B     		ldr	r3, .L189
 908 03f6 1868     		ldr	r0, [r3]
 909              	.LVL135:
 453:Src/register_interface.c ****             break;
 910              		.loc 1 453 13 view .LVU231
 911 03f8 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 912              	.LVL136:
 454:Src/register_interface.c ****           }
 913              		.loc 1 454 13 is_stmt 1 view .LVU232
 914              	.LBE23:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 915              		.loc 1 161 11 is_stmt 0 view .LVU233
 916 03fc 0020     		movs	r0, #0
 917              	.LBB24:
 454:Src/register_interface.c ****           }
 918              		.loc 1 454 13 view .LVU234
 919 03fe 0FE7     		b	.L32
 920              	.LVL137:
 921              	.L174:
 454:Src/register_interface.c ****           }
 922              		.loc 1 454 13 view .LVU235
 923 0400 41F25053 		movw	r3, #5456
 924 0404 9C42     		cmp	r4, r3
 925 0406 06D1     		bne	.L175
 441:Src/register_interface.c ****             break;
 926              		.loc 1 441 13 is_stmt 1 view .LVU236
 927 0408 2946     		mov	r1, r5
 928              	.LVL138:
 441:Src/register_interface.c ****             break;
 929              		.loc 1 441 13 is_stmt 0 view .LVU237
ARM GAS  /tmp/cccFCDTb.s 			page 45


 930 040a AB4B     		ldr	r3, .L189+4
 931 040c 1868     		ldr	r0, [r3]
 932              	.LVL139:
 441:Src/register_interface.c ****             break;
 933              		.loc 1 441 13 view .LVU238
 934 040e FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 935              	.LVL140:
 442:Src/register_interface.c ****           }
 936              		.loc 1 442 13 is_stmt 1 view .LVU239
 937              	.LBE24:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 938              		.loc 1 161 11 is_stmt 0 view .LVU240
 939 0412 0020     		movs	r0, #0
 940              	.LBB25:
 442:Src/register_interface.c ****           }
 941              		.loc 1 442 13 view .LVU241
 942 0414 04E7     		b	.L32
 943              	.LVL141:
 944              	.L175:
 482:Src/register_interface.c ****             break;
 945              		.loc 1 482 20 view .LVU242
 946 0416 0520     		movs	r0, #5
 947              	.LVL142:
 482:Src/register_interface.c ****             break;
 948              		.loc 1 482 20 view .LVU243
 949 0418 02E7     		b	.L32
 950              	.LVL143:
 951              	.L158:
 482:Src/register_interface.c ****             break;
 952              		.loc 1 482 20 view .LVU244
 953 041a 41F25063 		movw	r3, #5712
 954 041e 9C42     		cmp	r4, r3
 955 0420 06D1     		bne	.L176
 465:Src/register_interface.c ****             break;
 956              		.loc 1 465 13 is_stmt 1 view .LVU245
 957 0422 2946     		mov	r1, r5
 958              	.LVL144:
 465:Src/register_interface.c ****             break;
 959              		.loc 1 465 13 is_stmt 0 view .LVU246
 960 0424 A34B     		ldr	r3, .L189
 961 0426 1868     		ldr	r0, [r3]
 962              	.LVL145:
 465:Src/register_interface.c ****             break;
 963              		.loc 1 465 13 view .LVU247
 964 0428 FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 965              	.LVL146:
 466:Src/register_interface.c ****           }
 966              		.loc 1 466 13 is_stmt 1 view .LVU248
 967              	.LBE25:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 968              		.loc 1 161 11 is_stmt 0 view .LVU249
 969 042c 0020     		movs	r0, #0
 970              	.LBB26:
 466:Src/register_interface.c ****           }
 971              		.loc 1 466 13 view .LVU250
 972 042e F7E6     		b	.L32
 973              	.LVL147:
ARM GAS  /tmp/cccFCDTb.s 			page 46


 974              	.L176:
 482:Src/register_interface.c ****             break;
 975              		.loc 1 482 20 view .LVU251
 976 0430 0520     		movs	r0, #5
 977              	.LVL148:
 482:Src/register_interface.c ****             break;
 978              		.loc 1 482 20 view .LVU252
 979 0432 F5E6     		b	.L32
 980              	.LVL149:
 981              	.L159:
 482:Src/register_interface.c ****             break;
 982              		.loc 1 482 20 view .LVU253
 983 0434 41F65833 		movw	r3, #7000
 984 0438 9C42     		cmp	r4, r3
 985 043a 40F0AF80 		bne	.L123
 299:Src/register_interface.c ****             break;
 986              		.loc 1 299 20 view .LVU254
 987 043e 0420     		movs	r0, #4
 988              	.LVL150:
 299:Src/register_interface.c ****             break;
 989              		.loc 1 299 20 view .LVU255
 990 0440 EEE6     		b	.L32
 991              	.LVL151:
 992              	.L30:
 243:Src/register_interface.c ****             break;
 993              		.loc 1 243 13 is_stmt 1 view .LVU256
 994 0442 29B2     		sxth	r1, r5
 995              	.LVL152:
 243:Src/register_interface.c ****             break;
 996              		.loc 1 243 13 is_stmt 0 view .LVU257
 997 0444 9D48     		ldr	r0, .L189+8
 998              	.LVL153:
 243:Src/register_interface.c ****             break;
 999              		.loc 1 243 13 view .LVU258
 1000 0446 FFF7FEFF 		bl	PID_SetKP
 1001              	.LVL154:
 244:Src/register_interface.c ****           }
 1002              		.loc 1 244 13 is_stmt 1 view .LVU259
 1003              	.LBE26:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1004              		.loc 1 161 11 is_stmt 0 view .LVU260
 1005 044a 0020     		movs	r0, #0
 1006              	.LBB27:
 244:Src/register_interface.c ****           }
 1007              		.loc 1 244 13 view .LVU261
 1008 044c E8E6     		b	.L32
 1009              	.LVL155:
 1010              	.L28:
 255:Src/register_interface.c ****             break;
 1011              		.loc 1 255 13 is_stmt 1 view .LVU262
 1012 044e 29B2     		sxth	r1, r5
 1013              	.LVL156:
 255:Src/register_interface.c ****             break;
 1014              		.loc 1 255 13 is_stmt 0 view .LVU263
 1015 0450 9A48     		ldr	r0, .L189+8
 1016              	.LVL157:
 255:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 47


 1017              		.loc 1 255 13 view .LVU264
 1018 0452 FFF7FEFF 		bl	PID_SetKD
 1019              	.LVL158:
 256:Src/register_interface.c ****           }
 1020              		.loc 1 256 13 is_stmt 1 view .LVU265
 1021              	.LBE27:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1022              		.loc 1 161 11 is_stmt 0 view .LVU266
 1023 0456 0020     		movs	r0, #0
 1024              	.LBB28:
 256:Src/register_interface.c ****           }
 1025              		.loc 1 256 13 view .LVU267
 1026 0458 E2E6     		b	.L32
 1027              	.LVL159:
 1028              	.L26:
 267:Src/register_interface.c ****             break;
 1029              		.loc 1 267 13 is_stmt 1 view .LVU268
 1030 045a 29B2     		sxth	r1, r5
 1031              	.LVL160:
 267:Src/register_interface.c ****             break;
 1032              		.loc 1 267 13 is_stmt 0 view .LVU269
 1033 045c 954B     		ldr	r3, .L189
 1034              	.LVL161:
 267:Src/register_interface.c ****             break;
 1035              		.loc 1 267 13 view .LVU270
 1036 045e 1868     		ldr	r0, [r3]
 1037              	.LVL162:
 267:Src/register_interface.c ****             break;
 1038              		.loc 1 267 13 view .LVU271
 1039 0460 FFF7FEFF 		bl	PID_SetKI
 1040              	.LVL163:
 268:Src/register_interface.c ****           }
 1041              		.loc 1 268 13 is_stmt 1 view .LVU272
 1042              	.LBE28:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1043              		.loc 1 161 11 is_stmt 0 view .LVU273
 1044 0464 0020     		movs	r0, #0
 1045              	.LBB29:
 268:Src/register_interface.c ****           }
 1046              		.loc 1 268 13 view .LVU274
 1047 0466 DBE6     		b	.L32
 1048              	.LVL164:
 1049              	.L34:
 279:Src/register_interface.c ****             break;
 1050              		.loc 1 279 13 is_stmt 1 view .LVU275
 1051 0468 29B2     		sxth	r1, r5
 1052              	.LVL165:
 279:Src/register_interface.c ****             break;
 1053              		.loc 1 279 13 is_stmt 0 view .LVU276
 1054 046a 934B     		ldr	r3, .L189+4
 1055              	.LVL166:
 279:Src/register_interface.c ****             break;
 1056              		.loc 1 279 13 view .LVU277
 1057 046c 1868     		ldr	r0, [r3]
 1058              	.LVL167:
 279:Src/register_interface.c ****             break;
 1059              		.loc 1 279 13 view .LVU278
ARM GAS  /tmp/cccFCDTb.s 			page 48


 1060 046e FFF7FEFF 		bl	PID_SetKP
 1061              	.LVL168:
 280:Src/register_interface.c ****           }
 1062              		.loc 1 280 13 is_stmt 1 view .LVU279
 1063              	.LBE29:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1064              		.loc 1 161 11 is_stmt 0 view .LVU280
 1065 0472 0020     		movs	r0, #0
 1066              	.LBB30:
 280:Src/register_interface.c ****           }
 1067              		.loc 1 280 13 view .LVU281
 1068 0474 D4E6     		b	.L32
 1069              	.LVL169:
 1070              	.L24:
 291:Src/register_interface.c ****             break;
 1071              		.loc 1 291 13 is_stmt 1 view .LVU282
 1072 0476 29B2     		sxth	r1, r5
 1073              	.LVL170:
 291:Src/register_interface.c ****             break;
 1074              		.loc 1 291 13 is_stmt 0 view .LVU283
 1075 0478 8F4B     		ldr	r3, .L189+4
 1076              	.LVL171:
 291:Src/register_interface.c ****             break;
 1077              		.loc 1 291 13 view .LVU284
 1078 047a 1868     		ldr	r0, [r3]
 1079              	.LVL172:
 291:Src/register_interface.c ****             break;
 1080              		.loc 1 291 13 view .LVU285
 1081 047c FFF7FEFF 		bl	PID_SetKD
 1082              	.LVL173:
 292:Src/register_interface.c ****           }
 1083              		.loc 1 292 13 is_stmt 1 view .LVU286
 1084              	.LBE30:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1085              		.loc 1 161 11 is_stmt 0 view .LVU287
 1086 0480 0020     		movs	r0, #0
 1087              	.LBB31:
 292:Src/register_interface.c ****           }
 1088              		.loc 1 292 13 view .LVU288
 1089 0482 CDE6     		b	.L32
 1090              	.LVL174:
 1091              	.L22:
 1092              	.LBB9:
 316:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 1093              		.loc 1 316 13 is_stmt 1 view .LVU289
 317:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1094              		.loc 1 317 13 view .LVU290
 317:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1095              		.loc 1 317 24 is_stmt 0 view .LVU291
 1096 0484 8E4C     		ldr	r4, .L189+12
 1097              	.LVL175:
 317:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1098              		.loc 1 317 24 view .LVU292
 1099 0486 2046     		mov	r0, r4
 1100              	.LVL176:
 317:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1101              		.loc 1 317 24 view .LVU293
ARM GAS  /tmp/cccFCDTb.s 			page 49


 1102 0488 FFF7FEFF 		bl	MCI_GetIqdref
 1103              	.LVL177:
 317:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1104              		.loc 1 317 24 view .LVU294
 1105 048c 0190     		str	r0, [sp, #4]
 318:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1106              		.loc 1 318 13 is_stmt 1 view .LVU295
 318:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1107              		.loc 1 318 24 is_stmt 0 view .LVU296
 1108 048e ADF80450 		strh	r5, [sp, #4]	@ movhi
 319:Src/register_interface.c ****             break;
 1109              		.loc 1 319 13 is_stmt 1 view .LVU297
 1110 0492 0199     		ldr	r1, [sp, #4]
 1111 0494 2046     		mov	r0, r4
 1112 0496 FFF7FEFF 		bl	MCI_SetCurrentReferences
 1113              	.LVL178:
 320:Src/register_interface.c ****           }
 1114              		.loc 1 320 13 view .LVU298
 1115              	.LBE9:
 1116              	.LBE31:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1117              		.loc 1 161 11 is_stmt 0 view .LVU299
 1118 049a 0020     		movs	r0, #0
 1119 049c C0E6     		b	.L32
 1120              	.LVL179:
 1121              	.L39:
 1122              	.LBB32:
 1123              	.LBB10:
 356:Src/register_interface.c ****             int16_t hC2;
 1124              		.loc 1 356 13 is_stmt 1 view .LVU300
 357:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 1125              		.loc 1 357 13 view .LVU301
 358:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1126              		.loc 1 358 13 view .LVU302
 1127 049e 894C     		ldr	r4, .L189+16
 1128              	.LVL180:
 358:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1129              		.loc 1 358 13 is_stmt 0 view .LVU303
 1130 04a0 01AA     		add	r2, sp, #4
 1131 04a2 0DF10201 		add	r1, sp, #2
 1132              	.LVL181:
 358:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1133              		.loc 1 358 13 view .LVU304
 1134 04a6 2046     		mov	r0, r4
 1135              	.LVL182:
 358:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1136              		.loc 1 358 13 view .LVU305
 1137 04a8 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 1138              	.LVL183:
 359:Src/register_interface.c ****             break;
 1139              		.loc 1 359 13 is_stmt 1 view .LVU306
 1140 04ac 2AB2     		sxth	r2, r5
 1141 04ae BDF90210 		ldrsh	r1, [sp, #2]
 1142 04b2 2046     		mov	r0, r4
 1143 04b4 FFF7FEFF 		bl	STO_PLL_SetObserverGains
 1144              	.LVL184:
 360:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 50


 1145              		.loc 1 360 13 view .LVU307
 1146              	.LBE10:
 1147              	.LBE32:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1148              		.loc 1 161 11 is_stmt 0 view .LVU308
 1149 04b8 0020     		movs	r0, #0
 1150 04ba B1E6     		b	.L32
 1151              	.LVL185:
 1152              	.L42:
 1153              	.LBB33:
 371:Src/register_interface.c ****             break;
 1154              		.loc 1 371 13 is_stmt 1 view .LVU309
 1155 04bc 29B2     		sxth	r1, r5
 1156              	.LVL186:
 371:Src/register_interface.c ****             break;
 1157              		.loc 1 371 13 is_stmt 0 view .LVU310
 1158 04be 8248     		ldr	r0, .L189+20
 1159              	.LVL187:
 371:Src/register_interface.c ****             break;
 1160              		.loc 1 371 13 view .LVU311
 1161 04c0 FFF7FEFF 		bl	PID_SetKP
 1162              	.LVL188:
 372:Src/register_interface.c ****           }
 1163              		.loc 1 372 13 is_stmt 1 view .LVU312
 1164              	.LBE33:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1165              		.loc 1 161 11 is_stmt 0 view .LVU313
 1166 04c4 0020     		movs	r0, #0
 1167              	.LBB34:
 372:Src/register_interface.c ****           }
 1168              		.loc 1 372 13 view .LVU314
 1169 04c6 ABE6     		b	.L32
 1170              	.LVL189:
 1171              	.L37:
 1172              	.LBB11:
 406:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 1173              		.loc 1 406 13 is_stmt 1 view .LVU315
 407:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1174              		.loc 1 407 13 view .LVU316
 1175 04c8 804C     		ldr	r4, .L189+24
 1176              	.LVL190:
 407:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1177              		.loc 1 407 13 is_stmt 0 view .LVU317
 1178 04ca 01AA     		add	r2, sp, #4
 1179 04cc 0DF10201 		add	r1, sp, #2
 1180              	.LVL191:
 407:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1181              		.loc 1 407 13 view .LVU318
 1182 04d0 2046     		mov	r0, r4
 1183              	.LVL192:
 407:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1184              		.loc 1 407 13 view .LVU319
 1185 04d2 FFF7FEFF 		bl	STO_CR_GetObserverGains
 1186              	.LVL193:
 408:Src/register_interface.c ****             break;
 1187              		.loc 1 408 13 is_stmt 1 view .LVU320
 1188 04d6 2AB2     		sxth	r2, r5
ARM GAS  /tmp/cccFCDTb.s 			page 51


 1189 04d8 BDF90210 		ldrsh	r1, [sp, #2]
 1190 04dc 2046     		mov	r0, r4
 1191 04de FFF7FEFF 		bl	STO_CR_SetObserverGains
 1192              	.LVL194:
 409:Src/register_interface.c ****           }
 1193              		.loc 1 409 13 view .LVU321
 1194              	.LBE11:
 1195              	.LBE34:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1196              		.loc 1 161 11 is_stmt 0 view .LVU322
 1197 04e2 0020     		movs	r0, #0
 1198 04e4 9CE6     		b	.L32
 1199              	.LVL195:
 1200              	.L56:
 1201              	.LBB35:
 424:Src/register_interface.c ****             break;
 1202              		.loc 1 424 13 is_stmt 1 view .LVU323
 1203 04e6 2946     		mov	r1, r5
 1204              	.LVL196:
 424:Src/register_interface.c ****             break;
 1205              		.loc 1 424 13 is_stmt 0 view .LVU324
 1206 04e8 7448     		ldr	r0, .L189+8
 1207              	.LVL197:
 424:Src/register_interface.c ****             break;
 1208              		.loc 1 424 13 view .LVU325
 1209 04ea FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1210              	.LVL198:
 425:Src/register_interface.c ****           }
 1211              		.loc 1 425 13 is_stmt 1 view .LVU326
 1212              	.LBE35:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1213              		.loc 1 161 11 is_stmt 0 view .LVU327
 1214 04ee 0020     		movs	r0, #0
 1215              	.LBB36:
 425:Src/register_interface.c ****           }
 1216              		.loc 1 425 13 view .LVU328
 1217 04f0 96E6     		b	.L32
 1218              	.LVL199:
 1219              	.L47:
 435:Src/register_interface.c ****             break;
 1220              		.loc 1 435 13 is_stmt 1 view .LVU329
 1221 04f2 2946     		mov	r1, r5
 1222              	.LVL200:
 435:Src/register_interface.c ****             break;
 1223              		.loc 1 435 13 is_stmt 0 view .LVU330
 1224 04f4 704B     		ldr	r3, .L189+4
 1225 04f6 1868     		ldr	r0, [r3]
 1226              	.LVL201:
 435:Src/register_interface.c ****             break;
 1227              		.loc 1 435 13 view .LVU331
 1228 04f8 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 1229              	.LVL202:
 436:Src/register_interface.c ****           }
 1230              		.loc 1 436 13 is_stmt 1 view .LVU332
 1231              	.LBE36:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1232              		.loc 1 161 11 is_stmt 0 view .LVU333
ARM GAS  /tmp/cccFCDTb.s 			page 52


 1233 04fc 0020     		movs	r0, #0
 1234              	.LBB37:
 436:Src/register_interface.c ****           }
 1235              		.loc 1 436 13 view .LVU334
 1236 04fe 8FE6     		b	.L32
 1237              	.LVL203:
 1238              	.L62:
 447:Src/register_interface.c ****             break;
 1239              		.loc 1 447 13 is_stmt 1 view .LVU335
 1240 0500 2946     		mov	r1, r5
 1241              	.LVL204:
 447:Src/register_interface.c ****             break;
 1242              		.loc 1 447 13 is_stmt 0 view .LVU336
 1243 0502 6D4B     		ldr	r3, .L189+4
 1244 0504 1868     		ldr	r0, [r3]
 1245              	.LVL205:
 447:Src/register_interface.c ****             break;
 1246              		.loc 1 447 13 view .LVU337
 1247 0506 FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 1248              	.LVL206:
 448:Src/register_interface.c ****           }
 1249              		.loc 1 448 13 is_stmt 1 view .LVU338
 1250              	.LBE37:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1251              		.loc 1 161 11 is_stmt 0 view .LVU339
 1252 050a 0020     		movs	r0, #0
 1253              	.LBB38:
 448:Src/register_interface.c ****           }
 1254              		.loc 1 448 13 view .LVU340
 1255 050c 88E6     		b	.L32
 1256              	.LVL207:
 1257              	.L60:
 459:Src/register_interface.c ****             break;
 1258              		.loc 1 459 13 is_stmt 1 view .LVU341
 1259 050e 2946     		mov	r1, r5
 1260              	.LVL208:
 459:Src/register_interface.c ****             break;
 1261              		.loc 1 459 13 is_stmt 0 view .LVU342
 1262 0510 684B     		ldr	r3, .L189
 1263 0512 1868     		ldr	r0, [r3]
 1264              	.LVL209:
 459:Src/register_interface.c ****             break;
 1265              		.loc 1 459 13 view .LVU343
 1266 0514 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1267              	.LVL210:
 460:Src/register_interface.c ****           }
 1268              		.loc 1 460 13 is_stmt 1 view .LVU344
 1269              	.LBE38:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1270              		.loc 1 161 11 is_stmt 0 view .LVU345
 1271 0518 0020     		movs	r0, #0
 1272              	.LBB39:
 460:Src/register_interface.c ****           }
 1273              		.loc 1 460 13 view .LVU346
 1274 051a 81E6     		b	.L32
 1275              	.LVL211:
 1276              	.L65:
ARM GAS  /tmp/cccFCDTb.s 			page 53


 470:Src/register_interface.c ****             break;
 1277              		.loc 1 470 13 is_stmt 1 view .LVU347
 1278 051c 2946     		mov	r1, r5
 1279              	.LVL212:
 470:Src/register_interface.c ****             break;
 1280              		.loc 1 470 13 is_stmt 0 view .LVU348
 1281 051e 6A48     		ldr	r0, .L189+20
 1282              	.LVL213:
 470:Src/register_interface.c ****             break;
 1283              		.loc 1 470 13 view .LVU349
 1284 0520 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1285              	.LVL214:
 471:Src/register_interface.c ****           }
 1286              		.loc 1 471 13 is_stmt 1 view .LVU350
 1287              	.LBE39:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1288              		.loc 1 161 11 is_stmt 0 view .LVU351
 1289 0524 0020     		movs	r0, #0
 1290              	.LBB40:
 471:Src/register_interface.c ****           }
 1291              		.loc 1 471 13 view .LVU352
 1292 0526 7BE6     		b	.L32
 1293              	.LVL215:
 1294              	.L89:
 311:Src/register_interface.c ****             break;
 1295              		.loc 1 311 20 view .LVU353
 1296 0528 0420     		movs	r0, #4
 1297              	.LVL216:
 311:Src/register_interface.c ****             break;
 1298              		.loc 1 311 20 view .LVU354
 1299 052a 79E6     		b	.L32
 1300              	.LVL217:
 1301              	.L90:
 299:Src/register_interface.c ****             break;
 1302              		.loc 1 299 20 view .LVU355
 1303 052c 0420     		movs	r0, #4
 1304              	.LVL218:
 299:Src/register_interface.c ****             break;
 1305              		.loc 1 299 20 view .LVU356
 1306 052e 77E6     		b	.L32
 1307              	.LVL219:
 1308              	.L92:
 482:Src/register_interface.c ****             break;
 1309              		.loc 1 482 20 view .LVU357
 1310 0530 0520     		movs	r0, #5
 1311              	.LVL220:
 482:Src/register_interface.c ****             break;
 1312              		.loc 1 482 20 view .LVU358
 1313 0532 75E6     		b	.L32
 1314              	.LVL221:
 1315              	.L93:
 311:Src/register_interface.c ****             break;
 1316              		.loc 1 311 20 view .LVU359
 1317 0534 0420     		movs	r0, #4
 1318              	.LVL222:
 311:Src/register_interface.c ****             break;
 1319              		.loc 1 311 20 view .LVU360
ARM GAS  /tmp/cccFCDTb.s 			page 54


 1320 0536 73E6     		b	.L32
 1321              	.LVL223:
 1322              	.L94:
 311:Src/register_interface.c ****             break;
 1323              		.loc 1 311 20 view .LVU361
 1324 0538 0420     		movs	r0, #4
 1325              	.LVL224:
 311:Src/register_interface.c ****             break;
 1326              		.loc 1 311 20 view .LVU362
 1327 053a 71E6     		b	.L32
 1328              	.LVL225:
 1329              	.L95:
 482:Src/register_interface.c ****             break;
 1330              		.loc 1 482 20 view .LVU363
 1331 053c 0520     		movs	r0, #5
 1332              	.LVL226:
 482:Src/register_interface.c ****             break;
 1333              		.loc 1 482 20 view .LVU364
 1334 053e 6FE6     		b	.L32
 1335              	.LVL227:
 1336              	.L96:
 311:Src/register_interface.c ****             break;
 1337              		.loc 1 311 20 view .LVU365
 1338 0540 0420     		movs	r0, #4
 1339              	.LVL228:
 311:Src/register_interface.c ****             break;
 1340              		.loc 1 311 20 view .LVU366
 1341 0542 6DE6     		b	.L32
 1342              	.LVL229:
 1343              	.L97:
 482:Src/register_interface.c ****             break;
 1344              		.loc 1 482 20 view .LVU367
 1345 0544 0520     		movs	r0, #5
 1346              	.LVL230:
 482:Src/register_interface.c ****             break;
 1347              		.loc 1 482 20 view .LVU368
 1348 0546 6BE6     		b	.L32
 1349              	.LVL231:
 1350              	.L98:
 482:Src/register_interface.c ****             break;
 1351              		.loc 1 482 20 view .LVU369
 1352 0548 0020     		movs	r0, #0
 1353              	.LVL232:
 482:Src/register_interface.c ****             break;
 1354              		.loc 1 482 20 view .LVU370
 1355 054a 69E6     		b	.L32
 1356              	.LVL233:
 1357              	.L99:
 382:Src/register_interface.c ****             break;
 1358              		.loc 1 382 20 view .LVU371
 1359 054c 0420     		movs	r0, #4
 1360              	.LVL234:
 382:Src/register_interface.c ****             break;
 1361              		.loc 1 382 20 view .LVU372
 1362 054e 67E6     		b	.L32
 1363              	.LVL235:
 1364              	.L101:
ARM GAS  /tmp/cccFCDTb.s 			page 55


 341:Src/register_interface.c ****             break;
 1365              		.loc 1 341 20 view .LVU373
 1366 0550 0420     		movs	r0, #4
 1367              	.LVL236:
 341:Src/register_interface.c ****             break;
 1368              		.loc 1 341 20 view .LVU374
 1369 0552 65E6     		b	.L32
 1370              	.LVL237:
 1371              	.L102:
 341:Src/register_interface.c ****             break;
 1372              		.loc 1 341 20 view .LVU375
 1373 0554 0420     		movs	r0, #4
 1374              	.LVL238:
 341:Src/register_interface.c ****             break;
 1375              		.loc 1 341 20 view .LVU376
 1376 0556 63E6     		b	.L32
 1377              	.LVL239:
 1378              	.L104:
 482:Src/register_interface.c ****             break;
 1379              		.loc 1 482 20 view .LVU377
 1380 0558 0520     		movs	r0, #5
 1381              	.LVL240:
 482:Src/register_interface.c ****             break;
 1382              		.loc 1 482 20 view .LVU378
 1383 055a 61E6     		b	.L32
 1384              	.LVL241:
 1385              	.L105:
 341:Src/register_interface.c ****             break;
 1386              		.loc 1 341 20 view .LVU379
 1387 055c 0420     		movs	r0, #4
 1388              	.LVL242:
 341:Src/register_interface.c ****             break;
 1389              		.loc 1 341 20 view .LVU380
 1390 055e 5FE6     		b	.L32
 1391              	.LVL243:
 1392              	.L106:
 482:Src/register_interface.c ****             break;
 1393              		.loc 1 482 20 view .LVU381
 1394 0560 0520     		movs	r0, #5
 1395              	.LVL244:
 482:Src/register_interface.c ****             break;
 1396              		.loc 1 482 20 view .LVU382
 1397 0562 5DE6     		b	.L32
 1398              	.LVL245:
 1399              	.L107:
 392:Src/register_interface.c ****             break;
 1400              		.loc 1 392 20 view .LVU383
 1401 0564 0420     		movs	r0, #4
 1402              	.LVL246:
 392:Src/register_interface.c ****             break;
 1403              		.loc 1 392 20 view .LVU384
 1404 0566 5BE6     		b	.L32
 1405              	.LVL247:
 1406              	.L108:
 382:Src/register_interface.c ****             break;
 1407              		.loc 1 382 20 view .LVU385
 1408 0568 0420     		movs	r0, #4
ARM GAS  /tmp/cccFCDTb.s 			page 56


 1409              	.LVL248:
 382:Src/register_interface.c ****             break;
 1410              		.loc 1 382 20 view .LVU386
 1411 056a 59E6     		b	.L32
 1412              	.LVL249:
 1413              	.L109:
 382:Src/register_interface.c ****             break;
 1414              		.loc 1 382 20 view .LVU387
 1415 056c 0420     		movs	r0, #4
 1416              	.LVL250:
 382:Src/register_interface.c ****             break;
 1417              		.loc 1 382 20 view .LVU388
 1418 056e 57E6     		b	.L32
 1419              	.LVL251:
 1420              	.L110:
 482:Src/register_interface.c ****             break;
 1421              		.loc 1 482 20 view .LVU389
 1422 0570 0520     		movs	r0, #5
 1423              	.LVL252:
 482:Src/register_interface.c ****             break;
 1424              		.loc 1 482 20 view .LVU390
 1425 0572 55E6     		b	.L32
 1426              	.LVL253:
 1427              	.L111:
 382:Src/register_interface.c ****             break;
 1428              		.loc 1 382 20 view .LVU391
 1429 0574 0420     		movs	r0, #4
 1430              	.LVL254:
 382:Src/register_interface.c ****             break;
 1431              		.loc 1 382 20 view .LVU392
 1432 0576 53E6     		b	.L32
 1433              	.LVL255:
 1434              	.L112:
 482:Src/register_interface.c ****             break;
 1435              		.loc 1 482 20 view .LVU393
 1436 0578 0520     		movs	r0, #5
 1437              	.LVL256:
 482:Src/register_interface.c ****             break;
 1438              		.loc 1 482 20 view .LVU394
 1439 057a 51E6     		b	.L32
 1440              	.LVL257:
 1441              	.L113:
 392:Src/register_interface.c ****             break;
 1442              		.loc 1 392 20 view .LVU395
 1443 057c 0420     		movs	r0, #4
 1444              	.LVL258:
 392:Src/register_interface.c ****             break;
 1445              		.loc 1 392 20 view .LVU396
 1446 057e 4FE6     		b	.L32
 1447              	.LVL259:
 1448              	.L114:
 392:Src/register_interface.c ****             break;
 1449              		.loc 1 392 20 view .LVU397
 1450 0580 0420     		movs	r0, #4
 1451              	.LVL260:
 392:Src/register_interface.c ****             break;
 1452              		.loc 1 392 20 view .LVU398
ARM GAS  /tmp/cccFCDTb.s 			page 57


 1453 0582 4DE6     		b	.L32
 1454              	.LVL261:
 1455              	.L115:
 482:Src/register_interface.c ****             break;
 1456              		.loc 1 482 20 view .LVU399
 1457 0584 0520     		movs	r0, #5
 1458              	.LVL262:
 482:Src/register_interface.c ****             break;
 1459              		.loc 1 482 20 view .LVU400
 1460 0586 4BE6     		b	.L32
 1461              	.LVL263:
 1462              	.L116:
 392:Src/register_interface.c ****             break;
 1463              		.loc 1 392 20 view .LVU401
 1464 0588 0420     		movs	r0, #4
 1465              	.LVL264:
 392:Src/register_interface.c ****             break;
 1466              		.loc 1 392 20 view .LVU402
 1467 058a 49E6     		b	.L32
 1468              	.LVL265:
 1469              	.L117:
 482:Src/register_interface.c ****             break;
 1470              		.loc 1 482 20 view .LVU403
 1471 058c 0520     		movs	r0, #5
 1472              	.LVL266:
 482:Src/register_interface.c ****             break;
 1473              		.loc 1 482 20 view .LVU404
 1474 058e 47E6     		b	.L32
 1475              	.LVL267:
 1476              	.L120:
 482:Src/register_interface.c ****             break;
 1477              		.loc 1 482 20 view .LVU405
 1478 0590 0520     		movs	r0, #5
 1479              	.LVL268:
 482:Src/register_interface.c ****             break;
 1480              		.loc 1 482 20 view .LVU406
 1481 0592 45E6     		b	.L32
 1482              	.LVL269:
 1483              	.L121:
 341:Src/register_interface.c ****             break;
 1484              		.loc 1 341 20 view .LVU407
 1485 0594 0420     		movs	r0, #4
 1486              	.LVL270:
 341:Src/register_interface.c ****             break;
 1487              		.loc 1 341 20 view .LVU408
 1488 0596 43E6     		b	.L32
 1489              	.LVL271:
 1490              	.L122:
 482:Src/register_interface.c ****             break;
 1491              		.loc 1 482 20 view .LVU409
 1492 0598 0520     		movs	r0, #5
 1493              	.LVL272:
 482:Src/register_interface.c ****             break;
 1494              		.loc 1 482 20 view .LVU410
 1495 059a 41E6     		b	.L32
 1496              	.LVL273:
 1497              	.L123:
ARM GAS  /tmp/cccFCDTb.s 			page 58


 482:Src/register_interface.c ****             break;
 1498              		.loc 1 482 20 view .LVU411
 1499 059c 0520     		movs	r0, #5
 1500              	.LVL274:
 482:Src/register_interface.c ****             break;
 1501              		.loc 1 482 20 view .LVU412
 1502 059e 3FE6     		b	.L32
 1503              	.LVL275:
 1504              	.L13:
 482:Src/register_interface.c ****             break;
 1505              		.loc 1 482 20 view .LVU413
 1506              	.LBE40:
 1507              	.LBB41:
 492:Src/register_interface.c **** 
 1508              		.loc 1 492 9 is_stmt 1 view .LVU414
 492:Src/register_interface.c **** 
 1509              		.loc 1 492 18 is_stmt 0 view .LVU415
 1510 05a0 0B68     		ldr	r3, [r1]
 1511              	.LVL276:
 494:Src/register_interface.c ****         {
 1512              		.loc 1 494 9 is_stmt 1 view .LVU416
 1513 05a2 982C     		cmp	r4, #152
 1514 05a4 1CD0     		beq	.L69
 1515 05a6 08D9     		bls	.L177
 1516 05a8 B4F5AC7F 		cmp	r4, #344
 1517 05ac 27D0     		beq	.L126
 1518 05ae 0CD9     		bls	.L178
 1519 05b0 B4F5CC7F 		cmp	r4, #408
 1520 05b4 12D0     		beq	.L179
 520:Src/register_interface.c ****             break;
 1521              		.loc 1 520 20 is_stmt 0 view .LVU417
 1522 05b6 0520     		movs	r0, #5
 1523              	.LVL277:
 520:Src/register_interface.c ****             break;
 1524              		.loc 1 520 20 view .LVU418
 1525 05b8 0DE0     		b	.L71
 1526              	.LVL278:
 1527              	.L177:
 520:Src/register_interface.c ****             break;
 1528              		.loc 1 520 20 view .LVU419
 1529 05ba 182C     		cmp	r4, #24
 1530 05bc 1DD0     		beq	.L124
 1531 05be 582C     		cmp	r4, #88
 1532 05c0 01D0     		beq	.L180
 1533 05c2 0520     		movs	r0, #5
 1534              	.LVL279:
 520:Src/register_interface.c ****             break;
 1535              		.loc 1 520 20 view .LVU420
 1536 05c4 07E0     		b	.L71
 1537              	.LVL280:
 1538              	.L180:
 520:Src/register_interface.c ****             break;
 1539              		.loc 1 520 20 view .LVU421
 1540 05c6 0420     		movs	r0, #4
 1541              	.LVL281:
 520:Src/register_interface.c ****             break;
 1542              		.loc 1 520 20 view .LVU422
ARM GAS  /tmp/cccFCDTb.s 			page 59


 1543 05c8 05E0     		b	.L71
 1544              	.LVL282:
 1545              	.L178:
 520:Src/register_interface.c ****             break;
 1546              		.loc 1 520 20 view .LVU423
 1547 05ca D82C     		cmp	r4, #216
 1548 05cc 19D0     		beq	.L127
 1549 05ce B4F58C7F 		cmp	r4, #280
 1550 05d2 18D1     		bne	.L128
 1551 05d4 0420     		movs	r0, #4
 1552              	.LVL283:
 1553              	.L71:
 524:Src/register_interface.c ****         break;
 1554              		.loc 1 524 9 is_stmt 1 view .LVU424
 524:Src/register_interface.c ****         break;
 1555              		.loc 1 524 15 is_stmt 0 view .LVU425
 1556 05d6 0423     		movs	r3, #4
 1557 05d8 3380     		strh	r3, [r6]	@ movhi
 525:Src/register_interface.c ****       }
 1558              		.loc 1 525 9 is_stmt 1 view .LVU426
 1559 05da 23E6     		b	.L21
 1560              	.LVL284:
 1561              	.L179:
 525:Src/register_interface.c ****       }
 1562              		.loc 1 525 9 is_stmt 0 view .LVU427
 1563 05dc 0420     		movs	r0, #4
 1564              	.LVL285:
 525:Src/register_interface.c ****       }
 1565              		.loc 1 525 9 view .LVU428
 1566 05de FAE7     		b	.L71
 1567              	.LVL286:
 1568              	.L69:
 505:Src/register_interface.c ****             break;
 1569              		.loc 1 505 13 is_stmt 1 view .LVU429
 505:Src/register_interface.c ****             break;
 1570              		.loc 1 505 40 is_stmt 0 view .LVU430
 1571 05e0 1BB2     		sxth	r3, r3
 1572              	.LVL287:
 505:Src/register_interface.c ****             break;
 1573              		.loc 1 505 13 view .LVU431
 1574 05e2 3B49     		ldr	r1, .L189+28
 1575              	.LVL288:
 505:Src/register_interface.c ****             break;
 1576              		.loc 1 505 13 view .LVU432
 1577 05e4 81FB0321 		smull	r2, r1, r1, r3
 1578 05e8 A1EBE371 		sub	r1, r1, r3, asr #31
 1579 05ec 0022     		movs	r2, #0
 1580 05ee 09B2     		sxth	r1, r1
 1581 05f0 3348     		ldr	r0, .L189+12
 1582              	.LVL289:
 505:Src/register_interface.c ****             break;
 1583              		.loc 1 505 13 view .LVU433
 1584 05f2 FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1585              	.LVL290:
 506:Src/register_interface.c ****           }
 1586              		.loc 1 506 13 is_stmt 1 view .LVU434
 1587              	.LBE41:
ARM GAS  /tmp/cccFCDTb.s 			page 60


 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1588              		.loc 1 161 11 is_stmt 0 view .LVU435
 1589 05f6 0020     		movs	r0, #0
 1590              	.LBB42:
 506:Src/register_interface.c ****           }
 1591              		.loc 1 506 13 view .LVU436
 1592 05f8 EDE7     		b	.L71
 1593              	.LVL291:
 1594              	.L124:
 506:Src/register_interface.c ****           }
 1595              		.loc 1 506 13 view .LVU437
 1596 05fa 0420     		movs	r0, #4
 1597              	.LVL292:
 506:Src/register_interface.c ****           }
 1598              		.loc 1 506 13 view .LVU438
 1599 05fc EBE7     		b	.L71
 1600              	.LVL293:
 1601              	.L126:
 506:Src/register_interface.c ****           }
 1602              		.loc 1 506 13 view .LVU439
 1603 05fe 0420     		movs	r0, #4
 1604              	.LVL294:
 506:Src/register_interface.c ****           }
 1605              		.loc 1 506 13 view .LVU440
 1606 0600 E9E7     		b	.L71
 1607              	.LVL295:
 1608              	.L127:
 506:Src/register_interface.c ****           }
 1609              		.loc 1 506 13 view .LVU441
 1610 0602 0420     		movs	r0, #4
 1611              	.LVL296:
 506:Src/register_interface.c ****           }
 1612              		.loc 1 506 13 view .LVU442
 1613 0604 E7E7     		b	.L71
 1614              	.LVL297:
 1615              	.L128:
 520:Src/register_interface.c ****             break;
 1616              		.loc 1 520 20 view .LVU443
 1617 0606 0520     		movs	r0, #5
 1618              	.LVL298:
 520:Src/register_interface.c ****             break;
 1619              		.loc 1 520 20 view .LVU444
 1620 0608 E5E7     		b	.L71
 1621              	.LVL299:
 1622              	.L12:
 520:Src/register_interface.c ****             break;
 1623              		.loc 1 520 20 view .LVU445
 1624              	.LBE42:
 1625              	.LBB43:
 530:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 1626              		.loc 1 530 9 is_stmt 1 view .LVU446
 531:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 1627              		.loc 1 531 9 view .LVU447
 532:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1628              		.loc 1 532 9 view .LVU448
 535:Src/register_interface.c ****         break;
 1629              		.loc 1 535 9 view .LVU449
ARM GAS  /tmp/cccFCDTb.s 			page 61


 535:Src/register_interface.c ****         break;
 1630              		.loc 1 535 15 is_stmt 0 view .LVU450
 1631 060a 3246     		mov	r2, r6
 1632 060c 0846     		mov	r0, r1
 1633              	.LVL300:
 535:Src/register_interface.c ****         break;
 1634              		.loc 1 535 15 view .LVU451
 1635 060e FFF7FEFF 		bl	RI_MovString
 1636              	.LVL301:
 536:Src/register_interface.c ****       }
 1637              		.loc 1 536 9 is_stmt 1 view .LVU452
 532:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1638              		.loc 1 532 16 is_stmt 0 view .LVU453
 1639 0612 0420     		movs	r0, #4
 536:Src/register_interface.c ****       }
 1640              		.loc 1 536 9 view .LVU454
 1641 0614 06E6     		b	.L21
 1642              	.LVL302:
 1643              	.L10:
 536:Src/register_interface.c ****       }
 1644              		.loc 1 536 9 view .LVU455
 1645              	.LBE43:
 1646              	.LBB44:
 541:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1647              		.loc 1 541 9 is_stmt 1 view .LVU456
 541:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1648              		.loc 1 541 18 is_stmt 0 view .LVU457
 1649 0616 0D46     		mov	r5, r1
 1650              	.LVL303:
 541:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1651              		.loc 1 541 18 view .LVU458
 1652 0618 35F8020B 		ldrh	r0, [r5], #2
 1653              	.LVL304:
 543:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1654              		.loc 1 543 9 is_stmt 1 view .LVU459
 543:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1655              		.loc 1 543 25 is_stmt 0 view .LVU460
 1656 061c 821C     		adds	r2, r0, #2
 1657 061e 92B2     		uxth	r2, r2
 543:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1658              		.loc 1 543 15 view .LVU461
 1659 0620 3280     		strh	r2, [r6]	@ movhi
 544:Src/register_interface.c ****         rawData++;
 1660              		.loc 1 544 9 is_stmt 1 view .LVU462
 1661              	.LVL305:
 545:Src/register_interface.c ****         rawData++;
 1662              		.loc 1 545 9 view .LVU463
 546:Src/register_interface.c **** 
 1663              		.loc 1 546 9 view .LVU464
 548:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1664              		.loc 1 548 9 view .LVU465
 548:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1665              		.loc 1 548 12 is_stmt 0 view .LVU466
 1666 0622 9A42     		cmp	r2, r3
 1667 0624 12DC     		bgt	.L181
 555:Src/register_interface.c ****           {
 1668              		.loc 1 555 11 is_stmt 1 view .LVU467
ARM GAS  /tmp/cccFCDTb.s 			page 62


 1669 0626 B4F50A7F 		cmp	r4, #552
 1670 062a 73D0     		beq	.L74
 1671 062c 25D8     		bhi	.L75
 1672 062e B4F5D47F 		cmp	r4, #424
 1673 0632 61D0     		beq	.L76
 1674 0634 0ED9     		bls	.L182
 1675 0636 B4F5F47F 		cmp	r4, #488
 1676 063a 1CD1     		bne	.L183
 1677              	.LBB45:
 591:Src/register_interface.c ****               uint16_t duration;
 1678              		.loc 1 591 15 view .LVU468
 592:Src/register_interface.c **** 
 1679              		.loc 1 592 15 view .LVU469
 594:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1680              		.loc 1 594 15 view .LVU470
 1681              	.LVL306:
 595:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 1682              		.loc 1 595 15 view .LVU471
 596:Src/register_interface.c ****               break;
 1683              		.loc 1 596 15 view .LVU472
 1684 063c CA88     		ldrh	r2, [r1, #6]
 1685 063e B1F90210 		ldrsh	r1, [r1, #2]
 1686              	.LVL307:
 596:Src/register_interface.c ****               break;
 1687              		.loc 1 596 15 is_stmt 0 view .LVU473
 1688 0642 1F48     		ldr	r0, .L189+12
 1689              	.LVL308:
 596:Src/register_interface.c ****               break;
 1690              		.loc 1 596 15 view .LVU474
 1691 0644 FFF7FEFF 		bl	MCI_ExecTorqueRamp
 1692              	.LVL309:
 597:Src/register_interface.c ****             }
 1693              		.loc 1 597 15 is_stmt 1 view .LVU475
 1694              	.LBE45:
 1695              	.LBE44:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1696              		.loc 1 161 11 is_stmt 0 view .LVU476
 1697 0648 0020     		movs	r0, #0
 1698              	.LBB54:
 1699              	.LBB46:
 597:Src/register_interface.c ****             }
 1700              		.loc 1 597 15 view .LVU477
 1701 064a EBE5     		b	.L21
 1702              	.LVL310:
 1703              	.L181:
 597:Src/register_interface.c ****             }
 1704              		.loc 1 597 15 view .LVU478
 1705              	.LBE46:
 550:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1706              		.loc 1 550 11 is_stmt 1 view .LVU479
 550:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1707              		.loc 1 550 17 is_stmt 0 view .LVU480
 1708 064c 0023     		movs	r3, #0
 1709              	.LVL311:
 550:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1710              		.loc 1 550 17 view .LVU481
 1711 064e 3380     		strh	r3, [r6]	@ movhi
ARM GAS  /tmp/cccFCDTb.s 			page 63


 551:Src/register_interface.c ****         }
 1712              		.loc 1 551 11 is_stmt 1 view .LVU482
 1713              	.LVL312:
 551:Src/register_interface.c ****         }
 1714              		.loc 1 551 18 is_stmt 0 view .LVU483
 1715 0650 0A20     		movs	r0, #10
 1716              	.LVL313:
 551:Src/register_interface.c ****         }
 1717              		.loc 1 551 18 view .LVU484
 1718 0652 E7E5     		b	.L21
 1719              	.LVL314:
 1720              	.L182:
 551:Src/register_interface.c ****         }
 1721              		.loc 1 551 18 view .LVU485
 1722 0654 A82C     		cmp	r4, #168
 1723 0656 00F09180 		beq	.L130
 1724 065a 04D9     		bls	.L184
 1725 065c E82C     		cmp	r4, #232
 1726 065e 40F09380 		bne	.L133
 1727 0662 0420     		movs	r0, #4
 1728              	.LVL315:
 551:Src/register_interface.c ****         }
 1729              		.loc 1 551 18 view .LVU486
 1730 0664 DEE5     		b	.L21
 1731              	.LVL316:
 1732              	.L184:
 551:Src/register_interface.c ****         }
 1733              		.loc 1 551 18 view .LVU487
 1734 0666 282C     		cmp	r4, #40
 1735 0668 00F08A80 		beq	.L131
 1736 066c 682C     		cmp	r4, #104
 1737 066e 40F08980 		bne	.L132
 1738 0672 0420     		movs	r0, #4
 1739              	.LVL317:
 551:Src/register_interface.c ****         }
 1740              		.loc 1 551 18 view .LVU488
 1741 0674 D6E5     		b	.L21
 1742              	.LVL318:
 1743              	.L183:
 642:Src/register_interface.c ****               break;
 1744              		.loc 1 642 22 view .LVU489
 1745 0676 0520     		movs	r0, #5
 1746              	.LVL319:
 642:Src/register_interface.c ****               break;
 1747              		.loc 1 642 22 view .LVU490
 1748 0678 D4E5     		b	.L21
 1749              	.LVL320:
 1750              	.L75:
 642:Src/register_interface.c ****               break;
 1751              		.loc 1 642 22 view .LVU491
 1752 067a B4F5A56F 		cmp	r4, #1320
 1753 067e 74D0     		beq	.L80
 1754 0680 B4F5BD6F 		cmp	r4, #1512
 1755 0684 26D1     		bne	.L185
 1756              	.LBB47:
 578:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 1757              		.loc 1 578 15 is_stmt 1 view .LVU492
ARM GAS  /tmp/cccFCDTb.s 			page 64


 578:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 1758              		.loc 1 578 23 is_stmt 0 view .LVU493
 1759 0686 D1F80240 		ldr	r4, [r1, #2]
 1760              	.LVL321:
 579:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 1761              		.loc 1 579 15 is_stmt 1 view .LVU494
 579:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 1762              		.loc 1 579 23 is_stmt 0 view .LVU495
 1763 068a B1F90620 		ldrsh	r2, [r1, #6]
 1764              	.LVL322:
 580:Src/register_interface.c **** 
 1765              		.loc 1 580 15 is_stmt 1 view .LVU496
 582:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1766              		.loc 1 582 15 view .LVU497
 582:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1767              		.loc 1 582 67 is_stmt 0 view .LVU498
 1768 068e 104B     		ldr	r3, .L189+28
 1769              	.LVL323:
 582:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1770              		.loc 1 582 67 view .LVU499
 1771 0690 83FB0450 		smull	r5, r0, r3, r4
 1772              	.LVL324:
 582:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1773              		.loc 1 582 67 view .LVU500
 1774 0694 A0EBE470 		sub	r0, r0, r4, asr #31
 1775              	.LVL325:
 583:Src/register_interface.c **** 
 1776              		.loc 1 583 15 is_stmt 1 view .LVU501
 583:Src/register_interface.c **** 
 1777              		.loc 1 583 65 is_stmt 0 view .LVU502
 1778 0698 83FB0243 		smull	r4, r3, r3, r2
 1779              	.LVL326:
 583:Src/register_interface.c **** 
 1780              		.loc 1 583 65 view .LVU503
 1781 069c A3EBE272 		sub	r2, r3, r2, asr #31
 1782              	.LVL327:
 585:Src/register_interface.c ****               break;
 1783              		.loc 1 585 15 is_stmt 1 view .LVU504
 1784 06a0 B1F90830 		ldrsh	r3, [r1, #8]
 1785 06a4 92B2     		uxth	r2, r2
 585:Src/register_interface.c ****               break;
 1786              		.loc 1 585 15 is_stmt 0 view .LVU505
 1787 06a6 01B2     		sxth	r1, r0
 1788              	.LVL328:
 585:Src/register_interface.c ****               break;
 1789              		.loc 1 585 15 view .LVU506
 1790 06a8 0548     		ldr	r0, .L189+12
 1791              	.LVL329:
 585:Src/register_interface.c ****               break;
 1792              		.loc 1 585 15 view .LVU507
 1793 06aa FFF7FEFF 		bl	MCI_ExecSpeedSin
 1794              	.LVL330:
 586:Src/register_interface.c ****             }
 1795              		.loc 1 586 15 is_stmt 1 view .LVU508
 1796              	.LBE47:
 1797              	.LBE54:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 65


 1798              		.loc 1 161 11 is_stmt 0 view .LVU509
 1799 06ae 0020     		movs	r0, #0
 1800              	.LBB55:
 1801              	.LBB48:
 586:Src/register_interface.c ****             }
 1802              		.loc 1 586 15 view .LVU510
 1803 06b0 B8E5     		b	.L21
 1804              	.L190:
 1805 06b2 00BF     		.align	2
 1806              	.L189:
 1807 06b4 00000000 		.word	pPIDIq
 1808 06b8 00000000 		.word	pPIDId
 1809 06bc 00000000 		.word	PIDSpeedHandle_M1
 1810 06c0 00000000 		.word	Mci
 1811 06c4 00000000 		.word	STO_PLL_M1
 1812 06c8 34000000 		.word	STO_PLL_M1+52
 1813 06cc 00000000 		.word	STO_CR_M1
 1814 06d0 ABAAAA2A 		.word	715827883
 1815              	.LVL331:
 1816              	.L185:
 586:Src/register_interface.c ****             }
 1817              		.loc 1 586 15 view .LVU511
 1818              	.LBE48:
 1819 06d4 B4F55A7F 		cmp	r4, #872
 1820 06d8 0CD1     		bne	.L186
 1821              	.LBB49:
 633:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 1822              		.loc 1 633 15 is_stmt 1 view .LVU512
 634:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1823              		.loc 1 634 15 view .LVU513
 634:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1824              		.loc 1 634 28 is_stmt 0 view .LVU514
 1825 06da B1F90230 		ldrsh	r3, [r1, #2]
 1826              	.LVL332:
 634:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1827              		.loc 1 634 26 view .LVU515
 1828 06de ADF80430 		strh	r3, [sp, #4]	@ movhi
 635:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1829              		.loc 1 635 15 is_stmt 1 view .LVU516
 635:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1830              		.loc 1 635 26 is_stmt 0 view .LVU517
 1831 06e2 8B88     		ldrh	r3, [r1, #4]
 1832 06e4 ADF80630 		strh	r3, [sp, #6]	@ movhi
 636:Src/register_interface.c ****               break;
 1833              		.loc 1 636 15 is_stmt 1 view .LVU518
 1834 06e8 0199     		ldr	r1, [sp, #4]
 1835              	.LVL333:
 636:Src/register_interface.c ****               break;
 1836              		.loc 1 636 15 is_stmt 0 view .LVU519
 1837 06ea 2848     		ldr	r0, .L191
 1838              	.LVL334:
 636:Src/register_interface.c ****               break;
 1839              		.loc 1 636 15 view .LVU520
 1840 06ec FFF7FEFF 		bl	MCI_SetCurrentReferences
 1841              	.LVL335:
 637:Src/register_interface.c ****             }
 1842              		.loc 1 637 15 is_stmt 1 view .LVU521
ARM GAS  /tmp/cccFCDTb.s 			page 66


 1843              	.LBE49:
 1844              	.LBE55:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1845              		.loc 1 161 11 is_stmt 0 view .LVU522
 1846 06f0 0020     		movs	r0, #0
 1847 06f2 97E5     		b	.L21
 1848              	.LVL336:
 1849              	.L186:
 1850              	.LBB56:
 642:Src/register_interface.c ****               break;
 1851              		.loc 1 642 22 view .LVU523
 1852 06f4 0520     		movs	r0, #5
 1853              	.LVL337:
 642:Src/register_interface.c ****               break;
 1854              		.loc 1 642 22 view .LVU524
 1855 06f6 95E5     		b	.L21
 1856              	.LVL338:
 1857              	.L76:
 1858              	.LBB50:
 568:Src/register_interface.c ****               uint16_t duration;
 1859              		.loc 1 568 15 is_stmt 1 view .LVU525
 569:Src/register_interface.c **** 
 1860              		.loc 1 569 15 view .LVU526
 571:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1861              		.loc 1 571 15 view .LVU527
 571:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1862              		.loc 1 571 19 is_stmt 0 view .LVU528
 1863 06f8 D1F80220 		ldr	r2, [r1, #2]
 1864              	.LVL339:
 572:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 1865              		.loc 1 572 15 is_stmt 1 view .LVU529
 573:Src/register_interface.c ****               break;
 1866              		.loc 1 573 15 view .LVU530
 573:Src/register_interface.c ****               break;
 1867              		.loc 1 573 69 is_stmt 0 view .LVU531
 1868 06fc 244B     		ldr	r3, .L191+4
 1869              	.LVL340:
 573:Src/register_interface.c ****               break;
 1870              		.loc 1 573 69 view .LVU532
 1871 06fe 83FB0203 		smull	r0, r3, r3, r2
 1872              	.LVL341:
 573:Src/register_interface.c ****               break;
 1873              		.loc 1 573 69 view .LVU533
 1874 0702 A3EBE273 		sub	r3, r3, r2, asr #31
 573:Src/register_interface.c ****               break;
 1875              		.loc 1 573 15 view .LVU534
 1876 0706 CA88     		ldrh	r2, [r1, #6]
 1877              	.LVL342:
 573:Src/register_interface.c ****               break;
 1878              		.loc 1 573 15 view .LVU535
 1879 0708 19B2     		sxth	r1, r3
 1880              	.LVL343:
 573:Src/register_interface.c ****               break;
 1881              		.loc 1 573 15 view .LVU536
 1882 070a 2048     		ldr	r0, .L191
 1883 070c FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1884              	.LVL344:
ARM GAS  /tmp/cccFCDTb.s 			page 67


 574:Src/register_interface.c ****             }
 1885              		.loc 1 574 15 is_stmt 1 view .LVU537
 1886              	.LBE50:
 1887              	.LBE56:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1888              		.loc 1 161 11 is_stmt 0 view .LVU538
 1889 0710 0020     		movs	r0, #0
 1890              	.LBB57:
 1891              	.LBB51:
 574:Src/register_interface.c ****             }
 1892              		.loc 1 574 15 view .LVU539
 1893 0712 87E5     		b	.L21
 1894              	.LVL345:
 1895              	.L74:
 574:Src/register_interface.c ****             }
 1896              		.loc 1 574 15 view .LVU540
 1897              	.LBE51:
 1898              	.LBB52:
 602:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 1899              		.loc 1 602 15 is_stmt 1 view .LVU541
 603:Src/register_interface.c ****               uint8_t i;
 1900              		.loc 1 603 15 view .LVU542
 604:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 1901              		.loc 1 604 15 view .LVU543
 605:Src/register_interface.c **** 
 1902              		.loc 1 605 15 view .LVU544
 605:Src/register_interface.c **** 
 1903              		.loc 1 605 38 is_stmt 0 view .LVU545
 1904 0714 C3B2     		uxtb	r3, r0
 1905              	.LVL346:
 605:Src/register_interface.c **** 
 1906              		.loc 1 605 23 view .LVU546
 1907 0716 C0F3C406 		ubfx	r6, r0, #3, #5
 1908              	.LVL347:
 607:Src/register_interface.c ****               {
 1909              		.loc 1 607 15 is_stmt 1 view .LVU547
 607:Src/register_interface.c ****               {
 1910              		.loc 1 607 18 is_stmt 0 view .LVU548
 1911 071a 10F0070F 		tst	r0, #7
 1912 071e 20D1     		bne	.L134
 607:Src/register_interface.c ****               {
 1913              		.loc 1 607 46 discriminator 1 view .LVU549
 1914 0720 2F2B     		cmp	r3, #47
 1915 0722 20D8     		bhi	.L135
 613:Src/register_interface.c ****                 {
 1916              		.loc 1 613 24 view .LVU550
 1917 0724 0024     		movs	r4, #0
 1918              	.LVL348:
 613:Src/register_interface.c ****                 {
 1919              		.loc 1 613 24 view .LVU551
 1920 0726 18E0     		b	.L84
 1921              	.LVL349:
 1922              	.L85:
 615:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1923              		.loc 1 615 17 is_stmt 1 discriminator 3 view .LVU552
 615:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1924              		.loc 1 615 47 is_stmt 0 discriminator 3 view .LVU553
ARM GAS  /tmp/cccFCDTb.s 			page 68


 1925 0728 E200     		lsls	r2, r4, #3
 1926              	.LVL350:
 616:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1927              		.loc 1 616 17 is_stmt 1 discriminator 3 view .LVU554
 616:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1928              		.loc 1 616 51 is_stmt 0 discriminator 3 view .LVU555
 1929 072a 35F93410 		ldrsh	r1, [r5, r4, lsl #3]
 616:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1930              		.loc 1 616 90 discriminator 3 view .LVU556
 1931 072e 184B     		ldr	r3, .L191+4
 1932 0730 83FB0103 		smull	r0, r3, r3, r1
 1933 0734 A3EBE173 		sub	r3, r3, r1, asr #31
 616:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1934              		.loc 1 616 47 discriminator 3 view .LVU557
 1935 0738 ADF80630 		strh	r3, [sp, #6]	@ movhi
 1936              	.LVL351:
 617:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1937              		.loc 1 617 17 is_stmt 1 discriminator 3 view .LVU558
 617:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1938              		.loc 1 617 69 is_stmt 0 discriminator 3 view .LVU559
 1939 073c 131D     		adds	r3, r2, #4
 617:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1940              		.loc 1 617 43 discriminator 3 view .LVU560
 1941 073e EB5E     		ldrsh	r3, [r5, r3]
 617:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1942              		.loc 1 617 41 discriminator 3 view .LVU561
 1943 0740 ADF80830 		strh	r3, [sp, #8]	@ movhi
 618:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1944              		.loc 1 618 17 is_stmt 1 discriminator 3 view .LVU562
 618:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1945              		.loc 1 618 70 is_stmt 0 discriminator 3 view .LVU563
 1946 0744 0632     		adds	r2, r2, #6
 618:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1947              		.loc 1 618 43 discriminator 3 view .LVU564
 1948 0746 AB5A     		ldrh	r3, [r5, r2]
 618:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1949              		.loc 1 618 41 discriminator 3 view .LVU565
 1950 0748 ADF80430 		strh	r3, [sp, #4]	@ movhi
 619:Src/register_interface.c ****                 }
 1951              		.loc 1 619 17 is_stmt 1 discriminator 3 view .LVU566
 619:Src/register_interface.c ****                 }
 1952              		.loc 1 619 23 is_stmt 0 discriminator 3 view .LVU567
 1953 074c 01AA     		add	r2, sp, #4
 1954 074e 2146     		mov	r1, r4
 1955 0750 1048     		ldr	r0, .L191+8
 1956 0752 FFF7FEFF 		bl	RUC_SetPhase
 1957              	.LVL352:
 613:Src/register_interface.c ****                 {
 1958              		.loc 1 613 44 is_stmt 1 discriminator 3 view .LVU568
 613:Src/register_interface.c ****                 {
 1959              		.loc 1 613 45 is_stmt 0 discriminator 3 view .LVU569
 1960 0756 0134     		adds	r4, r4, #1
 1961              	.LVL353:
 613:Src/register_interface.c ****                 {
 1962              		.loc 1 613 45 discriminator 3 view .LVU570
 1963 0758 E4B2     		uxtb	r4, r4
 1964              	.LVL354:
ARM GAS  /tmp/cccFCDTb.s 			page 69


 1965              	.L84:
 613:Src/register_interface.c ****                 {
 1966              		.loc 1 613 29 is_stmt 1 discriminator 1 view .LVU571
 613:Src/register_interface.c ****                 {
 1967              		.loc 1 613 17 is_stmt 0 discriminator 1 view .LVU572
 1968 075a B442     		cmp	r4, r6
 1969 075c E4D3     		bcc	.L85
 1970              	.LBE52:
 1971              	.LBE57:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1972              		.loc 1 161 11 view .LVU573
 1973 075e 0020     		movs	r0, #0
 1974              	.LBB58:
 1975              	.LBB53:
 1976 0760 60E5     		b	.L21
 1977              	.LVL355:
 1978              	.L134:
 609:Src/register_interface.c ****               }
 1979              		.loc 1 609 24 view .LVU574
 1980 0762 0A20     		movs	r0, #10
 1981              	.LVL356:
 609:Src/register_interface.c ****               }
 1982              		.loc 1 609 24 view .LVU575
 1983 0764 5EE5     		b	.L21
 1984              	.LVL357:
 1985              	.L135:
 609:Src/register_interface.c ****               }
 1986              		.loc 1 609 24 view .LVU576
 1987 0766 0A20     		movs	r0, #10
 1988              	.LVL358:
 622:Src/register_interface.c ****             }
 1989              		.loc 1 622 15 is_stmt 1 view .LVU577
 1990 0768 5CE5     		b	.L21
 1991              	.LVL359:
 1992              	.L80:
 622:Src/register_interface.c ****             }
 1993              		.loc 1 622 15 is_stmt 0 view .LVU578
 1994              	.LBE53:
 627:Src/register_interface.c ****               break;
 1995              		.loc 1 627 15 is_stmt 1 view .LVU579
 627:Src/register_interface.c ****               break;
 1996              		.loc 1 627 25 is_stmt 0 view .LVU580
 1997 076a 2946     		mov	r1, r5
 1998              	.LVL360:
 627:Src/register_interface.c ****               break;
 1999              		.loc 1 627 25 view .LVU581
 2000 076c 0A48     		ldr	r0, .L191+12
 2001              	.LVL361:
 627:Src/register_interface.c ****               break;
 2002              		.loc 1 627 25 view .LVU582
 2003 076e FFF7FEFF 		bl	MCPA_cfgLog
 2004              	.LVL362:
 628:Src/register_interface.c ****             }
 2005              		.loc 1 628 15 is_stmt 1 view .LVU583
 2006 0772 57E5     		b	.L21
 2007              	.LVL363:
 2008              	.L9:
ARM GAS  /tmp/cccFCDTb.s 			page 70


 628:Src/register_interface.c ****             }
 2009              		.loc 1 628 15 is_stmt 0 view .LVU584
 2010              	.LBE58:
 652:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 2011              		.loc 1 652 9 is_stmt 1 view .LVU585
 653:Src/register_interface.c ****         break;
 2012              		.loc 1 653 9 view .LVU586
 653:Src/register_interface.c ****         break;
 2013              		.loc 1 653 15 is_stmt 0 view .LVU587
 2014 0774 0023     		movs	r3, #0
 2015              	.LVL364:
 653:Src/register_interface.c ****         break;
 2016              		.loc 1 653 15 view .LVU588
 2017 0776 3380     		strh	r3, [r6]	@ movhi
 654:Src/register_interface.c ****       }
 2018              		.loc 1 654 9 is_stmt 1 view .LVU589
 652:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 2019              		.loc 1 652 16 is_stmt 0 view .LVU590
 2020 0778 0720     		movs	r0, #7
 2021              	.LVL365:
 654:Src/register_interface.c ****       }
 2022              		.loc 1 654 9 view .LVU591
 2023 077a 53E5     		b	.L21
 2024              	.LVL366:
 2025              	.L130:
 2026              	.LBB59:
 654:Src/register_interface.c ****       }
 2027              		.loc 1 654 9 view .LVU592
 2028 077c 0420     		movs	r0, #4
 2029              	.LVL367:
 654:Src/register_interface.c ****       }
 2030              		.loc 1 654 9 view .LVU593
 2031 077e 51E5     		b	.L21
 2032              	.LVL368:
 2033              	.L131:
 654:Src/register_interface.c ****       }
 2034              		.loc 1 654 9 view .LVU594
 2035 0780 0420     		movs	r0, #4
 2036              	.LVL369:
 654:Src/register_interface.c ****       }
 2037              		.loc 1 654 9 view .LVU595
 2038 0782 4FE5     		b	.L21
 2039              	.LVL370:
 2040              	.L132:
 642:Src/register_interface.c ****               break;
 2041              		.loc 1 642 22 view .LVU596
 2042 0784 0520     		movs	r0, #5
 2043              	.LVL371:
 642:Src/register_interface.c ****               break;
 2044              		.loc 1 642 22 view .LVU597
 2045 0786 4DE5     		b	.L21
 2046              	.LVL372:
 2047              	.L133:
 642:Src/register_interface.c ****               break;
 2048              		.loc 1 642 22 view .LVU598
 2049 0788 0520     		movs	r0, #5
 2050              	.LVL373:
ARM GAS  /tmp/cccFCDTb.s 			page 71


 642:Src/register_interface.c ****               break;
 2051              		.loc 1 642 22 view .LVU599
 2052 078a 4BE5     		b	.L21
 2053              	.L192:
 2054              		.align	2
 2055              	.L191:
 2056 078c 00000000 		.word	Mci
 2057 0790 ABAAAA2A 		.word	715827883
 2058 0794 00000000 		.word	RevUpControlM1
 2059 0798 00000000 		.word	MCPA_UART_A
 2060              	.LBE59:
 2061              		.cfi_endproc
 2062              	.LFE1439:
 2064              		.section	.text.RI_GetReg,"ax",%progbits
 2065              		.align	1
 2066              		.syntax unified
 2067              		.thumb
 2068              		.thumb_func
 2069              		.fpu fpv4-sp-d16
 2071              	RI_GetReg:
 2072              	.LVL374:
 2073              	.LFB1440:
 664:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 2074              		.loc 1 664 1 is_stmt 1 view -0
 2075              		.cfi_startproc
 2076              		@ args = 0, pretend = 0, frame = 112
 2077              		@ frame_needed = 0, uses_anonymous_args = 0
 664:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 2078              		.loc 1 664 1 is_stmt 0 view .LVU601
 2079 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2080              		.cfi_def_cfa_offset 20
 2081              		.cfi_offset 4, -20
 2082              		.cfi_offset 5, -16
 2083              		.cfi_offset 6, -12
 2084              		.cfi_offset 7, -8
 2085              		.cfi_offset 14, -4
 2086 0002 9DB0     		sub	sp, sp, #116
 2087              		.cfi_def_cfa_offset 136
 2088 0004 0E46     		mov	r6, r1
 2089 0006 1746     		mov	r7, r2
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2090              		.loc 1 665 3 is_stmt 1 view .LVU602
 2091              	.LVL375:
 674:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2092              		.loc 1 674 5 view .LVU603
 674:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2093              		.loc 1 674 14 is_stmt 0 view .LVU604
 2094 0008 20F00704 		bic	r4, r0, #7
 2095 000c A4B2     		uxth	r4, r4
 2096              	.LVL376:
 675:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2097              		.loc 1 675 5 is_stmt 1 view .LVU605
 675:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2098              		.loc 1 675 13 is_stmt 0 view .LVU606
 2099 000e 00F03800 		and	r0, r0, #56
 2100              	.LVL377:
 676:Src/register_interface.c ****     uint8_t motorID = 0U;
ARM GAS  /tmp/cccFCDTb.s 			page 72


 2101              		.loc 1 676 5 is_stmt 1 view .LVU607
 677:Src/register_interface.c **** 
 2102              		.loc 1 677 5 view .LVU608
 679:Src/register_interface.c ****     switch (typeID)
 2103              		.loc 1 679 5 view .LVU609
 680:Src/register_interface.c ****     {
 2104              		.loc 1 680 5 view .LVU610
 2105 0012 A0F10805 		sub	r5, r0, #8
 2106 0016 202D     		cmp	r5, #32
 2107 0018 00F21E84 		bhi	.L304
 2108 001c DFE815F0 		tbh	[pc, r5, lsl #1]
 2109              	.LVL378:
 2110              	.L196:
 2111 0020 2100     		.2byte	(.L200-.L196)/2
 2112 0022 1C04     		.2byte	(.L304-.L196)/2
 2113 0024 1C04     		.2byte	(.L304-.L196)/2
 2114 0026 1C04     		.2byte	(.L304-.L196)/2
 2115 0028 1C04     		.2byte	(.L304-.L196)/2
 2116 002a 1C04     		.2byte	(.L304-.L196)/2
 2117 002c 1C04     		.2byte	(.L304-.L196)/2
 2118 002e 1C04     		.2byte	(.L304-.L196)/2
 2119 0030 4000     		.2byte	(.L199-.L196)/2
 2120 0032 1C04     		.2byte	(.L304-.L196)/2
 2121 0034 1C04     		.2byte	(.L304-.L196)/2
 2122 0036 1C04     		.2byte	(.L304-.L196)/2
 2123 0038 1C04     		.2byte	(.L304-.L196)/2
 2124 003a 1C04     		.2byte	(.L304-.L196)/2
 2125 003c 1C04     		.2byte	(.L304-.L196)/2
 2126 003e 1C04     		.2byte	(.L304-.L196)/2
 2127 0040 BF02     		.2byte	(.L198-.L196)/2
 2128 0042 1C04     		.2byte	(.L304-.L196)/2
 2129 0044 1C04     		.2byte	(.L304-.L196)/2
 2130 0046 1C04     		.2byte	(.L304-.L196)/2
 2131 0048 1C04     		.2byte	(.L304-.L196)/2
 2132 004a 1C04     		.2byte	(.L304-.L196)/2
 2133 004c 1C04     		.2byte	(.L304-.L196)/2
 2134 004e 1C04     		.2byte	(.L304-.L196)/2
 2135 0050 1C03     		.2byte	(.L197-.L196)/2
 2136 0052 1C04     		.2byte	(.L304-.L196)/2
 2137 0054 1C04     		.2byte	(.L304-.L196)/2
 2138 0056 1C04     		.2byte	(.L304-.L196)/2
 2139 0058 1C04     		.2byte	(.L304-.L196)/2
 2140 005a 1C04     		.2byte	(.L304-.L196)/2
 2141 005c 1C04     		.2byte	(.L304-.L196)/2
 2142 005e 1C04     		.2byte	(.L304-.L196)/2
 2143 0060 5703     		.2byte	(.L195-.L196)/2
 2144              		.p2align 1
 2145              	.L200:
 684:Src/register_interface.c ****         {
 2146              		.loc 1 684 9 view .LVU611
 684:Src/register_interface.c ****         {
 2147              		.loc 1 684 12 is_stmt 0 view .LVU612
 2148 0062 002B     		cmp	r3, #0
 2149 0064 00F0F983 		beq	.L194
 686:Src/register_interface.c ****           {
 2150              		.loc 1 686 11 is_stmt 1 view .LVU613
 2151 0068 882C     		cmp	r4, #136
ARM GAS  /tmp/cccFCDTb.s 			page 73


 2152 006a 0DD0     		beq	.L201
 2153 006c C82C     		cmp	r4, #200
 2154 006e 11D0     		beq	.L202
 2155 0070 482C     		cmp	r4, #72
 2156 0072 03D0     		beq	.L316
 2157 0074 0520     		movs	r0, #5
 2158              	.LVL379:
 2159              	.L203:
 712:Src/register_interface.c ****         }
 2160              		.loc 1 712 11 view .LVU614
 712:Src/register_interface.c ****         }
 2161              		.loc 1 712 17 is_stmt 0 view .LVU615
 2162 0076 0123     		movs	r3, #1
 2163 0078 3B80     		strh	r3, [r7]	@ movhi
 2164 007a EEE3     		b	.L194
 2165              	.LVL380:
 2166              	.L316:
 690:Src/register_interface.c ****               break;
 2167              		.loc 1 690 15 is_stmt 1 view .LVU616
 690:Src/register_interface.c ****               break;
 2168              		.loc 1 690 32 is_stmt 0 view .LVU617
 2169 007c C248     		ldr	r0, .L367
 2170              	.LVL381:
 690:Src/register_interface.c ****               break;
 2171              		.loc 1 690 32 view .LVU618
 2172 007e FFF7FEFF 		bl	MCI_GetSTMState
 2173              	.LVL382:
 690:Src/register_interface.c ****               break;
 2174              		.loc 1 690 21 view .LVU619
 2175 0082 3070     		strb	r0, [r6]
 691:Src/register_interface.c ****             }
 2176              		.loc 1 691 15 is_stmt 1 view .LVU620
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2177              		.loc 1 665 11 is_stmt 0 view .LVU621
 2178 0084 0020     		movs	r0, #0
 691:Src/register_interface.c ****             }
 2179              		.loc 1 691 15 view .LVU622
 2180 0086 F6E7     		b	.L203
 2181              	.LVL383:
 2182              	.L201:
 696:Src/register_interface.c ****               break;
 2183              		.loc 1 696 15 is_stmt 1 view .LVU623
 696:Src/register_interface.c ****               break;
 2184              		.loc 1 696 32 is_stmt 0 view .LVU624
 2185 0088 BF48     		ldr	r0, .L367
 2186              	.LVL384:
 696:Src/register_interface.c ****               break;
 2187              		.loc 1 696 32 view .LVU625
 2188 008a FFF7FEFF 		bl	MCI_GetControlMode
 2189              	.LVL385:
 696:Src/register_interface.c ****               break;
 2190              		.loc 1 696 21 view .LVU626
 2191 008e 3070     		strb	r0, [r6]
 697:Src/register_interface.c ****             }
 2192              		.loc 1 697 15 is_stmt 1 view .LVU627
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2193              		.loc 1 665 11 is_stmt 0 view .LVU628
ARM GAS  /tmp/cccFCDTb.s 			page 74


 2194 0090 0020     		movs	r0, #0
 697:Src/register_interface.c ****             }
 2195              		.loc 1 697 15 view .LVU629
 2196 0092 F0E7     		b	.L203
 2197              	.LVL386:
 2198              	.L202:
 702:Src/register_interface.c ****               break;
 2199              		.loc 1 702 15 is_stmt 1 discriminator 1 view .LVU630
 702:Src/register_interface.c ****               break;
 2200              		.loc 1 702 69 is_stmt 0 discriminator 1 view .LVU631
 2201 0094 BD48     		ldr	r0, .L367+4
 2202              	.LVL387:
 702:Src/register_interface.c ****               break;
 2203              		.loc 1 702 69 discriminator 1 view .LVU632
 2204 0096 FFF7FEFF 		bl	RUC_GetNumberOfPhases
 2205              	.LVL388:
 702:Src/register_interface.c ****               break;
 2206              		.loc 1 702 21 discriminator 1 view .LVU633
 2207 009a 3070     		strb	r0, [r6]
 703:Src/register_interface.c ****             }
 2208              		.loc 1 703 15 is_stmt 1 discriminator 1 view .LVU634
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2209              		.loc 1 665 11 is_stmt 0 discriminator 1 view .LVU635
 2210 009c 0020     		movs	r0, #0
 703:Src/register_interface.c ****             }
 2211              		.loc 1 703 15 discriminator 1 view .LVU636
 2212 009e EAE7     		b	.L203
 2213              	.LVL389:
 2214              	.L199:
 2215              	.LBB60:
 723:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 2216              		.loc 1 723 9 is_stmt 1 view .LVU637
 724:Src/register_interface.c **** 
 2217              		.loc 1 724 9 view .LVU638
 726:Src/register_interface.c ****         {
 2218              		.loc 1 726 9 view .LVU639
 726:Src/register_interface.c ****         {
 2219              		.loc 1 726 23 is_stmt 0 view .LVU640
 2220 00a0 9BB2     		uxth	r3, r3
 726:Src/register_interface.c ****         {
 2221              		.loc 1 726 12 view .LVU641
 2222 00a2 012B     		cmp	r3, #1
 2223 00a4 40F2DB83 		bls	.L306
 728:Src/register_interface.c ****           {
 2224              		.loc 1 728 11 is_stmt 1 view .LVU642
 2225 00a8 B4F5216F 		cmp	r4, #2576
 2226 00ac 00F0F681 		beq	.L204
 2227 00b0 23D9     		bls	.L317
 2228 00b2 B4F5616F 		cmp	r4, #3600
 2229 00b6 00F03582 		beq	.L240
 2230 00ba 40F2E280 		bls	.L318
 2231 00be 41F25053 		movw	r3, #5456
 2232              	.LVL390:
 728:Src/register_interface.c ****           {
 2233              		.loc 1 728 11 is_stmt 0 view .LVU643
 2234 00c2 9C42     		cmp	r4, r3
 2235 00c4 00F04C82 		beq	.L258
ARM GAS  /tmp/cccFCDTb.s 			page 75


 2236 00c8 40F23A81 		bls	.L319
 2237 00cc 41F25063 		movw	r3, #5712
 2238 00d0 9C42     		cmp	r4, r3
 2239 00d2 00F05382 		beq	.L265
 2240 00d6 40F27381 		bls	.L320
 2241 00da 41F6D003 		movw	r3, #6352
 2242 00de 9C42     		cmp	r4, r3
 2243 00e0 00F05382 		beq	.L270
 2244 00e4 41F61013 		movw	r3, #6416
 2245 00e8 9C42     		cmp	r4, r3
 2246 00ea 40F08681 		bne	.L321
1063:Src/register_interface.c ****               break;
 2247              		.loc 1 1063 15 is_stmt 1 view .LVU644
1063:Src/register_interface.c ****               break;
 2248              		.loc 1 1063 29 is_stmt 0 view .LVU645
 2249 00ee A848     		ldr	r0, .L367+8
 2250              	.LVL391:
1063:Src/register_interface.c ****               break;
 2251              		.loc 1 1063 29 view .LVU646
 2252 00f0 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2253              	.LVL392:
1063:Src/register_interface.c ****               break;
 2254              		.loc 1 1063 27 view .LVU647
 2255 00f4 3080     		strh	r0, [r6]	@ movhi
1064:Src/register_interface.c ****             }
 2256              		.loc 1 1064 15 is_stmt 1 view .LVU648
 2257              	.LBE60:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2258              		.loc 1 665 11 is_stmt 0 view .LVU649
 2259 00f6 0020     		movs	r0, #0
 2260              	.LBB65:
1064:Src/register_interface.c ****             }
 2261              		.loc 1 1064 15 view .LVU650
 2262 00f8 5DE1     		b	.L215
 2263              	.LVL393:
 2264              	.L317:
1064:Src/register_interface.c ****             }
 2265              		.loc 1 1064 15 view .LVU651
 2266 00fa B4F58A6F 		cmp	r4, #1104
 2267 00fe 00F0F881 		beq	.L206
 2268 0102 18D9     		bls	.L322
 2269 0104 B4F5096F 		cmp	r4, #2192
 2270 0108 00F0AE81 		beq	.L225
 2271 010c 7AD9     		bls	.L323
 2272 010e B4F5156F 		cmp	r4, #2384
 2273 0112 00F0B681 		beq	.L234
 2274 0116 40F2A280 		bls	.L324
 2275 011a B4F5196F 		cmp	r4, #2448
 2276 011e 00F0B681 		beq	.L238
 2277 0122 B4F51D6F 		cmp	r4, #2512
 2278 0126 40F0AA80 		bne	.L325
 846:Src/register_interface.c ****               break;
 2279              		.loc 1 846 15 is_stmt 1 view .LVU652
 846:Src/register_interface.c ****               break;
 2280              		.loc 1 846 28 is_stmt 0 view .LVU653
 2281 012a 9748     		ldr	r0, .L367
 2282              	.LVL394:
ARM GAS  /tmp/cccFCDTb.s 			page 76


 846:Src/register_interface.c ****               break;
 2283              		.loc 1 846 28 view .LVU654
 2284 012c FFF7FEFF 		bl	MCI_GetVqd
 2285              	.LVL395:
 846:Src/register_interface.c ****               break;
 2286              		.loc 1 846 26 view .LVU655
 2287 0130 3080     		strh	r0, [r6]	@ movhi
 847:Src/register_interface.c ****             }
 2288              		.loc 1 847 15 is_stmt 1 view .LVU656
 2289              	.LBE65:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2290              		.loc 1 665 11 is_stmt 0 view .LVU657
 2291 0132 0020     		movs	r0, #0
 2292              	.LBB66:
 847:Src/register_interface.c ****             }
 2293              		.loc 1 847 15 view .LVU658
 2294 0134 3FE1     		b	.L215
 2295              	.LVL396:
 2296              	.L322:
 847:Src/register_interface.c ****             }
 2297              		.loc 1 847 15 view .LVU659
 2298 0136 B4F5247F 		cmp	r4, #656
 2299 013a 00F07481 		beq	.L208
 2300 013e 16D9     		bls	.L326
 2301 0140 B4F5647F 		cmp	r4, #912
 2302 0144 00F0CA81 		beq	.L218
 2303 0148 3CD9     		bls	.L327
 2304 014a B4F5747F 		cmp	r4, #976
 2305 014e 00F0F081 		beq	.L223
 2306 0152 B4F5826F 		cmp	r4, #1040
 2307 0156 53D1     		bne	.L328
 2308              	.LBB61:
 991:Src/register_interface.c ****               int16_t hC2;
 2309              		.loc 1 991 15 is_stmt 1 view .LVU660
 992:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 2310              		.loc 1 992 15 view .LVU661
 993:Src/register_interface.c ****               *regdata16 = hC2;
 2311              		.loc 1 993 15 view .LVU662
 2312 0158 03AA     		add	r2, sp, #12
 2313 015a 0DF10A01 		add	r1, sp, #10
 2314              	.LVL397:
 993:Src/register_interface.c ****               *regdata16 = hC2;
 2315              		.loc 1 993 15 is_stmt 0 view .LVU663
 2316 015e 8D48     		ldr	r0, .L367+12
 2317              	.LVL398:
 993:Src/register_interface.c ****               *regdata16 = hC2;
 2318              		.loc 1 993 15 view .LVU664
 2319 0160 FFF7FEFF 		bl	STO_CR_GetObserverGains
 2320              	.LVL399:
 994:Src/register_interface.c ****               break;
 2321              		.loc 1 994 15 is_stmt 1 view .LVU665
 994:Src/register_interface.c ****               break;
 2322              		.loc 1 994 26 is_stmt 0 view .LVU666
 2323 0164 BDF90C30 		ldrsh	r3, [sp, #12]
 2324 0168 3380     		strh	r3, [r6]	@ movhi
 995:Src/register_interface.c ****             }
 2325              		.loc 1 995 15 is_stmt 1 view .LVU667
ARM GAS  /tmp/cccFCDTb.s 			page 77


 2326              	.LBE61:
 2327              	.LBE66:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2328              		.loc 1 665 11 is_stmt 0 view .LVU668
 2329 016a 0020     		movs	r0, #0
 2330 016c 23E1     		b	.L215
 2331              	.LVL400:
 2332              	.L326:
 2333              	.LBB67:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2334              		.loc 1 665 11 view .LVU669
 2335 016e B4F5C87F 		cmp	r4, #400
 2336 0172 00F04A81 		beq	.L210
 2337 0176 0DD9     		bls	.L329
 2338 0178 B4F5E87F 		cmp	r4, #464
 2339 017c 00F04C81 		beq	.L216
 2340 0180 B4F5047F 		cmp	r4, #528
 2341 0184 1CD1     		bne	.L330
 762:Src/register_interface.c ****               break;
 2342              		.loc 1 762 15 is_stmt 1 view .LVU670
 762:Src/register_interface.c ****               break;
 2343              		.loc 1 762 28 is_stmt 0 view .LVU671
 2344 0186 844B     		ldr	r3, .L367+16
 2345 0188 1868     		ldr	r0, [r3]
 2346              	.LVL401:
 762:Src/register_interface.c ****               break;
 2347              		.loc 1 762 28 view .LVU672
 2348 018a FFF7FEFF 		bl	PID_GetKD
 2349              	.LVL402:
 762:Src/register_interface.c ****               break;
 2350              		.loc 1 762 26 view .LVU673
 2351 018e 3080     		strh	r0, [r6]	@ movhi
 763:Src/register_interface.c ****             }
 2352              		.loc 1 763 15 is_stmt 1 view .LVU674
 2353              	.LBE67:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2354              		.loc 1 665 11 is_stmt 0 view .LVU675
 2355 0190 0020     		movs	r0, #0
 2356              	.LBB68:
 763:Src/register_interface.c ****             }
 2357              		.loc 1 763 15 view .LVU676
 2358 0192 10E1     		b	.L215
 2359              	.LVL403:
 2360              	.L329:
 763:Src/register_interface.c ****             }
 2361              		.loc 1 763 15 view .LVU677
 2362 0194 D02C     		cmp	r4, #208
 2363 0196 00F03281 		beq	.L212
 2364 019a B4F5887F 		cmp	r4, #272
 2365 019e 05D1     		bne	.L331
 744:Src/register_interface.c ****               break;
 2366              		.loc 1 744 15 is_stmt 1 view .LVU678
 744:Src/register_interface.c ****               break;
 2367              		.loc 1 744 28 is_stmt 0 view .LVU679
 2368 01a0 7E48     		ldr	r0, .L367+20
 2369              	.LVL404:
 744:Src/register_interface.c ****               break;
ARM GAS  /tmp/cccFCDTb.s 			page 78


 2370              		.loc 1 744 28 view .LVU680
 2371 01a2 FFF7FEFF 		bl	PID_GetKD
 2372              	.LVL405:
 744:Src/register_interface.c ****               break;
 2373              		.loc 1 744 26 view .LVU681
 2374 01a6 3080     		strh	r0, [r6]	@ movhi
 745:Src/register_interface.c ****             }
 2375              		.loc 1 745 15 is_stmt 1 view .LVU682
 2376              	.LBE68:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2377              		.loc 1 665 11 is_stmt 0 view .LVU683
 2378 01a8 0020     		movs	r0, #0
 2379              	.LBB69:
 745:Src/register_interface.c ****             }
 2380              		.loc 1 745 15 view .LVU684
 2381 01aa 04E1     		b	.L215
 2382              	.LVL406:
 2383              	.L331:
 745:Src/register_interface.c ****             }
 2384              		.loc 1 745 15 view .LVU685
 2385 01ac 902C     		cmp	r4, #144
 2386 01ae 05D1     		bne	.L332
 732:Src/register_interface.c ****               break;
 2387              		.loc 1 732 15 is_stmt 1 view .LVU686
 732:Src/register_interface.c ****               break;
 2388              		.loc 1 732 28 is_stmt 0 view .LVU687
 2389 01b0 7A48     		ldr	r0, .L367+20
 2390              	.LVL407:
 732:Src/register_interface.c ****               break;
 2391              		.loc 1 732 28 view .LVU688
 2392 01b2 FFF7FEFF 		bl	PID_GetKP
 2393              	.LVL408:
 732:Src/register_interface.c ****               break;
 2394              		.loc 1 732 26 view .LVU689
 2395 01b6 3080     		strh	r0, [r6]	@ movhi
 733:Src/register_interface.c ****             }
 2396              		.loc 1 733 15 is_stmt 1 view .LVU690
 2397              	.LBE69:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2398              		.loc 1 665 11 is_stmt 0 view .LVU691
 2399 01b8 0020     		movs	r0, #0
 2400              	.LBB70:
 733:Src/register_interface.c ****             }
 2401              		.loc 1 733 15 view .LVU692
 2402 01ba FCE0     		b	.L215
 2403              	.LVL409:
 2404              	.L332:
1069:Src/register_interface.c ****               break;
 2405              		.loc 1 1069 22 view .LVU693
 2406 01bc 0520     		movs	r0, #5
 2407              	.LVL410:
1069:Src/register_interface.c ****               break;
 2408              		.loc 1 1069 22 view .LVU694
 2409 01be FAE0     		b	.L215
 2410              	.LVL411:
 2411              	.L330:
1069:Src/register_interface.c ****               break;
ARM GAS  /tmp/cccFCDTb.s 			page 79


 2412              		.loc 1 1069 22 view .LVU695
 2413 01c0 0520     		movs	r0, #5
 2414              	.LVL412:
1069:Src/register_interface.c ****               break;
 2415              		.loc 1 1069 22 view .LVU696
 2416 01c2 F8E0     		b	.L215
 2417              	.LVL413:
 2418              	.L327:
1069:Src/register_interface.c ****               break;
 2419              		.loc 1 1069 22 view .LVU697
 2420 01c4 B4F5447F 		cmp	r4, #784
 2421 01c8 00F03481 		beq	.L220
 2422 01cc B4F5547F 		cmp	r4, #848
 2423 01d0 0AD1     		bne	.L333
 2424              	.LBB62:
 907:Src/register_interface.c ****               int16_t hC2;
 2425              		.loc 1 907 15 is_stmt 1 view .LVU698
 908:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 2426              		.loc 1 908 15 view .LVU699
 909:Src/register_interface.c ****               *regdata16 = hC1;
 2427              		.loc 1 909 15 view .LVU700
 2428 01d2 03AA     		add	r2, sp, #12
 2429 01d4 0DF10A01 		add	r1, sp, #10
 2430              	.LVL414:
 909:Src/register_interface.c ****               *regdata16 = hC1;
 2431              		.loc 1 909 15 is_stmt 0 view .LVU701
 2432 01d8 7148     		ldr	r0, .L367+24
 2433              	.LVL415:
 909:Src/register_interface.c ****               *regdata16 = hC1;
 2434              		.loc 1 909 15 view .LVU702
 2435 01da FFF7FEFF 		bl	STO_PLL_GetObserverGains
 2436              	.LVL416:
 910:Src/register_interface.c ****               break;
 2437              		.loc 1 910 15 is_stmt 1 view .LVU703
 910:Src/register_interface.c ****               break;
 2438              		.loc 1 910 26 is_stmt 0 view .LVU704
 2439 01de BDF90A30 		ldrsh	r3, [sp, #10]
 2440 01e2 3380     		strh	r3, [r6]	@ movhi
 911:Src/register_interface.c ****             }
 2441              		.loc 1 911 15 is_stmt 1 view .LVU705
 2442              	.LBE62:
 2443              	.LBE70:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2444              		.loc 1 665 11 is_stmt 0 view .LVU706
 2445 01e4 0020     		movs	r0, #0
 2446 01e6 E6E0     		b	.L215
 2447              	.LVL417:
 2448              	.L333:
 2449              	.LBB71:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2450              		.loc 1 665 11 view .LVU707
 2451 01e8 B4F5347F 		cmp	r4, #720
 2452 01ec 06D1     		bne	.L334
 774:Src/register_interface.c ****               break;
 2453              		.loc 1 774 15 is_stmt 1 view .LVU708
 774:Src/register_interface.c ****               break;
 2454              		.loc 1 774 28 is_stmt 0 view .LVU709
ARM GAS  /tmp/cccFCDTb.s 			page 80


 2455 01ee 6D4B     		ldr	r3, .L367+28
 2456 01f0 1868     		ldr	r0, [r3]
 2457              	.LVL418:
 774:Src/register_interface.c ****               break;
 2458              		.loc 1 774 28 view .LVU710
 2459 01f2 FFF7FEFF 		bl	PID_GetKI
 2460              	.LVL419:
 774:Src/register_interface.c ****               break;
 2461              		.loc 1 774 26 view .LVU711
 2462 01f6 3080     		strh	r0, [r6]	@ movhi
 775:Src/register_interface.c ****             }
 2463              		.loc 1 775 15 is_stmt 1 view .LVU712
 2464              	.LBE71:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2465              		.loc 1 665 11 is_stmt 0 view .LVU713
 2466 01f8 0020     		movs	r0, #0
 2467              	.LBB72:
 775:Src/register_interface.c ****             }
 2468              		.loc 1 775 15 view .LVU714
 2469 01fa DCE0     		b	.L215
 2470              	.LVL420:
 2471              	.L334:
1069:Src/register_interface.c ****               break;
 2472              		.loc 1 1069 22 view .LVU715
 2473 01fc 0520     		movs	r0, #5
 2474              	.LVL421:
1069:Src/register_interface.c ****               break;
 2475              		.loc 1 1069 22 view .LVU716
 2476 01fe DAE0     		b	.L215
 2477              	.LVL422:
 2478              	.L328:
1069:Src/register_interface.c ****               break;
 2479              		.loc 1 1069 22 view .LVU717
 2480 0200 0520     		movs	r0, #5
 2481              	.LVL423:
1069:Src/register_interface.c ****               break;
 2482              		.loc 1 1069 22 view .LVU718
 2483 0202 D8E0     		b	.L215
 2484              	.LVL424:
 2485              	.L323:
1069:Src/register_interface.c ****               break;
 2486              		.loc 1 1069 22 view .LVU719
 2487 0204 B4F5FA6F 		cmp	r4, #2000
 2488 0208 00F02181 		beq	.L227
 2489 020c 0CD9     		bls	.L335
 2490 020e B4F5016F 		cmp	r4, #2064
 2491 0212 00F02281 		beq	.L232
 2492 0216 B4F5056F 		cmp	r4, #2128
 2493 021a 1ED1     		bne	.L336
 810:Src/register_interface.c ****               break;
 2494              		.loc 1 810 15 is_stmt 1 view .LVU720
 810:Src/register_interface.c ****               break;
 2495              		.loc 1 810 28 is_stmt 0 view .LVU721
 2496 021c 5A48     		ldr	r0, .L367
 2497              	.LVL425:
 810:Src/register_interface.c ****               break;
 2498              		.loc 1 810 28 view .LVU722
ARM GAS  /tmp/cccFCDTb.s 			page 81


 2499 021e FFF7FEFF 		bl	MCI_GetIalphabeta
 2500              	.LVL426:
 810:Src/register_interface.c ****               break;
 2501              		.loc 1 810 26 view .LVU723
 2502 0222 3080     		strh	r0, [r6]	@ movhi
 811:Src/register_interface.c ****             }
 2503              		.loc 1 811 15 is_stmt 1 view .LVU724
 2504              	.LBE72:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2505              		.loc 1 665 11 is_stmt 0 view .LVU725
 2506 0224 0020     		movs	r0, #0
 2507              	.LBB73:
 811:Src/register_interface.c ****             }
 2508              		.loc 1 811 15 view .LVU726
 2509 0226 C6E0     		b	.L215
 2510              	.LVL427:
 2511              	.L335:
 811:Src/register_interface.c ****             }
 2512              		.loc 1 811 15 view .LVU727
 2513 0228 B4F5B26F 		cmp	r4, #1424
 2514 022c 00F00981 		beq	.L229
 2515 0230 B4F5BA6F 		cmp	r4, #1488
 2516 0234 06D1     		bne	.L337
 792:Src/register_interface.c ****               break;
 2517              		.loc 1 792 15 is_stmt 1 view .LVU728
 792:Src/register_interface.c ****               break;
 2518              		.loc 1 792 28 is_stmt 0 view .LVU729
 2519 0236 5C4B     		ldr	r3, .L367+32
 2520 0238 1868     		ldr	r0, [r3]
 2521              	.LVL428:
 792:Src/register_interface.c ****               break;
 2522              		.loc 1 792 28 view .LVU730
 2523 023a FFF7FEFF 		bl	NTC_GetAvTemp_C
 2524              	.LVL429:
 792:Src/register_interface.c ****               break;
 2525              		.loc 1 792 26 view .LVU731
 2526 023e 3080     		strh	r0, [r6]	@ movhi
 793:Src/register_interface.c ****             }
 2527              		.loc 1 793 15 is_stmt 1 view .LVU732
 2528              	.LBE73:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2529              		.loc 1 665 11 is_stmt 0 view .LVU733
 2530 0240 0020     		movs	r0, #0
 2531              	.LBB74:
 793:Src/register_interface.c ****             }
 2532              		.loc 1 793 15 view .LVU734
 2533 0242 B8E0     		b	.L215
 2534              	.LVL430:
 2535              	.L337:
 793:Src/register_interface.c ****             }
 2536              		.loc 1 793 15 view .LVU735
 2537 0244 B4F5926F 		cmp	r4, #1168
 2538 0248 05D1     		bne	.L338
 931:Src/register_interface.c ****               break;
 2539              		.loc 1 931 15 is_stmt 1 view .LVU736
 931:Src/register_interface.c ****               break;
 2540              		.loc 1 931 28 is_stmt 0 view .LVU737
ARM GAS  /tmp/cccFCDTb.s 			page 82


 2541 024a 5148     		ldr	r0, .L367+8
 2542              	.LVL431:
 931:Src/register_interface.c ****               break;
 2543              		.loc 1 931 28 view .LVU738
 2544 024c FFF7FEFF 		bl	PID_GetKP
 2545              	.LVL432:
 931:Src/register_interface.c ****               break;
 2546              		.loc 1 931 26 view .LVU739
 2547 0250 3080     		strh	r0, [r6]	@ movhi
 932:Src/register_interface.c ****             }
 2548              		.loc 1 932 15 is_stmt 1 view .LVU740
 2549              	.LBE74:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2550              		.loc 1 665 11 is_stmt 0 view .LVU741
 2551 0252 0020     		movs	r0, #0
 2552              	.LBB75:
 932:Src/register_interface.c ****             }
 2553              		.loc 1 932 15 view .LVU742
 2554 0254 AFE0     		b	.L215
 2555              	.LVL433:
 2556              	.L338:
1069:Src/register_interface.c ****               break;
 2557              		.loc 1 1069 22 view .LVU743
 2558 0256 0520     		movs	r0, #5
 2559              	.LVL434:
1069:Src/register_interface.c ****               break;
 2560              		.loc 1 1069 22 view .LVU744
 2561 0258 ADE0     		b	.L215
 2562              	.LVL435:
 2563              	.L336:
1069:Src/register_interface.c ****               break;
 2564              		.loc 1 1069 22 view .LVU745
 2565 025a 0520     		movs	r0, #5
 2566              	.LVL436:
1069:Src/register_interface.c ****               break;
 2567              		.loc 1 1069 22 view .LVU746
 2568 025c ABE0     		b	.L215
 2569              	.LVL437:
 2570              	.L324:
1069:Src/register_interface.c ****               break;
 2571              		.loc 1 1069 22 view .LVU747
 2572 025e B4F50D6F 		cmp	r4, #2256
 2573 0262 00F00881 		beq	.L236
 2574 0266 B4F5116F 		cmp	r4, #2320
 2575 026a 06D1     		bne	.L339
 828:Src/register_interface.c ****               break;
 2576              		.loc 1 828 15 is_stmt 1 view .LVU748
 828:Src/register_interface.c ****               break;
 2577              		.loc 1 828 28 is_stmt 0 view .LVU749
 2578 026c 4648     		ldr	r0, .L367
 2579              	.LVL438:
 828:Src/register_interface.c ****               break;
 2580              		.loc 1 828 28 view .LVU750
 2581 026e FFF7FEFF 		bl	MCI_GetIqd
 2582              	.LVL439:
 828:Src/register_interface.c ****               break;
 2583              		.loc 1 828 45 view .LVU751
ARM GAS  /tmp/cccFCDTb.s 			page 83


 2584 0272 0314     		asrs	r3, r0, #16
 828:Src/register_interface.c ****               break;
 2585              		.loc 1 828 26 view .LVU752
 2586 0274 3380     		strh	r3, [r6]	@ movhi
 829:Src/register_interface.c ****             }
 2587              		.loc 1 829 15 is_stmt 1 view .LVU753
 2588              	.LBE75:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2589              		.loc 1 665 11 is_stmt 0 view .LVU754
 2590 0276 0020     		movs	r0, #0
 2591              	.LBB76:
 829:Src/register_interface.c ****             }
 2592              		.loc 1 829 15 view .LVU755
 2593 0278 9DE0     		b	.L215
 2594              	.LVL440:
 2595              	.L339:
1069:Src/register_interface.c ****               break;
 2596              		.loc 1 1069 22 view .LVU756
 2597 027a 0520     		movs	r0, #5
 2598              	.LVL441:
1069:Src/register_interface.c ****               break;
 2599              		.loc 1 1069 22 view .LVU757
 2600 027c 9BE0     		b	.L215
 2601              	.LVL442:
 2602              	.L325:
1069:Src/register_interface.c ****               break;
 2603              		.loc 1 1069 22 view .LVU758
 2604 027e 0520     		movs	r0, #5
 2605              	.LVL443:
1069:Src/register_interface.c ****               break;
 2606              		.loc 1 1069 22 view .LVU759
 2607 0280 99E0     		b	.L215
 2608              	.LVL444:
 2609              	.L318:
1069:Src/register_interface.c ****               break;
 2610              		.loc 1 1069 22 view .LVU760
 2611 0282 B4F5456F 		cmp	r4, #3152
 2612 0286 00F02381 		beq	.L242
 2613 028a 11D9     		bls	.L340
 2614 028c B4F5556F 		cmp	r4, #3408
 2615 0290 00F03B81 		beq	.L251
 2616 0294 39D9     		bls	.L341
 2617 0296 B4F5596F 		cmp	r4, #3472
 2618 029a 00F03C81 		beq	.L256
 2619 029e B4F55D6F 		cmp	r4, #3536
 2620 02a2 4BD1     		bne	.L342
 970:Src/register_interface.c ****               break;
 2621              		.loc 1 970 15 is_stmt 1 view .LVU761
 970:Src/register_interface.c ****               break;
 2622              		.loc 1 970 28 is_stmt 0 view .LVU762
 2623 02a4 3B48     		ldr	r0, .L367+12
 2624              	.LVL445:
 970:Src/register_interface.c ****               break;
 2625              		.loc 1 970 28 view .LVU763
 2626 02a6 FFF7FEFF 		bl	STO_CR_GetEstimatedBemf
 2627              	.LVL446:
 970:Src/register_interface.c ****               break;
ARM GAS  /tmp/cccFCDTb.s 			page 84


 2628              		.loc 1 970 26 view .LVU764
 2629 02aa 3080     		strh	r0, [r6]	@ movhi
 971:Src/register_interface.c ****             }
 2630              		.loc 1 971 15 is_stmt 1 view .LVU765
 2631              	.LBE76:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2632              		.loc 1 665 11 is_stmt 0 view .LVU766
 2633 02ac 0020     		movs	r0, #0
 2634              	.LBB77:
 971:Src/register_interface.c ****             }
 2635              		.loc 1 971 15 view .LVU767
 2636 02ae 82E0     		b	.L215
 2637              	.LVL447:
 2638              	.L340:
 971:Src/register_interface.c ****             }
 2639              		.loc 1 971 15 view .LVU768
 2640 02b0 B4F5396F 		cmp	r4, #2960
 2641 02b4 00F00081 		beq	.L244
 2642 02b8 0DD9     		bls	.L343
 2643 02ba B4F53D6F 		cmp	r4, #3024
 2644 02be 00F00181 		beq	.L249
 2645 02c2 B4F5416F 		cmp	r4, #3088
 2646 02c6 1ED1     		bne	.L344
 889:Src/register_interface.c ****               break;
 2647              		.loc 1 889 15 is_stmt 1 view .LVU769
 889:Src/register_interface.c ****               break;
 2648              		.loc 1 889 28 is_stmt 0 view .LVU770
 2649 02c8 3548     		ldr	r0, .L367+24
 2650              	.LVL448:
 889:Src/register_interface.c ****               break;
 2651              		.loc 1 889 28 view .LVU771
 2652 02ca FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 2653              	.LVL449:
 889:Src/register_interface.c ****               break;
 2654              		.loc 1 889 78 view .LVU772
 2655 02ce 0314     		asrs	r3, r0, #16
 889:Src/register_interface.c ****               break;
 2656              		.loc 1 889 26 view .LVU773
 2657 02d0 3380     		strh	r3, [r6]	@ movhi
 890:Src/register_interface.c ****             }
 2658              		.loc 1 890 15 is_stmt 1 view .LVU774
 2659              	.LBE77:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2660              		.loc 1 665 11 is_stmt 0 view .LVU775
 2661 02d2 0020     		movs	r0, #0
 2662              	.LBB78:
 890:Src/register_interface.c ****             }
 2663              		.loc 1 890 15 view .LVU776
 2664 02d4 6FE0     		b	.L215
 2665              	.LVL450:
 2666              	.L343:
 890:Src/register_interface.c ****             }
 2667              		.loc 1 890 15 view .LVU777
 2668 02d6 B4F5296F 		cmp	r4, #2704
 2669 02da 00F0E680 		beq	.L246
 2670 02de B4F5356F 		cmp	r4, #2896
 2671 02e2 05D1     		bne	.L345
ARM GAS  /tmp/cccFCDTb.s 			page 85


 870:Src/register_interface.c ****               break;
 2672              		.loc 1 870 15 is_stmt 1 view .LVU778
 870:Src/register_interface.c ****               break;
 2673              		.loc 1 870 28 is_stmt 0 view .LVU779
 2674 02e4 2E48     		ldr	r0, .L367+24
 2675              	.LVL451:
 870:Src/register_interface.c ****               break;
 2676              		.loc 1 870 28 view .LVU780
 2677 02e6 FFF7FEFF 		bl	SPD_GetElAngle
 2678              	.LVL452:
 870:Src/register_interface.c ****               break;
 2679              		.loc 1 870 26 view .LVU781
 2680 02ea 3080     		strh	r0, [r6]	@ movhi
 871:Src/register_interface.c ****             }
 2681              		.loc 1 871 15 is_stmt 1 view .LVU782
 2682              	.LBE78:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2683              		.loc 1 665 11 is_stmt 0 view .LVU783
 2684 02ec 0020     		movs	r0, #0
 2685              	.LBB79:
 871:Src/register_interface.c ****             }
 2686              		.loc 1 871 15 view .LVU784
 2687 02ee 62E0     		b	.L215
 2688              	.LVL453:
 2689              	.L345:
 871:Src/register_interface.c ****             }
 2690              		.loc 1 871 15 view .LVU785
 2691 02f0 B4F5256F 		cmp	r4, #2640
 2692 02f4 05D1     		bne	.L346
 858:Src/register_interface.c ****               break;
 2693              		.loc 1 858 15 is_stmt 1 view .LVU786
 858:Src/register_interface.c ****               break;
 2694              		.loc 1 858 28 is_stmt 0 view .LVU787
 2695 02f6 2448     		ldr	r0, .L367
 2696              	.LVL454:
 858:Src/register_interface.c ****               break;
 2697              		.loc 1 858 28 view .LVU788
 2698 02f8 FFF7FEFF 		bl	MCI_GetValphabeta
 2699              	.LVL455:
 858:Src/register_interface.c ****               break;
 2700              		.loc 1 858 26 view .LVU789
 2701 02fc 3080     		strh	r0, [r6]	@ movhi
 859:Src/register_interface.c ****             }
 2702              		.loc 1 859 15 is_stmt 1 view .LVU790
 2703              	.LBE79:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2704              		.loc 1 665 11 is_stmt 0 view .LVU791
 2705 02fe 0020     		movs	r0, #0
 2706              	.LBB80:
 859:Src/register_interface.c ****             }
 2707              		.loc 1 859 15 view .LVU792
 2708 0300 59E0     		b	.L215
 2709              	.LVL456:
 2710              	.L346:
1069:Src/register_interface.c ****               break;
 2711              		.loc 1 1069 22 view .LVU793
 2712 0302 0520     		movs	r0, #5
ARM GAS  /tmp/cccFCDTb.s 			page 86


 2713              	.LVL457:
1069:Src/register_interface.c ****               break;
 2714              		.loc 1 1069 22 view .LVU794
 2715 0304 57E0     		b	.L215
 2716              	.LVL458:
 2717              	.L344:
1069:Src/register_interface.c ****               break;
 2718              		.loc 1 1069 22 view .LVU795
 2719 0306 0520     		movs	r0, #5
 2720              	.LVL459:
1069:Src/register_interface.c ****               break;
 2721              		.loc 1 1069 22 view .LVU796
 2722 0308 55E0     		b	.L215
 2723              	.LVL460:
 2724              	.L341:
1069:Src/register_interface.c ****               break;
 2725              		.loc 1 1069 22 view .LVU797
 2726 030a B4F54D6F 		cmp	r4, #3280
 2727 030e 00F0F680 		beq	.L253
 2728 0312 B4F5516F 		cmp	r4, #3344
 2729 0316 05D1     		bne	.L347
 952:Src/register_interface.c ****               break;
 2730              		.loc 1 952 15 is_stmt 1 view .LVU798
 952:Src/register_interface.c ****               break;
 2731              		.loc 1 952 28 is_stmt 0 view .LVU799
 2732 0318 1E48     		ldr	r0, .L367+12
 2733              	.LVL461:
 952:Src/register_interface.c ****               break;
 2734              		.loc 1 952 28 view .LVU800
 2735 031a FFF7FEFF 		bl	SPD_GetS16Speed
 2736              	.LVL462:
 952:Src/register_interface.c ****               break;
 2737              		.loc 1 952 26 view .LVU801
 2738 031e 3080     		strh	r0, [r6]	@ movhi
 953:Src/register_interface.c ****             }
 2739              		.loc 1 953 15 is_stmt 1 view .LVU802
 2740              	.LBE80:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2741              		.loc 1 665 11 is_stmt 0 view .LVU803
 2742 0320 0020     		movs	r0, #0
 2743              	.LBB81:
 953:Src/register_interface.c ****             }
 2744              		.loc 1 953 15 view .LVU804
 2745 0322 48E0     		b	.L215
 2746              	.LVL463:
 2747              	.L347:
 953:Src/register_interface.c ****             }
 2748              		.loc 1 953 15 view .LVU805
 2749 0324 B4F5496F 		cmp	r4, #3216
 2750 0328 06D1     		bne	.L348
 901:Src/register_interface.c ****               break;
 2751              		.loc 1 901 15 is_stmt 1 view .LVU806
 901:Src/register_interface.c ****               break;
 2752              		.loc 1 901 28 is_stmt 0 view .LVU807
 2753 032a 1D48     		ldr	r0, .L367+24
 2754              	.LVL464:
 901:Src/register_interface.c ****               break;
ARM GAS  /tmp/cccFCDTb.s 			page 87


 2755              		.loc 1 901 28 view .LVU808
 2756 032c FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 2757              	.LVL465:
 901:Src/register_interface.c ****               break;
 2758              		.loc 1 901 75 view .LVU809
 2759 0330 0314     		asrs	r3, r0, #16
 901:Src/register_interface.c ****               break;
 2760              		.loc 1 901 26 view .LVU810
 2761 0332 3380     		strh	r3, [r6]	@ movhi
 902:Src/register_interface.c ****             }
 2762              		.loc 1 902 15 is_stmt 1 view .LVU811
 2763              	.LBE81:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2764              		.loc 1 665 11 is_stmt 0 view .LVU812
 2765 0334 0020     		movs	r0, #0
 2766              	.LBB82:
 902:Src/register_interface.c ****             }
 2767              		.loc 1 902 15 view .LVU813
 2768 0336 3EE0     		b	.L215
 2769              	.LVL466:
 2770              	.L348:
1069:Src/register_interface.c ****               break;
 2771              		.loc 1 1069 22 view .LVU814
 2772 0338 0520     		movs	r0, #5
 2773              	.LVL467:
1069:Src/register_interface.c ****               break;
 2774              		.loc 1 1069 22 view .LVU815
 2775 033a 3CE0     		b	.L215
 2776              	.LVL468:
 2777              	.L342:
1069:Src/register_interface.c ****               break;
 2778              		.loc 1 1069 22 view .LVU816
 2779 033c 0520     		movs	r0, #5
 2780              	.LVL469:
1069:Src/register_interface.c ****               break;
 2781              		.loc 1 1069 22 view .LVU817
 2782 033e 3AE0     		b	.L215
 2783              	.LVL470:
 2784              	.L319:
1069:Src/register_interface.c ****               break;
 2785              		.loc 1 1069 22 view .LVU818
 2786 0340 41F29043 		movw	r3, #5264
 2787 0344 9C42     		cmp	r4, r3
 2788 0346 00F0FF80 		beq	.L260
 2789 034a 0FD9     		bls	.L349
 2790 034c 41F2D043 		movw	r3, #5328
 2791 0350 9C42     		cmp	r4, r3
 2792 0352 00F0FF80 		beq	.L263
 2793 0356 41F21053 		movw	r3, #5392
 2794 035a 9C42     		cmp	r4, r3
 2795 035c 2ED1     		bne	.L350
1021:Src/register_interface.c ****               break;
 2796              		.loc 1 1021 15 is_stmt 1 view .LVU819
1021:Src/register_interface.c ****               break;
 2797              		.loc 1 1021 29 is_stmt 0 view .LVU820
 2798 035e 114B     		ldr	r3, .L367+28
 2799 0360 1868     		ldr	r0, [r3]
ARM GAS  /tmp/cccFCDTb.s 			page 88


 2800              	.LVL471:
1021:Src/register_interface.c ****               break;
 2801              		.loc 1 1021 29 view .LVU821
 2802 0362 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2803              	.LVL472:
1021:Src/register_interface.c ****               break;
 2804              		.loc 1 1021 27 view .LVU822
 2805 0366 3080     		strh	r0, [r6]	@ movhi
1022:Src/register_interface.c ****             }
 2806              		.loc 1 1022 15 is_stmt 1 view .LVU823
 2807              	.LBE82:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2808              		.loc 1 665 11 is_stmt 0 view .LVU824
 2809 0368 0020     		movs	r0, #0
 2810              	.LBB83:
1022:Src/register_interface.c ****             }
 2811              		.loc 1 1022 15 view .LVU825
 2812 036a 24E0     		b	.L215
 2813              	.LVL473:
 2814              	.L349:
1022:Src/register_interface.c ****             }
 2815              		.loc 1 1022 15 view .LVU826
 2816 036c B4F5696F 		cmp	r4, #3728
 2817 0370 00F01181 		beq	.L307
 2818 0374 41F25043 		movw	r3, #5200
 2819 0378 9C42     		cmp	r4, r3
 2820 037a 17D1     		bne	.L351
1004:Src/register_interface.c ****               break;
 2821              		.loc 1 1004 15 is_stmt 1 view .LVU827
1004:Src/register_interface.c ****               break;
 2822              		.loc 1 1004 39 is_stmt 0 view .LVU828
 2823 037c 0748     		ldr	r0, .L367+20
 2824              	.LVL474:
1004:Src/register_interface.c ****               break;
 2825              		.loc 1 1004 39 view .LVU829
 2826 037e FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2827              	.LVL475:
1004:Src/register_interface.c ****               break;
 2828              		.loc 1 1004 27 view .LVU830
 2829 0382 3080     		strh	r0, [r6]	@ movhi
1005:Src/register_interface.c ****             }
 2830              		.loc 1 1005 15 is_stmt 1 view .LVU831
 2831              	.LBE83:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2832              		.loc 1 665 11 is_stmt 0 view .LVU832
 2833 0384 0020     		movs	r0, #0
 2834              	.LBB84:
1005:Src/register_interface.c ****             }
 2835              		.loc 1 1005 15 view .LVU833
 2836 0386 16E0     		b	.L215
 2837              	.L368:
 2838              		.align	2
 2839              	.L367:
 2840 0388 00000000 		.word	Mci
 2841 038c 00000000 		.word	RevUpControlM1
 2842 0390 34000000 		.word	STO_PLL_M1+52
 2843 0394 00000000 		.word	STO_CR_M1
ARM GAS  /tmp/cccFCDTb.s 			page 89


 2844 0398 00000000 		.word	pPIDIq
 2845 039c 00000000 		.word	PIDSpeedHandle_M1
 2846 03a0 00000000 		.word	STO_PLL_M1
 2847 03a4 00000000 		.word	pPIDId
 2848 03a8 00000000 		.word	pTemperatureSensor
 2849              	.LVL476:
 2850              	.L351:
1005:Src/register_interface.c ****             }
 2851              		.loc 1 1005 15 view .LVU834
 2852 03ac B4F5656F 		cmp	r4, #3664
 2853 03b0 40F0F380 		bne	.L308
 2854 03b4 0020     		movs	r0, #0
 2855              	.LVL477:
 2856              	.L215:
1073:Src/register_interface.c ****         }
 2857              		.loc 1 1073 11 is_stmt 1 view .LVU835
1073:Src/register_interface.c ****         }
 2858              		.loc 1 1073 17 is_stmt 0 view .LVU836
 2859 03b6 0223     		movs	r3, #2
 2860 03b8 3B80     		strh	r3, [r7]	@ movhi
 2861 03ba 4EE2     		b	.L194
 2862              	.LVL478:
 2863              	.L350:
1069:Src/register_interface.c ****               break;
 2864              		.loc 1 1069 22 view .LVU837
 2865 03bc 0520     		movs	r0, #5
 2866              	.LVL479:
1069:Src/register_interface.c ****               break;
 2867              		.loc 1 1069 22 view .LVU838
 2868 03be FAE7     		b	.L215
 2869              	.LVL480:
 2870              	.L320:
1069:Src/register_interface.c ****               break;
 2871              		.loc 1 1069 22 view .LVU839
 2872 03c0 41F2D053 		movw	r3, #5584
 2873 03c4 9C42     		cmp	r4, r3
 2874 03c6 00F0D280 		beq	.L267
 2875 03ca 41F21063 		movw	r3, #5648
 2876 03ce 9C42     		cmp	r4, r3
 2877 03d0 06D1     		bne	.L352
1045:Src/register_interface.c ****               break;
 2878              		.loc 1 1045 15 is_stmt 1 view .LVU840
1045:Src/register_interface.c ****               break;
 2879              		.loc 1 1045 29 is_stmt 0 view .LVU841
 2880 03d2 AC4B     		ldr	r3, .L369
 2881 03d4 1868     		ldr	r0, [r3]
 2882              	.LVL481:
1045:Src/register_interface.c ****               break;
 2883              		.loc 1 1045 29 view .LVU842
 2884 03d6 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 2885              	.LVL482:
1045:Src/register_interface.c ****               break;
 2886              		.loc 1 1045 27 view .LVU843
 2887 03da 3080     		strh	r0, [r6]	@ movhi
1046:Src/register_interface.c ****             }
 2888              		.loc 1 1046 15 is_stmt 1 view .LVU844
 2889              	.LBE84:
ARM GAS  /tmp/cccFCDTb.s 			page 90


 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2890              		.loc 1 665 11 is_stmt 0 view .LVU845
 2891 03dc 0020     		movs	r0, #0
 2892              	.LBB85:
1046:Src/register_interface.c ****             }
 2893              		.loc 1 1046 15 view .LVU846
 2894 03de EAE7     		b	.L215
 2895              	.LVL483:
 2896              	.L352:
1046:Src/register_interface.c ****             }
 2897              		.loc 1 1046 15 view .LVU847
 2898 03e0 41F29053 		movw	r3, #5520
 2899 03e4 9C42     		cmp	r4, r3
 2900 03e6 06D1     		bne	.L353
1033:Src/register_interface.c ****               break;
 2901              		.loc 1 1033 15 is_stmt 1 view .LVU848
1033:Src/register_interface.c ****               break;
 2902              		.loc 1 1033 29 is_stmt 0 view .LVU849
 2903 03e8 A74B     		ldr	r3, .L369+4
 2904 03ea 1868     		ldr	r0, [r3]
 2905              	.LVL484:
1033:Src/register_interface.c ****               break;
 2906              		.loc 1 1033 29 view .LVU850
 2907 03ec FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 2908              	.LVL485:
1033:Src/register_interface.c ****               break;
 2909              		.loc 1 1033 27 view .LVU851
 2910 03f0 3080     		strh	r0, [r6]	@ movhi
1034:Src/register_interface.c ****             }
 2911              		.loc 1 1034 15 is_stmt 1 view .LVU852
 2912              	.LBE85:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2913              		.loc 1 665 11 is_stmt 0 view .LVU853
 2914 03f2 0020     		movs	r0, #0
 2915              	.LBB86:
1034:Src/register_interface.c ****             }
 2916              		.loc 1 1034 15 view .LVU854
 2917 03f4 DFE7     		b	.L215
 2918              	.LVL486:
 2919              	.L353:
1069:Src/register_interface.c ****               break;
 2920              		.loc 1 1069 22 view .LVU855
 2921 03f6 0520     		movs	r0, #5
 2922              	.LVL487:
1069:Src/register_interface.c ****               break;
 2923              		.loc 1 1069 22 view .LVU856
 2924 03f8 DDE7     		b	.L215
 2925              	.LVL488:
 2926              	.L321:
1069:Src/register_interface.c ****               break;
 2927              		.loc 1 1069 22 view .LVU857
 2928 03fa 0520     		movs	r0, #5
 2929              	.LVL489:
1069:Src/register_interface.c ****               break;
 2930              		.loc 1 1069 22 view .LVU858
 2931 03fc DBE7     		b	.L215
 2932              	.LVL490:
ARM GAS  /tmp/cccFCDTb.s 			page 91


 2933              	.L212:
 738:Src/register_interface.c ****               break;
 2934              		.loc 1 738 15 is_stmt 1 view .LVU859
 738:Src/register_interface.c ****               break;
 2935              		.loc 1 738 28 is_stmt 0 view .LVU860
 2936 03fe A348     		ldr	r0, .L369+8
 2937              	.LVL491:
 738:Src/register_interface.c ****               break;
 2938              		.loc 1 738 28 view .LVU861
 2939 0400 FFF7FEFF 		bl	PID_GetKI
 2940              	.LVL492:
 738:Src/register_interface.c ****               break;
 2941              		.loc 1 738 26 view .LVU862
 2942 0404 3080     		strh	r0, [r6]	@ movhi
 739:Src/register_interface.c ****             }
 2943              		.loc 1 739 15 is_stmt 1 view .LVU863
 2944              	.LBE86:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2945              		.loc 1 665 11 is_stmt 0 view .LVU864
 2946 0406 0020     		movs	r0, #0
 2947              	.LBB87:
 739:Src/register_interface.c ****             }
 2948              		.loc 1 739 15 view .LVU865
 2949 0408 D5E7     		b	.L215
 2950              	.LVL493:
 2951              	.L210:
 750:Src/register_interface.c ****               break;
 2952              		.loc 1 750 15 is_stmt 1 view .LVU866
 750:Src/register_interface.c ****               break;
 2953              		.loc 1 750 28 is_stmt 0 view .LVU867
 2954 040a 9E4B     		ldr	r3, .L369
 2955 040c 1868     		ldr	r0, [r3]
 2956              	.LVL494:
 750:Src/register_interface.c ****               break;
 2957              		.loc 1 750 28 view .LVU868
 2958 040e FFF7FEFF 		bl	PID_GetKP
 2959              	.LVL495:
 750:Src/register_interface.c ****               break;
 2960              		.loc 1 750 26 view .LVU869
 2961 0412 3080     		strh	r0, [r6]	@ movhi
 751:Src/register_interface.c ****             }
 2962              		.loc 1 751 15 is_stmt 1 view .LVU870
 2963              	.LBE87:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2964              		.loc 1 665 11 is_stmt 0 view .LVU871
 2965 0414 0020     		movs	r0, #0
 2966              	.LBB88:
 751:Src/register_interface.c ****             }
 2967              		.loc 1 751 15 view .LVU872
 2968 0416 CEE7     		b	.L215
 2969              	.LVL496:
 2970              	.L216:
 756:Src/register_interface.c ****               break;
 2971              		.loc 1 756 15 is_stmt 1 view .LVU873
 756:Src/register_interface.c ****               break;
 2972              		.loc 1 756 28 is_stmt 0 view .LVU874
 2973 0418 9A4B     		ldr	r3, .L369
ARM GAS  /tmp/cccFCDTb.s 			page 92


 2974 041a 1868     		ldr	r0, [r3]
 2975              	.LVL497:
 756:Src/register_interface.c ****               break;
 2976              		.loc 1 756 28 view .LVU875
 2977 041c FFF7FEFF 		bl	PID_GetKI
 2978              	.LVL498:
 756:Src/register_interface.c ****               break;
 2979              		.loc 1 756 26 view .LVU876
 2980 0420 3080     		strh	r0, [r6]	@ movhi
 757:Src/register_interface.c ****             }
 2981              		.loc 1 757 15 is_stmt 1 view .LVU877
 2982              	.LBE88:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2983              		.loc 1 665 11 is_stmt 0 view .LVU878
 2984 0422 0020     		movs	r0, #0
 2985              	.LBB89:
 757:Src/register_interface.c ****             }
 2986              		.loc 1 757 15 view .LVU879
 2987 0424 C7E7     		b	.L215
 2988              	.LVL499:
 2989              	.L208:
 768:Src/register_interface.c ****               break;
 2990              		.loc 1 768 15 is_stmt 1 view .LVU880
 768:Src/register_interface.c ****               break;
 2991              		.loc 1 768 28 is_stmt 0 view .LVU881
 2992 0426 984B     		ldr	r3, .L369+4
 2993 0428 1868     		ldr	r0, [r3]
 2994              	.LVL500:
 768:Src/register_interface.c ****               break;
 2995              		.loc 1 768 28 view .LVU882
 2996 042a FFF7FEFF 		bl	PID_GetKP
 2997              	.LVL501:
 768:Src/register_interface.c ****               break;
 2998              		.loc 1 768 26 view .LVU883
 2999 042e 3080     		strh	r0, [r6]	@ movhi
 769:Src/register_interface.c ****             }
 3000              		.loc 1 769 15 is_stmt 1 view .LVU884
 3001              	.LBE89:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3002              		.loc 1 665 11 is_stmt 0 view .LVU885
 3003 0430 0020     		movs	r0, #0
 3004              	.LBB90:
 769:Src/register_interface.c ****             }
 3005              		.loc 1 769 15 view .LVU886
 3006 0432 C0E7     		b	.L215
 3007              	.LVL502:
 3008              	.L220:
 780:Src/register_interface.c ****               break;
 3009              		.loc 1 780 15 is_stmt 1 view .LVU887
 780:Src/register_interface.c ****               break;
 3010              		.loc 1 780 28 is_stmt 0 view .LVU888
 3011 0434 944B     		ldr	r3, .L369+4
 3012 0436 1868     		ldr	r0, [r3]
 3013              	.LVL503:
 780:Src/register_interface.c ****               break;
 3014              		.loc 1 780 28 view .LVU889
 3015 0438 FFF7FEFF 		bl	PID_GetKD
ARM GAS  /tmp/cccFCDTb.s 			page 93


 3016              	.LVL504:
 780:Src/register_interface.c ****               break;
 3017              		.loc 1 780 26 view .LVU890
 3018 043c 3080     		strh	r0, [r6]	@ movhi
 781:Src/register_interface.c ****             }
 3019              		.loc 1 781 15 is_stmt 1 view .LVU891
 3020              	.LBE90:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3021              		.loc 1 665 11 is_stmt 0 view .LVU892
 3022 043e 0020     		movs	r0, #0
 3023              	.LBB91:
 781:Src/register_interface.c ****             }
 3024              		.loc 1 781 15 view .LVU893
 3025 0440 B9E7     		b	.L215
 3026              	.LVL505:
 3027              	.L229:
 786:Src/register_interface.c ****               break;
 3028              		.loc 1 786 15 is_stmt 1 view .LVU894
 786:Src/register_interface.c ****               break;
 3029              		.loc 1 786 29 is_stmt 0 view .LVU895
 3030 0442 9348     		ldr	r0, .L369+12
 3031              	.LVL506:
 786:Src/register_interface.c ****               break;
 3032              		.loc 1 786 29 view .LVU896
 3033 0444 FFF7FEFF 		bl	VBS_GetAvBusVoltage_V
 3034              	.LVL507:
 786:Src/register_interface.c ****               break;
 3035              		.loc 1 786 27 view .LVU897
 3036 0448 3080     		strh	r0, [r6]	@ movhi
 787:Src/register_interface.c ****             }
 3037              		.loc 1 787 15 is_stmt 1 view .LVU898
 3038              	.LBE91:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3039              		.loc 1 665 11 is_stmt 0 view .LVU899
 3040 044a 0020     		movs	r0, #0
 3041              	.LBB92:
 787:Src/register_interface.c ****             }
 3042              		.loc 1 787 15 view .LVU900
 3043 044c B3E7     		b	.L215
 3044              	.LVL508:
 3045              	.L227:
 798:Src/register_interface.c ****               break;
 3046              		.loc 1 798 15 is_stmt 1 view .LVU901
 798:Src/register_interface.c ****               break;
 3047              		.loc 1 798 28 is_stmt 0 view .LVU902
 3048 044e 9148     		ldr	r0, .L369+16
 3049              	.LVL509:
 798:Src/register_interface.c ****               break;
 3050              		.loc 1 798 28 view .LVU903
 3051 0450 FFF7FEFF 		bl	MCI_GetIab
 3052              	.LVL510:
 798:Src/register_interface.c ****               break;
 3053              		.loc 1 798 26 view .LVU904
 3054 0454 3080     		strh	r0, [r6]	@ movhi
 799:Src/register_interface.c ****             }
 3055              		.loc 1 799 15 is_stmt 1 view .LVU905
 3056              	.LBE92:
ARM GAS  /tmp/cccFCDTb.s 			page 94


 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3057              		.loc 1 665 11 is_stmt 0 view .LVU906
 3058 0456 0020     		movs	r0, #0
 3059              	.LBB93:
 799:Src/register_interface.c ****             }
 3060              		.loc 1 799 15 view .LVU907
 3061 0458 ADE7     		b	.L215
 3062              	.LVL511:
 3063              	.L232:
 804:Src/register_interface.c ****               break;
 3064              		.loc 1 804 15 is_stmt 1 view .LVU908
 804:Src/register_interface.c ****               break;
 3065              		.loc 1 804 28 is_stmt 0 view .LVU909
 3066 045a 8E48     		ldr	r0, .L369+16
 3067              	.LVL512:
 804:Src/register_interface.c ****               break;
 3068              		.loc 1 804 28 view .LVU910
 3069 045c FFF7FEFF 		bl	MCI_GetIab
 3070              	.LVL513:
 804:Src/register_interface.c ****               break;
 3071              		.loc 1 804 45 view .LVU911
 3072 0460 0314     		asrs	r3, r0, #16
 804:Src/register_interface.c ****               break;
 3073              		.loc 1 804 26 view .LVU912
 3074 0462 3380     		strh	r3, [r6]	@ movhi
 805:Src/register_interface.c ****             }
 3075              		.loc 1 805 15 is_stmt 1 view .LVU913
 3076              	.LBE93:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3077              		.loc 1 665 11 is_stmt 0 view .LVU914
 3078 0464 0020     		movs	r0, #0
 3079              	.LBB94:
 805:Src/register_interface.c ****             }
 3080              		.loc 1 805 15 view .LVU915
 3081 0466 A6E7     		b	.L215
 3082              	.LVL514:
 3083              	.L225:
 816:Src/register_interface.c ****               break;
 3084              		.loc 1 816 15 is_stmt 1 view .LVU916
 816:Src/register_interface.c ****               break;
 3085              		.loc 1 816 28 is_stmt 0 view .LVU917
 3086 0468 8A48     		ldr	r0, .L369+16
 3087              	.LVL515:
 816:Src/register_interface.c ****               break;
 3088              		.loc 1 816 28 view .LVU918
 3089 046a FFF7FEFF 		bl	MCI_GetIalphabeta
 3090              	.LVL516:
 816:Src/register_interface.c ****               break;
 3091              		.loc 1 816 52 view .LVU919
 3092 046e 0314     		asrs	r3, r0, #16
 816:Src/register_interface.c ****               break;
 3093              		.loc 1 816 26 view .LVU920
 3094 0470 3380     		strh	r3, [r6]	@ movhi
 817:Src/register_interface.c ****             }
 3095              		.loc 1 817 15 is_stmt 1 view .LVU921
 3096              	.LBE94:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 95


 3097              		.loc 1 665 11 is_stmt 0 view .LVU922
 3098 0472 0020     		movs	r0, #0
 3099              	.LBB95:
 817:Src/register_interface.c ****             }
 3100              		.loc 1 817 15 view .LVU923
 3101 0474 9FE7     		b	.L215
 3102              	.LVL517:
 3103              	.L236:
 822:Src/register_interface.c ****               break;
 3104              		.loc 1 822 15 is_stmt 1 view .LVU924
 822:Src/register_interface.c ****               break;
 3105              		.loc 1 822 28 is_stmt 0 view .LVU925
 3106 0476 8748     		ldr	r0, .L369+16
 3107              	.LVL518:
 822:Src/register_interface.c ****               break;
 3108              		.loc 1 822 28 view .LVU926
 3109 0478 FFF7FEFF 		bl	MCI_GetIqd
 3110              	.LVL519:
 822:Src/register_interface.c ****               break;
 3111              		.loc 1 822 26 view .LVU927
 3112 047c 3080     		strh	r0, [r6]	@ movhi
 823:Src/register_interface.c ****             }
 3113              		.loc 1 823 15 is_stmt 1 view .LVU928
 3114              	.LBE95:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3115              		.loc 1 665 11 is_stmt 0 view .LVU929
 3116 047e 0020     		movs	r0, #0
 3117              	.LBB96:
 823:Src/register_interface.c ****             }
 3118              		.loc 1 823 15 view .LVU930
 3119 0480 99E7     		b	.L215
 3120              	.LVL520:
 3121              	.L234:
 834:Src/register_interface.c ****               break;
 3122              		.loc 1 834 15 is_stmt 1 view .LVU931
 834:Src/register_interface.c ****               break;
 3123              		.loc 1 834 28 is_stmt 0 view .LVU932
 3124 0482 8448     		ldr	r0, .L369+16
 3125              	.LVL521:
 834:Src/register_interface.c ****               break;
 3126              		.loc 1 834 28 view .LVU933
 3127 0484 FFF7FEFF 		bl	MCI_GetIqdref
 3128              	.LVL522:
 834:Src/register_interface.c ****               break;
 3129              		.loc 1 834 26 view .LVU934
 3130 0488 3080     		strh	r0, [r6]	@ movhi
 835:Src/register_interface.c ****             }
 3131              		.loc 1 835 15 is_stmt 1 view .LVU935
 3132              	.LBE96:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3133              		.loc 1 665 11 is_stmt 0 view .LVU936
 3134 048a 0020     		movs	r0, #0
 3135              	.LBB97:
 835:Src/register_interface.c ****             }
 3136              		.loc 1 835 15 view .LVU937
 3137 048c 93E7     		b	.L215
 3138              	.LVL523:
ARM GAS  /tmp/cccFCDTb.s 			page 96


 3139              	.L238:
 840:Src/register_interface.c ****               break;
 3140              		.loc 1 840 15 is_stmt 1 view .LVU938
 840:Src/register_interface.c ****               break;
 3141              		.loc 1 840 28 is_stmt 0 view .LVU939
 3142 048e 8148     		ldr	r0, .L369+16
 3143              	.LVL524:
 840:Src/register_interface.c ****               break;
 3144              		.loc 1 840 28 view .LVU940
 3145 0490 FFF7FEFF 		bl	MCI_GetIqdref
 3146              	.LVL525:
 840:Src/register_interface.c ****               break;
 3147              		.loc 1 840 48 view .LVU941
 3148 0494 0314     		asrs	r3, r0, #16
 840:Src/register_interface.c ****               break;
 3149              		.loc 1 840 26 view .LVU942
 3150 0496 3380     		strh	r3, [r6]	@ movhi
 841:Src/register_interface.c ****             }
 3151              		.loc 1 841 15 is_stmt 1 view .LVU943
 3152              	.LBE97:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3153              		.loc 1 665 11 is_stmt 0 view .LVU944
 3154 0498 0020     		movs	r0, #0
 3155              	.LBB98:
 841:Src/register_interface.c ****             }
 3156              		.loc 1 841 15 view .LVU945
 3157 049a 8CE7     		b	.L215
 3158              	.LVL526:
 3159              	.L204:
 852:Src/register_interface.c ****               break;
 3160              		.loc 1 852 15 is_stmt 1 view .LVU946
 852:Src/register_interface.c ****               break;
 3161              		.loc 1 852 28 is_stmt 0 view .LVU947
 3162 049c 7D48     		ldr	r0, .L369+16
 3163              	.LVL527:
 852:Src/register_interface.c ****               break;
 3164              		.loc 1 852 28 view .LVU948
 3165 049e FFF7FEFF 		bl	MCI_GetVqd
 3166              	.LVL528:
 852:Src/register_interface.c ****               break;
 3167              		.loc 1 852 45 view .LVU949
 3168 04a2 0314     		asrs	r3, r0, #16
 852:Src/register_interface.c ****               break;
 3169              		.loc 1 852 26 view .LVU950
 3170 04a4 3380     		strh	r3, [r6]	@ movhi
 853:Src/register_interface.c ****             }
 3171              		.loc 1 853 15 is_stmt 1 view .LVU951
 3172              	.LBE98:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3173              		.loc 1 665 11 is_stmt 0 view .LVU952
 3174 04a6 0020     		movs	r0, #0
 3175              	.LBB99:
 853:Src/register_interface.c ****             }
 3176              		.loc 1 853 15 view .LVU953
 3177 04a8 85E7     		b	.L215
 3178              	.LVL529:
 3179              	.L246:
ARM GAS  /tmp/cccFCDTb.s 			page 97


 864:Src/register_interface.c ****               break;
 3180              		.loc 1 864 15 is_stmt 1 view .LVU954
 864:Src/register_interface.c ****               break;
 3181              		.loc 1 864 28 is_stmt 0 view .LVU955
 3182 04aa 7A48     		ldr	r0, .L369+16
 3183              	.LVL530:
 864:Src/register_interface.c ****               break;
 3184              		.loc 1 864 28 view .LVU956
 3185 04ac FFF7FEFF 		bl	MCI_GetValphabeta
 3186              	.LVL531:
 864:Src/register_interface.c ****               break;
 3187              		.loc 1 864 52 view .LVU957
 3188 04b0 0314     		asrs	r3, r0, #16
 864:Src/register_interface.c ****               break;
 3189              		.loc 1 864 26 view .LVU958
 3190 04b2 3380     		strh	r3, [r6]	@ movhi
 865:Src/register_interface.c ****             }
 3191              		.loc 1 865 15 is_stmt 1 view .LVU959
 3192              	.LBE99:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3193              		.loc 1 665 11 is_stmt 0 view .LVU960
 3194 04b4 0020     		movs	r0, #0
 3195              	.LBB100:
 865:Src/register_interface.c ****             }
 3196              		.loc 1 865 15 view .LVU961
 3197 04b6 7EE7     		b	.L215
 3198              	.LVL532:
 3199              	.L244:
 877:Src/register_interface.c ****               break;
 3200              		.loc 1 877 15 is_stmt 1 view .LVU962
 877:Src/register_interface.c ****               break;
 3201              		.loc 1 877 28 is_stmt 0 view .LVU963
 3202 04b8 7748     		ldr	r0, .L369+20
 3203              	.LVL533:
 877:Src/register_interface.c ****               break;
 3204              		.loc 1 877 28 view .LVU964
 3205 04ba FFF7FEFF 		bl	SPD_GetS16Speed
 3206              	.LVL534:
 877:Src/register_interface.c ****               break;
 3207              		.loc 1 877 26 view .LVU965
 3208 04be 3080     		strh	r0, [r6]	@ movhi
 878:Src/register_interface.c ****             }
 3209              		.loc 1 878 15 is_stmt 1 view .LVU966
 3210              	.LBE100:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3211              		.loc 1 665 11 is_stmt 0 view .LVU967
 3212 04c0 0020     		movs	r0, #0
 3213              	.LBB101:
 878:Src/register_interface.c ****             }
 3214              		.loc 1 878 15 view .LVU968
 3215 04c2 78E7     		b	.L215
 3216              	.LVL535:
 3217              	.L249:
 883:Src/register_interface.c ****               break;
 3218              		.loc 1 883 15 is_stmt 1 view .LVU969
 883:Src/register_interface.c ****               break;
 3219              		.loc 1 883 28 is_stmt 0 view .LVU970
ARM GAS  /tmp/cccFCDTb.s 			page 98


 3220 04c4 7448     		ldr	r0, .L369+20
 3221              	.LVL536:
 883:Src/register_interface.c ****               break;
 3222              		.loc 1 883 28 view .LVU971
 3223 04c6 FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 3224              	.LVL537:
 883:Src/register_interface.c ****               break;
 3225              		.loc 1 883 26 view .LVU972
 3226 04ca 3080     		strh	r0, [r6]	@ movhi
 884:Src/register_interface.c ****             }
 3227              		.loc 1 884 15 is_stmt 1 view .LVU973
 3228              	.LBE101:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3229              		.loc 1 665 11 is_stmt 0 view .LVU974
 3230 04cc 0020     		movs	r0, #0
 3231              	.LBB102:
 884:Src/register_interface.c ****             }
 3232              		.loc 1 884 15 view .LVU975
 3233 04ce 72E7     		b	.L215
 3234              	.LVL538:
 3235              	.L242:
 895:Src/register_interface.c ****               break;
 3236              		.loc 1 895 15 is_stmt 1 view .LVU976
 895:Src/register_interface.c ****               break;
 3237              		.loc 1 895 28 is_stmt 0 view .LVU977
 3238 04d0 7148     		ldr	r0, .L369+20
 3239              	.LVL539:
 895:Src/register_interface.c ****               break;
 3240              		.loc 1 895 28 view .LVU978
 3241 04d2 FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 3242              	.LVL540:
 895:Src/register_interface.c ****               break;
 3243              		.loc 1 895 26 view .LVU979
 3244 04d6 3080     		strh	r0, [r6]	@ movhi
 896:Src/register_interface.c ****             }
 3245              		.loc 1 896 15 is_stmt 1 view .LVU980
 3246              	.LBE102:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3247              		.loc 1 665 11 is_stmt 0 view .LVU981
 3248 04d8 0020     		movs	r0, #0
 3249              	.LBB103:
 896:Src/register_interface.c ****             }
 3250              		.loc 1 896 15 view .LVU982
 3251 04da 6CE7     		b	.L215
 3252              	.LVL541:
 3253              	.L218:
 3254              	.LBB63:
 916:Src/register_interface.c ****               int16_t hC2;
 3255              		.loc 1 916 15 is_stmt 1 view .LVU983
 917:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 3256              		.loc 1 917 15 view .LVU984
 918:Src/register_interface.c ****               *regdata16 = hC2;
 3257              		.loc 1 918 15 view .LVU985
 3258 04dc 03AA     		add	r2, sp, #12
 3259 04de 0DF10A01 		add	r1, sp, #10
 3260              	.LVL542:
 918:Src/register_interface.c ****               *regdata16 = hC2;
ARM GAS  /tmp/cccFCDTb.s 			page 99


 3261              		.loc 1 918 15 is_stmt 0 view .LVU986
 3262 04e2 6D48     		ldr	r0, .L369+20
 3263              	.LVL543:
 918:Src/register_interface.c ****               *regdata16 = hC2;
 3264              		.loc 1 918 15 view .LVU987
 3265 04e4 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 3266              	.LVL544:
 919:Src/register_interface.c ****               break;
 3267              		.loc 1 919 15 is_stmt 1 view .LVU988
 919:Src/register_interface.c ****               break;
 3268              		.loc 1 919 26 is_stmt 0 view .LVU989
 3269 04e8 BDF90C30 		ldrsh	r3, [sp, #12]
 3270 04ec 3380     		strh	r3, [r6]	@ movhi
 920:Src/register_interface.c ****             }
 3271              		.loc 1 920 15 is_stmt 1 view .LVU990
 3272              	.LBE63:
 3273              	.LBE103:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3274              		.loc 1 665 11 is_stmt 0 view .LVU991
 3275 04ee 0020     		movs	r0, #0
 3276 04f0 61E7     		b	.L215
 3277              	.LVL545:
 3278              	.L206:
 3279              	.LBB104:
 925:Src/register_interface.c ****               break;
 3280              		.loc 1 925 15 is_stmt 1 view .LVU992
 925:Src/register_interface.c ****               break;
 3281              		.loc 1 925 28 is_stmt 0 view .LVU993
 3282 04f2 6A48     		ldr	r0, .L369+24
 3283              	.LVL546:
 925:Src/register_interface.c ****               break;
 3284              		.loc 1 925 28 view .LVU994
 3285 04f4 FFF7FEFF 		bl	PID_GetKI
 3286              	.LVL547:
 925:Src/register_interface.c ****               break;
 3287              		.loc 1 925 26 view .LVU995
 3288 04f8 3080     		strh	r0, [r6]	@ movhi
 926:Src/register_interface.c ****             }
 3289              		.loc 1 926 15 is_stmt 1 view .LVU996
 3290              	.LBE104:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3291              		.loc 1 665 11 is_stmt 0 view .LVU997
 3292 04fa 0020     		movs	r0, #0
 3293              	.LBB105:
 926:Src/register_interface.c ****             }
 3294              		.loc 1 926 15 view .LVU998
 3295 04fc 5BE7     		b	.L215
 3296              	.LVL548:
 3297              	.L253:
 937:Src/register_interface.c ****               {
 3298              		.loc 1 937 15 is_stmt 1 view .LVU999
 940:Src/register_interface.c ****               }
 3299              		.loc 1 940 17 view .LVU1000
 940:Src/register_interface.c ****               }
 3300              		.loc 1 940 30 is_stmt 0 view .LVU1001
 3301 04fe 6848     		ldr	r0, .L369+28
 3302              	.LVL549:
ARM GAS  /tmp/cccFCDTb.s 			page 100


 940:Src/register_interface.c ****               }
 3303              		.loc 1 940 30 view .LVU1002
 3304 0500 FFF7FEFF 		bl	SPD_GetElAngle
 3305              	.LVL550:
 940:Src/register_interface.c ****               }
 3306              		.loc 1 940 28 view .LVU1003
 3307 0504 3080     		strh	r0, [r6]	@ movhi
 3308              	.LBE105:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3309              		.loc 1 665 11 view .LVU1004
 3310 0506 0020     		movs	r0, #0
 3311              	.LBB106:
 3312 0508 55E7     		b	.L215
 3313              	.LVL551:
 3314              	.L251:
 958:Src/register_interface.c ****               break;
 3315              		.loc 1 958 15 is_stmt 1 view .LVU1005
 958:Src/register_interface.c ****               break;
 3316              		.loc 1 958 28 is_stmt 0 view .LVU1006
 3317 050a 6548     		ldr	r0, .L369+28
 3318              	.LVL552:
 958:Src/register_interface.c ****               break;
 3319              		.loc 1 958 28 view .LVU1007
 3320 050c FFF7FEFF 		bl	STO_CR_GetEstimatedCurrent
 3321              	.LVL553:
 958:Src/register_interface.c ****               break;
 3322              		.loc 1 958 26 view .LVU1008
 3323 0510 3080     		strh	r0, [r6]	@ movhi
 959:Src/register_interface.c ****             }
 3324              		.loc 1 959 15 is_stmt 1 view .LVU1009
 3325              	.LBE106:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3326              		.loc 1 665 11 is_stmt 0 view .LVU1010
 3327 0512 0020     		movs	r0, #0
 3328              	.LBB107:
 959:Src/register_interface.c ****             }
 3329              		.loc 1 959 15 view .LVU1011
 3330 0514 4FE7     		b	.L215
 3331              	.LVL554:
 3332              	.L256:
 964:Src/register_interface.c ****               break;
 3333              		.loc 1 964 15 is_stmt 1 view .LVU1012
 964:Src/register_interface.c ****               break;
 3334              		.loc 1 964 28 is_stmt 0 view .LVU1013
 3335 0516 6248     		ldr	r0, .L369+28
 3336              	.LVL555:
 964:Src/register_interface.c ****               break;
 3337              		.loc 1 964 28 view .LVU1014
 3338 0518 FFF7FEFF 		bl	STO_CR_GetEstimatedCurrent
 3339              	.LVL556:
 964:Src/register_interface.c ****               break;
 3340              		.loc 1 964 76 view .LVU1015
 3341 051c 0314     		asrs	r3, r0, #16
 964:Src/register_interface.c ****               break;
 3342              		.loc 1 964 26 view .LVU1016
 3343 051e 3380     		strh	r3, [r6]	@ movhi
 965:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 101


 3344              		.loc 1 965 15 is_stmt 1 view .LVU1017
 3345              	.LBE107:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3346              		.loc 1 665 11 is_stmt 0 view .LVU1018
 3347 0520 0020     		movs	r0, #0
 3348              	.LBB108:
 965:Src/register_interface.c ****             }
 3349              		.loc 1 965 15 view .LVU1019
 3350 0522 48E7     		b	.L215
 3351              	.LVL557:
 3352              	.L240:
 976:Src/register_interface.c ****               break;
 3353              		.loc 1 976 15 is_stmt 1 view .LVU1020
 976:Src/register_interface.c ****               break;
 3354              		.loc 1 976 28 is_stmt 0 view .LVU1021
 3355 0524 5E48     		ldr	r0, .L369+28
 3356              	.LVL558:
 976:Src/register_interface.c ****               break;
 3357              		.loc 1 976 28 view .LVU1022
 3358 0526 FFF7FEFF 		bl	STO_CR_GetEstimatedBemf
 3359              	.LVL559:
 976:Src/register_interface.c ****               break;
 3360              		.loc 1 976 73 view .LVU1023
 3361 052a 0314     		asrs	r3, r0, #16
 976:Src/register_interface.c ****               break;
 3362              		.loc 1 976 26 view .LVU1024
 3363 052c 3380     		strh	r3, [r6]	@ movhi
 977:Src/register_interface.c ****             }
 3364              		.loc 1 977 15 is_stmt 1 view .LVU1025
 3365              	.LBE108:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3366              		.loc 1 665 11 is_stmt 0 view .LVU1026
 3367 052e 0020     		movs	r0, #0
 3368              	.LBB109:
 977:Src/register_interface.c ****             }
 3369              		.loc 1 977 15 view .LVU1027
 3370 0530 41E7     		b	.L215
 3371              	.LVL560:
 3372              	.L223:
 3373              	.LBB64:
 982:Src/register_interface.c ****               int16_t hC2;
 3374              		.loc 1 982 15 is_stmt 1 view .LVU1028
 983:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 3375              		.loc 1 983 15 view .LVU1029
 984:Src/register_interface.c ****               *regdata16 = hC1;
 3376              		.loc 1 984 15 view .LVU1030
 3377 0532 03AA     		add	r2, sp, #12
 3378 0534 0DF10A01 		add	r1, sp, #10
 3379              	.LVL561:
 984:Src/register_interface.c ****               *regdata16 = hC1;
 3380              		.loc 1 984 15 is_stmt 0 view .LVU1031
 3381 0538 5948     		ldr	r0, .L369+28
 3382              	.LVL562:
 984:Src/register_interface.c ****               *regdata16 = hC1;
 3383              		.loc 1 984 15 view .LVU1032
 3384 053a FFF7FEFF 		bl	STO_CR_GetObserverGains
 3385              	.LVL563:
ARM GAS  /tmp/cccFCDTb.s 			page 102


 985:Src/register_interface.c ****               break;
 3386              		.loc 1 985 15 is_stmt 1 view .LVU1033
 985:Src/register_interface.c ****               break;
 3387              		.loc 1 985 26 is_stmt 0 view .LVU1034
 3388 053e BDF90A30 		ldrsh	r3, [sp, #10]
 3389 0542 3380     		strh	r3, [r6]	@ movhi
 986:Src/register_interface.c ****             }
 3390              		.loc 1 986 15 is_stmt 1 view .LVU1035
 3391              	.LBE64:
 3392              	.LBE109:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3393              		.loc 1 665 11 is_stmt 0 view .LVU1036
 3394 0544 0020     		movs	r0, #0
 3395 0546 36E7     		b	.L215
 3396              	.LVL564:
 3397              	.L260:
 3398              	.LBB110:
1010:Src/register_interface.c ****               break;
 3399              		.loc 1 1010 15 is_stmt 1 view .LVU1037
1010:Src/register_interface.c ****               break;
 3400              		.loc 1 1010 39 is_stmt 0 view .LVU1038
 3401 0548 5048     		ldr	r0, .L369+8
 3402              	.LVL565:
1010:Src/register_interface.c ****               break;
 3403              		.loc 1 1010 39 view .LVU1039
 3404 054a FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3405              	.LVL566:
1010:Src/register_interface.c ****               break;
 3406              		.loc 1 1010 27 view .LVU1040
 3407 054e 3080     		strh	r0, [r6]	@ movhi
1011:Src/register_interface.c ****             }
 3408              		.loc 1 1011 15 is_stmt 1 view .LVU1041
 3409              	.LBE110:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3410              		.loc 1 665 11 is_stmt 0 view .LVU1042
 3411 0550 0020     		movs	r0, #0
 3412              	.LBB111:
1011:Src/register_interface.c ****             }
 3413              		.loc 1 1011 15 view .LVU1043
 3414 0552 30E7     		b	.L215
 3415              	.LVL567:
 3416              	.L263:
1016:Src/register_interface.c ****               break;
 3417              		.loc 1 1016 15 is_stmt 1 view .LVU1044
1016:Src/register_interface.c ****               break;
 3418              		.loc 1 1016 29 is_stmt 0 view .LVU1045
 3419 0554 4D48     		ldr	r0, .L369+8
 3420              	.LVL568:
1016:Src/register_interface.c ****               break;
 3421              		.loc 1 1016 29 view .LVU1046
 3422 0556 FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3423              	.LVL569:
1016:Src/register_interface.c ****               break;
 3424              		.loc 1 1016 27 view .LVU1047
 3425 055a 3080     		strh	r0, [r6]	@ movhi
1017:Src/register_interface.c ****             }
 3426              		.loc 1 1017 15 is_stmt 1 view .LVU1048
ARM GAS  /tmp/cccFCDTb.s 			page 103


 3427              	.LBE111:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3428              		.loc 1 665 11 is_stmt 0 view .LVU1049
 3429 055c 0020     		movs	r0, #0
 3430              	.LBB112:
1017:Src/register_interface.c ****             }
 3431              		.loc 1 1017 15 view .LVU1050
 3432 055e 2AE7     		b	.L215
 3433              	.LVL570:
 3434              	.L258:
1027:Src/register_interface.c ****               break;
 3435              		.loc 1 1027 15 is_stmt 1 view .LVU1051
1027:Src/register_interface.c ****               break;
 3436              		.loc 1 1027 29 is_stmt 0 view .LVU1052
 3437 0560 494B     		ldr	r3, .L369+4
 3438 0562 1868     		ldr	r0, [r3]
 3439              	.LVL571:
1027:Src/register_interface.c ****               break;
 3440              		.loc 1 1027 29 view .LVU1053
 3441 0564 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3442              	.LVL572:
1027:Src/register_interface.c ****               break;
 3443              		.loc 1 1027 27 view .LVU1054
 3444 0568 3080     		strh	r0, [r6]	@ movhi
1028:Src/register_interface.c ****             }
 3445              		.loc 1 1028 15 is_stmt 1 view .LVU1055
 3446              	.LBE112:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3447              		.loc 1 665 11 is_stmt 0 view .LVU1056
 3448 056a 0020     		movs	r0, #0
 3449              	.LBB113:
1028:Src/register_interface.c ****             }
 3450              		.loc 1 1028 15 view .LVU1057
 3451 056c 23E7     		b	.L215
 3452              	.LVL573:
 3453              	.L267:
1039:Src/register_interface.c ****               break;
 3454              		.loc 1 1039 15 is_stmt 1 view .LVU1058
1039:Src/register_interface.c ****               break;
 3455              		.loc 1 1039 29 is_stmt 0 view .LVU1059
 3456 056e 454B     		ldr	r3, .L369
 3457 0570 1868     		ldr	r0, [r3]
 3458              	.LVL574:
1039:Src/register_interface.c ****               break;
 3459              		.loc 1 1039 29 view .LVU1060
 3460 0572 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 3461              	.LVL575:
1039:Src/register_interface.c ****               break;
 3462              		.loc 1 1039 27 view .LVU1061
 3463 0576 3080     		strh	r0, [r6]	@ movhi
1040:Src/register_interface.c ****             }
 3464              		.loc 1 1040 15 is_stmt 1 view .LVU1062
 3465              	.LBE113:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3466              		.loc 1 665 11 is_stmt 0 view .LVU1063
 3467 0578 0020     		movs	r0, #0
 3468              	.LBB114:
ARM GAS  /tmp/cccFCDTb.s 			page 104


1040:Src/register_interface.c ****             }
 3469              		.loc 1 1040 15 view .LVU1064
 3470 057a 1CE7     		b	.L215
 3471              	.LVL576:
 3472              	.L265:
1051:Src/register_interface.c ****               break;
 3473              		.loc 1 1051 15 is_stmt 1 view .LVU1065
1051:Src/register_interface.c ****               break;
 3474              		.loc 1 1051 29 is_stmt 0 view .LVU1066
 3475 057c 414B     		ldr	r3, .L369
 3476 057e 1868     		ldr	r0, [r3]
 3477              	.LVL577:
1051:Src/register_interface.c ****               break;
 3478              		.loc 1 1051 29 view .LVU1067
 3479 0580 FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3480              	.LVL578:
1051:Src/register_interface.c ****               break;
 3481              		.loc 1 1051 27 view .LVU1068
 3482 0584 3080     		strh	r0, [r6]	@ movhi
1052:Src/register_interface.c ****             }
 3483              		.loc 1 1052 15 is_stmt 1 view .LVU1069
 3484              	.LBE114:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3485              		.loc 1 665 11 is_stmt 0 view .LVU1070
 3486 0586 0020     		movs	r0, #0
 3487              	.LBB115:
1052:Src/register_interface.c ****             }
 3488              		.loc 1 1052 15 view .LVU1071
 3489 0588 15E7     		b	.L215
 3490              	.LVL579:
 3491              	.L270:
1057:Src/register_interface.c ****               break;
 3492              		.loc 1 1057 15 is_stmt 1 view .LVU1072
1057:Src/register_interface.c ****               break;
 3493              		.loc 1 1057 29 is_stmt 0 view .LVU1073
 3494 058a 4448     		ldr	r0, .L369+24
 3495              	.LVL580:
1057:Src/register_interface.c ****               break;
 3496              		.loc 1 1057 29 view .LVU1074
 3497 058c FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3498              	.LVL581:
1057:Src/register_interface.c ****               break;
 3499              		.loc 1 1057 27 view .LVU1075
 3500 0590 3080     		strh	r0, [r6]	@ movhi
1058:Src/register_interface.c ****             }
 3501              		.loc 1 1058 15 is_stmt 1 view .LVU1076
 3502              	.LBE115:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3503              		.loc 1 665 11 is_stmt 0 view .LVU1077
 3504 0592 0020     		movs	r0, #0
 3505              	.LBB116:
1058:Src/register_interface.c ****             }
 3506              		.loc 1 1058 15 view .LVU1078
 3507 0594 0FE7     		b	.L215
 3508              	.LVL582:
 3509              	.L307:
1058:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 105


 3510              		.loc 1 1058 15 view .LVU1079
 3511 0596 0020     		movs	r0, #0
 3512              	.LVL583:
1058:Src/register_interface.c ****             }
 3513              		.loc 1 1058 15 view .LVU1080
 3514 0598 0DE7     		b	.L215
 3515              	.LVL584:
 3516              	.L308:
1069:Src/register_interface.c ****               break;
 3517              		.loc 1 1069 22 view .LVU1081
 3518 059a 0520     		movs	r0, #5
 3519              	.LVL585:
1069:Src/register_interface.c ****               break;
 3520              		.loc 1 1069 22 view .LVU1082
 3521 059c 0BE7     		b	.L215
 3522              	.LVL586:
 3523              	.L198:
1069:Src/register_interface.c ****               break;
 3524              		.loc 1 1069 22 view .LVU1083
 3525              	.LBE116:
 3526              	.LBB117:
1084:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
 3527              		.loc 1 1084 9 is_stmt 1 view .LVU1084
1085:Src/register_interface.c **** 
 3528              		.loc 1 1085 9 view .LVU1085
1087:Src/register_interface.c ****         {
 3529              		.loc 1 1087 9 view .LVU1086
1087:Src/register_interface.c ****         {
 3530              		.loc 1 1087 23 is_stmt 0 view .LVU1087
 3531 059e 9BB2     		uxth	r3, r3
1087:Src/register_interface.c ****         {
 3532              		.loc 1 1087 12 view .LVU1088
 3533 05a0 032B     		cmp	r3, #3
 3534 05a2 40F25E81 		bls	.L309
1089:Src/register_interface.c ****           {
 3535              		.loc 1 1089 11 is_stmt 1 view .LVU1089
 3536 05a6 B4F58C7F 		cmp	r4, #280
 3537 05aa 49D0     		beq	.L272
 3538 05ac 1DD8     		bhi	.L273
 3539 05ae 982C     		cmp	r4, #152
 3540 05b0 3DD0     		beq	.L274
 3541 05b2 07D9     		bls	.L354
 3542 05b4 D82C     		cmp	r4, #216
 3543 05b6 14D1     		bne	.L355
1111:Src/register_interface.c ****               break;
 3544              		.loc 1 1111 15 view .LVU1090
1111:Src/register_interface.c ****               break;
 3545              		.loc 1 1111 28 is_stmt 0 view .LVU1091
 3546 05b8 3748     		ldr	r0, .L369+20
 3547              	.LVL587:
1111:Src/register_interface.c ****               break;
 3548              		.loc 1 1111 28 view .LVU1092
 3549 05ba FFF7FEFF 		bl	STO_PLL_GetEstimatedBemfLevel
 3550              	.LVL588:
1111:Src/register_interface.c ****               break;
 3551              		.loc 1 1111 26 view .LVU1093
 3552 05be 3060     		str	r0, [r6]
ARM GAS  /tmp/cccFCDTb.s 			page 106


1112:Src/register_interface.c ****             }
 3553              		.loc 1 1112 15 is_stmt 1 view .LVU1094
 3554              	.LBE117:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3555              		.loc 1 665 11 is_stmt 0 view .LVU1095
 3556 05c0 0020     		movs	r0, #0
 3557              	.LBB119:
1112:Src/register_interface.c ****             }
 3558              		.loc 1 1112 15 view .LVU1096
 3559 05c2 0FE0     		b	.L278
 3560              	.LVL589:
 3561              	.L354:
1112:Src/register_interface.c ****             }
 3562              		.loc 1 1112 15 view .LVU1097
 3563 05c4 182C     		cmp	r4, #24
 3564 05c6 2CD0     		beq	.L276
 3565 05c8 582C     		cmp	r4, #88
 3566 05ca 08D1     		bne	.L356
1099:Src/register_interface.c ****               break;
 3567              		.loc 1 1099 15 is_stmt 1 view .LVU1098
1099:Src/register_interface.c ****               break;
 3568              		.loc 1 1099 39 is_stmt 0 view .LVU1099
 3569 05cc 3148     		ldr	r0, .L369+16
 3570              	.LVL590:
1099:Src/register_interface.c ****               break;
 3571              		.loc 1 1099 39 view .LVU1100
 3572 05ce FFF7FEFF 		bl	MCI_GetAvrgMecSpeedUnit
 3573              	.LVL591:
1099:Src/register_interface.c ****               break;
 3574              		.loc 1 1099 79 view .LVU1101
 3575 05d2 00EB4000 		add	r0, r0, r0, lsl #1
 3576 05d6 4000     		lsls	r0, r0, #1
1099:Src/register_interface.c ****               break;
 3577              		.loc 1 1099 26 view .LVU1102
 3578 05d8 3060     		str	r0, [r6]
1100:Src/register_interface.c ****             }
 3579              		.loc 1 1100 15 is_stmt 1 view .LVU1103
 3580              	.LBE119:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3581              		.loc 1 665 11 is_stmt 0 view .LVU1104
 3582 05da 0020     		movs	r0, #0
 3583              	.LBB120:
1100:Src/register_interface.c ****             }
 3584              		.loc 1 1100 15 view .LVU1105
 3585 05dc 02E0     		b	.L278
 3586              	.LVL592:
 3587              	.L356:
1100:Src/register_interface.c ****             }
 3588              		.loc 1 1100 15 view .LVU1106
 3589 05de 0520     		movs	r0, #5
 3590              	.LVL593:
1100:Src/register_interface.c ****             }
 3591              		.loc 1 1100 15 view .LVU1107
 3592 05e0 00E0     		b	.L278
 3593              	.LVL594:
 3594              	.L355:
1100:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 107


 3595              		.loc 1 1100 15 view .LVU1108
 3596 05e2 0520     		movs	r0, #5
 3597              	.LVL595:
 3598              	.L278:
1146:Src/register_interface.c ****         }
 3599              		.loc 1 1146 11 is_stmt 1 view .LVU1109
1146:Src/register_interface.c ****         }
 3600              		.loc 1 1146 17 is_stmt 0 view .LVU1110
 3601 05e4 0423     		movs	r3, #4
 3602 05e6 3B80     		strh	r3, [r7]	@ movhi
 3603 05e8 37E1     		b	.L194
 3604              	.LVL596:
 3605              	.L273:
1146:Src/register_interface.c ****         }
 3606              		.loc 1 1146 17 view .LVU1111
 3607 05ea B4F5CC7F 		cmp	r4, #408
 3608 05ee 2DD0     		beq	.L280
 3609 05f0 41F65833 		movw	r3, #7000
 3610 05f4 9C42     		cmp	r4, r3
 3611 05f6 09D1     		bne	.L357
 3612              	.LBB118:
1134:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 3613              		.loc 1 1134 15 is_stmt 1 view .LVU1112
1135:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3614              		.loc 1 1135 15 view .LVU1113
1135:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3615              		.loc 1 1135 35 is_stmt 0 view .LVU1114
 3616 05f8 2A4B     		ldr	r3, .L369+32
 3617 05fa 1868     		ldr	r0, [r3]
 3618              	.LVL597:
1135:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3619              		.loc 1 1135 35 view .LVU1115
 3620 05fc FFF7FEFF 		bl	PQD_GetAvrgElMotorPowerW
 3621              	.LVL598:
1135:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3622              		.loc 1 1135 35 view .LVU1116
 3623 0600 8DED010A 		vstr.32	s0, [sp, #4]
1136:Src/register_interface.c ****               break;
 3624              		.loc 1 1136 15 is_stmt 1 view .LVU1117
1136:Src/register_interface.c ****               break;
 3625              		.loc 1 1136 27 is_stmt 0 view .LVU1118
 3626 0604 019B     		ldr	r3, [sp, #4]
 3627 0606 3360     		str	r3, [r6]
1137:Src/register_interface.c ****             }
 3628              		.loc 1 1137 15 is_stmt 1 view .LVU1119
 3629              	.LBE118:
 3630              	.LBE120:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3631              		.loc 1 665 11 is_stmt 0 view .LVU1120
 3632 0608 0020     		movs	r0, #0
 3633 060a EBE7     		b	.L278
 3634              	.LVL599:
 3635              	.L357:
 3636              	.LBB121:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3637              		.loc 1 665 11 view .LVU1121
 3638 060c B4F5AC7F 		cmp	r4, #344
ARM GAS  /tmp/cccFCDTb.s 			page 108


 3639 0610 05D1     		bne	.L358
1123:Src/register_interface.c ****               break;
 3640              		.loc 1 1123 15 is_stmt 1 view .LVU1122
1123:Src/register_interface.c ****               break;
 3641              		.loc 1 1123 28 is_stmt 0 view .LVU1123
 3642 0612 2348     		ldr	r0, .L369+28
 3643              	.LVL600:
1123:Src/register_interface.c ****               break;
 3644              		.loc 1 1123 28 view .LVU1124
 3645 0614 FFF7FEFF 		bl	STO_CR_GetEstimatedBemfLevel
 3646              	.LVL601:
1123:Src/register_interface.c ****               break;
 3647              		.loc 1 1123 26 view .LVU1125
 3648 0618 3060     		str	r0, [r6]
1124:Src/register_interface.c ****             }
 3649              		.loc 1 1124 15 is_stmt 1 view .LVU1126
 3650              	.LBE121:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3651              		.loc 1 665 11 is_stmt 0 view .LVU1127
 3652 061a 0020     		movs	r0, #0
 3653              	.LBB122:
1124:Src/register_interface.c ****             }
 3654              		.loc 1 1124 15 view .LVU1128
 3655 061c E2E7     		b	.L278
 3656              	.LVL602:
 3657              	.L358:
1124:Src/register_interface.c ****             }
 3658              		.loc 1 1124 15 view .LVU1129
 3659 061e 0520     		movs	r0, #5
 3660              	.LVL603:
1124:Src/register_interface.c ****             }
 3661              		.loc 1 1124 15 view .LVU1130
 3662 0620 E0E7     		b	.L278
 3663              	.LVL604:
 3664              	.L276:
1093:Src/register_interface.c ****               break;
 3665              		.loc 1 1093 15 is_stmt 1 view .LVU1131
1093:Src/register_interface.c ****               break;
 3666              		.loc 1 1093 29 is_stmt 0 view .LVU1132
 3667 0622 1C48     		ldr	r0, .L369+16
 3668              	.LVL605:
1093:Src/register_interface.c ****               break;
 3669              		.loc 1 1093 29 view .LVU1133
 3670 0624 FFF7FEFF 		bl	MCI_GetFaultState
 3671              	.LVL606:
1093:Src/register_interface.c ****               break;
 3672              		.loc 1 1093 27 view .LVU1134
 3673 0628 3060     		str	r0, [r6]
1094:Src/register_interface.c ****             }
 3674              		.loc 1 1094 15 is_stmt 1 view .LVU1135
 3675              	.LBE122:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3676              		.loc 1 665 11 is_stmt 0 view .LVU1136
 3677 062a 0020     		movs	r0, #0
 3678              	.LBB123:
1094:Src/register_interface.c ****             }
 3679              		.loc 1 1094 15 view .LVU1137
ARM GAS  /tmp/cccFCDTb.s 			page 109


 3680 062c DAE7     		b	.L278
 3681              	.LVL607:
 3682              	.L274:
1105:Src/register_interface.c ****               break;
 3683              		.loc 1 1105 15 is_stmt 1 view .LVU1138
1105:Src/register_interface.c ****               break;
 3684              		.loc 1 1105 39 is_stmt 0 view .LVU1139
 3685 062e 1948     		ldr	r0, .L369+16
 3686              	.LVL608:
1105:Src/register_interface.c ****               break;
 3687              		.loc 1 1105 39 view .LVU1140
 3688 0630 FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 3689              	.LVL609:
1105:Src/register_interface.c ****               break;
 3690              		.loc 1 1105 78 view .LVU1141
 3691 0634 00EB4000 		add	r0, r0, r0, lsl #1
 3692 0638 4000     		lsls	r0, r0, #1
1105:Src/register_interface.c ****               break;
 3693              		.loc 1 1105 26 view .LVU1142
 3694 063a 3060     		str	r0, [r6]
1106:Src/register_interface.c ****             }
 3695              		.loc 1 1106 15 is_stmt 1 view .LVU1143
 3696              	.LBE123:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3697              		.loc 1 665 11 is_stmt 0 view .LVU1144
 3698 063c 0020     		movs	r0, #0
 3699              	.LBB124:
1106:Src/register_interface.c ****             }
 3700              		.loc 1 1106 15 view .LVU1145
 3701 063e D1E7     		b	.L278
 3702              	.LVL610:
 3703              	.L272:
1117:Src/register_interface.c ****               break;
 3704              		.loc 1 1117 15 is_stmt 1 view .LVU1146
1117:Src/register_interface.c ****               break;
 3705              		.loc 1 1117 28 is_stmt 0 view .LVU1147
 3706 0640 1548     		ldr	r0, .L369+20
 3707              	.LVL611:
1117:Src/register_interface.c ****               break;
 3708              		.loc 1 1117 28 view .LVU1148
 3709 0642 FFF7FEFF 		bl	STO_PLL_GetObservedBemfLevel
 3710              	.LVL612:
1117:Src/register_interface.c ****               break;
 3711              		.loc 1 1117 26 view .LVU1149
 3712 0646 3060     		str	r0, [r6]
1118:Src/register_interface.c ****             }
 3713              		.loc 1 1118 15 is_stmt 1 view .LVU1150
 3714              	.LBE124:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3715              		.loc 1 665 11 is_stmt 0 view .LVU1151
 3716 0648 0020     		movs	r0, #0
 3717              	.LBB125:
1118:Src/register_interface.c ****             }
 3718              		.loc 1 1118 15 view .LVU1152
 3719 064a CBE7     		b	.L278
 3720              	.LVL613:
 3721              	.L280:
ARM GAS  /tmp/cccFCDTb.s 			page 110


1129:Src/register_interface.c ****               break;
 3722              		.loc 1 1129 15 is_stmt 1 view .LVU1153
1129:Src/register_interface.c ****               break;
 3723              		.loc 1 1129 28 is_stmt 0 view .LVU1154
 3724 064c 1448     		ldr	r0, .L369+28
 3725              	.LVL614:
1129:Src/register_interface.c ****               break;
 3726              		.loc 1 1129 28 view .LVU1155
 3727 064e FFF7FEFF 		bl	STO_CR_GetObservedBemfLevel
 3728              	.LVL615:
1129:Src/register_interface.c ****               break;
 3729              		.loc 1 1129 26 view .LVU1156
 3730 0652 3060     		str	r0, [r6]
1130:Src/register_interface.c ****             }
 3731              		.loc 1 1130 15 is_stmt 1 view .LVU1157
 3732              	.LBE125:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3733              		.loc 1 665 11 is_stmt 0 view .LVU1158
 3734 0654 0020     		movs	r0, #0
 3735              	.LBB126:
1130:Src/register_interface.c ****             }
 3736              		.loc 1 1130 15 view .LVU1159
 3737 0656 C5E7     		b	.L278
 3738              	.LVL616:
 3739              	.L197:
1130:Src/register_interface.c ****             }
 3740              		.loc 1 1130 15 view .LVU1160
 3741              	.LBE126:
 3742              	.LBB127:
1157:Src/register_interface.c ****         switch (regID)
 3743              		.loc 1 1157 9 is_stmt 1 view .LVU1161
1158:Src/register_interface.c ****         {
 3744              		.loc 1 1158 9 view .LVU1162
 3745 0658 A02C     		cmp	r4, #160
 3746 065a 2ED0     		beq	.L283
 3747 065c 08D8     		bhi	.L284
 3748 065e 202C     		cmp	r4, #32
 3749 0660 26D0     		beq	.L285
 3750 0662 602C     		cmp	r4, #96
 3751 0664 2FD1     		bne	.L287
1166:Src/register_interface.c ****             break;
 3752              		.loc 1 1166 13 view .LVU1163
1166:Src/register_interface.c ****             break;
 3753              		.loc 1 1166 22 is_stmt 0 view .LVU1164
 3754 0666 3A46     		mov	r2, r7
 3755 0668 0F48     		ldr	r0, .L369+36
 3756              	.LVL617:
1166:Src/register_interface.c ****             break;
 3757              		.loc 1 1166 22 view .LVU1165
 3758 066a FFF7FEFF 		bl	RI_MovString
 3759              	.LVL618:
1167:Src/register_interface.c ****           }
 3760              		.loc 1 1167 13 is_stmt 1 view .LVU1166
 3761 066e F4E0     		b	.L194
 3762              	.LVL619:
 3763              	.L284:
1167:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 111


 3764              		.loc 1 1167 13 is_stmt 0 view .LVU1167
 3765 0670 E02C     		cmp	r4, #224
 3766 0672 28D1     		bne	.L287
1178:Src/register_interface.c ****             break;
 3767              		.loc 1 1178 9 is_stmt 1 view .LVU1168
1178:Src/register_interface.c ****             break;
 3768              		.loc 1 1178 47 is_stmt 0 view .LVU1169
 3769 0674 0D4A     		ldr	r2, .L369+40
 3770 0676 1068     		ldr	r0, [r2]
 3771              	.LVL620:
1178:Src/register_interface.c ****             break;
 3772              		.loc 1 1178 18 view .LVU1170
 3773 0678 3A46     		mov	r2, r7
 3774 067a 2430     		adds	r0, r0, #36
 3775 067c FFF7FEFF 		bl	RI_MovString
 3776              	.LVL621:
1179:Src/register_interface.c ****           }
 3777              		.loc 1 1179 13 is_stmt 1 view .LVU1171
 3778 0680 EBE0     		b	.L194
 3779              	.L370:
 3780 0682 00BF     		.align	2
 3781              	.L369:
 3782 0684 00000000 		.word	pPIDIq
 3783 0688 00000000 		.word	pPIDId
 3784 068c 00000000 		.word	PIDSpeedHandle_M1
 3785 0690 00000000 		.word	BusVoltageSensor_M1
 3786 0694 00000000 		.word	Mci
 3787 0698 00000000 		.word	STO_PLL_M1
 3788 069c 34000000 		.word	STO_PLL_M1+52
 3789 06a0 00000000 		.word	STO_CR_M1
 3790 06a4 00000000 		.word	pMPM
 3791 06a8 00000000 		.word	CTL_BOARD
 3792 06ac 00000000 		.word	MotorConfig_reg
 3793              	.LVL622:
 3794              	.L285:
1161:Src/register_interface.c ****             break;
 3795              		.loc 1 1161 9 view .LVU1172
1161:Src/register_interface.c ****             break;
 3796              		.loc 1 1161 18 is_stmt 0 view .LVU1173
 3797 06b0 3A46     		mov	r2, r7
 3798 06b2 6D48     		ldr	r0, .L371
 3799              	.LVL623:
1161:Src/register_interface.c ****             break;
 3800              		.loc 1 1161 18 view .LVU1174
 3801 06b4 FFF7FEFF 		bl	RI_MovString
 3802              	.LVL624:
1162:Src/register_interface.c **** 
 3803              		.loc 1 1162 13 is_stmt 1 view .LVU1175
 3804 06b8 CFE0     		b	.L194
 3805              	.LVL625:
 3806              	.L283:
1172:Src/register_interface.c ****             break;
 3807              		.loc 1 1172 13 view .LVU1176
1172:Src/register_interface.c ****             break;
 3808              		.loc 1 1172 22 is_stmt 0 view .LVU1177
 3809 06ba 3A46     		mov	r2, r7
 3810 06bc 6B48     		ldr	r0, .L371+4
ARM GAS  /tmp/cccFCDTb.s 			page 112


 3811              	.LVL626:
1172:Src/register_interface.c ****             break;
 3812              		.loc 1 1172 22 view .LVU1178
 3813 06be 0068     		ldr	r0, [r0]
 3814 06c0 FFF7FEFF 		bl	RI_MovString
 3815              	.LVL627:
1173:Src/register_interface.c ****           }
 3816              		.loc 1 1173 13 is_stmt 1 view .LVU1179
 3817 06c4 C9E0     		b	.L194
 3818              	.LVL628:
 3819              	.L287:
1184:Src/register_interface.c ****             *size= 0 ; /* */
 3820              		.loc 1 1184 13 view .LVU1180
1185:Src/register_interface.c ****             break;
 3821              		.loc 1 1185 13 view .LVU1181
1185:Src/register_interface.c ****             break;
 3822              		.loc 1 1185 18 is_stmt 0 view .LVU1182
 3823 06c6 0023     		movs	r3, #0
 3824              	.LVL629:
1185:Src/register_interface.c ****             break;
 3825              		.loc 1 1185 18 view .LVU1183
 3826 06c8 3B80     		strh	r3, [r7]	@ movhi
1186:Src/register_interface.c ****           }
 3827              		.loc 1 1186 13 is_stmt 1 view .LVU1184
1184:Src/register_interface.c ****             *size= 0 ; /* */
 3828              		.loc 1 1184 20 is_stmt 0 view .LVU1185
 3829 06ca 0520     		movs	r0, #5
 3830              	.LVL630:
1186:Src/register_interface.c ****           }
 3831              		.loc 1 1186 13 view .LVU1186
 3832 06cc C5E0     		b	.L194
 3833              	.LVL631:
 3834              	.L195:
1186:Src/register_interface.c ****           }
 3835              		.loc 1 1186 13 view .LVU1187
 3836              	.LBE127:
 3837              	.LBB128:
1195:Src/register_interface.c ****         uint8_t * rawData = data;
 3838              		.loc 1 1195 9 is_stmt 1 view .LVU1188
1196:Src/register_interface.c ****         rawData++;
 3839              		.loc 1 1196 9 view .LVU1189
1197:Src/register_interface.c ****         rawData++;
 3840              		.loc 1 1197 9 view .LVU1190
1198:Src/register_interface.c **** 
 3841              		.loc 1 1198 9 view .LVU1191
1198:Src/register_interface.c **** 
 3842              		.loc 1 1198 16 is_stmt 0 view .LVU1192
 3843 06ce 8A1C     		adds	r2, r1, #2
 3844              	.LVL632:
1200:Src/register_interface.c ****         {
 3845              		.loc 1 1200 9 is_stmt 1 view .LVU1193
 3846 06d0 B4F5D47F 		cmp	r4, #424
 3847 06d4 00F08A80 		beq	.L289
 3848 06d8 1BD8     		bhi	.L290
 3849 06da A82C     		cmp	r4, #168
 3850 06dc 66D0     		beq	.L291
 3851 06de 07D9     		bls	.L359
ARM GAS  /tmp/cccFCDTb.s 			page 113


 3852 06e0 E82C     		cmp	r4, #232
 3853 06e2 11D1     		bne	.L360
1246:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3854              		.loc 1 1246 13 view .LVU1194
1246:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3855              		.loc 1 1246 22 is_stmt 0 view .LVU1195
 3856 06e4 0E21     		movs	r1, #14
 3857              	.LVL633:
1246:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3858              		.loc 1 1246 22 view .LVU1196
 3859 06e6 3180     		strh	r1, [r6]	@ movhi
1247:Src/register_interface.c ****             {
 3860              		.loc 1 1247 13 is_stmt 1 view .LVU1197
1247:Src/register_interface.c ****             {
 3861              		.loc 1 1247 16 is_stmt 0 view .LVU1198
 3862 06e8 0F2B     		cmp	r3, #15
 3863 06ea 72D8     		bhi	.L361
1249:Src/register_interface.c ****             }
 3864              		.loc 1 1249 22 view .LVU1199
 3865 06ec 0820     		movs	r0, #8
 3866              	.LVL634:
1249:Src/register_interface.c ****             }
 3867              		.loc 1 1249 22 view .LVU1200
 3868 06ee 0CE0     		b	.L295
 3869              	.LVL635:
 3870              	.L359:
1249:Src/register_interface.c ****             }
 3871              		.loc 1 1249 22 view .LVU1201
 3872 06f0 282C     		cmp	r4, #40
 3873 06f2 34D0     		beq	.L293
 3874 06f4 682C     		cmp	r4, #104
 3875 06f6 05D1     		bne	.L362
1218:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3876              		.loc 1 1218 13 is_stmt 1 view .LVU1202
1218:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3877              		.loc 1 1218 22 is_stmt 0 view .LVU1203
 3878 06f8 3C21     		movs	r1, #60
 3879              	.LVL636:
1218:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3880              		.loc 1 1218 22 view .LVU1204
 3881 06fa 3180     		strh	r1, [r6]	@ movhi
1219:Src/register_interface.c ****             {
 3882              		.loc 1 1219 13 is_stmt 1 view .LVU1205
1219:Src/register_interface.c ****             {
 3883              		.loc 1 1219 16 is_stmt 0 view .LVU1206
 3884 06fc 3D2B     		cmp	r3, #61
 3885 06fe 3DD8     		bhi	.L363
1221:Src/register_interface.c ****             }
 3886              		.loc 1 1221 22 view .LVU1207
 3887 0700 0820     		movs	r0, #8
 3888              	.LVL637:
1221:Src/register_interface.c ****             }
 3889              		.loc 1 1221 22 view .LVU1208
 3890 0702 02E0     		b	.L295
 3891              	.LVL638:
 3892              	.L362:
1221:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 114


 3893              		.loc 1 1221 22 view .LVU1209
 3894 0704 0520     		movs	r0, #5
 3895              	.LVL639:
1221:Src/register_interface.c ****             }
 3896              		.loc 1 1221 22 view .LVU1210
 3897 0706 00E0     		b	.L295
 3898              	.LVL640:
 3899              	.L360:
1221:Src/register_interface.c ****             }
 3900              		.loc 1 1221 22 view .LVU1211
 3901 0708 0520     		movs	r0, #5
 3902              	.LVL641:
 3903              	.L295:
1331:Src/register_interface.c ****         break;
 3904              		.loc 1 1331 9 is_stmt 1 view .LVU1212
1331:Src/register_interface.c ****         break;
 3905              		.loc 1 1331 18 is_stmt 0 view .LVU1213
 3906 070a 3388     		ldrh	r3, [r6]
1331:Src/register_interface.c ****         break;
 3907              		.loc 1 1331 28 view .LVU1214
 3908 070c 0233     		adds	r3, r3, #2
1331:Src/register_interface.c ****         break;
 3909              		.loc 1 1331 15 view .LVU1215
 3910 070e 3B80     		strh	r3, [r7]	@ movhi
1332:Src/register_interface.c ****       }
 3911              		.loc 1 1332 9 is_stmt 1 view .LVU1216
 3912 0710 A3E0     		b	.L194
 3913              	.LVL642:
 3914              	.L290:
1332:Src/register_interface.c ****       }
 3915              		.loc 1 1332 9 is_stmt 0 view .LVU1217
 3916 0712 B4F50A7F 		cmp	r4, #552
 3917 0716 7AD0     		beq	.L297
 3918 0718 B4F55A7F 		cmp	r4, #872
 3919 071c 0DD1     		bne	.L364
 3920              	.LBB129:
1311:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3921              		.loc 1 1311 13 is_stmt 1 view .LVU1218
 3922              	.LVL643:
1312:Src/register_interface.c **** 
 3923              		.loc 1 1312 13 view .LVU1219
1314:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3924              		.loc 1 1314 13 view .LVU1220
1314:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3925              		.loc 1 1314 22 is_stmt 0 view .LVU1221
 3926 071e 0423     		movs	r3, #4
 3927              	.LVL644:
1314:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3928              		.loc 1 1314 22 view .LVU1222
 3929 0720 0B80     		strh	r3, [r1]	@ movhi
1315:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3930              		.loc 1 1315 13 is_stmt 1 view .LVU1223
1315:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3931              		.loc 1 1315 32 is_stmt 0 view .LVU1224
 3932 0722 534C     		ldr	r4, .L371+8
 3933              	.LVL645:
1315:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
ARM GAS  /tmp/cccFCDTb.s 			page 115


 3934              		.loc 1 1315 32 view .LVU1225
 3935 0724 2046     		mov	r0, r4
 3936              	.LVL646:
1315:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3937              		.loc 1 1315 32 view .LVU1226
 3938 0726 FFF7FEFF 		bl	MCI_GetIqdref
 3939              	.LVL647:
1315:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3940              		.loc 1 1315 20 view .LVU1227
 3941 072a 7080     		strh	r0, [r6, #2]	@ movhi
1316:Src/register_interface.c ****             break;
 3942              		.loc 1 1316 13 is_stmt 1 view .LVU1228
1316:Src/register_interface.c ****             break;
 3943              		.loc 1 1316 32 is_stmt 0 view .LVU1229
 3944 072c 2046     		mov	r0, r4
 3945 072e FFF7FEFF 		bl	MCI_GetIqdref
 3946              	.LVL648:
1316:Src/register_interface.c ****             break;
 3947              		.loc 1 1316 22 view .LVU1230
 3948 0732 000C     		lsrs	r0, r0, #16
1316:Src/register_interface.c ****             break;
 3949              		.loc 1 1316 20 view .LVU1231
 3950 0734 B080     		strh	r0, [r6, #4]	@ movhi
1317:Src/register_interface.c ****     }
 3951              		.loc 1 1317 13 is_stmt 1 view .LVU1232
 3952              	.LBE129:
 3953              	.LBE128:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3954              		.loc 1 665 11 is_stmt 0 view .LVU1233
 3955 0736 0020     		movs	r0, #0
 3956              	.LBB139:
 3957              	.LBB130:
1317:Src/register_interface.c ****     }
 3958              		.loc 1 1317 13 view .LVU1234
 3959 0738 E7E7     		b	.L295
 3960              	.LVL649:
 3961              	.L364:
1317:Src/register_interface.c ****     }
 3962              		.loc 1 1317 13 view .LVU1235
 3963              	.LBE130:
 3964 073a B4F5F47F 		cmp	r4, #488
 3965 073e 0CD1     		bne	.L365
 3966              	.LBB131:
1271:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3967              		.loc 1 1271 13 is_stmt 1 view .LVU1236
 3968              	.LVL650:
1272:Src/register_interface.c **** 
 3969              		.loc 1 1272 13 view .LVU1237
1274:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3970              		.loc 1 1274 13 view .LVU1238
1274:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3971              		.loc 1 1274 22 is_stmt 0 view .LVU1239
 3972 0740 0423     		movs	r3, #4
 3973              	.LVL651:
1274:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3974              		.loc 1 1274 22 view .LVU1240
 3975 0742 0B80     		strh	r3, [r1]	@ movhi
ARM GAS  /tmp/cccFCDTb.s 			page 116


1275:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3976              		.loc 1 1275 13 is_stmt 1 view .LVU1241
1275:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3977              		.loc 1 1275 23 is_stmt 0 view .LVU1242
 3978 0744 4A4C     		ldr	r4, .L371+8
 3979              	.LVL652:
1275:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3980              		.loc 1 1275 23 view .LVU1243
 3981 0746 2046     		mov	r0, r4
 3982              	.LVL653:
1275:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3983              		.loc 1 1275 23 view .LVU1244
 3984 0748 FFF7FEFF 		bl	MCI_GetLastRampFinalTorque
 3985              	.LVL654:
1275:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3986              		.loc 1 1275 21 view .LVU1245
 3987 074c 7080     		strh	r0, [r6, #2]	@ movhi
1276:Src/register_interface.c ****             break;
 3988              		.loc 1 1276 13 is_stmt 1 view .LVU1246
1276:Src/register_interface.c ****             break;
 3989              		.loc 1 1276 25 is_stmt 0 view .LVU1247
 3990 074e 2046     		mov	r0, r4
 3991 0750 FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 3992              	.LVL655:
1276:Src/register_interface.c ****             break;
 3993              		.loc 1 1276 23 view .LVU1248
 3994 0754 B080     		strh	r0, [r6, #4]	@ movhi
1277:Src/register_interface.c ****           }
 3995              		.loc 1 1277 13 is_stmt 1 view .LVU1249
 3996              	.LBE131:
 3997              	.LBE139:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3998              		.loc 1 665 11 is_stmt 0 view .LVU1250
 3999 0756 0020     		movs	r0, #0
 4000              	.LBB140:
 4001              	.LBB132:
1277:Src/register_interface.c ****           }
 4002              		.loc 1 1277 13 view .LVU1251
 4003 0758 D7E7     		b	.L295
 4004              	.LVL656:
 4005              	.L365:
1277:Src/register_interface.c ****           }
 4006              		.loc 1 1277 13 view .LVU1252
 4007              	.LBE132:
 4008 075a 0520     		movs	r0, #5
 4009              	.LVL657:
1277:Src/register_interface.c ****           }
 4010              		.loc 1 1277 13 view .LVU1253
 4011 075c D5E7     		b	.L295
 4012              	.LVL658:
 4013              	.L293:
1204:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4014              		.loc 1 1204 13 is_stmt 1 view .LVU1254
1204:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4015              		.loc 1 1204 22 is_stmt 0 view .LVU1255
 4016 075e 0A22     		movs	r2, #10
 4017              	.LVL659:
ARM GAS  /tmp/cccFCDTb.s 			page 117


1204:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4018              		.loc 1 1204 22 view .LVU1256
 4019 0760 0A80     		strh	r2, [r1]	@ movhi
1205:Src/register_interface.c ****             {
 4020              		.loc 1 1205 13 is_stmt 1 view .LVU1257
1205:Src/register_interface.c ****             {
 4021              		.loc 1 1205 16 is_stmt 0 view .LVU1258
 4022 0762 0B2B     		cmp	r3, #11
 4023 0764 76D9     		bls	.L310
1211:Src/register_interface.c ****             }
 4024              		.loc 1 1211 15 is_stmt 1 view .LVU1259
1211:Src/register_interface.c ****             }
 4025              		.loc 1 1211 21 is_stmt 0 view .LVU1260
 4026 0766 434B     		ldr	r3, .L371+12
 4027              	.LVL660:
1211:Src/register_interface.c ****             }
 4028              		.loc 1 1211 21 view .LVU1261
 4029 0768 1968     		ldr	r1, [r3]	@ unaligned
 4030              	.LVL661:
1211:Src/register_interface.c ****             }
 4031              		.loc 1 1211 21 view .LVU1262
 4032 076a 5A68     		ldr	r2, [r3, #4]	@ unaligned
 4033 076c C6F80210 		str	r1, [r6, #2]	@ unaligned
 4034 0770 C6F80620 		str	r2, [r6, #6]	@ unaligned
 4035 0774 1B89     		ldrh	r3, [r3, #8]	@ unaligned
 4036 0776 7381     		strh	r3, [r6, #10]	@ unaligned
 4037              	.LBE140:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4038              		.loc 1 665 11 view .LVU1263
 4039 0778 0020     		movs	r0, #0
 4040              	.LVL662:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4041              		.loc 1 665 11 view .LVU1264
 4042 077a C6E7     		b	.L295
 4043              	.LVL663:
 4044              	.L363:
 4045              	.LBB141:
 4046              	.LBB133:
1225:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 4047              		.loc 1 1225 15 is_stmt 1 view .LVU1265
1225:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 4048              		.loc 1 1225 40 is_stmt 0 view .LVU1266
 4049 077c 3E4B     		ldr	r3, .L371+16
 4050              	.LVL664:
1225:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 4051              		.loc 1 1225 40 view .LVU1267
 4052 077e 1B68     		ldr	r3, [r3]
1226:Src/register_interface.c ****             }
 4053              		.loc 1 1226 15 is_stmt 1 view .LVU1268
1226:Src/register_interface.c ****             }
 4054              		.loc 1 1226 21 is_stmt 0 view .LVU1269
 4055 0780 03F1300C 		add	ip, r3, #48
 4056              	.LVL665:
 4057              	.L300:
1226:Src/register_interface.c ****             }
 4058              		.loc 1 1226 21 view .LVU1270
 4059 0784 1D68     		ldr	r5, [r3]	@ unaligned
ARM GAS  /tmp/cccFCDTb.s 			page 118


 4060 0786 5C68     		ldr	r4, [r3, #4]	@ unaligned
 4061 0788 9868     		ldr	r0, [r3, #8]	@ unaligned
 4062 078a D968     		ldr	r1, [r3, #12]	@ unaligned
 4063 078c 1560     		str	r5, [r2]	@ unaligned
 4064 078e 5460     		str	r4, [r2, #4]	@ unaligned
 4065 0790 9060     		str	r0, [r2, #8]	@ unaligned
 4066 0792 D160     		str	r1, [r2, #12]	@ unaligned
 4067 0794 1033     		adds	r3, r3, #16
 4068 0796 1032     		adds	r2, r2, #16
 4069 0798 6345     		cmp	r3, ip
 4070 079a F3D1     		bne	.L300
 4071 079c 1868     		ldr	r0, [r3]	@ unaligned
 4072 079e 5968     		ldr	r1, [r3, #4]	@ unaligned
 4073 07a0 9B68     		ldr	r3, [r3, #8]	@ unaligned
 4074 07a2 1060     		str	r0, [r2]	@ unaligned
 4075 07a4 5160     		str	r1, [r2, #4]	@ unaligned
 4076 07a6 9360     		str	r3, [r2, #8]	@ unaligned
 4077              	.LBE133:
 4078              	.LBE141:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4079              		.loc 1 665 11 view .LVU1271
 4080 07a8 0020     		movs	r0, #0
 4081 07aa AEE7     		b	.L295
 4082              	.LVL666:
 4083              	.L291:
 4084              	.LBB142:
1232:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4085              		.loc 1 1232 9 is_stmt 1 view .LVU1272
1232:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4086              		.loc 1 1232 18 is_stmt 0 view .LVU1273
 4087 07ac 0E21     		movs	r1, #14
 4088              	.LVL667:
1232:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4089              		.loc 1 1232 18 view .LVU1274
 4090 07ae 3180     		strh	r1, [r6]	@ movhi
1233:Src/register_interface.c ****         {
 4091              		.loc 1 1233 9 is_stmt 1 view .LVU1275
1233:Src/register_interface.c ****         {
 4092              		.loc 1 1233 12 is_stmt 0 view .LVU1276
 4093 07b0 0F2B     		cmp	r3, #15
 4094 07b2 01DC     		bgt	.L366
1235:Src/register_interface.c ****         }
 4095              		.loc 1 1235 18 view .LVU1277
 4096 07b4 0820     		movs	r0, #8
 4097              	.LVL668:
1235:Src/register_interface.c ****         }
 4098              		.loc 1 1235 18 view .LVU1278
 4099 07b6 A8E7     		b	.L295
 4100              	.LVL669:
 4101              	.L366:
1239:Src/register_interface.c ****             }
 4102              		.loc 1 1239 11 is_stmt 1 view .LVU1279
1239:Src/register_interface.c ****             }
 4103              		.loc 1 1239 48 is_stmt 0 view .LVU1280
 4104 07b8 304B     		ldr	r3, .L371+20
 4105              	.LVL670:
1239:Src/register_interface.c ****             }
ARM GAS  /tmp/cccFCDTb.s 			page 119


 4106              		.loc 1 1239 48 view .LVU1281
 4107 07ba 1B68     		ldr	r3, [r3]
1239:Src/register_interface.c ****             }
 4108              		.loc 1 1239 11 view .LVU1282
 4109 07bc 1C68     		ldr	r4, [r3]	@ unaligned
 4110              	.LVL671:
1239:Src/register_interface.c ****             }
 4111              		.loc 1 1239 11 view .LVU1283
 4112 07be 5868     		ldr	r0, [r3, #4]	@ unaligned
 4113              	.LVL672:
1239:Src/register_interface.c ****             }
 4114              		.loc 1 1239 11 view .LVU1284
 4115 07c0 9968     		ldr	r1, [r3, #8]	@ unaligned
 4116 07c2 C6F80240 		str	r4, [r6, #2]	@ unaligned
 4117 07c6 5060     		str	r0, [r2, #4]	@ unaligned
 4118 07c8 9160     		str	r1, [r2, #8]	@ unaligned
 4119 07ca 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4120 07cc 9381     		strh	r3, [r2, #12]	@ unaligned
 4121              	.LBE142:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4122              		.loc 1 665 11 view .LVU1285
 4123 07ce 0020     		movs	r0, #0
 4124 07d0 9BE7     		b	.L295
 4125              	.LVL673:
 4126              	.L361:
 4127              	.LBB143:
 4128              	.LBB134:
1253:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4129              		.loc 1 1253 15 is_stmt 1 view .LVU1286
1253:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4130              		.loc 1 1253 40 is_stmt 0 view .LVU1287
 4131 07d2 2B4B     		ldr	r3, .L371+24
 4132              	.LVL674:
1253:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4133              		.loc 1 1253 40 view .LVU1288
 4134 07d4 1B68     		ldr	r3, [r3]
 4135              	.LVL675:
1254:Src/register_interface.c ****             }
 4136              		.loc 1 1254 15 is_stmt 1 view .LVU1289
1254:Src/register_interface.c ****             }
 4137              		.loc 1 1254 21 is_stmt 0 view .LVU1290
 4138 07d6 1C68     		ldr	r4, [r3]	@ unaligned
 4139              	.LVL676:
1254:Src/register_interface.c ****             }
 4140              		.loc 1 1254 21 view .LVU1291
 4141 07d8 5868     		ldr	r0, [r3, #4]	@ unaligned
 4142              	.LVL677:
1254:Src/register_interface.c ****             }
 4143              		.loc 1 1254 21 view .LVU1292
 4144 07da 9968     		ldr	r1, [r3, #8]	@ unaligned
 4145 07dc C6F80240 		str	r4, [r6, #2]	@ unaligned
 4146 07e0 5060     		str	r0, [r2, #4]	@ unaligned
 4147 07e2 9160     		str	r1, [r2, #8]	@ unaligned
 4148 07e4 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4149              	.LVL678:
1254:Src/register_interface.c ****             }
 4150              		.loc 1 1254 21 view .LVU1293
ARM GAS  /tmp/cccFCDTb.s 			page 120


 4151 07e6 9381     		strh	r3, [r2, #12]	@ unaligned
 4152              	.LBE134:
 4153              	.LBE143:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4154              		.loc 1 665 11 view .LVU1294
 4155 07e8 0020     		movs	r0, #0
 4156 07ea 8EE7     		b	.L295
 4157              	.LVL679:
 4158              	.L289:
 4159              	.LBB144:
 4160              	.LBB135:
1261:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 4161              		.loc 1 1261 13 is_stmt 1 view .LVU1295
1262:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 4162              		.loc 1 1262 13 view .LVU1296
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4163              		.loc 1 1263 13 view .LVU1297
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4164              		.loc 1 1263 31 is_stmt 0 view .LVU1298
 4165 07ec 204C     		ldr	r4, .L371+8
 4166              	.LVL680:
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4167              		.loc 1 1263 31 view .LVU1299
 4168 07ee 2046     		mov	r0, r4
 4169              	.LVL681:
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4170              		.loc 1 1263 31 view .LVU1300
 4171 07f0 FFF7FEFF 		bl	MCI_GetLastRampFinalSpeed
 4172              	.LVL682:
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4173              		.loc 1 1263 73 view .LVU1301
 4174 07f4 00EB4000 		add	r0, r0, r0, lsl #1
 4175 07f8 4000     		lsls	r0, r0, #1
1263:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4176              		.loc 1 1263 18 view .LVU1302
 4177 07fa C6F80200 		str	r0, [r6, #2]
1264:Src/register_interface.c ****             *rawSize = 6;
 4178              		.loc 1 1264 13 is_stmt 1 view .LVU1303
1264:Src/register_interface.c ****             *rawSize = 6;
 4179              		.loc 1 1264 25 is_stmt 0 view .LVU1304
 4180 07fe 2046     		mov	r0, r4
 4181 0800 FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 4182              	.LVL683:
1264:Src/register_interface.c ****             *rawSize = 6;
 4183              		.loc 1 1264 23 view .LVU1305
 4184 0804 F080     		strh	r0, [r6, #6]	@ movhi
1265:Src/register_interface.c ****             break;
 4185              		.loc 1 1265 13 is_stmt 1 view .LVU1306
1265:Src/register_interface.c ****             break;
 4186              		.loc 1 1265 22 is_stmt 0 view .LVU1307
 4187 0806 0623     		movs	r3, #6
 4188 0808 3380     		strh	r3, [r6]	@ movhi
1266:Src/register_interface.c ****           }
 4189              		.loc 1 1266 13 is_stmt 1 view .LVU1308
 4190              	.LBE135:
 4191              	.LBE144:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 121


 4192              		.loc 1 665 11 is_stmt 0 view .LVU1309
 4193 080a 0020     		movs	r0, #0
 4194              	.LBB145:
 4195              	.LBB136:
1266:Src/register_interface.c ****           }
 4196              		.loc 1 1266 13 view .LVU1310
 4197 080c 7DE7     		b	.L295
 4198              	.LVL684:
 4199              	.L297:
1266:Src/register_interface.c ****           }
 4200              		.loc 1 1266 13 view .LVU1311
 4201              	.LBE136:
 4202              	.LBB137:
1282:Src/register_interface.c ****             uint16_t *finalTorque;
 4203              		.loc 1 1282 13 is_stmt 1 view .LVU1312
1283:Src/register_interface.c ****             uint16_t *durationms;
 4204              		.loc 1 1283 13 view .LVU1313
1284:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
 4205              		.loc 1 1284 13 view .LVU1314
1285:Src/register_interface.c ****             uint8_t i;
 4206              		.loc 1 1285 13 view .LVU1315
1286:Src/register_interface.c **** 
 4207              		.loc 1 1286 13 view .LVU1316
1288:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4208              		.loc 1 1288 13 view .LVU1317
1288:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4209              		.loc 1 1288 22 is_stmt 0 view .LVU1318
 4210 080e 2822     		movs	r2, #40
 4211              	.LVL685:
1288:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4212              		.loc 1 1288 22 view .LVU1319
 4213 0810 0A80     		strh	r2, [r1]	@ movhi
1289:Src/register_interface.c ****             {
 4214              		.loc 1 1289 13 is_stmt 1 view .LVU1320
1289:Src/register_interface.c ****             {
 4215              		.loc 1 1289 16 is_stmt 0 view .LVU1321
 4216 0812 292B     		cmp	r3, #41
 4217 0814 1CD9     		bls	.L314
1295:Src/register_interface.c ****               {
 4218              		.loc 1 1295 22 view .LVU1322
 4219 0816 0024     		movs	r4, #0
 4220              	.LVL686:
1295:Src/register_interface.c ****               {
 4221              		.loc 1 1295 22 view .LVU1323
 4222 0818 16E0     		b	.L302
 4223              	.LVL687:
 4224              	.L303:
1297:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4225              		.loc 1 1297 17 is_stmt 1 discriminator 3 view .LVU1324
1297:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4226              		.loc 1 1297 23 is_stmt 0 discriminator 3 view .LVU1325
 4227 081a 03AA     		add	r2, sp, #12
 4228 081c 2146     		mov	r1, r4
 4229 081e 1948     		ldr	r0, .L371+28
 4230 0820 FFF7FEFF 		bl	RUC_GetPhase
 4231              	.LVL688:
1298:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
ARM GAS  /tmp/cccFCDTb.s 			page 122


 4232              		.loc 1 1298 17 is_stmt 1 discriminator 3 view .LVU1326
1298:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4233              		.loc 1 1298 48 is_stmt 0 discriminator 3 view .LVU1327
 4234 0824 E200     		lsls	r2, r4, #3
1298:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4235              		.loc 1 1298 44 discriminator 3 view .LVU1328
 4236 0826 911C     		adds	r1, r2, #2
 4237              	.LVL689:
1299:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4238              		.loc 1 1299 17 is_stmt 1 discriminator 3 view .LVU1329
1299:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4239              		.loc 1 1299 45 is_stmt 0 discriminator 3 view .LVU1330
 4240 0828 BDF90E30 		ldrsh	r3, [sp, #14]
1299:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4241              		.loc 1 1299 75 discriminator 3 view .LVU1331
 4242 082c 03EB4303 		add	r3, r3, r3, lsl #1
 4243 0830 5B00     		lsls	r3, r3, #1
1299:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4244              		.loc 1 1299 22 discriminator 3 view .LVU1332
 4245 0832 7350     		str	r3, [r6, r1]
1300:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4246              		.loc 1 1300 17 is_stmt 1 discriminator 3 view .LVU1333
1300:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4247              		.loc 1 1300 52 is_stmt 0 discriminator 3 view .LVU1334
 4248 0834 0632     		adds	r2, r2, #6
 4249              	.LVL690:
1301:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4250              		.loc 1 1301 17 is_stmt 1 discriminator 3 view .LVU1335
1301:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4251              		.loc 1 1301 52 is_stmt 0 discriminator 3 view .LVU1336
 4252 0836 BDF91030 		ldrsh	r3, [sp, #16]
1301:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4253              		.loc 1 1301 30 discriminator 3 view .LVU1337
 4254 083a B352     		strh	r3, [r6, r2]	@ movhi
1302:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4255              		.loc 1 1302 17 is_stmt 1 discriminator 3 view .LVU1338
1302:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4256              		.loc 1 1302 52 is_stmt 0 discriminator 3 view .LVU1339
 4257 083c 0134     		adds	r4, r4, #1
 4258              	.LVL691:
1303:Src/register_interface.c ****               }
 4259              		.loc 1 1303 17 is_stmt 1 discriminator 3 view .LVU1340
1303:Src/register_interface.c ****               }
 4260              		.loc 1 1303 42 is_stmt 0 discriminator 3 view .LVU1341
 4261 083e BDF80C30 		ldrh	r3, [sp, #12]
1303:Src/register_interface.c ****               }
 4262              		.loc 1 1303 30 discriminator 3 view .LVU1342
 4263 0842 26F83430 		strh	r3, [r6, r4, lsl #3]	@ movhi
1295:Src/register_interface.c ****               {
 4264              		.loc 1 1295 52 is_stmt 1 discriminator 3 view .LVU1343
1295:Src/register_interface.c ****               {
 4265              		.loc 1 1295 53 is_stmt 0 discriminator 3 view .LVU1344
 4266 0846 E4B2     		uxtb	r4, r4
 4267              	.LVL692:
 4268              	.L302:
1295:Src/register_interface.c ****               {
 4269              		.loc 1 1295 27 is_stmt 1 discriminator 1 view .LVU1345
ARM GAS  /tmp/cccFCDTb.s 			page 123


1295:Src/register_interface.c ****               {
 4270              		.loc 1 1295 15 is_stmt 0 discriminator 1 view .LVU1346
 4271 0848 042C     		cmp	r4, #4
 4272 084a E6D9     		bls	.L303
 4273              	.LBE137:
 4274              	.LBE145:
 665:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4275              		.loc 1 665 11 view .LVU1347
 4276 084c 0020     		movs	r0, #0
 4277              	.LBB146:
 4278              	.LBB138:
 4279 084e 5CE7     		b	.L295
 4280              	.LVL693:
 4281              	.L314:
1291:Src/register_interface.c ****             }
 4282              		.loc 1 1291 22 view .LVU1348
 4283 0850 0820     		movs	r0, #8
 4284              	.LVL694:
1306:Src/register_interface.c ****           }
 4285              		.loc 1 1306 13 is_stmt 1 view .LVU1349
 4286 0852 5AE7     		b	.L295
 4287              	.LVL695:
 4288              	.L310:
1306:Src/register_interface.c ****           }
 4289              		.loc 1 1306 13 is_stmt 0 view .LVU1350
 4290              	.LBE138:
1207:Src/register_interface.c ****             }
 4291              		.loc 1 1207 22 view .LVU1351
 4292 0854 0820     		movs	r0, #8
 4293              	.LVL696:
1207:Src/register_interface.c ****             }
 4294              		.loc 1 1207 22 view .LVU1352
 4295 0856 58E7     		b	.L295
 4296              	.LVL697:
 4297              	.L304:
1207:Src/register_interface.c ****             }
 4298              		.loc 1 1207 22 view .LVU1353
 4299              	.LBE146:
 675:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 4300              		.loc 1 675 13 view .LVU1354
 4301 0858 0720     		movs	r0, #7
 4302              	.LVL698:
 4303              	.L194:
1344:Src/register_interface.c **** }
 4304              		.loc 1 1344 3 is_stmt 1 view .LVU1355
1345:Src/register_interface.c **** 
 4305              		.loc 1 1345 1 is_stmt 0 view .LVU1356
 4306 085a 1DB0     		add	sp, sp, #116
 4307              		.cfi_remember_state
 4308              		.cfi_def_cfa_offset 20
 4309              		@ sp needed
 4310 085c F0BD     		pop	{r4, r5, r6, r7, pc}
 4311              	.LVL699:
 4312              	.L306:
 4313              		.cfi_restore_state
 4314              	.LBB147:
1077:Src/register_interface.c ****         }
ARM GAS  /tmp/cccFCDTb.s 			page 124


 4315              		.loc 1 1077 18 view .LVU1357
 4316 085e 0820     		movs	r0, #8
 4317              	.LVL700:
1077:Src/register_interface.c ****         }
 4318              		.loc 1 1077 18 view .LVU1358
 4319 0860 FBE7     		b	.L194
 4320              	.LVL701:
 4321              	.L309:
1077:Src/register_interface.c ****         }
 4322              		.loc 1 1077 18 view .LVU1359
 4323              	.LBE147:
 4324              	.LBB148:
1150:Src/register_interface.c ****         }
 4325              		.loc 1 1150 18 view .LVU1360
 4326 0862 0820     		movs	r0, #8
 4327              	.LVL702:
1150:Src/register_interface.c ****         }
 4328              		.loc 1 1150 18 view .LVU1361
 4329 0864 F9E7     		b	.L194
 4330              	.L372:
 4331 0866 00BF     		.align	2
 4332              	.L371:
 4333 0868 00000000 		.word	FIRMWARE_NAME
 4334 086c 00000000 		.word	PWR_BOARD_NAME
 4335 0870 00000000 		.word	Mci
 4336 0874 00000000 		.word	globalConfig_reg
 4337 0878 00000000 		.word	MotorConfig_reg
 4338 087c 00000000 		.word	ApplicationConfig_reg
 4339 0880 00000000 		.word	FOCConfig_reg
 4340 0884 00000000 		.word	RevUpControlM1
 4341              	.LBE148:
 4342              		.cfi_endproc
 4343              	.LFE1440:
 4345              		.section	.text.RI_SetRegCommandParser,"ax",%progbits
 4346              		.align	1
 4347              		.weak	RI_SetRegCommandParser
 4348              		.syntax unified
 4349              		.thumb
 4350              		.thumb_func
 4351              		.fpu fpv4-sp-d16
 4353              	RI_SetRegCommandParser:
 4354              	.LVL703:
 4355              	.LFB1437:
  43:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4356              		.loc 1 43 1 is_stmt 1 view -0
 4357              		.cfi_startproc
 4358              		@ args = 0, pretend = 0, frame = 8
 4359              		@ frame_needed = 0, uses_anonymous_args = 0
  43:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4360              		.loc 1 43 1 is_stmt 0 view .LVU1363
 4361 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4362              		.cfi_def_cfa_offset 32
 4363              		.cfi_offset 4, -32
 4364              		.cfi_offset 5, -28
 4365              		.cfi_offset 6, -24
 4366              		.cfi_offset 7, -20
 4367              		.cfi_offset 8, -16
ARM GAS  /tmp/cccFCDTb.s 			page 125


 4368              		.cfi_offset 9, -12
 4369              		.cfi_offset 10, -8
 4370              		.cfi_offset 14, -4
 4371 0004 82B0     		sub	sp, sp, #8
 4372              		.cfi_def_cfa_offset 40
 4373 0006 8046     		mov	r8, r0
 4374 0008 0E46     		mov	r6, r1
  44:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4375              		.loc 1 44 3 is_stmt 1 view .LVU1364
 4376              	.LVL704:
  53:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4377              		.loc 1 53 5 view .LVU1365
  54:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4378              		.loc 1 54 5 view .LVU1366
  54:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4379              		.loc 1 54 15 is_stmt 0 view .LVU1367
 4380 000a 4568     		ldr	r5, [r0, #4]
 4381              	.LVL705:
  55:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4382              		.loc 1 55 5 is_stmt 1 view .LVU1368
  55:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4383              		.loc 1 55 15 is_stmt 0 view .LVU1369
 4384 000c D0F80890 		ldr	r9, [r0, #8]
 4385              	.LVL706:
  56:Src/register_interface.c ****     uint16_t size = 0U;
 4386              		.loc 1 56 5 is_stmt 1 view .LVU1370
  56:Src/register_interface.c ****     uint16_t size = 0U;
 4387              		.loc 1 56 13 is_stmt 0 view .LVU1371
 4388 0010 B0F90C30 		ldrsh	r3, [r0, #12]
 4389              	.LVL707:
  57:Src/register_interface.c ****     uint8_t number_of_item =0;
 4390              		.loc 1 57 5 is_stmt 1 view .LVU1372
  57:Src/register_interface.c ****     uint8_t number_of_item =0;
 4391              		.loc 1 57 14 is_stmt 0 view .LVU1373
 4392 0014 0027     		movs	r7, #0
 4393 0016 ADF80670 		strh	r7, [sp, #6]	@ movhi
  58:Src/register_interface.c ****     pHandle->txLength = 0;
 4394              		.loc 1 58 5 is_stmt 1 view .LVU1374
 4395              	.LVL708:
  59:Src/register_interface.c ****     uint8_t accessResult;
 4396              		.loc 1 59 5 view .LVU1375
  59:Src/register_interface.c ****     uint8_t accessResult;
 4397              		.loc 1 59 23 is_stmt 0 view .LVU1376
 4398 001a C781     		strh	r7, [r0, #14]	@ movhi
  60:Src/register_interface.c ****     while (rxLength > 0)
 4399              		.loc 1 60 5 is_stmt 1 view .LVU1377
  61:Src/register_interface.c ****     {
 4400              		.loc 1 61 5 view .LVU1378
  58:Src/register_interface.c ****     pHandle->txLength = 0;
 4401              		.loc 1 58 13 is_stmt 0 view .LVU1379
 4402 001c 3C46     		mov	r4, r7
  61:Src/register_interface.c ****     {
 4403              		.loc 1 61 11 view .LVU1380
 4404 001e 04E0     		b	.L374
 4405              	.LVL709:
 4406              	.L386:
  73:Src/register_interface.c ****       {
ARM GAS  /tmp/cccFCDTb.s 			page 126


 4407              		.loc 1 73 36 discriminator 1 view .LVU1381
 4408 0020 D3B9     		cbnz	r3, .L375
  75:Src/register_interface.c ****       }
 4409              		.loc 1 75 16 view .LVU1382
 4410 0022 0746     		mov	r7, r0
 4411              	.LVL710:
  75:Src/register_interface.c ****       }
 4412              		.loc 1 75 16 view .LVU1383
 4413 0024 01E0     		b	.L374
 4414              	.LVL711:
 4415              	.L381:
  96:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 4416              		.loc 1 96 20 view .LVU1384
 4417 0026 0023     		movs	r3, #0
 4418              	.LVL712:
  97:Src/register_interface.c ****         }
 4419              		.loc 1 97 18 view .LVU1385
 4420 0028 0827     		movs	r7, #8
 4421              	.LVL713:
 4422              	.L374:
  61:Src/register_interface.c ****     {
 4423              		.loc 1 61 11 is_stmt 1 view .LVU1386
 4424 002a 002B     		cmp	r3, #0
 4425 002c 29DD     		ble	.L385
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4426              		.loc 1 63 8 view .LVU1387
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4427              		.loc 1 63 22 is_stmt 0 view .LVU1388
 4428 002e 0134     		adds	r4, r4, #1
 4429              	.LVL714:
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4430              		.loc 1 63 22 view .LVU1389
 4431 0030 E4B2     		uxtb	r4, r4
 4432              	.LVL715:
  64:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 4433              		.loc 1 64 7 is_stmt 1 view .LVU1390
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4434              		.loc 1 65 7 view .LVU1391
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4435              		.loc 1 65 26 is_stmt 0 view .LVU1392
 4436 0032 023B     		subs	r3, r3, #2
 4437              	.LVL716:
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4438              		.loc 1 65 26 view .LVU1393
 4439 0034 1FFA83FA 		uxth	r10, r3
 4440              	.LVL717:
  66:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 4441              		.loc 1 66 7 is_stmt 1 view .LVU1394
  67:Src/register_interface.c **** 
 4442              		.loc 1 67 7 view .LVU1395
  67:Src/register_interface.c **** 
 4443              		.loc 1 67 22 is_stmt 0 view .LVU1396
 4444 0038 35F8020B 		ldrh	r0, [r5], #2
 4445              	.LVL718:
  67:Src/register_interface.c **** 
 4446              		.loc 1 67 22 view .LVU1397
 4447 003c 1BB2     		sxth	r3, r3
ARM GAS  /tmp/cccFCDTb.s 			page 127


  67:Src/register_interface.c **** 
 4448              		.loc 1 67 22 view .LVU1398
 4449 003e 0DF10602 		add	r2, sp, #6
 4450 0042 2946     		mov	r1, r5
 4451 0044 FFF7FEFF 		bl	RI_SetReg
 4452              	.LVL719:
  70:Src/register_interface.c ****       rxData = rxData+size;
 4453              		.loc 1 70 7 is_stmt 1 view .LVU1399
  70:Src/register_interface.c ****       rxData = rxData+size;
 4454              		.loc 1 70 38 is_stmt 0 view .LVU1400
 4455 0048 BDF80620 		ldrh	r2, [sp, #6]
 4456 004c AAEB0203 		sub	r3, r10, r2
  70:Src/register_interface.c ****       rxData = rxData+size;
 4457              		.loc 1 70 16 view .LVU1401
 4458 0050 1BB2     		sxth	r3, r3
 4459              	.LVL720:
  71:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4460              		.loc 1 71 7 is_stmt 1 view .LVU1402
  71:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4461              		.loc 1 71 14 is_stmt 0 view .LVU1403
 4462 0052 1544     		add	r5, r5, r2
 4463              	.LVL721:
  73:Src/register_interface.c ****       {
 4464              		.loc 1 73 9 is_stmt 1 view .LVU1404
  73:Src/register_interface.c ****       {
 4465              		.loc 1 73 12 is_stmt 0 view .LVU1405
 4466 0054 012C     		cmp	r4, #1
 4467 0056 E3D0     		beq	.L386
 4468              	.L375:
  79:Src/register_interface.c ****         {
 4469              		.loc 1 79 9 is_stmt 1 view .LVU1406
  79:Src/register_interface.c ****         {
 4470              		.loc 1 79 12 is_stmt 0 view .LVU1407
 4471 0058 002E     		cmp	r6, #0
 4472 005a E4D0     		beq	.L381
  81:Src/register_interface.c ****           txData = txData+1;
 4473              		.loc 1 81 11 is_stmt 1 view .LVU1408
  81:Src/register_interface.c ****           txData = txData+1;
 4474              		.loc 1 81 19 is_stmt 0 view .LVU1409
 4475 005c 09F8010B 		strb	r0, [r9], #1
 4476              	.LVL722:
  82:Src/register_interface.c ****           pHandle->txLength++;
 4477              		.loc 1 82 11 is_stmt 1 view .LVU1410
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4478              		.loc 1 83 11 view .LVU1411
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4479              		.loc 1 83 18 is_stmt 0 view .LVU1412
 4480 0060 B8F80E20 		ldrh	r2, [r8, #14]
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4481              		.loc 1 83 28 view .LVU1413
 4482 0064 0132     		adds	r2, r2, #1
 4483 0066 A8F80E20 		strh	r2, [r8, #14]	@ movhi
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4484              		.loc 1 84 11 is_stmt 1 view .LVU1414
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4485              		.loc 1 84 26 is_stmt 0 view .LVU1415
 4486 006a 013E     		subs	r6, r6, #1
ARM GAS  /tmp/cccFCDTb.s 			page 128


 4487              	.LVL723:
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4488              		.loc 1 84 26 view .LVU1416
 4489 006c B6B2     		uxth	r6, r6
 4490              	.LVL724:
  85:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4491              		.loc 1 85 11 is_stmt 1 view .LVU1417
  85:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4492              		.loc 1 85 18 is_stmt 0 view .LVU1418
 4493 006e 00B1     		cbz	r0, .L377
 4494 0070 0127     		movs	r7, #1
 4495              	.LVL725:
 4496              	.L377:
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4497              		.loc 1 86 11 is_stmt 1 discriminator 4 view .LVU1419
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4498              		.loc 1 86 14 is_stmt 0 discriminator 4 view .LVU1420
 4499 0072 0728     		cmp	r0, #7
 4500 0074 03D0     		beq	.L382
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4501              		.loc 1 86 57 discriminator 1 view .LVU1421
 4502 0076 0A28     		cmp	r0, #10
 4503 0078 D7D1     		bne	.L374
  89:Src/register_interface.c ****           }
 4504              		.loc 1 89 22 view .LVU1422
 4505 007a 0023     		movs	r3, #0
 4506              	.LVL726:
  89:Src/register_interface.c ****           }
 4507              		.loc 1 89 22 view .LVU1423
 4508 007c D5E7     		b	.L374
 4509              	.LVL727:
 4510              	.L382:
  89:Src/register_interface.c ****           }
 4511              		.loc 1 89 22 view .LVU1424
 4512 007e 0023     		movs	r3, #0
 4513              	.LVL728:
  89:Src/register_interface.c ****           }
 4514              		.loc 1 89 22 view .LVU1425
 4515 0080 D3E7     		b	.L374
 4516              	.LVL729:
 4517              	.L385:
 102:Src/register_interface.c ****     {
 4518              		.loc 1 102 7 is_stmt 1 view .LVU1426
 102:Src/register_interface.c ****     {
 4519              		.loc 1 102 10 is_stmt 0 view .LVU1427
 4520 0082 17B9     		cbnz	r7, .L379
 104:Src/register_interface.c ****     }
 4521              		.loc 1 104 7 is_stmt 1 view .LVU1428
 104:Src/register_interface.c ****     }
 4522              		.loc 1 104 25 is_stmt 0 view .LVU1429
 4523 0084 0023     		movs	r3, #0
 4524              	.LVL730:
 104:Src/register_interface.c ****     }
 4525              		.loc 1 104 25 view .LVU1430
 4526 0086 A8F80E30 		strh	r3, [r8, #14]	@ movhi
 4527              	.L379:
 109:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/cccFCDTb.s 			page 129


 4528              		.loc 1 109 5 is_stmt 1 view .LVU1431
 113:Src/register_interface.c **** }
 4529              		.loc 1 113 3 view .LVU1432
 114:Src/register_interface.c **** 
 4530              		.loc 1 114 1 is_stmt 0 view .LVU1433
 4531 008a 3846     		mov	r0, r7
 4532 008c 02B0     		add	sp, sp, #8
 4533              		.cfi_def_cfa_offset 32
 4534              		@ sp needed
 4535 008e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 114:Src/register_interface.c **** 
 4536              		.loc 1 114 1 view .LVU1434
 4537              		.cfi_endproc
 4538              	.LFE1437:
 4540              		.section	.text.RI_GetRegCommandParser,"ax",%progbits
 4541              		.align	1
 4542              		.weak	RI_GetRegCommandParser
 4543              		.syntax unified
 4544              		.thumb
 4545              		.thumb_func
 4546              		.fpu fpv4-sp-d16
 4548              	RI_GetRegCommandParser:
 4549              	.LVL731:
 4550              	.LFB1438:
 117:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4551              		.loc 1 117 1 is_stmt 1 view -0
 4552              		.cfi_startproc
 4553              		@ args = 0, pretend = 0, frame = 8
 4554              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4555              		.loc 1 117 1 is_stmt 0 view .LVU1436
 4556 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4557              		.cfi_def_cfa_offset 24
 4558              		.cfi_offset 4, -24
 4559              		.cfi_offset 5, -20
 4560              		.cfi_offset 6, -16
 4561              		.cfi_offset 7, -12
 4562              		.cfi_offset 8, -8
 4563              		.cfi_offset 14, -4
 4564 0004 82B0     		sub	sp, sp, #8
 4565              		.cfi_def_cfa_offset 32
 4566 0006 0746     		mov	r7, r0
 118:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4567              		.loc 1 118 3 is_stmt 1 view .LVU1437
 4568              	.LVL732:
 127:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4569              		.loc 1 127 5 view .LVU1438
 128:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4570              		.loc 1 128 5 view .LVU1439
 128:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4571              		.loc 1 128 15 is_stmt 0 view .LVU1440
 4572 0008 4468     		ldr	r4, [r0, #4]
 4573              	.LVL733:
 129:Src/register_interface.c ****     uint16_t size = 0;
 4574              		.loc 1 129 5 is_stmt 1 view .LVU1441
 129:Src/register_interface.c ****     uint16_t size = 0;
 4575              		.loc 1 129 15 is_stmt 0 view .LVU1442
ARM GAS  /tmp/cccFCDTb.s 			page 130


 4576 000a 8668     		ldr	r6, [r0, #8]
 4577              	.LVL734:
 130:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 4578              		.loc 1 130 5 is_stmt 1 view .LVU1443
 130:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 4579              		.loc 1 130 14 is_stmt 0 view .LVU1444
 4580 000c 0022     		movs	r2, #0
 4581 000e ADF80620 		strh	r2, [sp, #6]	@ movhi
 131:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4582              		.loc 1 131 5 is_stmt 1 view .LVU1445
 131:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4583              		.loc 1 131 14 is_stmt 0 view .LVU1446
 4584 0012 8589     		ldrh	r5, [r0, #12]
 4585              	.LVL735:
 132:Src/register_interface.c **** 
 4586              		.loc 1 132 5 is_stmt 1 view .LVU1447
 132:Src/register_interface.c **** 
 4587              		.loc 1 132 13 is_stmt 0 view .LVU1448
 4588 0014 0FFA81F8 		sxth	r8, r1
 4589              	.LVL736:
 134:Src/register_interface.c **** 
 4590              		.loc 1 134 5 is_stmt 1 view .LVU1449
 134:Src/register_interface.c **** 
 4591              		.loc 1 134 23 is_stmt 0 view .LVU1450
 4592 0018 C281     		strh	r2, [r0, #14]	@ movhi
 136:Src/register_interface.c ****     {
 4593              		.loc 1 136 5 is_stmt 1 view .LVU1451
 118:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4594              		.loc 1 118 11 is_stmt 0 view .LVU1452
 4595 001a 0121     		movs	r1, #1
 4596              	.LVL737:
 136:Src/register_interface.c ****     {
 4597              		.loc 1 136 11 view .LVU1453
 4598 001c 00E0     		b	.L388
 4599              	.LVL738:
 4600              	.L391:
 150:Src/register_interface.c ****       }
 4601              		.loc 1 150 18 view .LVU1454
 4602 001e 0025     		movs	r5, #0
 4603              	.LVL739:
 4604              	.L388:
 136:Src/register_interface.c ****     {
 4605              		.loc 1 136 11 is_stmt 1 view .LVU1455
 4606 0020 BDB1     		cbz	r5, .L393
 138:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 4607              		.loc 1 138 7 view .LVU1456
 4608              	.LVL740:
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4609              		.loc 1 139 7 view .LVU1457
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4610              		.loc 1 139 16 is_stmt 0 view .LVU1458
 4611 0022 023D     		subs	r5, r5, #2
 4612              	.LVL741:
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4613              		.loc 1 139 16 view .LVU1459
 4614 0024 ADB2     		uxth	r5, r5
 4615              	.LVL742:
ARM GAS  /tmp/cccFCDTb.s 			page 131


 140:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 4616              		.loc 1 140 7 is_stmt 1 view .LVU1460
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4617              		.loc 1 141 7 view .LVU1461
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4618              		.loc 1 141 16 is_stmt 0 view .LVU1462
 4619 0026 4346     		mov	r3, r8
 4620 0028 0DF10602 		add	r2, sp, #6
 4621 002c 3146     		mov	r1, r6
 4622              	.LVL743:
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4623              		.loc 1 141 16 view .LVU1463
 4624 002e 34F8020B 		ldrh	r0, [r4], #2
 4625              	.LVL744:
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4626              		.loc 1 141 16 view .LVU1464
 4627 0032 FFF7FEFF 		bl	RI_GetReg
 4628              	.LVL745:
 142:Src/register_interface.c ****       {
 4629              		.loc 1 142 7 is_stmt 1 view .LVU1465
 142:Src/register_interface.c ****       {
 4630              		.loc 1 142 10 is_stmt 0 view .LVU1466
 4631 0036 0146     		mov	r1, r0
 4632 0038 0028     		cmp	r0, #0
 4633 003a F0D1     		bne	.L391
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4634              		.loc 1 144 9 is_stmt 1 view .LVU1467
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4635              		.loc 1 144 24 is_stmt 0 view .LVU1468
 4636 003c BDF80630 		ldrh	r3, [sp, #6]
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4637              		.loc 1 144 16 view .LVU1469
 4638 0040 1E44     		add	r6, r6, r3
 4639              	.LVL746:
 145:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4640              		.loc 1 145 9 is_stmt 1 view .LVU1470
 145:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4641              		.loc 1 145 27 is_stmt 0 view .LVU1471
 4642 0042 FA89     		ldrh	r2, [r7, #14]
 4643 0044 1A44     		add	r2, r2, r3
 4644 0046 FA81     		strh	r2, [r7, #14]	@ movhi
 146:Src/register_interface.c ****       }
 4645              		.loc 1 146 9 is_stmt 1 view .LVU1472
 146:Src/register_interface.c ****       }
 4646              		.loc 1 146 36 is_stmt 0 view .LVU1473
 4647 0048 A8EB0303 		sub	r3, r8, r3
 146:Src/register_interface.c ****       }
 4648              		.loc 1 146 22 view .LVU1474
 4649 004c 0FFA83F8 		sxth	r8, r3
 4650              	.LVL747:
 146:Src/register_interface.c ****       }
 4651              		.loc 1 146 22 view .LVU1475
 4652 0050 E6E7     		b	.L388
 4653              	.LVL748:
 4654              	.L393:
 156:Src/register_interface.c **** }
 4655              		.loc 1 156 3 is_stmt 1 view .LVU1476
ARM GAS  /tmp/cccFCDTb.s 			page 132


 157:Src/register_interface.c **** 
 4656              		.loc 1 157 1 is_stmt 0 view .LVU1477
 4657 0052 0846     		mov	r0, r1
 4658 0054 02B0     		add	sp, sp, #8
 4659              		.cfi_def_cfa_offset 24
 4660              		@ sp needed
 4661 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 157:Src/register_interface.c **** 
 4662              		.loc 1 157 1 view .LVU1478
 4663              		.cfi_endproc
 4664              	.LFE1438:
 4666              		.section	.text.RI_GetIDSize,"ax",%progbits
 4667              		.align	1
 4668              		.global	RI_GetIDSize
 4669              		.syntax unified
 4670              		.thumb
 4671              		.thumb_func
 4672              		.fpu fpv4-sp-d16
 4674              	RI_GetIDSize:
 4675              	.LVL749:
 4676              	.LFB1442:
1374:Src/register_interface.c **** 
1375:Src/register_interface.c **** uint8_t RI_GetIDSize(uint16_t dataID)
1376:Src/register_interface.c **** {
 4677              		.loc 1 1376 1 is_stmt 1 view -0
 4678              		.cfi_startproc
 4679              		@ args = 0, pretend = 0, frame = 0
 4680              		@ frame_needed = 0, uses_anonymous_args = 0
 4681              		@ link register save eliminated.
1377:Src/register_interface.c ****   uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4682              		.loc 1 1377 3 view .LVU1480
 4683              		.loc 1 1377 11 is_stmt 0 view .LVU1481
 4684 0000 00F03800 		and	r0, r0, #56
 4685              	.LVL750:
1378:Src/register_interface.c ****   uint8_t result;
 4686              		.loc 1 1378 3 is_stmt 1 view .LVU1482
1379:Src/register_interface.c ****   switch (typeID)
 4687              		.loc 1 1379 3 view .LVU1483
 4688 0004 1028     		cmp	r0, #16
 4689 0006 07D0     		beq	.L396
 4690 0008 1828     		cmp	r0, #24
 4691 000a 07D0     		beq	.L397
 4692 000c 0828     		cmp	r0, #8
 4693 000e 01D0     		beq	.L399
1380:Src/register_interface.c ****   {
1381:Src/register_interface.c ****     case TYPE_DATA_8BIT:
1382:Src/register_interface.c ****     {
1383:Src/register_interface.c ****       result = 1;
1384:Src/register_interface.c ****       break;
1385:Src/register_interface.c ****     }
1386:Src/register_interface.c **** 
1387:Src/register_interface.c ****     case TYPE_DATA_16BIT:
1388:Src/register_interface.c ****     {
1389:Src/register_interface.c ****       result = 2;
1390:Src/register_interface.c ****       break;
1391:Src/register_interface.c ****     }
1392:Src/register_interface.c **** 
ARM GAS  /tmp/cccFCDTb.s 			page 133


1393:Src/register_interface.c ****     case TYPE_DATA_32BIT:
1394:Src/register_interface.c ****     {
1395:Src/register_interface.c ****       result = 4;
1396:Src/register_interface.c ****       break;
1397:Src/register_interface.c ****     }
1398:Src/register_interface.c **** 
1399:Src/register_interface.c ****     default:
1400:Src/register_interface.c ****     {
1401:Src/register_interface.c ****       result=0;
 4694              		.loc 1 1401 13 is_stmt 0 view .LVU1484
 4695 0010 0020     		movs	r0, #0
 4696              	.LVL751:
1402:Src/register_interface.c ****       break;
1403:Src/register_interface.c ****     }
1404:Src/register_interface.c ****   }
1405:Src/register_interface.c **** 
1406:Src/register_interface.c ****   return (result);
 4697              		.loc 1 1406 3 is_stmt 1 view .LVU1485
1407:Src/register_interface.c **** }
 4698              		.loc 1 1407 1 is_stmt 0 view .LVU1486
 4699 0012 7047     		bx	lr
 4700              	.LVL752:
 4701              	.L399:
1379:Src/register_interface.c ****   {
 4702              		.loc 1 1379 3 view .LVU1487
 4703 0014 0120     		movs	r0, #1
 4704              	.LVL753:
1379:Src/register_interface.c ****   {
 4705              		.loc 1 1379 3 view .LVU1488
 4706 0016 7047     		bx	lr
 4707              	.LVL754:
 4708              	.L396:
1389:Src/register_interface.c ****       break;
 4709              		.loc 1 1389 14 view .LVU1489
 4710 0018 0220     		movs	r0, #2
 4711              	.LVL755:
1389:Src/register_interface.c ****       break;
 4712              		.loc 1 1389 14 view .LVU1490
 4713 001a 7047     		bx	lr
 4714              	.LVL756:
 4715              	.L397:
1395:Src/register_interface.c ****       break;
 4716              		.loc 1 1395 14 view .LVU1491
 4717 001c 0420     		movs	r0, #4
 4718              	.LVL757:
1395:Src/register_interface.c ****       break;
 4719              		.loc 1 1395 14 view .LVU1492
 4720 001e 7047     		bx	lr
 4721              		.cfi_endproc
 4722              	.LFE1442:
 4724              		.section	.text.RI_GetPtrReg,"ax",%progbits
 4725              		.align	1
 4726              		.weak	RI_GetPtrReg
 4727              		.syntax unified
 4728              		.thumb
 4729              		.thumb_func
 4730              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cccFCDTb.s 			page 134


 4732              	RI_GetPtrReg:
 4733              	.LVL758:
 4734              	.LFB1443:
1408:Src/register_interface.c **** __weak uint8_t RI_GetPtrReg(uint16_t dataID, void **dataPtr)
1409:Src/register_interface.c **** {
 4735              		.loc 1 1409 1 is_stmt 1 view -0
 4736              		.cfi_startproc
 4737              		@ args = 0, pretend = 0, frame = 0
 4738              		@ frame_needed = 0, uses_anonymous_args = 0
 4739              		@ link register save eliminated.
1410:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4740              		.loc 1 1410 3 view .LVU1494
1411:Src/register_interface.c ****   static uint16_t nullData16=0;
 4741              		.loc 1 1411 3 view .LVU1495
1412:Src/register_interface.c **** 
1413:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1414:Src/register_interface.c ****   if (MC_NULL == dataPtr)
1415:Src/register_interface.c ****   {
1416:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
1417:Src/register_interface.c ****   }
1418:Src/register_interface.c ****   else
1419:Src/register_interface.c ****   {
1420:Src/register_interface.c **** #endif
1421:Src/register_interface.c **** 
1422:Src/register_interface.c ****     uint8_t vmotorID = 0U;
 4742              		.loc 1 1422 5 view .LVU1496
1423:Src/register_interface.c **** 
1424:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[vmotorID];
 4743              		.loc 1 1424 5 view .LVU1497
1425:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 4744              		.loc 1 1425 5 view .LVU1498
 4745              		.loc 1 1425 14 is_stmt 0 view .LVU1499
 4746 0000 20F00703 		bic	r3, r0, #7
 4747 0004 9BB2     		uxth	r3, r3
 4748              	.LVL759:
1426:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4749              		.loc 1 1426 5 is_stmt 1 view .LVU1500
 4750              		.loc 1 1426 13 is_stmt 0 view .LVU1501
 4751 0006 00F03800 		and	r0, r0, #56
 4752              	.LVL760:
1427:Src/register_interface.c **** 
1428:Src/register_interface.c ****     switch (typeID)
 4753              		.loc 1 1428 5 is_stmt 1 view .LVU1502
 4754 000a 1028     		cmp	r0, #16
 4755 000c 03D0     		beq	.L431
1429:Src/register_interface.c ****     {
1430:Src/register_interface.c ****       case TYPE_DATA_16BIT:
1431:Src/register_interface.c ****       {
1432:Src/register_interface.c ****         switch (regID)
1433:Src/register_interface.c ****         {
1434:Src/register_interface.c ****           case MC_REG_I_A:
1435:Src/register_interface.c ****           {
1436:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.a);
1437:Src/register_interface.c ****              break;
1438:Src/register_interface.c ****           }
1439:Src/register_interface.c **** 
1440:Src/register_interface.c ****           case MC_REG_I_B:
ARM GAS  /tmp/cccFCDTb.s 			page 135


1441:Src/register_interface.c ****           {
1442:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.b);
1443:Src/register_interface.c ****             break;
1444:Src/register_interface.c ****           }
1445:Src/register_interface.c **** 
1446:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
1447:Src/register_interface.c ****           {
1448:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
1449:Src/register_interface.c ****             break;
1450:Src/register_interface.c ****           }
1451:Src/register_interface.c **** 
1452:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
1453:Src/register_interface.c ****           {
1454:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
1455:Src/register_interface.c ****             break;
1456:Src/register_interface.c ****           }
1457:Src/register_interface.c **** 
1458:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
1459:Src/register_interface.c ****           {
1460:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
1461:Src/register_interface.c ****             break;
1462:Src/register_interface.c ****           }
1463:Src/register_interface.c **** 
1464:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
1465:Src/register_interface.c ****           {
1466:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
1467:Src/register_interface.c ****             break;
1468:Src/register_interface.c ****           }
1469:Src/register_interface.c **** 
1470:Src/register_interface.c ****           case MC_REG_I_Q_REF:
1471:Src/register_interface.c ****           {
1472:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
1473:Src/register_interface.c ****             break;
1474:Src/register_interface.c ****           }
1475:Src/register_interface.c **** 
1476:Src/register_interface.c ****           case MC_REG_I_D_REF:
1477:Src/register_interface.c ****           {
1478:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
1479:Src/register_interface.c ****             break;
1480:Src/register_interface.c ****           }
1481:Src/register_interface.c **** 
1482:Src/register_interface.c ****           case MC_REG_V_Q:
1483:Src/register_interface.c ****           {
1484:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
1485:Src/register_interface.c ****             break;
1486:Src/register_interface.c ****           }
1487:Src/register_interface.c **** 
1488:Src/register_interface.c ****           case MC_REG_V_D:
1489:Src/register_interface.c ****           {
1490:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
1491:Src/register_interface.c ****             break;
1492:Src/register_interface.c ****           }
1493:Src/register_interface.c **** 
1494:Src/register_interface.c ****           case MC_REG_V_ALPHA:
1495:Src/register_interface.c ****           {
1496:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
1497:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 136


1498:Src/register_interface.c ****           }
1499:Src/register_interface.c **** 
1500:Src/register_interface.c ****           case MC_REG_V_BETA:
1501:Src/register_interface.c ****           {
1502:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
1503:Src/register_interface.c ****             break;
1504:Src/register_interface.c ****           }
1505:Src/register_interface.c **** 
1506:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED  /* Not yet Implemented */
1507:Src/register_interface.c ****          stoPLLSensor[vmotorID];
1508:Src/register_interface.c **** #endif
1509:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
1510:Src/register_interface.c ****           {
1511:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
1512:Src/register_interface.c ****             break;
1513:Src/register_interface.c ****           }
1514:Src/register_interface.c **** 
1515:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
1516:Src/register_interface.c ****           {
1517:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hElAngle);
1518:Src/register_interface.c ****             break;
1519:Src/register_interface.c ****           }
1520:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED /* Not yet implemented */
1521:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
1522:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
1523:Src/register_interface.c ****             break;
1524:Src/register_interface.c **** #endif
1525:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
1526:Src/register_interface.c ****           {
1527:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_alfa_est);
1528:Src/register_interface.c ****             break;
1529:Src/register_interface.c ****           }
1530:Src/register_interface.c **** 
1531:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
1532:Src/register_interface.c ****           {
1533:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_beta_est);
1534:Src/register_interface.c ****             break;
1535:Src/register_interface.c ****           }
1536:Src/register_interface.c ****           case MC_REG_STOCORDIC_ROT_SPEED:
1537:Src/register_interface.c ****           {
1538:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
1539:Src/register_interface.c ****             break;
1540:Src/register_interface.c ****           }
1541:Src/register_interface.c **** 
1542:Src/register_interface.c ****           case MC_REG_STOCORDIC_EL_ANGLE:
1543:Src/register_interface.c ****           {
1544:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->_Super.hElAngle);
1545:Src/register_interface.c ****             break;
1546:Src/register_interface.c ****           }
1547:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED /* Not yet implemented */
1548:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_ALPHA:
1549:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_BETA:
1550:Src/register_interface.c ****             break;
1551:Src/register_interface.c **** #endif
1552:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_ALPHA:
1553:Src/register_interface.c ****           {
1554:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->hBemf_alfa_est);
ARM GAS  /tmp/cccFCDTb.s 			page 137


1555:Src/register_interface.c ****             break;
1556:Src/register_interface.c ****           }
1557:Src/register_interface.c **** 
1558:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_BETA:
1559:Src/register_interface.c ****           {
1560:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->hBemf_beta_est);
1561:Src/register_interface.c ****             break;
1562:Src/register_interface.c ****           }
1563:Src/register_interface.c ****           default:
1564:Src/register_interface.c ****           {
1565:Src/register_interface.c ****             *dataPtr = &nullData16;
1566:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1567:Src/register_interface.c ****             break;
1568:Src/register_interface.c ****           }
1569:Src/register_interface.c ****         }
1570:Src/register_interface.c ****         break;
1571:Src/register_interface.c ****       }
1572:Src/register_interface.c **** 
1573:Src/register_interface.c ****       default:
1574:Src/register_interface.c ****       {
1575:Src/register_interface.c ****         *dataPtr = &nullData16;
 4756              		.loc 1 1575 9 view .LVU1503
 4757              		.loc 1 1575 18 is_stmt 0 view .LVU1504
 4758 000e 5A4B     		ldr	r3, .L438
 4759              	.LVL761:
 4760              		.loc 1 1575 18 view .LVU1505
 4761 0010 0B60     		str	r3, [r1]
1576:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4762              		.loc 1 1576 9 is_stmt 1 view .LVU1506
 4763              	.LVL762:
1577:Src/register_interface.c ****         break;
 4764              		.loc 1 1577 9 view .LVU1507
1576:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4765              		.loc 1 1576 16 is_stmt 0 view .LVU1508
 4766 0012 0520     		movs	r0, #5
 4767              	.LVL763:
1578:Src/register_interface.c ****       }
1579:Src/register_interface.c ****     }
1580:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1581:Src/register_interface.c ****   }
1582:Src/register_interface.c **** #endif
1583:Src/register_interface.c ****   return (retVal);
 4768              		.loc 1 1583 3 is_stmt 1 view .LVU1509
1584:Src/register_interface.c **** }
 4769              		.loc 1 1584 1 is_stmt 0 view .LVU1510
 4770 0014 7047     		bx	lr
 4771              	.LVL764:
 4772              	.L431:
1432:Src/register_interface.c ****         {
 4773              		.loc 1 1432 9 is_stmt 1 view .LVU1511
 4774 0016 B3F5256F 		cmp	r3, #2640
 4775 001a 00F08D80 		beq	.L402
 4776 001e 3AD8     		bhi	.L403
 4777 0020 B3F5116F 		cmp	r3, #2320
 4778 0024 76D0     		beq	.L404
 4779 0026 0DD9     		bls	.L432
 4780 0028 B3F51D6F 		cmp	r3, #2512
ARM GAS  /tmp/cccFCDTb.s 			page 138


 4781 002c 7ED0     		beq	.L413
 4782 002e 26D9     		bls	.L433
 4783 0030 B3F5216F 		cmp	r3, #2576
 4784 0034 40F09C80 		bne	.L410
1490:Src/register_interface.c ****             break;
 4785              		.loc 1 1490 13 view .LVU1512
1490:Src/register_interface.c ****             break;
 4786              		.loc 1 1490 31 is_stmt 0 view .LVU1513
 4787 0038 504B     		ldr	r3, .L438+4
 4788              	.LVL765:
1490:Src/register_interface.c ****             break;
 4789              		.loc 1 1490 31 view .LVU1514
 4790 003a 5B68     		ldr	r3, [r3, #4]
1490:Src/register_interface.c ****             break;
 4791              		.loc 1 1490 24 view .LVU1515
 4792 003c 1833     		adds	r3, r3, #24
1490:Src/register_interface.c ****             break;
 4793              		.loc 1 1490 22 view .LVU1516
 4794 003e 0B60     		str	r3, [r1]
1491:Src/register_interface.c ****           }
 4795              		.loc 1 1491 13 is_stmt 1 view .LVU1517
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4796              		.loc 1 1410 11 is_stmt 0 view .LVU1518
 4797 0040 0020     		movs	r0, #0
 4798              	.LVL766:
1491:Src/register_interface.c ****           }
 4799              		.loc 1 1491 13 view .LVU1519
 4800 0042 7047     		bx	lr
 4801              	.LVL767:
 4802              	.L432:
1491:Src/register_interface.c ****           }
 4803              		.loc 1 1491 13 view .LVU1520
 4804 0044 B3F5056F 		cmp	r3, #2128
 4805 0048 58D0     		beq	.L406
 4806 004a 0CD9     		bls	.L434
 4807 004c B3F5096F 		cmp	r3, #2192
 4808 0050 5AD0     		beq	.L411
 4809 0052 B3F50D6F 		cmp	r3, #2256
 4810 0056 40F08B80 		bne	.L410
1460:Src/register_interface.c ****             break;
 4811              		.loc 1 1460 13 is_stmt 1 view .LVU1521
1460:Src/register_interface.c ****             break;
 4812              		.loc 1 1460 31 is_stmt 0 view .LVU1522
 4813 005a 484B     		ldr	r3, .L438+4
 4814              	.LVL768:
1460:Src/register_interface.c ****             break;
 4815              		.loc 1 1460 31 view .LVU1523
 4816 005c 5B68     		ldr	r3, [r3, #4]
1460:Src/register_interface.c ****             break;
 4817              		.loc 1 1460 24 view .LVU1524
 4818 005e 0C33     		adds	r3, r3, #12
1460:Src/register_interface.c ****             break;
 4819              		.loc 1 1460 22 view .LVU1525
 4820 0060 0B60     		str	r3, [r1]
1461:Src/register_interface.c ****           }
 4821              		.loc 1 1461 13 is_stmt 1 view .LVU1526
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
ARM GAS  /tmp/cccFCDTb.s 			page 139


 4822              		.loc 1 1410 11 is_stmt 0 view .LVU1527
 4823 0062 0020     		movs	r0, #0
 4824              	.LVL769:
1461:Src/register_interface.c ****           }
 4825              		.loc 1 1461 13 view .LVU1528
 4826 0064 7047     		bx	lr
 4827              	.LVL770:
 4828              	.L434:
1461:Src/register_interface.c ****           }
 4829              		.loc 1 1461 13 view .LVU1529
 4830 0066 B3F5FA6F 		cmp	r3, #2000
 4831 006a 42D0     		beq	.L408
 4832 006c B3F5016F 		cmp	r3, #2064
 4833 0070 7ED1     		bne	.L410
1442:Src/register_interface.c ****             break;
 4834              		.loc 1 1442 13 is_stmt 1 view .LVU1530
1442:Src/register_interface.c ****             break;
 4835              		.loc 1 1442 31 is_stmt 0 view .LVU1531
 4836 0072 424B     		ldr	r3, .L438+4
 4837              	.LVL771:
1442:Src/register_interface.c ****             break;
 4838              		.loc 1 1442 31 view .LVU1532
 4839 0074 5B68     		ldr	r3, [r3, #4]
1442:Src/register_interface.c ****             break;
 4840              		.loc 1 1442 24 view .LVU1533
 4841 0076 0233     		adds	r3, r3, #2
1442:Src/register_interface.c ****             break;
 4842              		.loc 1 1442 22 view .LVU1534
 4843 0078 0B60     		str	r3, [r1]
1443:Src/register_interface.c ****           }
 4844              		.loc 1 1443 13 is_stmt 1 view .LVU1535
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4845              		.loc 1 1410 11 is_stmt 0 view .LVU1536
 4846 007a 0020     		movs	r0, #0
 4847              	.LVL772:
1443:Src/register_interface.c ****           }
 4848              		.loc 1 1443 13 view .LVU1537
 4849 007c 7047     		bx	lr
 4850              	.LVL773:
 4851              	.L433:
1443:Src/register_interface.c ****           }
 4852              		.loc 1 1443 13 view .LVU1538
 4853 007e B3F5156F 		cmp	r3, #2384
 4854 0082 4DD0     		beq	.L415
 4855 0084 B3F5196F 		cmp	r3, #2448
 4856 0088 72D1     		bne	.L410
1478:Src/register_interface.c ****             break;
 4857              		.loc 1 1478 13 is_stmt 1 view .LVU1539
1478:Src/register_interface.c ****             break;
 4858              		.loc 1 1478 31 is_stmt 0 view .LVU1540
 4859 008a 3C4B     		ldr	r3, .L438+4
 4860              	.LVL774:
1478:Src/register_interface.c ****             break;
 4861              		.loc 1 1478 31 view .LVU1541
 4862 008c 5B68     		ldr	r3, [r3, #4]
1478:Src/register_interface.c ****             break;
 4863              		.loc 1 1478 24 view .LVU1542
ARM GAS  /tmp/cccFCDTb.s 			page 140


 4864 008e 1233     		adds	r3, r3, #18
1478:Src/register_interface.c ****             break;
 4865              		.loc 1 1478 22 view .LVU1543
 4866 0090 0B60     		str	r3, [r1]
1479:Src/register_interface.c ****           }
 4867              		.loc 1 1479 13 is_stmt 1 view .LVU1544
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4868              		.loc 1 1410 11 is_stmt 0 view .LVU1545
 4869 0092 0020     		movs	r0, #0
 4870              	.LVL775:
1479:Src/register_interface.c ****           }
 4871              		.loc 1 1479 13 view .LVU1546
 4872 0094 7047     		bx	lr
 4873              	.LVL776:
 4874              	.L403:
1479:Src/register_interface.c ****           }
 4875              		.loc 1 1479 13 view .LVU1547
 4876 0096 B3F5496F 		cmp	r3, #3216
 4877 009a 5DD0     		beq	.L418
 4878 009c 0AD9     		bls	.L435
 4879 009e B3F55D6F 		cmp	r3, #3536
 4880 00a2 61D0     		beq	.L425
 4881 00a4 1BD9     		bls	.L436
 4882 00a6 B3F5616F 		cmp	r3, #3600
 4883 00aa 61D1     		bne	.L410
1560:Src/register_interface.c ****             break;
 4884              		.loc 1 1560 13 is_stmt 1 view .LVU1548
1560:Src/register_interface.c ****             break;
 4885              		.loc 1 1560 22 is_stmt 0 view .LVU1549
 4886 00ac 344B     		ldr	r3, .L438+8
 4887              	.LVL777:
1560:Src/register_interface.c ****             break;
 4888              		.loc 1 1560 22 view .LVU1550
 4889 00ae 0B60     		str	r3, [r1]
1561:Src/register_interface.c ****           }
 4890              		.loc 1 1561 13 is_stmt 1 view .LVU1551
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4891              		.loc 1 1410 11 is_stmt 0 view .LVU1552
 4892 00b0 0020     		movs	r0, #0
 4893              	.LVL778:
1561:Src/register_interface.c ****           }
 4894              		.loc 1 1561 13 view .LVU1553
 4895 00b2 7047     		bx	lr
 4896              	.LVL779:
 4897              	.L435:
1561:Src/register_interface.c ****           }
 4898              		.loc 1 1561 13 view .LVU1554
 4899 00b4 B3F5396F 		cmp	r3, #2960
 4900 00b8 4AD0     		beq	.L420
 4901 00ba 06D9     		bls	.L437
 4902 00bc B3F5456F 		cmp	r3, #3152
 4903 00c0 56D1     		bne	.L410
1527:Src/register_interface.c ****             break;
 4904              		.loc 1 1527 13 is_stmt 1 view .LVU1555
1527:Src/register_interface.c ****             break;
 4905              		.loc 1 1527 22 is_stmt 0 view .LVU1556
 4906 00c2 304B     		ldr	r3, .L438+12
ARM GAS  /tmp/cccFCDTb.s 			page 141


 4907              	.LVL780:
1527:Src/register_interface.c ****             break;
 4908              		.loc 1 1527 22 view .LVU1557
 4909 00c4 0B60     		str	r3, [r1]
1528:Src/register_interface.c ****           }
 4910              		.loc 1 1528 13 is_stmt 1 view .LVU1558
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4911              		.loc 1 1410 11 is_stmt 0 view .LVU1559
 4912 00c6 0020     		movs	r0, #0
 4913              	.LVL781:
1528:Src/register_interface.c ****           }
 4914              		.loc 1 1528 13 view .LVU1560
 4915 00c8 7047     		bx	lr
 4916              	.LVL782:
 4917              	.L437:
1528:Src/register_interface.c ****           }
 4918              		.loc 1 1528 13 view .LVU1561
 4919 00ca B3F5296F 		cmp	r3, #2704
 4920 00ce 39D0     		beq	.L422
 4921 00d0 B3F5356F 		cmp	r3, #2896
 4922 00d4 4CD1     		bne	.L410
1517:Src/register_interface.c ****             break;
 4923              		.loc 1 1517 13 is_stmt 1 view .LVU1562
1517:Src/register_interface.c ****             break;
 4924              		.loc 1 1517 22 is_stmt 0 view .LVU1563
 4925 00d6 2C4B     		ldr	r3, .L438+16
 4926              	.LVL783:
1517:Src/register_interface.c ****             break;
 4927              		.loc 1 1517 22 view .LVU1564
 4928 00d8 0B60     		str	r3, [r1]
1518:Src/register_interface.c ****           }
 4929              		.loc 1 1518 13 is_stmt 1 view .LVU1565
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4930              		.loc 1 1410 11 is_stmt 0 view .LVU1566
 4931 00da 0020     		movs	r0, #0
 4932              	.LVL784:
1518:Src/register_interface.c ****           }
 4933              		.loc 1 1518 13 view .LVU1567
 4934 00dc 7047     		bx	lr
 4935              	.LVL785:
 4936              	.L436:
1518:Src/register_interface.c ****           }
 4937              		.loc 1 1518 13 view .LVU1568
 4938 00de B3F54D6F 		cmp	r3, #3280
 4939 00e2 3DD0     		beq	.L427
 4940 00e4 B3F5516F 		cmp	r3, #3344
 4941 00e8 42D1     		bne	.L410
1538:Src/register_interface.c ****             break;
 4942              		.loc 1 1538 13 is_stmt 1 view .LVU1569
1538:Src/register_interface.c ****             break;
 4943              		.loc 1 1538 22 is_stmt 0 view .LVU1570
 4944 00ea 284B     		ldr	r3, .L438+20
 4945              	.LVL786:
1538:Src/register_interface.c ****             break;
 4946              		.loc 1 1538 22 view .LVU1571
 4947 00ec 0B60     		str	r3, [r1]
1539:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 142


 4948              		.loc 1 1539 13 is_stmt 1 view .LVU1572
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4949              		.loc 1 1410 11 is_stmt 0 view .LVU1573
 4950 00ee 0020     		movs	r0, #0
 4951              	.LVL787:
1539:Src/register_interface.c ****           }
 4952              		.loc 1 1539 13 view .LVU1574
 4953 00f0 7047     		bx	lr
 4954              	.LVL788:
 4955              	.L408:
1436:Src/register_interface.c ****              break;
 4956              		.loc 1 1436 13 is_stmt 1 view .LVU1575
1436:Src/register_interface.c ****              break;
 4957              		.loc 1 1436 31 is_stmt 0 view .LVU1576
 4958 00f2 224B     		ldr	r3, .L438+4
 4959              	.LVL789:
1436:Src/register_interface.c ****              break;
 4960              		.loc 1 1436 31 view .LVU1577
 4961 00f4 5B68     		ldr	r3, [r3, #4]
1436:Src/register_interface.c ****              break;
 4962              		.loc 1 1436 22 view .LVU1578
 4963 00f6 0B60     		str	r3, [r1]
1437:Src/register_interface.c ****           }
 4964              		.loc 1 1437 14 is_stmt 1 view .LVU1579
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4965              		.loc 1 1410 11 is_stmt 0 view .LVU1580
 4966 00f8 0020     		movs	r0, #0
 4967              	.LVL790:
1437:Src/register_interface.c ****           }
 4968              		.loc 1 1437 14 view .LVU1581
 4969 00fa 7047     		bx	lr
 4970              	.LVL791:
 4971              	.L406:
1448:Src/register_interface.c ****             break;
 4972              		.loc 1 1448 13 is_stmt 1 view .LVU1582
1448:Src/register_interface.c ****             break;
 4973              		.loc 1 1448 31 is_stmt 0 view .LVU1583
 4974 00fc 1F4B     		ldr	r3, .L438+4
 4975              	.LVL792:
1448:Src/register_interface.c ****             break;
 4976              		.loc 1 1448 31 view .LVU1584
 4977 00fe 5B68     		ldr	r3, [r3, #4]
1448:Src/register_interface.c ****             break;
 4978              		.loc 1 1448 24 view .LVU1585
 4979 0100 0433     		adds	r3, r3, #4
1448:Src/register_interface.c ****             break;
 4980              		.loc 1 1448 22 view .LVU1586
 4981 0102 0B60     		str	r3, [r1]
1449:Src/register_interface.c ****           }
 4982              		.loc 1 1449 13 is_stmt 1 view .LVU1587
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 4983              		.loc 1 1410 11 is_stmt 0 view .LVU1588
 4984 0104 0020     		movs	r0, #0
 4985              	.LVL793:
1449:Src/register_interface.c ****           }
 4986              		.loc 1 1449 13 view .LVU1589
 4987 0106 7047     		bx	lr
ARM GAS  /tmp/cccFCDTb.s 			page 143


 4988              	.LVL794:
 4989              	.L411:
1454:Src/register_interface.c ****             break;
 4990              		.loc 1 1454 13 is_stmt 1 view .LVU1590
1454:Src/register_interface.c ****             break;
 4991              		.loc 1 1454 31 is_stmt 0 view .LVU1591
 4992 0108 1C4B     		ldr	r3, .L438+4
 4993              	.LVL795:
1454:Src/register_interface.c ****             break;
 4994              		.loc 1 1454 31 view .LVU1592
 4995 010a 5B68     		ldr	r3, [r3, #4]
1454:Src/register_interface.c ****             break;
 4996              		.loc 1 1454 24 view .LVU1593
 4997 010c 0633     		adds	r3, r3, #6
1454:Src/register_interface.c ****             break;
 4998              		.loc 1 1454 22 view .LVU1594
 4999 010e 0B60     		str	r3, [r1]
1455:Src/register_interface.c ****           }
 5000              		.loc 1 1455 13 is_stmt 1 view .LVU1595
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5001              		.loc 1 1410 11 is_stmt 0 view .LVU1596
 5002 0110 0020     		movs	r0, #0
 5003              	.LVL796:
1455:Src/register_interface.c ****           }
 5004              		.loc 1 1455 13 view .LVU1597
 5005 0112 7047     		bx	lr
 5006              	.LVL797:
 5007              	.L404:
1466:Src/register_interface.c ****             break;
 5008              		.loc 1 1466 13 is_stmt 1 view .LVU1598
1466:Src/register_interface.c ****             break;
 5009              		.loc 1 1466 31 is_stmt 0 view .LVU1599
 5010 0114 194B     		ldr	r3, .L438+4
 5011              	.LVL798:
1466:Src/register_interface.c ****             break;
 5012              		.loc 1 1466 31 view .LVU1600
 5013 0116 5B68     		ldr	r3, [r3, #4]
1466:Src/register_interface.c ****             break;
 5014              		.loc 1 1466 24 view .LVU1601
 5015 0118 0E33     		adds	r3, r3, #14
1466:Src/register_interface.c ****             break;
 5016              		.loc 1 1466 22 view .LVU1602
 5017 011a 0B60     		str	r3, [r1]
1467:Src/register_interface.c ****           }
 5018              		.loc 1 1467 13 is_stmt 1 view .LVU1603
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5019              		.loc 1 1410 11 is_stmt 0 view .LVU1604
 5020 011c 0020     		movs	r0, #0
 5021              	.LVL799:
1467:Src/register_interface.c ****           }
 5022              		.loc 1 1467 13 view .LVU1605
 5023 011e 7047     		bx	lr
 5024              	.LVL800:
 5025              	.L415:
1472:Src/register_interface.c ****             break;
 5026              		.loc 1 1472 13 is_stmt 1 view .LVU1606
1472:Src/register_interface.c ****             break;
ARM GAS  /tmp/cccFCDTb.s 			page 144


 5027              		.loc 1 1472 31 is_stmt 0 view .LVU1607
 5028 0120 164B     		ldr	r3, .L438+4
 5029              	.LVL801:
1472:Src/register_interface.c ****             break;
 5030              		.loc 1 1472 31 view .LVU1608
 5031 0122 5B68     		ldr	r3, [r3, #4]
1472:Src/register_interface.c ****             break;
 5032              		.loc 1 1472 24 view .LVU1609
 5033 0124 1033     		adds	r3, r3, #16
1472:Src/register_interface.c ****             break;
 5034              		.loc 1 1472 22 view .LVU1610
 5035 0126 0B60     		str	r3, [r1]
1473:Src/register_interface.c ****           }
 5036              		.loc 1 1473 13 is_stmt 1 view .LVU1611
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5037              		.loc 1 1410 11 is_stmt 0 view .LVU1612
 5038 0128 0020     		movs	r0, #0
 5039              	.LVL802:
1473:Src/register_interface.c ****           }
 5040              		.loc 1 1473 13 view .LVU1613
 5041 012a 7047     		bx	lr
 5042              	.LVL803:
 5043              	.L413:
1484:Src/register_interface.c ****             break;
 5044              		.loc 1 1484 13 is_stmt 1 view .LVU1614
1484:Src/register_interface.c ****             break;
 5045              		.loc 1 1484 31 is_stmt 0 view .LVU1615
 5046 012c 134B     		ldr	r3, .L438+4
 5047              	.LVL804:
1484:Src/register_interface.c ****             break;
 5048              		.loc 1 1484 31 view .LVU1616
 5049 012e 5B68     		ldr	r3, [r3, #4]
1484:Src/register_interface.c ****             break;
 5050              		.loc 1 1484 24 view .LVU1617
 5051 0130 1633     		adds	r3, r3, #22
1484:Src/register_interface.c ****             break;
 5052              		.loc 1 1484 22 view .LVU1618
 5053 0132 0B60     		str	r3, [r1]
1485:Src/register_interface.c ****           }
 5054              		.loc 1 1485 13 is_stmt 1 view .LVU1619
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5055              		.loc 1 1410 11 is_stmt 0 view .LVU1620
 5056 0134 0020     		movs	r0, #0
 5057              	.LVL805:
1485:Src/register_interface.c ****           }
 5058              		.loc 1 1485 13 view .LVU1621
 5059 0136 7047     		bx	lr
 5060              	.LVL806:
 5061              	.L402:
1496:Src/register_interface.c ****             break;
 5062              		.loc 1 1496 13 is_stmt 1 view .LVU1622
1496:Src/register_interface.c ****             break;
 5063              		.loc 1 1496 31 is_stmt 0 view .LVU1623
 5064 0138 104B     		ldr	r3, .L438+4
 5065              	.LVL807:
1496:Src/register_interface.c ****             break;
 5066              		.loc 1 1496 31 view .LVU1624
ARM GAS  /tmp/cccFCDTb.s 			page 145


 5067 013a 5B68     		ldr	r3, [r3, #4]
1496:Src/register_interface.c ****             break;
 5068              		.loc 1 1496 24 view .LVU1625
 5069 013c 1A33     		adds	r3, r3, #26
1496:Src/register_interface.c ****             break;
 5070              		.loc 1 1496 22 view .LVU1626
 5071 013e 0B60     		str	r3, [r1]
1497:Src/register_interface.c ****           }
 5072              		.loc 1 1497 13 is_stmt 1 view .LVU1627
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5073              		.loc 1 1410 11 is_stmt 0 view .LVU1628
 5074 0140 0020     		movs	r0, #0
 5075              	.LVL808:
1497:Src/register_interface.c ****           }
 5076              		.loc 1 1497 13 view .LVU1629
 5077 0142 7047     		bx	lr
 5078              	.LVL809:
 5079              	.L422:
1502:Src/register_interface.c ****             break;
 5080              		.loc 1 1502 13 is_stmt 1 view .LVU1630
1502:Src/register_interface.c ****             break;
 5081              		.loc 1 1502 31 is_stmt 0 view .LVU1631
 5082 0144 0D4B     		ldr	r3, .L438+4
 5083              	.LVL810:
1502:Src/register_interface.c ****             break;
 5084              		.loc 1 1502 31 view .LVU1632
 5085 0146 5B68     		ldr	r3, [r3, #4]
1502:Src/register_interface.c ****             break;
 5086              		.loc 1 1502 24 view .LVU1633
 5087 0148 1C33     		adds	r3, r3, #28
1502:Src/register_interface.c ****             break;
 5088              		.loc 1 1502 22 view .LVU1634
 5089 014a 0B60     		str	r3, [r1]
1503:Src/register_interface.c ****           }
 5090              		.loc 1 1503 13 is_stmt 1 view .LVU1635
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5091              		.loc 1 1410 11 is_stmt 0 view .LVU1636
 5092 014c 0020     		movs	r0, #0
 5093              	.LVL811:
1503:Src/register_interface.c ****           }
 5094              		.loc 1 1503 13 view .LVU1637
 5095 014e 7047     		bx	lr
 5096              	.LVL812:
 5097              	.L420:
1511:Src/register_interface.c ****             break;
 5098              		.loc 1 1511 13 is_stmt 1 view .LVU1638
1511:Src/register_interface.c ****             break;
 5099              		.loc 1 1511 22 is_stmt 0 view .LVU1639
 5100 0150 0F4B     		ldr	r3, .L438+24
 5101              	.LVL813:
1511:Src/register_interface.c ****             break;
 5102              		.loc 1 1511 22 view .LVU1640
 5103 0152 0B60     		str	r3, [r1]
1512:Src/register_interface.c ****           }
 5104              		.loc 1 1512 13 is_stmt 1 view .LVU1641
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5105              		.loc 1 1410 11 is_stmt 0 view .LVU1642
ARM GAS  /tmp/cccFCDTb.s 			page 146


 5106 0154 0020     		movs	r0, #0
 5107              	.LVL814:
1512:Src/register_interface.c ****           }
 5108              		.loc 1 1512 13 view .LVU1643
 5109 0156 7047     		bx	lr
 5110              	.LVL815:
 5111              	.L418:
1533:Src/register_interface.c ****             break;
 5112              		.loc 1 1533 13 is_stmt 1 view .LVU1644
1533:Src/register_interface.c ****             break;
 5113              		.loc 1 1533 22 is_stmt 0 view .LVU1645
 5114 0158 0E4B     		ldr	r3, .L438+28
 5115              	.LVL816:
1533:Src/register_interface.c ****             break;
 5116              		.loc 1 1533 22 view .LVU1646
 5117 015a 0B60     		str	r3, [r1]
1534:Src/register_interface.c ****           }
 5118              		.loc 1 1534 13 is_stmt 1 view .LVU1647
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5119              		.loc 1 1410 11 is_stmt 0 view .LVU1648
 5120 015c 0020     		movs	r0, #0
 5121              	.LVL817:
1534:Src/register_interface.c ****           }
 5122              		.loc 1 1534 13 view .LVU1649
 5123 015e 7047     		bx	lr
 5124              	.LVL818:
 5125              	.L427:
1544:Src/register_interface.c ****             break;
 5126              		.loc 1 1544 13 is_stmt 1 view .LVU1650
1544:Src/register_interface.c ****             break;
 5127              		.loc 1 1544 22 is_stmt 0 view .LVU1651
 5128 0160 0D4B     		ldr	r3, .L438+32
 5129              	.LVL819:
1544:Src/register_interface.c ****             break;
 5130              		.loc 1 1544 22 view .LVU1652
 5131 0162 0B60     		str	r3, [r1]
1545:Src/register_interface.c ****           }
 5132              		.loc 1 1545 13 is_stmt 1 view .LVU1653
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5133              		.loc 1 1410 11 is_stmt 0 view .LVU1654
 5134 0164 0020     		movs	r0, #0
 5135              	.LVL820:
1545:Src/register_interface.c ****           }
 5136              		.loc 1 1545 13 view .LVU1655
 5137 0166 7047     		bx	lr
 5138              	.LVL821:
 5139              	.L425:
1554:Src/register_interface.c ****             break;
 5140              		.loc 1 1554 13 is_stmt 1 view .LVU1656
1554:Src/register_interface.c ****             break;
 5141              		.loc 1 1554 22 is_stmt 0 view .LVU1657
 5142 0168 0C4B     		ldr	r3, .L438+36
 5143              	.LVL822:
1554:Src/register_interface.c ****             break;
 5144              		.loc 1 1554 22 view .LVU1658
 5145 016a 0B60     		str	r3, [r1]
1555:Src/register_interface.c ****           }
ARM GAS  /tmp/cccFCDTb.s 			page 147


 5146              		.loc 1 1555 13 is_stmt 1 view .LVU1659
1410:Src/register_interface.c ****   static uint16_t nullData16=0;
 5147              		.loc 1 1410 11 is_stmt 0 view .LVU1660
 5148 016c 0020     		movs	r0, #0
 5149              	.LVL823:
1555:Src/register_interface.c ****           }
 5150              		.loc 1 1555 13 view .LVU1661
 5151 016e 7047     		bx	lr
 5152              	.LVL824:
 5153              	.L410:
1565:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5154              		.loc 1 1565 13 is_stmt 1 view .LVU1662
1565:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5155              		.loc 1 1565 22 is_stmt 0 view .LVU1663
 5156 0170 014B     		ldr	r3, .L438
 5157              	.LVL825:
1565:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5158              		.loc 1 1565 22 view .LVU1664
 5159 0172 0B60     		str	r3, [r1]
1566:Src/register_interface.c ****             break;
 5160              		.loc 1 1566 13 is_stmt 1 view .LVU1665
 5161              	.LVL826:
1567:Src/register_interface.c ****           }
 5162              		.loc 1 1567 13 view .LVU1666
1566:Src/register_interface.c ****             break;
 5163              		.loc 1 1566 20 is_stmt 0 view .LVU1667
 5164 0174 0520     		movs	r0, #5
 5165              	.LVL827:
1567:Src/register_interface.c ****           }
 5166              		.loc 1 1567 13 view .LVU1668
 5167 0176 7047     		bx	lr
 5168              	.L439:
 5169              		.align	2
 5170              	.L438:
 5171 0178 00000000 		.word	.LANCHOR0
 5172 017c 00000000 		.word	Mci
 5173 0180 46000000 		.word	STO_CR_M1+70
 5174 0184 70000000 		.word	STO_PLL_M1+112
 5175 0188 04000000 		.word	STO_PLL_M1+4
 5176 018c 0C000000 		.word	STO_CR_M1+12
 5177 0190 0C000000 		.word	STO_PLL_M1+12
 5178 0194 72000000 		.word	STO_PLL_M1+114
 5179 0198 04000000 		.word	STO_CR_M1+4
 5180 019c 44000000 		.word	STO_CR_M1+68
 5181              		.cfi_endproc
 5182              	.LFE1443:
 5184              		.section	.bss.nullData16.15666,"aw",%nobits
 5185              		.align	1
 5186              		.set	.LANCHOR0,. + 0
 5189              	nullData16.15666:
 5190 0000 0000     		.space	2
 5191              		.text
 5192              	.Letext0:
 5193              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5194              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 5195              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 5196              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
ARM GAS  /tmp/cccFCDTb.s 			page 148


 5197              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 5198              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 5199              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 5200              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 5201              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 5202              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 5203              		.file 12 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mc_type.h"
 5204              		.file 13 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5205              		.file 14 "/usr/include/newlib/sys/_types.h"
 5206              		.file 15 "/usr/include/newlib/sys/reent.h"
 5207              		.file 16 "/usr/include/newlib/sys/lock.h"
 5208              		.file 17 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcptl.h"
 5209              		.file 18 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcp.h"
 5210              		.file 19 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pid_regulator.h"
 5211              		.file 20 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_pos_fdbk.h"
 5212              		.file 21 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_torq_ctrl.h"
 5213              		.file 22 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/virtual_speed_sensor.h"
 5214              		.file 23 "Inc/regular_conversion_manager.h"
 5215              		.file 24 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ntc_temperature_sensor.h"
 5216              		.file 25 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_speed_pos_fdbk.h"
 5217              		.file 26 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pwm_curr_fdbk.h"
 5218              		.file 27 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/revup_ctrl.h"
 5219              		.file 28 "Inc/mc_interface.h"
 5220              		.file 29 "Inc/mc_configuration_registers.h"
 5221              		.file 30 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/bus_voltage_sensor.h"
 5222              		.file 31 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/r_divider_bus_voltage_sensor.h"
 5223              		.file 32 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pqd_motor_power_measurement.h"
 5224              		.file 33 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/G4xx/Inc/r3_2_g4xx_pwm_curr_fdbk.h"
 5225              		.file 34 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ramp_ext_mngr.h"
 5226              		.file 35 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/circle_limitation.h"
 5227              		.file 36 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_pll_speed_pos_fdbk.h"
 5228              		.file 37 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_cordic_speed_pos_fdbk.h"
 5229              		.file 38 "Inc/mc_config.h"
 5230              		.file 39 "Inc/aspep.h"
 5231              		.file 40 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcpa.h"
 5232              		.file 41 "Inc/mcp_config.h"
 5233              		.file 42 "Inc/debug_scope.h"
ARM GAS  /tmp/cccFCDTb.s 			page 149


DEFINED SYMBOLS
                            *ABS*:0000000000000000 register_interface.c
     /tmp/cccFCDTb.s:18     .text.RI_MovString:0000000000000000 $t
     /tmp/cccFCDTb.s:25     .text.RI_MovString:0000000000000000 RI_MovString
     /tmp/cccFCDTb.s:109    .text.RI_SetReg:0000000000000000 $t
     /tmp/cccFCDTb.s:115    .text.RI_SetReg:0000000000000000 RI_SetReg
     /tmp/cccFCDTb.s:156    .text.RI_SetReg:000000000000001c $d
     /tmp/cccFCDTb.s:189    .text.RI_SetReg:000000000000005e $t
     /tmp/cccFCDTb.s:879    .text.RI_SetReg:00000000000003bc $d
     /tmp/cccFCDTb.s:890    .text.RI_SetReg:00000000000003dc $t
     /tmp/cccFCDTb.s:1807   .text.RI_SetReg:00000000000006b4 $d
     /tmp/cccFCDTb.s:1819   .text.RI_SetReg:00000000000006d4 $t
     /tmp/cccFCDTb.s:2056   .text.RI_SetReg:000000000000078c $d
     /tmp/cccFCDTb.s:2065   .text.RI_GetReg:0000000000000000 $t
     /tmp/cccFCDTb.s:2071   .text.RI_GetReg:0000000000000000 RI_GetReg
     /tmp/cccFCDTb.s:2111   .text.RI_GetReg:0000000000000020 $d
     /tmp/cccFCDTb.s:2144   .text.RI_GetReg:0000000000000062 $t
     /tmp/cccFCDTb.s:2840   .text.RI_GetReg:0000000000000388 $d
     /tmp/cccFCDTb.s:2852   .text.RI_GetReg:00000000000003ac $t
     /tmp/cccFCDTb.s:3782   .text.RI_GetReg:0000000000000684 $d
     /tmp/cccFCDTb.s:3797   .text.RI_GetReg:00000000000006b0 $t
     /tmp/cccFCDTb.s:4333   .text.RI_GetReg:0000000000000868 $d
     /tmp/cccFCDTb.s:4346   .text.RI_SetRegCommandParser:0000000000000000 $t
     /tmp/cccFCDTb.s:4353   .text.RI_SetRegCommandParser:0000000000000000 RI_SetRegCommandParser
     /tmp/cccFCDTb.s:4541   .text.RI_GetRegCommandParser:0000000000000000 $t
     /tmp/cccFCDTb.s:4548   .text.RI_GetRegCommandParser:0000000000000000 RI_GetRegCommandParser
     /tmp/cccFCDTb.s:4667   .text.RI_GetIDSize:0000000000000000 $t
     /tmp/cccFCDTb.s:4674   .text.RI_GetIDSize:0000000000000000 RI_GetIDSize
     /tmp/cccFCDTb.s:4725   .text.RI_GetPtrReg:0000000000000000 $t
     /tmp/cccFCDTb.s:4732   .text.RI_GetPtrReg:0000000000000000 RI_GetPtrReg
     /tmp/cccFCDTb.s:5171   .text.RI_GetPtrReg:0000000000000178 $d
     /tmp/cccFCDTb.s:5185   .bss.nullData16.15666:0000000000000000 $d
     /tmp/cccFCDTb.s:5189   .bss.nullData16.15666:0000000000000000 nullData16.15666

UNDEFINED SYMBOLS
DebugScopeStartWrite
MCI_GetTeref
MCI_ExecTorqueRamp
MCI_GetMecSpeedRefUnit
MCI_ExecSpeedRamp
PID_SetKI
PID_SetKP
PID_SetKD
STO_CR_GetObserverGains
STO_CR_SetObserverGains
STO_PLL_GetObserverGains
STO_PLL_SetObserverGains
PID_SetKPDivisorPOW2
PID_SetKDDivisorPOW2
MCI_GetIqdref
MCI_SetCurrentReferences
debugScopeM1
Mci
pPIDId
pPIDIq
PIDSpeedHandle_M1
STO_CR_M1
ARM GAS  /tmp/cccFCDTb.s 			page 150


STO_PLL_M1
PID_SetKIDivisorPOW2
MCI_ExecSpeedSin
RUC_SetPhase
MCPA_cfgLog
RevUpControlM1
MCPA_UART_A
MCI_GetSTMState
MCI_GetControlMode
RUC_GetNumberOfPhases
PID_GetKPDivisorPOW2
MCI_GetVqd
PID_GetKD
PID_GetKP
PID_GetKI
MCI_GetIalphabeta
NTC_GetAvTemp_C
MCI_GetIqd
STO_CR_GetEstimatedBemf
STO_PLL_GetEstimatedCurrent
SPD_GetElAngle
MCI_GetValphabeta
SPD_GetS16Speed
STO_PLL_GetEstimatedBemf
pTemperatureSensor
PID_GetKIDivisorPOW2
PID_GetKDDivisorPOW2
VBS_GetAvBusVoltage_V
MCI_GetIab
STO_CR_GetEstimatedCurrent
STO_PLL_GetEstimatedBemfLevel
MCI_GetAvrgMecSpeedUnit
PQD_GetAvrgElMotorPowerW
STO_CR_GetEstimatedBemfLevel
MCI_GetFaultState
STO_PLL_GetObservedBemfLevel
STO_CR_GetObservedBemfLevel
BusVoltageSensor_M1
pMPM
CTL_BOARD
MotorConfig_reg
MCI_GetLastRampFinalTorque
MCI_GetLastRampFinalDuration
MCI_GetLastRampFinalSpeed
RUC_GetPhase
FIRMWARE_NAME
PWR_BOARD_NAME
globalConfig_reg
ApplicationConfig_reg
FOCConfig_reg
