

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Fri Apr 26 03:19:46 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        equalizer
    * Solution:       solution21 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |                    Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |                    & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ equalizer                                   |     -|  0.00|        -|          -|         -|        -|     -|        no|  1 (~0%)|  3 (1%)|  2373 (2%)|  3071 (5%)|    -|
    | o Running_Loop                               |     -|  4.53|        -|          -|       467|        -|     -|        no|        -|       -|          -|          -|    -|
    |  + equalizer_Pipeline_Shift_Accumulate_Loop  |     -|  0.00|      113|    700.600|         -|      113|     -|        no|        -|       -|  435 (~0%)|  299 (~0%)|    -|
    |   o Shift_Accumulate_Loop                    |     -|  4.53|      111|    688.200|        15|        1|    98|       yes|        -|       -|          -|          -|    -|
    |  + equalizer_Pipeline_Coef_Clear_Loop        |     -|  0.00|      107|    663.400|         -|      107|     -|        no|        -|       -|   87 (~0%)|  155 (~0%)|    -|
    |   o Coef_Clear_Loop                          |     -|  4.53|      105|    651.000|         8|        1|    99|       yes|        -|       -|          -|          -|    -|
    |  o Coef_Read_Loop                            |     -|  4.53|      354|  2.195e+03|       118|        -|     3|        no|        -|       -|          -|          -|    -|
    |   + equalizer_Pipeline_VITIS_LOOP_57_1       |     -|  0.00|      115|    713.000|         -|      115|     -|        no|        -|       -|  358 (~0%)|  296 (~0%)|    -|
    |    o VITIS_LOOP_57_1                         |     -|  4.53|      113|    700.600|        16|        1|    99|       yes|        -|       -|          -|          -|    -|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | coefs_1  | 0x10   | 32    | W      | Data signal of coefs |
| s_axi_control | coefs_2  | 0x14   | 32    | W      | Data signal of coefs |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| output_r  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| output   | out       | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
| coefs    | inout     | int*                                       |
| input    | in        | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| output   | output_r      | interface |          |                                   |
| coefs    | m_axi_gmem    | interface |          |                                   |
| coefs    | s_axi_control | register  | offset   | name=coefs_1 offset=0x10 range=32 |
| coefs    | s_axi_control | register  | offset   | name=coefs_2 offset=0x14 range=32 |
| input    | input_r       | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------------+------------------------------+------------+---------------------+
| HW Interface | Variable | Loop                  | Problem                      | Resolution | Location            |
+--------------+----------+-----------------------+------------------------------+------------+---------------------+
| m_axi_gmem   | coefs    | Coef_Clear_Loop       | Stride is incompatible       | 214-230    | equalizer.cpp:46:6  |
| m_axi_gmem   | coefs    |                       | Access is clobbered by store | 214-231    | equalizer.cpp:61:17 |
| m_axi_gmem   | coefs    |                       | Access is clobbered by load  | 214-231    | equalizer.cpp:61:17 |
| m_axi_gmem   | coefs    | Shift_Accumulate_Loop | Stride is incompatible       | 214-230    | equalizer.cpp:82:5  |
+--------------+----------+-----------------------+------------------------------+------------+---------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + equalizer                                 | 3   |        |              |     |        |         |
|   mul_32s_32s_32_5_1_U19                    | 3   |        | mul_ln88     | mul | auto   | 4       |
|   accumulate_fu_521_p2                      | -   |        | accumulate   | add | fabric | 0       |
|   add_ln54_fu_562_p2                        | -   |        | add_ln54     | add | fabric | 0       |
|  + equalizer_Pipeline_Shift_Accumulate_Loop | 0   |        |              |     |        |         |
|    add_ln84_fu_143_p2                       | -   |        | add_ln84     | add | fabric | 0       |
|    add_ln85_fu_161_p2                       | -   |        | add_ln85     | add | fabric | 0       |
|    accumulate_1_fu_207_p2                   | -   |        | accumulate_1 | add | fabric | 0       |
|  + equalizer_Pipeline_Coef_Clear_Loop       | 0   |        |              |     |        |         |
|    add_ln48_fu_123_p2                       | -   |        | add_ln48     | add | fabric | 0       |
|    add_ln46_fu_149_p2                       | -   |        | add_ln46     | add | fabric | 0       |
|  + equalizer_Pipeline_VITIS_LOOP_57_1       | 0   |        |              |     |        |         |
|    add_ln57_fu_160_p2                       | -   |        | add_ln57     | add | fabric | 0       |
|    add_ln61_fu_182_p2                       | -   |        | add_ln61     | add | fabric | 0       |
|    add_ln61_1_fu_217_p2                     | -   |        | add_ln61_1   | add | fabric | 0       |
+---------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------+------+------+--------+------------------+---------+------+---------+
| Name                 | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+----------------------+------+------+--------+------------------+---------+------+---------+
| + equalizer          | 1    | 0    |        |                  |         |      |         |
|   signal_shift_reg_U | 1    | -    |        | signal_shift_reg | ram_s2p | auto | 1       |
+----------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+--------------------------------------+
| Type      | Options                        | Location                             |
+-----------+--------------------------------+--------------------------------------+
| interface | m_axi depth=99 port=coefs      | equalizer.cpp:4 in equalizer, coefs  |
| interface | axis register both port=input  | equalizer.cpp:5 in equalizer, input  |
| interface | axis register both port=output | equalizer.cpp:6 in equalizer, output |
| interface | ap_ctrl_none port=return       | equalizer.cpp:7 in equalizer, return |
| pipeline  |                                | equalizer.cpp:47 in equalizer        |
| pipeline  |                                | equalizer.cpp:58 in equalizer        |
| pipeline  |                                | equalizer.cpp:83 in equalizer        |
+-----------+--------------------------------+--------------------------------------+


