<<<<<<< Updated upstream
|Block1
columna0 <= tateti:inst3.z
reloj => tateti:inst3.clock
reloj => contador_20ms:inst1.clk_50mhz
reloj => tateti:inst4.clock
reloj => tateti:inst5.clock
reloj => tateti:inst6.clock
reloj => botonera:inst.clock
entrada0 => tateti:inst3.x
columna1 <= col1.DB_MAX_OUTPUT_PORT_TYPE
entrada1 => tateti:inst4.x
columna2 <= col2.DB_MAX_OUTPUT_PORT_TYPE
entrada2 => tateti:inst5.x
columna3 <= col3.DB_MAX_OUTPUT_PORT_TYPE
entrada3 => tateti:inst6.x
pin_name1 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Posicion[0] <= matrizbotones:inst2.posicion[0]
Posicion[1] <= matrizbotones:inst2.posicion[1]
Posicion[2] <= matrizbotones:inst2.posicion[2]
Posicion[3] <= matrizbotones:inst2.posicion[3]
Z[3] <= botonera:inst.Z[3]
Z[2] <= botonera:inst.Z[2]
Z[1] <= botonera:inst.Z[1]
Z[0] <= botonera:inst.Z[0]


|Block1|tateti:inst3
=======
|prueba
clk => Block1:uut.clk
sw1 => Block1:uut.x0
sw2 => Block1:uut.x1
sw3 => Block1:uut.x2
sw4 => Block1:uut.x3
led[0] <= Block1:uut.posicionnes[0]
led[1] <= Block1:uut.posicionnes[1]
led[2] <= Block1:uut.posicionnes[2]
led[3] <= Block1:uut.posicionnes[3]


|prueba|Block1:uut
c0 <= tateti:inst11.z
clk => pllclk:inst7.inclk0
clk => tateti:inst11.clock
clk => tateti:inst.clock
clk => tateti:inst10.clock
clk => tateti:inst9.clock
clk => botonera:inst6.clock
x0 => tateti:inst11.x
x3 => tateti:inst.x
x1 => tateti:inst10.x
x2 => tateti:inst9.x
c1 <= tateti:inst10.z
c2 <= tateti:inst9.z
c3 <= tateti:inst.z
ORoOR <= instorrrr.DB_MAX_OUTPUT_PORT_TYPE
posicionnes[0] <= matrizbotones:inst2.posicion[0]
posicionnes[1] <= matrizbotones:inst2.posicion[1]
posicionnes[2] <= matrizbotones:inst2.posicion[2]
posicionnes[3] <= matrizbotones:inst2.posicion[3]
salida[0] <= botonera:inst6.fila[0]
salida[1] <= botonera:inst6.fila[1]
salida[2] <= botonera:inst6.fila[2]
salida[3] <= botonera:inst6.fila[3]
Z[0] <= botonera:inst6.Z[0]
Z[1] <= botonera:inst6.Z[1]
Z[2] <= botonera:inst6.Z[2]
Z[3] <= botonera:inst6.Z[3]


|prueba|Block1:uut|tateti:inst11
>>>>>>> Stashed changes
reset => reg_fstate.ceroestable.OUTPUTSELECT
reset => reg_fstate.unoestable.OUTPUTSELECT
reset => reg_fstate.preguntauno.OUTPUTSELECT
reset => reg_fstate.preguntacero.OUTPUTSELECT
reset => reg_z.OUTPUTSELECT
reset => z.OUTPUTSELECT
<<<<<<< Updated upstream
=======
reset => cont.OUTPUTSELECT
>>>>>>> Stashed changes
clock => fstate~1.DATAIN
x => process_1.IN0
x => process_1.IN0
x => Selector0.IN1
x => Selector3.IN1
x => Selector1.IN1
x => Selector2.IN1
T => process_1.IN1
T => process_1.IN1
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
z <= z.DB_MAX_OUTPUT_PORT_TYPE
<<<<<<< Updated upstream


|Block1|contador_20ms:inst1
clk_50mhz => tick_20ms~reg0.CLK
clk_50mhz => count_reg[0].CLK
clk_50mhz => count_reg[1].CLK
clk_50mhz => count_reg[2].CLK
clk_50mhz => count_reg[3].CLK
clk_50mhz => count_reg[4].CLK
clk_50mhz => count_reg[5].CLK
clk_50mhz => count_reg[6].CLK
clk_50mhz => count_reg[7].CLK
clk_50mhz => count_reg[8].CLK
clk_50mhz => count_reg[9].CLK
clk_50mhz => count_reg[10].CLK
clk_50mhz => count_reg[11].CLK
clk_50mhz => count_reg[12].CLK
clk_50mhz => count_reg[13].CLK
clk_50mhz => count_reg[14].CLK
clk_50mhz => count_reg[15].CLK
clk_50mhz => count_reg[16].CLK
clk_50mhz => count_reg[17].CLK
clk_50mhz => count_reg[18].CLK
clk_50mhz => count_reg[19].CLK
reset => tick_20ms~reg0.ACLR
reset => count_reg[0].ACLR
reset => count_reg[1].ACLR
reset => count_reg[2].ACLR
reset => count_reg[3].ACLR
reset => count_reg[4].ACLR
reset => count_reg[5].ACLR
reset => count_reg[6].ACLR
reset => count_reg[7].ACLR
reset => count_reg[8].ACLR
reset => count_reg[9].ACLR
reset => count_reg[10].ACLR
reset => count_reg[11].ACLR
reset => count_reg[12].ACLR
reset => count_reg[13].ACLR
reset => count_reg[14].ACLR
reset => count_reg[15].ACLR
reset => count_reg[16].ACLR
reset => count_reg[17].ACLR
reset => count_reg[18].ACLR
reset => count_reg[19].ACLR
tick_20ms <= tick_20ms~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|tateti:inst4
=======
cont <= cont.DB_MAX_OUTPUT_PORT_TYPE


|prueba|Block1:uut|pllclk:inst7
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|prueba|Block1:uut|pllclk:inst7|altpll:altpll_component
inclk[0] => pllclk_altpll:auto_generated.inclk[0]
inclk[1] => pllclk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pllclk_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pllclk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|prueba|Block1:uut|pllclk:inst7|altpll:altpll_component|pllclk_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|prueba|Block1:uut|binary_counter:inst1
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
reset => cnt[10].IN1
enable => cnt[1].ENA
enable => cnt[0].ENA
enable => cnt[2].ENA
enable => cnt[3].ENA
enable => cnt[4].ENA
enable => cnt[5].ENA
enable => cnt[6].ENA
enable => cnt[7].ENA
enable => cnt[8].ENA
enable => cnt[9].ENA
enable => cnt[10].ENA
q[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE
T <= <VCC>


|prueba|Block1:uut|tateti:inst
>>>>>>> Stashed changes
reset => reg_fstate.ceroestable.OUTPUTSELECT
reset => reg_fstate.unoestable.OUTPUTSELECT
reset => reg_fstate.preguntauno.OUTPUTSELECT
reset => reg_fstate.preguntacero.OUTPUTSELECT
reset => reg_z.OUTPUTSELECT
reset => z.OUTPUTSELECT
<<<<<<< Updated upstream
=======
reset => cont.OUTPUTSELECT
>>>>>>> Stashed changes
clock => fstate~1.DATAIN
x => process_1.IN0
x => process_1.IN0
x => Selector0.IN1
x => Selector3.IN1
x => Selector1.IN1
x => Selector2.IN1
T => process_1.IN1
T => process_1.IN1
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
z <= z.DB_MAX_OUTPUT_PORT_TYPE
<<<<<<< Updated upstream


|Block1|tateti:inst5
=======
cont <= cont.DB_MAX_OUTPUT_PORT_TYPE


|prueba|Block1:uut|tateti:inst10
>>>>>>> Stashed changes
reset => reg_fstate.ceroestable.OUTPUTSELECT
reset => reg_fstate.unoestable.OUTPUTSELECT
reset => reg_fstate.preguntauno.OUTPUTSELECT
reset => reg_fstate.preguntacero.OUTPUTSELECT
reset => reg_z.OUTPUTSELECT
reset => z.OUTPUTSELECT
<<<<<<< Updated upstream
=======
reset => cont.OUTPUTSELECT
>>>>>>> Stashed changes
clock => fstate~1.DATAIN
x => process_1.IN0
x => process_1.IN0
x => Selector0.IN1
x => Selector3.IN1
x => Selector1.IN1
x => Selector2.IN1
T => process_1.IN1
T => process_1.IN1
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
z <= z.DB_MAX_OUTPUT_PORT_TYPE
<<<<<<< Updated upstream


|Block1|tateti:inst6
=======
cont <= cont.DB_MAX_OUTPUT_PORT_TYPE


|prueba|Block1:uut|tateti:inst9
>>>>>>> Stashed changes
reset => reg_fstate.ceroestable.OUTPUTSELECT
reset => reg_fstate.unoestable.OUTPUTSELECT
reset => reg_fstate.preguntauno.OUTPUTSELECT
reset => reg_fstate.preguntacero.OUTPUTSELECT
reset => reg_z.OUTPUTSELECT
reset => z.OUTPUTSELECT
<<<<<<< Updated upstream
=======
reset => cont.OUTPUTSELECT
>>>>>>> Stashed changes
clock => fstate~1.DATAIN
x => process_1.IN0
x => process_1.IN0
x => Selector0.IN1
x => Selector3.IN1
x => Selector1.IN1
x => Selector2.IN1
T => process_1.IN1
T => process_1.IN1
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
T => reg_fstate.OUTPUTSELECT
z <= z.DB_MAX_OUTPUT_PORT_TYPE
<<<<<<< Updated upstream


|Block1|matrizbotones:inst2
=======
cont <= cont.DB_MAX_OUTPUT_PORT_TYPE


|prueba|Block1:uut|matrizbotones:inst2
>>>>>>> Stashed changes
fila[0] => Mux0.IN259
fila[0] => Mux1.IN259
fila[0] => Mux2.IN259
fila[0] => Mux3.IN259
fila[1] => Mux0.IN258
fila[1] => Mux1.IN258
fila[1] => Mux2.IN258
fila[1] => Mux3.IN258
fila[2] => Mux0.IN257
fila[2] => Mux1.IN257
fila[2] => Mux2.IN257
fila[2] => Mux3.IN257
fila[3] => Mux0.IN256
fila[3] => Mux1.IN256
fila[3] => Mux2.IN256
fila[3] => Mux3.IN256
c3 => Mux0.IN260
c3 => Mux1.IN260
c3 => Mux2.IN260
c3 => Mux3.IN260
c2 => Mux0.IN261
c2 => Mux1.IN261
c2 => Mux2.IN261
c2 => Mux3.IN261
c1 => Mux0.IN262
c1 => Mux1.IN262
c1 => Mux2.IN262
c1 => Mux3.IN262
c0 => Mux0.IN263
c0 => Mux1.IN263
c0 => Mux2.IN263
c0 => Mux3.IN263
posicion[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
posicion[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
posicion[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
posicion[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


<<<<<<< Updated upstream
|Block1|botonera:inst
reset => fstate~3.DATAIN
clock => fstate~1.DATAIN
x0 => process_1.IN0
x0 => reg_fstate.DATAA
x0 => process_1.IN0
x0 => process_1.IN0
x0 => reg_fstate.DATAA
x1 => process_1.IN1
x1 => reg_fstate.DATAA
x1 => process_1.IN1
x1 => reg_fstate.DATAA
x1 => process_1.IN1
x2 => process_1.IN1
x2 => reg_fstate.DATAA
x2 => process_1.IN1
x2 => process_1.IN1
x2 => process_1.IN1
x2 => reg_fstate.DATAA
x3 => process_1.IN1
x3 => reg_fstate.DATAA
x3 => process_1.IN1
x3 => process_1.IN1
x3 => process_1.IN1
x3 => reg_fstate.DATAA
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
=======
|prueba|Block1:uut|botonera:inst6
reset => fstate~3.DATAIN
clock => fstate~1.DATAIN
x0 => process_1.IN0
x0 => process_1.IN0
x0 => process_1.IN0
x1 => process_1.IN1
x1 => process_1.IN1
x1 => process_1.IN1
x2 => process_1.IN1
x2 => process_1.IN1
x2 => process_1.IN1
x2 => process_1.IN1
x3 => process_1.IN1
x3 => process_1.IN1
x3 => process_1.IN1
x3 => process_1.IN1
Z[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
fila[0] <= fila.DB_MAX_OUTPUT_PORT_TYPE
fila[1] <= fila.DB_MAX_OUTPUT_PORT_TYPE
fila[2] <= fila.DB_MAX_OUTPUT_PORT_TYPE
fila[3] <= fila.DB_MAX_OUTPUT_PORT_TYPE
>>>>>>> Stashed changes


