Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Thu Apr 20 02:18:21 2023
| Host         : LAPTOP-PSF38UTH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_top_timing_summary_routed.rpt -pb IO_top_timing_summary_routed.pb -rpx IO_top_timing_summary_routed.rpx -warn_on_violation
| Design       : IO_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.800      -24.445                     20                  864        0.179        0.000                      0                  864        3.750        0.000                       0                   198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.800      -24.445                     20                  864        0.179        0.000                      0                  864        3.750        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack       -1.800ns,  Total Violation      -24.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.293ns  (logic 2.326ns (36.959%)  route 3.967ns (63.041%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.387    16.153    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.124    16.277 r  mips/dp/pcreg/status[0]_i_1/O
                         net (fo=1, routed)           0.331    16.608    dmd/io/SR[0]
    SLICE_X5Y78          FDRE                                         r  dmd/io/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  dmd/io/status_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    14.808    dmd/io/status_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.354ns  (logic 2.326ns (36.607%)  route 4.028ns (63.393%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.354    16.669    dmd/io/led1_reg[0]_0[0]
    SLICE_X5Y77          FDRE                                         r  dmd/io/led1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.589    15.012    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dmd/io/led1_reg[6]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.030    dmd/io/led1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.354ns  (logic 2.326ns (36.607%)  route 4.028ns (63.393%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.354    16.669    dmd/io/led1_reg[0]_0[0]
    SLICE_X5Y77          FDRE                                         r  dmd/io/led1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.589    15.012    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dmd/io/led1_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.030    dmd/io/led1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[10]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[8]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.326ns (36.653%)  route 4.020ns (63.347%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.346    16.661    dmd/io/led1_reg[0]_0[0]
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.591    15.014    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[9]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.032    dmd/io/led1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.361ns  (logic 2.326ns (36.565%)  route 4.035ns (63.435%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.712    10.315    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  mips/dp/pcreg/q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=206, routed)         0.837    11.610    mips/dp/pcreg/Q[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.734 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.868    12.603    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y79          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    12.749 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.487    13.236    mips/dp/pcreg/rd10[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.328    13.564 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.501    14.065    mips/dp/alu/srca[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.591 r  mips/dp/alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.591    mips/dp/alu/result0_inferred__2/i__carry_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.904 r  mips/dp/alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.556    15.460    mips/dp/pcreg/data3[7]
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.306    15.766 r  mips/dp/pcreg/RAM_reg_0_63_0_0_i_9/O
                         net (fo=69, routed)          0.425    16.191    mips/dp/pcreg/q_reg[4]_rep__0_3
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.361    16.676    dmd/io/led1_reg[0]_0[0]
    SLICE_X3Y78          FDRE                                         r  dmd/io/led1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.593    15.016    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  dmd/io/led1_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.050    dmd/io/led1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -16.676    
  -------------------------------------------------------------------
                         slack                                 -1.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.593     1.512    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dmd/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.110     1.763    dmd/io/led1[0]
    SLICE_X6Y77          FDRE                                         r  dmd/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  dmd/io/led_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.059     1.584    dmd/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.152%)  route 0.122ns (48.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.594     1.513    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  dmd/io/led1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  dmd/io/led1_reg[3]/Q
                         net (fo=1, routed)           0.122     1.764    dmd/io/led1[3]
    SLICE_X4Y77          FDRE                                         r  dmd/io/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dmd/io/led_reg[3]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.022     1.568    dmd/io/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.594     1.513    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  dmd/m7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  dmd/m7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    dmd/m7seg/clkdiv_reg_n_0_[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  dmd/m7seg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    dmd/m7seg/clkdiv_reg[0]_i_1_n_4
    SLICE_X3Y71          FDCE                                         r  dmd/m7seg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.865     2.030    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  dmd/m7seg/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.105     1.618    dmd/m7seg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.510    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  dmd/m7seg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.760    dmd/m7seg/clkdiv_reg_n_0_[15]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  dmd/m7seg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    dmd/m7seg/clkdiv_reg[12]_i_1_n_4
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.105     1.615    dmd/m7seg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.594     1.513    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  dmd/m7seg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.763    dmd/m7seg/clkdiv_reg_n_0_[7]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  dmd/m7seg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    dmd/m7seg/clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.864     2.029    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.105     1.618    dmd/m7seg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.592     1.511    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  dmd/m7seg/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  dmd/m7seg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.761    dmd/m7seg/clkdiv_reg_n_0_[11]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  dmd/m7seg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    dmd/m7seg/clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y73          FDCE                                         r  dmd/m7seg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.862     2.027    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  dmd/m7seg/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.105     1.616    dmd/m7seg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.813%)  route 0.158ns (55.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.593     1.512    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dmd/io/led1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  dmd/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.158     1.798    dmd/io/led1[1]
    SLICE_X4Y77          FDRE                                         r  dmd/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dmd/io/led_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.017     1.542    dmd/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.510    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  dmd/m7seg/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.757    dmd/m7seg/clkdiv_reg_n_0_[12]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  dmd/m7seg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    dmd/m7seg/clkdiv_reg[12]_i_1_n_7
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  dmd/m7seg/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.105     1.615    dmd/m7seg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.510    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  dmd/m7seg/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  dmd/m7seg/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.757    dmd/m7seg/clkdiv_reg_n_0_[16]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  dmd/m7seg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    dmd/m7seg/clkdiv_reg[16]_i_1_n_7
    SLICE_X3Y75          FDCE                                         r  dmd/m7seg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.026    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  dmd/m7seg/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.105     1.615    dmd/m7seg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dmd/m7seg/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/m7seg/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.594     1.513    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  dmd/m7seg/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.760    dmd/m7seg/clkdiv_reg_n_0_[4]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  dmd/m7seg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    dmd/m7seg/clkdiv_reg[4]_i_1_n_7
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.864     2.029    dmd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  dmd/m7seg/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.105     1.618    dmd/m7seg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y78     dmd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y78     dmd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y78     dmd/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y78     dmd/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y78     dmd/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y78     dmd/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y78     dmd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y78     dmd/io/led1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y77     dmd/io/led1_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_63_28_28/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_63_29_29/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y84     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y84     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y84     mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y80     dmd/dmem/RAM_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y80     dmd/dmem/RAM_reg_0_63_9_9/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y84     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y80     dmd/dmem/RAM_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y80     dmd/dmem/RAM_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y82     mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA/CLK



