{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"pred"
      , "children":
      [
        {
          "type":"inst"
          , "id":53
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w_conv1, w_conv1"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":54
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"b_conv1, b_conv1"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":55
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"image, input0"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":56
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_conv1"
              , "Start Cycle":"44"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":57
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":50
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_relu1"
              , "Start Cycle":"44"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":58
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu1"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":59
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu1"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":60
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_avgpooling1"
              , "Start Cycle":"78"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":61
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_conv2"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":62
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":92
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_avgpooling1"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":63
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":92
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"kernel, w_conv2"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":64
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":92
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"b_conv2, bias"
              , "Start Cycle":"14"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":65
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_conv2"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":66
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":114
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_relu2"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":67
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":132
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu2"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":68
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":132
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu2"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":69
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":132
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_avgpooling2"
              , "Start Cycle":"78"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":70
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":150
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_flatten"
              , "Start Cycle":"78"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":71
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":168
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w_fc1, weights"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":72
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":168
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_flatten"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":73
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":168
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"b_fc1, bias"
              , "Start Cycle":"14"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":74
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":181
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_relu3"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":75
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_fc1"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":76
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_fc1"
              , "Start Cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":77
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":196
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w_fc2"
              , "Start Cycle":"6"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":78
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":196
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu3"
              , "Start Cycle":"6"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":79
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":196
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"b_fc2"
              , "Start Cycle":"16"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":80
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_relu4"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"o_fc2"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":82
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_fc2"
              , "Start Cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":224
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w_fc3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":224
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"o_relu4"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":224
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"b_fc3"
              , "Start Cycle":"14"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
                , "line":241
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"output11, probs"
              , "Start Cycle":"124"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":131
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":132
              , "name":"o_conv1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":257
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":133
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":257
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":134
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"18816 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"8192 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":135
              , "name":"o_relu1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":257
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":136
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":257
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":137
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":139
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"18816 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"64 bits"
                  , "Bank depth":"4096 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":140
              , "name":"o_avgpooling1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":257
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":141
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":257
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":142
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":143
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4704 bytes"
                  , "Implemented size":"8192 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"2048 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":144
              , "name":"o_conv2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":258
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":145
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":146
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":147
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"6400 bytes"
                  , "Implemented size":"8192 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"2048 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":148
              , "name":"o_relu2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":258
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":149
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":150
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":152
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"6400 bytes"
                  , "Implemented size":"8192 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"64 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":153
              , "name":"o_avgpooling2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":258
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":154
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":258
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":155
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1600 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":156
              , "name":"o_flatten"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":259
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":157
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":259
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":158
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":159
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1600 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":160
              , "name":"o_fc1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":260
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":161
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":260
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":162
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":163
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"480 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":164
              , "name":"o_relu3"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":260
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":165
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":260
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":166
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":167
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"480 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":168
              , "name":"o_fc2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":261
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":169
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":261
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":170
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":171
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"336 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":172
              , "name":"o_relu4"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":261
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":173
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":261
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":174
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":175
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"336 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":176
              , "name":"image, input0"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":244
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":177
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":244
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":178
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":180
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"3136 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":181
              , "name":"w_conv1, w_conv1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":15
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":182
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":183
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":185
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"24 bytes"
                  , "Implemented size":"32 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":186
              , "name":"b_conv1, b_conv1"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":16
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":187
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":188
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":190
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"24 bytes"
                  , "Implemented size":"32 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":191
              , "name":"kernel, w_conv2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":73
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":192
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":73
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":193
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":195
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"9600 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"4096 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":196
              , "name":"b_conv2, bias"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":248
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":197
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":248
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":198
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":200
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"64 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":201
              , "name":"w_fc1, weights"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":249
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":202
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":249
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":203
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":205
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"192000 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"65536 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":206
              , "name":"b_fc1, bias"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":250
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":207
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":250
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":208
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":210
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"480 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":211
              , "name":"w_fc2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":251
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":212
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":251
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":213
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":215
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"40320 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16384 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":216
              , "name":"b_fc2"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":252
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":217
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":252
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":218
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":220
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"336 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":221
              , "name":"w_fc3"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":253
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":222
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":253
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":223
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":225
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"3360 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":226
              , "name":"b_fc3"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":254
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":227
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":254
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":228
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":230
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"40 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":231
              , "name":"output11, probs"
              , "debug":
              [
                [
                  {
                    "filename":"lib5.cpp"
                    , "line":232
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":232
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"lib5.cpp"
                        , "line":232
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":233
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":235
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"40 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":138
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":151
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":179
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":184
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":189
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":194
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":199
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":204
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":209
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":214
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":219
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":224
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":229
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":234
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"interface"
      , "id":121
      , "name":"b_conv1 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"32 bytes (user requested 24 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":123
      , "name":"b_conv2 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"64 bytes"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":125
      , "name":"b_fc1 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"512 bytes (user requested 480 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":127
      , "name":"b_fc2 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"512 bytes (user requested 336 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":129
      , "name":"b_fc3 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"64 bytes (user requested 40 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":119
      , "name":"image LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"4096 bytes (user requested 3136 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":130
      , "name":"probs LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"64 bytes (user requested 40 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":120
      , "name":"w_conv1 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"32 bytes (user requested 24 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":122
      , "name":"w_conv2 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"16384 bytes (user requested 9600 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":124
      , "name":"w_fc1 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"262144 bytes (user requested 192000 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":126
      , "name":"w_fc2 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"65536 bytes (user requested 40320 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":128
      , "name":"w_fc3 LD/ST"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Admins\\Downloads\\examples\\mul\\lenet5_V1\\lib5.cpp"
            , "line":244
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Datawidth":"32 bits"
          , "Size":"4096 bytes (user requested 3360 bytes, rounded up to the nearest power of two)"
          , "Latency":"3"
          , "Component":"pred"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":56
      , "to":134
    }
    , {
      "from":57
      , "to":138
    }
    , {
      "from":138
      , "to":58
    }
    , {
      "from":138
      , "to":137
    }
    , {
      "from":137
      , "to":138
    }
    , {
      "from":139
      , "to":59
    }
    , {
      "from":142
      , "to":62
    }
    , {
      "from":60
      , "to":143
    }
    , {
      "from":146
      , "to":61
    }
    , {
      "from":65
      , "to":147
    }
    , {
      "from":151
      , "to":67
    }
    , {
      "from":66
      , "to":151
    }
    , {
      "from":151
      , "to":150
    }
    , {
      "from":150
      , "to":151
    }
    , {
      "from":152
      , "to":68
    }
    , {
      "from":69
      , "to":155
    }
    , {
      "from":158
      , "to":72
    }
    , {
      "from":70
      , "to":159
    }
    , {
      "from":162
      , "to":76
    }
    , {
      "from":75
      , "to":163
    }
    , {
      "from":166
      , "to":78
    }
    , {
      "from":74
      , "to":167
    }
    , {
      "from":170
      , "to":82
    }
    , {
      "from":81
      , "to":171
    }
    , {
      "from":174
      , "to":84
    }
    , {
      "from":80
      , "to":175
    }
    , {
      "from":179
      , "to":55
    }
    , {
      "from":119
      , "to":179
    }
    , {
      "from":179
      , "to":178
    }
    , {
      "from":178
      , "to":179
    }
    , {
      "from":119
      , "to":180
    }
    , {
      "from":184
      , "to":53
    }
    , {
      "from":120
      , "to":184
    }
    , {
      "from":184
      , "to":183
    }
    , {
      "from":183
      , "to":184
    }
    , {
      "from":120
      , "to":185
    }
    , {
      "from":189
      , "to":54
    }
    , {
      "from":121
      , "to":189
    }
    , {
      "from":189
      , "to":188
    }
    , {
      "from":188
      , "to":189
    }
    , {
      "from":121
      , "to":190
    }
    , {
      "from":194
      , "to":63
    }
    , {
      "from":122
      , "to":194
    }
    , {
      "from":194
      , "to":193
    }
    , {
      "from":193
      , "to":194
    }
    , {
      "from":122
      , "to":195
    }
    , {
      "from":199
      , "to":64
    }
    , {
      "from":123
      , "to":199
    }
    , {
      "from":199
      , "to":198
    }
    , {
      "from":198
      , "to":199
    }
    , {
      "from":123
      , "to":200
    }
    , {
      "from":204
      , "to":71
    }
    , {
      "from":124
      , "to":204
    }
    , {
      "from":204
      , "to":203
    }
    , {
      "from":203
      , "to":204
    }
    , {
      "from":124
      , "to":205
    }
    , {
      "from":209
      , "to":73
    }
    , {
      "from":125
      , "to":209
    }
    , {
      "from":209
      , "to":208
    }
    , {
      "from":208
      , "to":209
    }
    , {
      "from":125
      , "to":210
    }
    , {
      "from":214
      , "to":77
    }
    , {
      "from":126
      , "to":214
    }
    , {
      "from":214
      , "to":213
    }
    , {
      "from":213
      , "to":214
    }
    , {
      "from":126
      , "to":215
    }
    , {
      "from":219
      , "to":79
    }
    , {
      "from":127
      , "to":219
    }
    , {
      "from":219
      , "to":218
    }
    , {
      "from":218
      , "to":219
    }
    , {
      "from":127
      , "to":220
    }
    , {
      "from":224
      , "to":83
    }
    , {
      "from":128
      , "to":224
    }
    , {
      "from":224
      , "to":223
    }
    , {
      "from":223
      , "to":224
    }
    , {
      "from":128
      , "to":225
    }
    , {
      "from":229
      , "to":85
    }
    , {
      "from":129
      , "to":229
    }
    , {
      "from":229
      , "to":228
    }
    , {
      "from":228
      , "to":229
    }
    , {
      "from":129
      , "to":230
    }
    , {
      "from":86
      , "to":234
    }
    , {
      "from":130
      , "to":234
    }
    , {
      "from":234
      , "to":233
    }
    , {
      "from":233
      , "to":234
    }
    , {
      "from":130
      , "to":235
    }
  ]
}
