#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d3b6e396f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x55d3b6ea69d0_0 .var "clk", 0 0;
v0x55d3b6ea6a70_0 .var/i "count", 31 0;
v0x55d3b6ea6b10_0 .var/i "fp_w", 31 0;
v0x55d3b6ea6bd0_0 .var "rst_n", 0 0;
S_0x55d3b6e1f6e0 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x55d3b6e396f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
v0x55d3b6ea2cf0_0 .net "ALUOp", 1 0, v0x55d3b6e934d0_0;  1 drivers
v0x55d3b6ea2dd0_0 .net "ALUResult", 31 0, v0x55d3b6ea2750_0;  1 drivers
v0x55d3b6ea2ee0_0 .net "ALUSrc", 0 0, v0x55d3b6e935b0_0;  1 drivers
v0x55d3b6ea2f80_0 .net "ALUSrc1_o", 31 0, v0x55d3b6e9d350_0;  1 drivers
v0x55d3b6ea3070_0 .net "ALUSrc2_o", 31 0, v0x55d3b6e9daf0_0;  1 drivers
v0x55d3b6ea31b0_0 .net "ALU_Ctrl_o", 3 0, v0x55d3b6e763f0_0;  1 drivers
v0x55d3b6ea32c0_0 .net "ALU_zero", 0 0, v0x55d3b6ea2a50_0;  1 drivers
v0x55d3b6ea33b0_0 .net "Branch", 0 0, v0x55d3b6e93650_0;  1 drivers
v0x55d3b6ea3450_0 .net "DM_o", 31 0, L_0x55d3b6ebec10;  1 drivers
v0x55d3b6ea34f0_0 .net "Decoder_o", 31 0, L_0x55d3b6eb7740;  1 drivers
v0x55d3b6ea35d0_0 .net "EXEMEM_ALUResult_o", 31 0, v0x55d3b6e94bb0_0;  1 drivers
v0x55d3b6ea3690_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x55d3b6e94880_0;  1 drivers
v0x55d3b6ea3750_0 .net "EXEMEM_Instr_o", 31 0, v0x55d3b6e94e90_0;  1 drivers
v0x55d3b6ea3810_0 .net "EXEMEM_Mem_o", 1 0, v0x55d3b6e94310_0;  1 drivers
v0x55d3b6ea38b0_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x55d3b6e95240_0;  1 drivers
v0x55d3b6ea39a0_0 .net "EXEMEM_RTdata_o", 31 0, v0x55d3b6e955a0_0;  1 drivers
v0x55d3b6ea3ab0_0 .net "EXEMEM_WB_o", 2 0, v0x55d3b6e94590_0;  1 drivers
v0x55d3b6ea3cd0_0 .net "EXEMEM_zero", 0 0, v0x55d3b6e95810_0;  1 drivers
v0x55d3b6ea3d70_0 .net "ForwardA", 1 0, v0x55d3b6e960e0_0;  1 drivers
v0x55d3b6ea3e60_0 .net "ForwardB", 1 0, v0x55d3b6e961d0_0;  1 drivers
v0x55d3b6ea3f70_0 .net "IDEXE_Exe_o", 2 0, v0x55d3b6e976c0_0;  1 drivers
v0x55d3b6ea4030_0 .net "IDEXE_ImmGen_o", 31 0, v0x55d3b6e98a60_0;  1 drivers
v0x55d3b6ea4120_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x55d3b6e97e80_0;  1 drivers
v0x55d3b6ea41e0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x55d3b6e98020_0;  1 drivers
v0x55d3b6ea42f0_0 .net "IDEXE_Instr_o", 31 0, v0x55d3b6e98d10_0;  1 drivers
v0x55d3b6ea4400_0 .net "IDEXE_Mem_o", 1 0, v0x55d3b6e97940_0;  1 drivers
v0x55d3b6ea4510_0 .net "IDEXE_PC_add4_o", 31 0, v0x55d3b6e98f80_0;  1 drivers
v0x55d3b6ea4620_0 .net "IDEXE_RSdata_o", 31 0, v0x55d3b6e98560_0;  1 drivers
v0x55d3b6ea4730_0 .net "IDEXE_RTdata_o", 31 0, v0x55d3b6e98800_0;  1 drivers
v0x55d3b6ea47f0_0 .net "IDEXE_WB_o", 2 0, v0x55d3b6e97bf0_0;  1 drivers
o0x7f15a82e9f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3b6ea48b0_0 .net "IFID_Flush", 0 0, o0x7f15a82e9f78;  0 drivers
o0x7f15a82e87a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d3b6ea4950_0 .net "IFID_Instr_o", 31 0, o0x7f15a82e87a8;  0 drivers
o0x7f15a82e9a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d3b6ea49f0_0 .net "IFID_PC_Add4_o", 31 0, o0x7f15a82e9a68;  0 drivers
o0x7f15a82e6168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d3b6ea4ab0_0 .net "IFID_PC_o", 31 0, o0x7f15a82e6168;  0 drivers
v0x55d3b6ea4b50_0 .net "IFID_Write", 0 0, v0x55d3b6e96e20_0;  1 drivers
v0x55d3b6ea4c40_0 .net "Imm_Gen_o", 31 0, v0x55d3b6e9aec0_0;  1 drivers
v0x55d3b6ea4ce0_0 .net "Instr_o", 31 0, L_0x55d3b6eb6f90;  1 drivers
v0x55d3b6ea4df0_0 .net "Jump", 0 0, v0x55d3b6e936f0_0;  1 drivers
v0x55d3b6ea4e90_0 .net "MEMWB_ALUresult_o", 31 0, v0x55d3b6e9bed0_0;  1 drivers
v0x55d3b6ea4f80_0 .net "MEMWB_DM_o", 31 0, v0x55d3b6e9b690_0;  1 drivers
v0x55d3b6ea5090_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x55d3b6e9bc00_0;  1 drivers
v0x55d3b6ea51a0_0 .net "MEMWB_PC_Add4_o", 31 0, v0x55d3b6e9c280_0;  1 drivers
v0x55d3b6ea52b0_0 .net "MEMWB_WB_o", 2 0, v0x55d3b6e9b900_0;  1 drivers
o0x7f15a82ea8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3b6ea5370_0 .net "MUXALUSrc", 0 0, o0x7f15a82ea8d8;  0 drivers
v0x55d3b6ea5410_0 .net "MUXALUSrc_o", 31 0, v0x55d3b6e9cc10_0;  1 drivers
v0x55d3b6ea54b0_0 .net "MUXControl", 0 0, v0x55d3b6e96ff0_0;  1 drivers
o0x7f15a82ea9c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d3b6ea55a0_0 .net "MUXMemtoReg_o", 31 0, o0x7f15a82ea9c8;  0 drivers
o0x7f15a82eadb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3b6ea5640_0 .net "MUXPCSrc", 0 0, o0x7f15a82eadb8;  0 drivers
v0x55d3b6ea56e0_0 .net "MUX_control_o", 7 0, v0x55d3b6e9f2a0_0;  1 drivers
v0x55d3b6ea5780_0 .net "MemRead", 0 0, v0x55d3b6e937b0_0;  1 drivers
v0x55d3b6ea5820_0 .net "MemWrite", 0 0, v0x55d3b6e938c0_0;  1 drivers
v0x55d3b6ea58c0_0 .net "MemtoReg", 0 0, v0x55d3b6e93980_0;  1 drivers
v0x55d3b6ea5960_0 .net "PC_Add4", 31 0, v0x55d3b6ea0060_0;  1 drivers
v0x55d3b6ea5a00_0 .net "PC_Add_Immediate", 31 0, v0x55d3b6e7ebf0_0;  1 drivers
v0x55d3b6ea5af0_0 .net "PC_i", 31 0, v0x55d3b6e9eb60_0;  1 drivers
v0x55d3b6ea5be0_0 .net "PC_o", 31 0, v0x55d3b6e9f9d0_0;  1 drivers
v0x55d3b6ea5d10_0 .net "PC_write", 0 0, v0x55d3b6e96f30_0;  1 drivers
v0x55d3b6ea5db0_0 .net "RSdata_o", 31 0, L_0x55d3b6eb7b40;  1 drivers
v0x55d3b6ea5ea0_0 .net "RTdata_o", 31 0, L_0x55d3b6eb7de0;  1 drivers
v0x55d3b6ea5fb0_0 .net "RegWrite", 0 0, v0x55d3b6e93a40_0;  1 drivers
v0x55d3b6ea6050_0 .net "SL1_o", 31 0, v0x55d3b6ea17b0_0;  1 drivers
v0x55d3b6ea6140_0 .net *"_s12", 7 0, L_0x55d3b6eb7490;  1 drivers
L_0x7f15a829d0f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d3b6ea6220_0 .net *"_s17", 23 0, L_0x7f15a829d0f0;  1 drivers
v0x55d3b6ea6300_0 .net *"_s33", 0 0, L_0x55d3b6eb87b0;  1 drivers
v0x55d3b6ea63e0_0 .net *"_s35", 2 0, L_0x55d3b6eb88d0;  1 drivers
v0x55d3b6ea6890_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  1 drivers
v0x55d3b6ea6930_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  1 drivers
L_0x55d3b6eb7050 .part o0x7f15a82e87a8, 15, 5;
L_0x55d3b6eb70f0 .part o0x7f15a82e87a8, 20, 5;
L_0x55d3b6eb7190 .part v0x55d3b6e97940_0, 1, 1;
L_0x55d3b6eb7230 .part L_0x55d3b6eb7740, 0, 8;
LS_0x55d3b6eb7490_0_0 .concat [ 1 2 1 1], v0x55d3b6e935b0_0, v0x55d3b6e934d0_0, v0x55d3b6e938c0_0, v0x55d3b6e937b0_0;
LS_0x55d3b6eb7490_0_4 .concat [ 1 1 1 0], v0x55d3b6e93a40_0, v0x55d3b6e936f0_0, v0x55d3b6e93980_0;
L_0x55d3b6eb7490 .concat [ 5 3 0 0], LS_0x55d3b6eb7490_0_0, LS_0x55d3b6eb7490_0_4;
L_0x55d3b6eb7740 .concat [ 8 24 0 0], L_0x55d3b6eb7490, L_0x7f15a829d0f0;
L_0x55d3b6eb7ea0 .part o0x7f15a82e87a8, 15, 5;
L_0x55d3b6eb7f90 .part o0x7f15a82e87a8, 20, 5;
L_0x55d3b6eb81e0 .part o0x7f15a82e87a8, 7, 5;
L_0x55d3b6eb8280 .part v0x55d3b6e94590_0, 0, 1;
L_0x55d3b6eb8560 .part v0x55d3b6e9f2a0_0, 5, 3;
L_0x55d3b6eb8600 .part v0x55d3b6e9f2a0_0, 3, 2;
L_0x55d3b6eb8710 .part v0x55d3b6e9f2a0_0, 0, 3;
L_0x55d3b6eb87b0 .part o0x7f15a82e87a8, 30, 1;
L_0x55d3b6eb88d0 .part o0x7f15a82e87a8, 12, 3;
L_0x55d3b6eb8970 .concat [ 3 1 0 0], L_0x55d3b6eb88d0, L_0x55d3b6eb87b0;
L_0x55d3b6eb8af0 .part o0x7f15a82e87a8, 7, 5;
L_0x55d3b6eb8b90 .part v0x55d3b6e98d10_0, 15, 5;
L_0x55d3b6eb8cd0 .part v0x55d3b6e98d10_0, 20, 5;
L_0x55d3b6eb8da0 .part v0x55d3b6e94590_0, 0, 2;
L_0x55d3b6eb8c30 .part v0x55d3b6e9b900_0, 0, 2;
L_0x55d3b6ebeec0 .part v0x55d3b6e94310_0, 1, 1;
L_0x55d3b6ebf0c0 .part v0x55d3b6e94310_0, 0, 1;
L_0x55d3b6ebf160 .part v0x55d3b6e9b900_0, 0, 2;
S_0x55d3b6d5dc40 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 244, 4 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x55d3b6e18e40_0 .net "ALUOp", 1 0, v0x55d3b6e934d0_0;  alias, 1 drivers
v0x55d3b6e763f0_0 .var "ALU_Ctrl_o", 3 0;
v0x55d3b6e1ce80_0 .net "func3", 2 0, L_0x55d3b6eb8f50;  1 drivers
v0x55d3b6e34d20_0 .net "instr", 3 0, v0x55d3b6e98020_0;  alias, 1 drivers
E_0x55d3b6e8de20 .event edge, v0x55d3b6e18e40_0, v0x55d3b6e1ce80_0, v0x55d3b6e34d20_0;
L_0x55d3b6eb8f50 .part v0x55d3b6e98020_0, 0, 3;
S_0x55d3b6e8faa0 .scope module, "Branch_Adder" "Adder" 3 177, 5 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55d3b6e439d0_0 .net "src1_i", 31 0, o0x7f15a82e6168;  alias, 0 drivers
v0x55d3b6d9a2f0_0 .net "src2_i", 31 0, v0x55d3b6ea17b0_0;  alias, 1 drivers
v0x55d3b6e7ebf0_0 .var "sum_o", 31 0;
E_0x55d3b6e8df60 .event edge, v0x55d3b6e439d0_0, v0x55d3b6d9a2f0_0;
S_0x55d3b6e8fe40 .scope module, "Data_Memory" "Data_Memory" 3 283, 6 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55d3b6e900d0 .array "Mem", 127 0, 7 0;
v0x55d3b6e915a0_0 .net "MemRead_i", 0 0, L_0x55d3b6ebeec0;  1 drivers
v0x55d3b6e91660_0 .net "MemWrite_i", 0 0, L_0x55d3b6ebf0c0;  1 drivers
v0x55d3b6e91700_0 .net *"_s224", 7 0, L_0x55d3b6ebda90;  1 drivers
v0x55d3b6e917e0_0 .net *"_s226", 32 0, L_0x55d3b6ebdb90;  1 drivers
L_0x7f15a829d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e91910_0 .net *"_s229", 0 0, L_0x7f15a829d210;  1 drivers
L_0x7f15a829d258 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e919f0_0 .net/2u *"_s230", 32 0, L_0x7f15a829d258;  1 drivers
v0x55d3b6e91ad0_0 .net *"_s232", 32 0, L_0x55d3b6ebddb0;  1 drivers
v0x55d3b6e91bb0_0 .net *"_s234", 7 0, L_0x55d3b6ebdef0;  1 drivers
v0x55d3b6e91c90_0 .net *"_s236", 32 0, L_0x55d3b6ebdc90;  1 drivers
L_0x7f15a829d2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e91d70_0 .net *"_s239", 0 0, L_0x7f15a829d2a0;  1 drivers
L_0x7f15a829d2e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e91e50_0 .net/2u *"_s240", 32 0, L_0x7f15a829d2e8;  1 drivers
v0x55d3b6e91f30_0 .net *"_s242", 32 0, L_0x55d3b6ebe0c0;  1 drivers
v0x55d3b6e92010_0 .net *"_s244", 7 0, L_0x55d3b6ebe390;  1 drivers
v0x55d3b6e920f0_0 .net *"_s246", 32 0, L_0x55d3b6ebe430;  1 drivers
L_0x7f15a829d330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e921d0_0 .net *"_s249", 0 0, L_0x7f15a829d330;  1 drivers
L_0x7f15a829d378 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e922b0_0 .net/2u *"_s250", 32 0, L_0x7f15a829d378;  1 drivers
v0x55d3b6e92390_0 .net *"_s252", 32 0, L_0x55d3b6ebe6a0;  1 drivers
v0x55d3b6e92470_0 .net *"_s254", 7 0, L_0x55d3b6ebe830;  1 drivers
v0x55d3b6e92550_0 .net *"_s256", 31 0, L_0x55d3b6ebea30;  1 drivers
L_0x7f15a829d3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e92630_0 .net/2u *"_s258", 31 0, L_0x7f15a829d3c0;  1 drivers
v0x55d3b6e92710_0 .net "addr_i", 31 0, v0x55d3b6e94bb0_0;  alias, 1 drivers
v0x55d3b6e927f0_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e928b0_0 .net "data_i", 31 0, v0x55d3b6e955a0_0;  alias, 1 drivers
v0x55d3b6e92990_0 .net "data_o", 31 0, L_0x55d3b6ebec10;  alias, 1 drivers
v0x55d3b6e92a70_0 .var/i "i", 31 0;
v0x55d3b6e92b50 .array "memory", 31 0;
v0x55d3b6e92b50_0 .net v0x55d3b6e92b50 0, 31 0, L_0x55d3b6eb9ac0; 1 drivers
v0x55d3b6e92b50_1 .net v0x55d3b6e92b50 1, 31 0, L_0x55d3b6eb9bc0; 1 drivers
v0x55d3b6e92b50_2 .net v0x55d3b6e92b50 2, 31 0, L_0x55d3b6eb9d80; 1 drivers
v0x55d3b6e92b50_3 .net v0x55d3b6e92b50 3, 31 0, L_0x55d3b6eb9f40; 1 drivers
v0x55d3b6e92b50_4 .net v0x55d3b6e92b50 4, 31 0, L_0x55d3b6eba130; 1 drivers
v0x55d3b6e92b50_5 .net v0x55d3b6e92b50 5, 31 0, L_0x55d3b6eba2f0; 1 drivers
v0x55d3b6e92b50_6 .net v0x55d3b6e92b50 6, 31 0, L_0x55d3b6eba4f0; 1 drivers
v0x55d3b6e92b50_7 .net v0x55d3b6e92b50 7, 31 0, L_0x55d3b6eba680; 1 drivers
v0x55d3b6e92b50_8 .net v0x55d3b6e92b50 8, 31 0, L_0x55d3b6eba890; 1 drivers
v0x55d3b6e92b50_9 .net v0x55d3b6e92b50 9, 31 0, L_0x55d3b6ebaa50; 1 drivers
v0x55d3b6e92b50_10 .net v0x55d3b6e92b50 10, 31 0, L_0x55d3b6ebac70; 1 drivers
v0x55d3b6e92b50_11 .net v0x55d3b6e92b50 11, 31 0, L_0x55d3b6ebae30; 1 drivers
v0x55d3b6e92b50_12 .net v0x55d3b6e92b50 12, 31 0, L_0x55d3b6ebb060; 1 drivers
v0x55d3b6e92b50_13 .net v0x55d3b6e92b50 13, 31 0, L_0x55d3b6ebb220; 1 drivers
v0x55d3b6e92b50_14 .net v0x55d3b6e92b50 14, 31 0, L_0x55d3b6ebb460; 1 drivers
v0x55d3b6e92b50_15 .net v0x55d3b6e92b50 15, 31 0, L_0x55d3b6ebb620; 1 drivers
v0x55d3b6e92b50_16 .net v0x55d3b6e92b50 16, 31 0, L_0x55d3b6ebb870; 1 drivers
v0x55d3b6e92b50_17 .net v0x55d3b6e92b50 17, 31 0, L_0x55d3b6ebba30; 1 drivers
v0x55d3b6e92b50_18 .net v0x55d3b6e92b50 18, 31 0, L_0x55d3b6ebbc90; 1 drivers
v0x55d3b6e92b50_19 .net v0x55d3b6e92b50 19, 31 0, L_0x55d3b6ebbe50; 1 drivers
v0x55d3b6e92b50_20 .net v0x55d3b6e92b50 20, 31 0, L_0x55d3b6ebbbf0; 1 drivers
v0x55d3b6e92b50_21 .net v0x55d3b6e92b50 21, 31 0, L_0x55d3b6ebc1e0; 1 drivers
v0x55d3b6e92b50_22 .net v0x55d3b6e92b50 22, 31 0, L_0x55d3b6ebc460; 1 drivers
v0x55d3b6e92b50_23 .net v0x55d3b6e92b50 23, 31 0, L_0x55d3b6ebc620; 1 drivers
v0x55d3b6e92b50_24 .net v0x55d3b6e92b50 24, 31 0, L_0x55d3b6ebc8b0; 1 drivers
v0x55d3b6e92b50_25 .net v0x55d3b6e92b50 25, 31 0, L_0x55d3b6ebca70; 1 drivers
v0x55d3b6e92b50_26 .net v0x55d3b6e92b50 26, 31 0, L_0x55d3b6ebcd10; 1 drivers
v0x55d3b6e92b50_27 .net v0x55d3b6e92b50 27, 31 0, L_0x55d3b6ebced0; 1 drivers
v0x55d3b6e92b50_28 .net v0x55d3b6e92b50 28, 31 0, L_0x55d3b6ebd180; 1 drivers
v0x55d3b6e92b50_29 .net v0x55d3b6e92b50 29, 31 0, L_0x55d3b6ebd340; 1 drivers
v0x55d3b6e92b50_30 .net v0x55d3b6e92b50 30, 31 0, L_0x55d3b6ebd600; 1 drivers
v0x55d3b6e92b50_31 .net v0x55d3b6e92b50 31, 31 0, L_0x55d3b6ebd7c0; 1 drivers
E_0x55d3b6e8e000 .event posedge, v0x55d3b6e927f0_0;
v0x55d3b6e900d0_0 .array/port v0x55d3b6e900d0, 0;
v0x55d3b6e900d0_1 .array/port v0x55d3b6e900d0, 1;
v0x55d3b6e900d0_2 .array/port v0x55d3b6e900d0, 2;
v0x55d3b6e900d0_3 .array/port v0x55d3b6e900d0, 3;
L_0x55d3b6eb9ac0 .concat [ 8 8 8 8], v0x55d3b6e900d0_0, v0x55d3b6e900d0_1, v0x55d3b6e900d0_2, v0x55d3b6e900d0_3;
v0x55d3b6e900d0_4 .array/port v0x55d3b6e900d0, 4;
v0x55d3b6e900d0_5 .array/port v0x55d3b6e900d0, 5;
v0x55d3b6e900d0_6 .array/port v0x55d3b6e900d0, 6;
v0x55d3b6e900d0_7 .array/port v0x55d3b6e900d0, 7;
L_0x55d3b6eb9bc0 .concat [ 8 8 8 8], v0x55d3b6e900d0_4, v0x55d3b6e900d0_5, v0x55d3b6e900d0_6, v0x55d3b6e900d0_7;
v0x55d3b6e900d0_8 .array/port v0x55d3b6e900d0, 8;
v0x55d3b6e900d0_9 .array/port v0x55d3b6e900d0, 9;
v0x55d3b6e900d0_10 .array/port v0x55d3b6e900d0, 10;
v0x55d3b6e900d0_11 .array/port v0x55d3b6e900d0, 11;
L_0x55d3b6eb9d80 .concat [ 8 8 8 8], v0x55d3b6e900d0_8, v0x55d3b6e900d0_9, v0x55d3b6e900d0_10, v0x55d3b6e900d0_11;
v0x55d3b6e900d0_12 .array/port v0x55d3b6e900d0, 12;
v0x55d3b6e900d0_13 .array/port v0x55d3b6e900d0, 13;
v0x55d3b6e900d0_14 .array/port v0x55d3b6e900d0, 14;
v0x55d3b6e900d0_15 .array/port v0x55d3b6e900d0, 15;
L_0x55d3b6eb9f40 .concat [ 8 8 8 8], v0x55d3b6e900d0_12, v0x55d3b6e900d0_13, v0x55d3b6e900d0_14, v0x55d3b6e900d0_15;
v0x55d3b6e900d0_16 .array/port v0x55d3b6e900d0, 16;
v0x55d3b6e900d0_17 .array/port v0x55d3b6e900d0, 17;
v0x55d3b6e900d0_18 .array/port v0x55d3b6e900d0, 18;
v0x55d3b6e900d0_19 .array/port v0x55d3b6e900d0, 19;
L_0x55d3b6eba130 .concat [ 8 8 8 8], v0x55d3b6e900d0_16, v0x55d3b6e900d0_17, v0x55d3b6e900d0_18, v0x55d3b6e900d0_19;
v0x55d3b6e900d0_20 .array/port v0x55d3b6e900d0, 20;
v0x55d3b6e900d0_21 .array/port v0x55d3b6e900d0, 21;
v0x55d3b6e900d0_22 .array/port v0x55d3b6e900d0, 22;
v0x55d3b6e900d0_23 .array/port v0x55d3b6e900d0, 23;
L_0x55d3b6eba2f0 .concat [ 8 8 8 8], v0x55d3b6e900d0_20, v0x55d3b6e900d0_21, v0x55d3b6e900d0_22, v0x55d3b6e900d0_23;
v0x55d3b6e900d0_24 .array/port v0x55d3b6e900d0, 24;
v0x55d3b6e900d0_25 .array/port v0x55d3b6e900d0, 25;
v0x55d3b6e900d0_26 .array/port v0x55d3b6e900d0, 26;
v0x55d3b6e900d0_27 .array/port v0x55d3b6e900d0, 27;
L_0x55d3b6eba4f0 .concat [ 8 8 8 8], v0x55d3b6e900d0_24, v0x55d3b6e900d0_25, v0x55d3b6e900d0_26, v0x55d3b6e900d0_27;
v0x55d3b6e900d0_28 .array/port v0x55d3b6e900d0, 28;
v0x55d3b6e900d0_29 .array/port v0x55d3b6e900d0, 29;
v0x55d3b6e900d0_30 .array/port v0x55d3b6e900d0, 30;
v0x55d3b6e900d0_31 .array/port v0x55d3b6e900d0, 31;
L_0x55d3b6eba680 .concat [ 8 8 8 8], v0x55d3b6e900d0_28, v0x55d3b6e900d0_29, v0x55d3b6e900d0_30, v0x55d3b6e900d0_31;
v0x55d3b6e900d0_32 .array/port v0x55d3b6e900d0, 32;
v0x55d3b6e900d0_33 .array/port v0x55d3b6e900d0, 33;
v0x55d3b6e900d0_34 .array/port v0x55d3b6e900d0, 34;
v0x55d3b6e900d0_35 .array/port v0x55d3b6e900d0, 35;
L_0x55d3b6eba890 .concat [ 8 8 8 8], v0x55d3b6e900d0_32, v0x55d3b6e900d0_33, v0x55d3b6e900d0_34, v0x55d3b6e900d0_35;
v0x55d3b6e900d0_36 .array/port v0x55d3b6e900d0, 36;
v0x55d3b6e900d0_37 .array/port v0x55d3b6e900d0, 37;
v0x55d3b6e900d0_38 .array/port v0x55d3b6e900d0, 38;
v0x55d3b6e900d0_39 .array/port v0x55d3b6e900d0, 39;
L_0x55d3b6ebaa50 .concat [ 8 8 8 8], v0x55d3b6e900d0_36, v0x55d3b6e900d0_37, v0x55d3b6e900d0_38, v0x55d3b6e900d0_39;
v0x55d3b6e900d0_40 .array/port v0x55d3b6e900d0, 40;
v0x55d3b6e900d0_41 .array/port v0x55d3b6e900d0, 41;
v0x55d3b6e900d0_42 .array/port v0x55d3b6e900d0, 42;
v0x55d3b6e900d0_43 .array/port v0x55d3b6e900d0, 43;
L_0x55d3b6ebac70 .concat [ 8 8 8 8], v0x55d3b6e900d0_40, v0x55d3b6e900d0_41, v0x55d3b6e900d0_42, v0x55d3b6e900d0_43;
v0x55d3b6e900d0_44 .array/port v0x55d3b6e900d0, 44;
v0x55d3b6e900d0_45 .array/port v0x55d3b6e900d0, 45;
v0x55d3b6e900d0_46 .array/port v0x55d3b6e900d0, 46;
v0x55d3b6e900d0_47 .array/port v0x55d3b6e900d0, 47;
L_0x55d3b6ebae30 .concat [ 8 8 8 8], v0x55d3b6e900d0_44, v0x55d3b6e900d0_45, v0x55d3b6e900d0_46, v0x55d3b6e900d0_47;
v0x55d3b6e900d0_48 .array/port v0x55d3b6e900d0, 48;
v0x55d3b6e900d0_49 .array/port v0x55d3b6e900d0, 49;
v0x55d3b6e900d0_50 .array/port v0x55d3b6e900d0, 50;
v0x55d3b6e900d0_51 .array/port v0x55d3b6e900d0, 51;
L_0x55d3b6ebb060 .concat [ 8 8 8 8], v0x55d3b6e900d0_48, v0x55d3b6e900d0_49, v0x55d3b6e900d0_50, v0x55d3b6e900d0_51;
v0x55d3b6e900d0_52 .array/port v0x55d3b6e900d0, 52;
v0x55d3b6e900d0_53 .array/port v0x55d3b6e900d0, 53;
v0x55d3b6e900d0_54 .array/port v0x55d3b6e900d0, 54;
v0x55d3b6e900d0_55 .array/port v0x55d3b6e900d0, 55;
L_0x55d3b6ebb220 .concat [ 8 8 8 8], v0x55d3b6e900d0_52, v0x55d3b6e900d0_53, v0x55d3b6e900d0_54, v0x55d3b6e900d0_55;
v0x55d3b6e900d0_56 .array/port v0x55d3b6e900d0, 56;
v0x55d3b6e900d0_57 .array/port v0x55d3b6e900d0, 57;
v0x55d3b6e900d0_58 .array/port v0x55d3b6e900d0, 58;
v0x55d3b6e900d0_59 .array/port v0x55d3b6e900d0, 59;
L_0x55d3b6ebb460 .concat [ 8 8 8 8], v0x55d3b6e900d0_56, v0x55d3b6e900d0_57, v0x55d3b6e900d0_58, v0x55d3b6e900d0_59;
v0x55d3b6e900d0_60 .array/port v0x55d3b6e900d0, 60;
v0x55d3b6e900d0_61 .array/port v0x55d3b6e900d0, 61;
v0x55d3b6e900d0_62 .array/port v0x55d3b6e900d0, 62;
v0x55d3b6e900d0_63 .array/port v0x55d3b6e900d0, 63;
L_0x55d3b6ebb620 .concat [ 8 8 8 8], v0x55d3b6e900d0_60, v0x55d3b6e900d0_61, v0x55d3b6e900d0_62, v0x55d3b6e900d0_63;
v0x55d3b6e900d0_64 .array/port v0x55d3b6e900d0, 64;
v0x55d3b6e900d0_65 .array/port v0x55d3b6e900d0, 65;
v0x55d3b6e900d0_66 .array/port v0x55d3b6e900d0, 66;
v0x55d3b6e900d0_67 .array/port v0x55d3b6e900d0, 67;
L_0x55d3b6ebb870 .concat [ 8 8 8 8], v0x55d3b6e900d0_64, v0x55d3b6e900d0_65, v0x55d3b6e900d0_66, v0x55d3b6e900d0_67;
v0x55d3b6e900d0_68 .array/port v0x55d3b6e900d0, 68;
v0x55d3b6e900d0_69 .array/port v0x55d3b6e900d0, 69;
v0x55d3b6e900d0_70 .array/port v0x55d3b6e900d0, 70;
v0x55d3b6e900d0_71 .array/port v0x55d3b6e900d0, 71;
L_0x55d3b6ebba30 .concat [ 8 8 8 8], v0x55d3b6e900d0_68, v0x55d3b6e900d0_69, v0x55d3b6e900d0_70, v0x55d3b6e900d0_71;
v0x55d3b6e900d0_72 .array/port v0x55d3b6e900d0, 72;
v0x55d3b6e900d0_73 .array/port v0x55d3b6e900d0, 73;
v0x55d3b6e900d0_74 .array/port v0x55d3b6e900d0, 74;
v0x55d3b6e900d0_75 .array/port v0x55d3b6e900d0, 75;
L_0x55d3b6ebbc90 .concat [ 8 8 8 8], v0x55d3b6e900d0_72, v0x55d3b6e900d0_73, v0x55d3b6e900d0_74, v0x55d3b6e900d0_75;
v0x55d3b6e900d0_76 .array/port v0x55d3b6e900d0, 76;
v0x55d3b6e900d0_77 .array/port v0x55d3b6e900d0, 77;
v0x55d3b6e900d0_78 .array/port v0x55d3b6e900d0, 78;
v0x55d3b6e900d0_79 .array/port v0x55d3b6e900d0, 79;
L_0x55d3b6ebbe50 .concat [ 8 8 8 8], v0x55d3b6e900d0_76, v0x55d3b6e900d0_77, v0x55d3b6e900d0_78, v0x55d3b6e900d0_79;
v0x55d3b6e900d0_80 .array/port v0x55d3b6e900d0, 80;
v0x55d3b6e900d0_81 .array/port v0x55d3b6e900d0, 81;
v0x55d3b6e900d0_82 .array/port v0x55d3b6e900d0, 82;
v0x55d3b6e900d0_83 .array/port v0x55d3b6e900d0, 83;
L_0x55d3b6ebbbf0 .concat [ 8 8 8 8], v0x55d3b6e900d0_80, v0x55d3b6e900d0_81, v0x55d3b6e900d0_82, v0x55d3b6e900d0_83;
v0x55d3b6e900d0_84 .array/port v0x55d3b6e900d0, 84;
v0x55d3b6e900d0_85 .array/port v0x55d3b6e900d0, 85;
v0x55d3b6e900d0_86 .array/port v0x55d3b6e900d0, 86;
v0x55d3b6e900d0_87 .array/port v0x55d3b6e900d0, 87;
L_0x55d3b6ebc1e0 .concat [ 8 8 8 8], v0x55d3b6e900d0_84, v0x55d3b6e900d0_85, v0x55d3b6e900d0_86, v0x55d3b6e900d0_87;
v0x55d3b6e900d0_88 .array/port v0x55d3b6e900d0, 88;
v0x55d3b6e900d0_89 .array/port v0x55d3b6e900d0, 89;
v0x55d3b6e900d0_90 .array/port v0x55d3b6e900d0, 90;
v0x55d3b6e900d0_91 .array/port v0x55d3b6e900d0, 91;
L_0x55d3b6ebc460 .concat [ 8 8 8 8], v0x55d3b6e900d0_88, v0x55d3b6e900d0_89, v0x55d3b6e900d0_90, v0x55d3b6e900d0_91;
v0x55d3b6e900d0_92 .array/port v0x55d3b6e900d0, 92;
v0x55d3b6e900d0_93 .array/port v0x55d3b6e900d0, 93;
v0x55d3b6e900d0_94 .array/port v0x55d3b6e900d0, 94;
v0x55d3b6e900d0_95 .array/port v0x55d3b6e900d0, 95;
L_0x55d3b6ebc620 .concat [ 8 8 8 8], v0x55d3b6e900d0_92, v0x55d3b6e900d0_93, v0x55d3b6e900d0_94, v0x55d3b6e900d0_95;
v0x55d3b6e900d0_96 .array/port v0x55d3b6e900d0, 96;
v0x55d3b6e900d0_97 .array/port v0x55d3b6e900d0, 97;
v0x55d3b6e900d0_98 .array/port v0x55d3b6e900d0, 98;
v0x55d3b6e900d0_99 .array/port v0x55d3b6e900d0, 99;
L_0x55d3b6ebc8b0 .concat [ 8 8 8 8], v0x55d3b6e900d0_96, v0x55d3b6e900d0_97, v0x55d3b6e900d0_98, v0x55d3b6e900d0_99;
v0x55d3b6e900d0_100 .array/port v0x55d3b6e900d0, 100;
v0x55d3b6e900d0_101 .array/port v0x55d3b6e900d0, 101;
v0x55d3b6e900d0_102 .array/port v0x55d3b6e900d0, 102;
v0x55d3b6e900d0_103 .array/port v0x55d3b6e900d0, 103;
L_0x55d3b6ebca70 .concat [ 8 8 8 8], v0x55d3b6e900d0_100, v0x55d3b6e900d0_101, v0x55d3b6e900d0_102, v0x55d3b6e900d0_103;
v0x55d3b6e900d0_104 .array/port v0x55d3b6e900d0, 104;
v0x55d3b6e900d0_105 .array/port v0x55d3b6e900d0, 105;
v0x55d3b6e900d0_106 .array/port v0x55d3b6e900d0, 106;
v0x55d3b6e900d0_107 .array/port v0x55d3b6e900d0, 107;
L_0x55d3b6ebcd10 .concat [ 8 8 8 8], v0x55d3b6e900d0_104, v0x55d3b6e900d0_105, v0x55d3b6e900d0_106, v0x55d3b6e900d0_107;
v0x55d3b6e900d0_108 .array/port v0x55d3b6e900d0, 108;
v0x55d3b6e900d0_109 .array/port v0x55d3b6e900d0, 109;
v0x55d3b6e900d0_110 .array/port v0x55d3b6e900d0, 110;
v0x55d3b6e900d0_111 .array/port v0x55d3b6e900d0, 111;
L_0x55d3b6ebced0 .concat [ 8 8 8 8], v0x55d3b6e900d0_108, v0x55d3b6e900d0_109, v0x55d3b6e900d0_110, v0x55d3b6e900d0_111;
v0x55d3b6e900d0_112 .array/port v0x55d3b6e900d0, 112;
v0x55d3b6e900d0_113 .array/port v0x55d3b6e900d0, 113;
v0x55d3b6e900d0_114 .array/port v0x55d3b6e900d0, 114;
v0x55d3b6e900d0_115 .array/port v0x55d3b6e900d0, 115;
L_0x55d3b6ebd180 .concat [ 8 8 8 8], v0x55d3b6e900d0_112, v0x55d3b6e900d0_113, v0x55d3b6e900d0_114, v0x55d3b6e900d0_115;
v0x55d3b6e900d0_116 .array/port v0x55d3b6e900d0, 116;
v0x55d3b6e900d0_117 .array/port v0x55d3b6e900d0, 117;
v0x55d3b6e900d0_118 .array/port v0x55d3b6e900d0, 118;
v0x55d3b6e900d0_119 .array/port v0x55d3b6e900d0, 119;
L_0x55d3b6ebd340 .concat [ 8 8 8 8], v0x55d3b6e900d0_116, v0x55d3b6e900d0_117, v0x55d3b6e900d0_118, v0x55d3b6e900d0_119;
v0x55d3b6e900d0_120 .array/port v0x55d3b6e900d0, 120;
v0x55d3b6e900d0_121 .array/port v0x55d3b6e900d0, 121;
v0x55d3b6e900d0_122 .array/port v0x55d3b6e900d0, 122;
v0x55d3b6e900d0_123 .array/port v0x55d3b6e900d0, 123;
L_0x55d3b6ebd600 .concat [ 8 8 8 8], v0x55d3b6e900d0_120, v0x55d3b6e900d0_121, v0x55d3b6e900d0_122, v0x55d3b6e900d0_123;
v0x55d3b6e900d0_124 .array/port v0x55d3b6e900d0, 124;
v0x55d3b6e900d0_125 .array/port v0x55d3b6e900d0, 125;
v0x55d3b6e900d0_126 .array/port v0x55d3b6e900d0, 126;
v0x55d3b6e900d0_127 .array/port v0x55d3b6e900d0, 127;
L_0x55d3b6ebd7c0 .concat [ 8 8 8 8], v0x55d3b6e900d0_124, v0x55d3b6e900d0_125, v0x55d3b6e900d0_126, v0x55d3b6e900d0_127;
L_0x55d3b6ebda90 .array/port v0x55d3b6e900d0, L_0x55d3b6ebddb0;
L_0x55d3b6ebdb90 .concat [ 32 1 0 0], v0x55d3b6e94bb0_0, L_0x7f15a829d210;
L_0x55d3b6ebddb0 .arith/sum 33, L_0x55d3b6ebdb90, L_0x7f15a829d258;
L_0x55d3b6ebdef0 .array/port v0x55d3b6e900d0, L_0x55d3b6ebe0c0;
L_0x55d3b6ebdc90 .concat [ 32 1 0 0], v0x55d3b6e94bb0_0, L_0x7f15a829d2a0;
L_0x55d3b6ebe0c0 .arith/sum 33, L_0x55d3b6ebdc90, L_0x7f15a829d2e8;
L_0x55d3b6ebe390 .array/port v0x55d3b6e900d0, L_0x55d3b6ebe6a0;
L_0x55d3b6ebe430 .concat [ 32 1 0 0], v0x55d3b6e94bb0_0, L_0x7f15a829d330;
L_0x55d3b6ebe6a0 .arith/sum 33, L_0x55d3b6ebe430, L_0x7f15a829d378;
L_0x55d3b6ebe830 .array/port v0x55d3b6e900d0, v0x55d3b6e94bb0_0;
L_0x55d3b6ebea30 .concat [ 8 8 8 8], L_0x55d3b6ebe830, L_0x55d3b6ebe390, L_0x55d3b6ebdef0, L_0x55d3b6ebda90;
L_0x55d3b6ebec10 .functor MUXZ 32, L_0x7f15a829d3c0, L_0x55d3b6ebea30, L_0x55d3b6ebeec0, C4<>;
S_0x55d3b6e931e0 .scope module, "Decoder" "Decoder" 3 141, 7 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "Jump"
v0x55d3b6e934d0_0 .var "ALUOp", 1 0;
v0x55d3b6e935b0_0 .var "ALUSrc", 0 0;
v0x55d3b6e93650_0 .var "Branch", 0 0;
v0x55d3b6e936f0_0 .var "Jump", 0 0;
v0x55d3b6e937b0_0 .var "MemRead", 0 0;
v0x55d3b6e938c0_0 .var "MemWrite", 0 0;
v0x55d3b6e93980_0 .var "MemtoReg", 0 0;
v0x55d3b6e93a40_0 .var "RegWrite", 0 0;
v0x55d3b6e93b00_0 .net "instr_i", 31 0, o0x7f15a82e87a8;  alias, 0 drivers
v0x55d3b6e93be0_0 .net "opcode", 6 0, L_0x55d3b6eb73c0;  1 drivers
E_0x55d3b6e8dfa0 .event edge, v0x55d3b6e93be0_0;
L_0x55d3b6eb73c0 .part o0x7f15a82e87a8, 0, 7;
S_0x55d3b6e93de0 .scope module, "EXEtoMEM" "EXEMEM_register" 3 259, 8 2 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x55d3b6e94210_0 .net "Mem_i", 1 0, v0x55d3b6e97940_0;  alias, 1 drivers
v0x55d3b6e94310_0 .var "Mem_o", 1 0;
v0x55d3b6e943f0_0 .var "Mem_s", 1 0;
v0x55d3b6e944b0_0 .net "WB_i", 2 0, v0x55d3b6e97bf0_0;  alias, 1 drivers
v0x55d3b6e94590_0 .var "WB_o", 2 0;
v0x55d3b6e946c0_0 .var "WB_s", 2 0;
v0x55d3b6e947a0_0 .net "WBreg_i", 4 0, v0x55d3b6e97e80_0;  alias, 1 drivers
v0x55d3b6e94880_0 .var "WBreg_o", 4 0;
v0x55d3b6e94960_0 .var "WBreg_s", 4 0;
v0x55d3b6e94ad0_0 .net "alu_ans_i", 31 0, v0x55d3b6ea2750_0;  alias, 1 drivers
v0x55d3b6e94bb0_0 .var "alu_ans_o", 31 0;
v0x55d3b6e94c70_0 .var "alu_ans_s", 31 0;
v0x55d3b6e94d30_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e94dd0_0 .net "instr_i", 31 0, v0x55d3b6e98d10_0;  alias, 1 drivers
v0x55d3b6e94e90_0 .var "instr_o", 31 0;
v0x55d3b6e94f70_0 .var "instr_s", 31 0;
v0x55d3b6e95050_0 .net "pc_add4_i", 31 0, v0x55d3b6e98f80_0;  alias, 1 drivers
v0x55d3b6e95240_0 .var "pc_add4_o", 31 0;
v0x55d3b6e95320_0 .var "pc_add4_s", 31 0;
v0x55d3b6e95400_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
v0x55d3b6e954c0_0 .net "rtdata_i", 31 0, v0x55d3b6e98800_0;  alias, 1 drivers
v0x55d3b6e955a0_0 .var "rtdata_o", 31 0;
v0x55d3b6e95690_0 .var "rtdata_s", 31 0;
v0x55d3b6e95750_0 .net "zero_i", 0 0, v0x55d3b6ea2a50_0;  alias, 1 drivers
v0x55d3b6e95810_0 .var "zero_o", 0 0;
v0x55d3b6e958d0_0 .var "zero_s", 0 0;
S_0x55d3b6e95c70 .scope module, "FWUnit" "ForwardingUnit" 3 217, 9 6 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 2 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 2 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x55d3b6e93fb0_0 .net "EXEMEM_RD", 4 0, v0x55d3b6e94880_0;  alias, 1 drivers
v0x55d3b6e96020_0 .net "EXEMEM_RegWrite", 1 0, L_0x55d3b6eb8da0;  1 drivers
v0x55d3b6e960e0_0 .var "ForwardA", 1 0;
v0x55d3b6e961d0_0 .var "ForwardB", 1 0;
v0x55d3b6e962b0_0 .net "IDEXE_RS1", 4 0, L_0x55d3b6eb8b90;  1 drivers
v0x55d3b6e963e0_0 .net "IDEXE_RS2", 4 0, L_0x55d3b6eb8cd0;  1 drivers
v0x55d3b6e964c0_0 .net "MEMWB_RD", 4 0, v0x55d3b6e9bc00_0;  alias, 1 drivers
v0x55d3b6e965a0_0 .net "MEMWB_RegWrite", 1 0, L_0x55d3b6eb8c30;  1 drivers
E_0x55d3b6e95f10/0 .event edge, v0x55d3b6e96020_0, v0x55d3b6e94880_0, v0x55d3b6e962b0_0, v0x55d3b6e965a0_0;
E_0x55d3b6e95f10/1 .event edge, v0x55d3b6e964c0_0, v0x55d3b6e963e0_0;
E_0x55d3b6e95f10 .event/or E_0x55d3b6e95f10/0, E_0x55d3b6e95f10/1;
S_0x55d3b6e967d0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 124, 10 2 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x55d3b6e96ad0_0 .net "IDEXE_memRead", 0 0, L_0x55d3b6eb7190;  1 drivers
v0x55d3b6e96bb0_0 .net "IDEXE_regRd", 4 0, v0x55d3b6e97e80_0;  alias, 1 drivers
v0x55d3b6e96c70_0 .net "IFID_regRs", 4 0, L_0x55d3b6eb7050;  1 drivers
v0x55d3b6e96d40_0 .net "IFID_regRt", 4 0, L_0x55d3b6eb70f0;  1 drivers
v0x55d3b6e96e20_0 .var "IFID_write", 0 0;
v0x55d3b6e96f30_0 .var "PC_write", 0 0;
v0x55d3b6e96ff0_0 .var "control_output_select", 0 0;
E_0x55d3b6e96a40 .event edge, v0x55d3b6e96ad0_0, v0x55d3b6e947a0_0, v0x55d3b6e96c70_0, v0x55d3b6e96d40_0;
S_0x55d3b6e971d0 .scope module, "IDtoEXE" "IDEXE_register" 3 183, 11 2 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x55d3b6e975c0_0 .net "Exe_i", 2 0, L_0x55d3b6eb8710;  1 drivers
v0x55d3b6e976c0_0 .var "Exe_o", 2 0;
v0x55d3b6e977a0_0 .var "Exe_s", 2 0;
v0x55d3b6e97860_0 .net "Mem_i", 1 0, L_0x55d3b6eb8600;  1 drivers
v0x55d3b6e97940_0 .var "Mem_o", 1 0;
v0x55d3b6e97a50_0 .var "Mem_s", 1 0;
v0x55d3b6e97b10_0 .net "WB_i", 2 0, L_0x55d3b6eb8560;  1 drivers
v0x55d3b6e97bf0_0 .var "WB_o", 2 0;
v0x55d3b6e97ce0_0 .var "WB_s", 2 0;
v0x55d3b6e97da0_0 .net "WBreg_i", 4 0, L_0x55d3b6eb8af0;  1 drivers
v0x55d3b6e97e80_0 .var "WBreg_o", 4 0;
v0x55d3b6e97f40_0 .var "WBreg_s", 4 0;
v0x55d3b6e98020_0 .var "alu_ctrl_input", 3 0;
v0x55d3b6e980e0_0 .net "alu_ctrl_instr", 3 0, L_0x55d3b6eb8970;  1 drivers
v0x55d3b6e981a0_0 .var "alu_ctrl_s", 3 0;
v0x55d3b6e98280_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e98370_0 .net "data1_i", 31 0, L_0x55d3b6eb7b40;  alias, 1 drivers
v0x55d3b6e98560_0 .var "data1_o", 31 0;
v0x55d3b6e98640_0 .var "data1_s", 31 0;
v0x55d3b6e98720_0 .net "data2_i", 31 0, L_0x55d3b6eb7de0;  alias, 1 drivers
v0x55d3b6e98800_0 .var "data2_o", 31 0;
v0x55d3b6e988c0_0 .var "data2_s", 31 0;
v0x55d3b6e98980_0 .net "immgen_i", 31 0, v0x55d3b6e9aec0_0;  alias, 1 drivers
v0x55d3b6e98a60_0 .var "immgen_o", 31 0;
v0x55d3b6e98b40_0 .var "immgen_s", 31 0;
v0x55d3b6e98c20_0 .net "instr_i", 31 0, o0x7f15a82e87a8;  alias, 0 drivers
v0x55d3b6e98d10_0 .var "instr_o", 31 0;
v0x55d3b6e98de0_0 .var "instr_s", 31 0;
v0x55d3b6e98ea0_0 .net "pc_add4_i", 31 0, o0x7f15a82e9a68;  alias, 0 drivers
v0x55d3b6e98f80_0 .var "pc_add4_o", 31 0;
v0x55d3b6e99070_0 .var "pc_add4_s", 31 0;
v0x55d3b6e99130_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
S_0x55d3b6e994a0 .scope module, "IFtoID" "IFID_register" 3 113, 12 2 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x55d3b6e99770_0 .net "IFID_write", 0 0, v0x55d3b6e96e20_0;  alias, 1 drivers
v0x55d3b6e99860_0 .net "address_i", 31 0, v0x55d3b6e9f9d0_0;  alias, 1 drivers
v0x55d3b6e99920_0 .var "address_o", 31 0;
v0x55d3b6e99a10_0 .var "address_s", 31 0;
v0x55d3b6e99af0_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e99b90_0 .net "flush", 0 0, o0x7f15a82e9f78;  alias, 0 drivers
v0x55d3b6e99c50_0 .net "instr_i", 31 0, L_0x55d3b6eb6f90;  alias, 1 drivers
v0x55d3b6e99d30_0 .var "instr_o", 31 0;
v0x55d3b6e99e10_0 .var "instr_s", 31 0;
v0x55d3b6e99f80_0 .net "pc_add4_i", 31 0, v0x55d3b6ea0060_0;  alias, 1 drivers
v0x55d3b6e9a060_0 .var "pc_add4_o", 31 0;
v0x55d3b6e9a140_0 .var "pc_add4_s", 31 0;
v0x55d3b6e9a220_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
S_0x55d3b6e9a400 .scope module, "IM" "Instr_Memory" 3 108, 13 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55d3b6eb6f90 .functor BUFZ 32, L_0x55d3b6eb6d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d3b6e9a5f0_0 .net *"_s0", 31 0, L_0x55d3b6eb6d90;  1 drivers
L_0x7f15a829d060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e9a6f0_0 .net/2u *"_s2", 31 0, L_0x7f15a829d060;  1 drivers
v0x55d3b6e9a7d0_0 .net *"_s4", 31 0, L_0x55d3b6eb6e50;  1 drivers
v0x55d3b6e9a890_0 .net "addr_i", 31 0, v0x55d3b6e9f9d0_0;  alias, 1 drivers
v0x55d3b6e9a950_0 .var/i "i", 31 0;
v0x55d3b6e9aa60_0 .net "instr_o", 31 0, L_0x55d3b6eb6f90;  alias, 1 drivers
v0x55d3b6e9ab20 .array "instruction_file", 31 0, 31 0;
L_0x55d3b6eb6d90 .array/port v0x55d3b6e9ab20, L_0x55d3b6eb6e50;
L_0x55d3b6eb6e50 .arith/div 32, v0x55d3b6e9f9d0_0, L_0x7f15a829d060;
S_0x55d3b6e9ac20 .scope module, "ImmGen" "Imm_Gen" 3 167, 14 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x55d3b6e9aec0_0 .var "Imm_Gen_o", 31 0;
v0x55d3b6e9afd0_0 .net "func3", 2 0, L_0x55d3b6eb8420;  1 drivers
v0x55d3b6e9b090_0 .net "instr_i", 31 0, o0x7f15a82e87a8;  alias, 0 drivers
v0x55d3b6e9b1b0_0 .net "opcode", 6 0, L_0x55d3b6eb8380;  1 drivers
v0x55d3b6e9b290_0 .net "sign", 0 0, L_0x55d3b6eb84c0;  1 drivers
E_0x55d3b6e9ae30 .event edge, v0x55d3b6e9b1b0_0, v0x55d3b6e9afd0_0, v0x55d3b6e93b00_0, v0x55d3b6e9b290_0;
L_0x55d3b6eb8380 .part o0x7f15a82e87a8, 0, 7;
L_0x55d3b6eb8420 .part o0x7f15a82e87a8, 12, 3;
L_0x55d3b6eb84c0 .part o0x7f15a82e87a8, 31, 1;
S_0x55d3b6e9b400 .scope module, "MEMtoWB" "MEMWB_register" 3 292, 15 2 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x55d3b6e9b5d0_0 .net "DM_i", 31 0, L_0x55d3b6ebec10;  alias, 1 drivers
v0x55d3b6e9b690_0 .var "DM_o", 31 0;
v0x55d3b6e9b750_0 .var "DM_s", 31 0;
v0x55d3b6e9b810_0 .net "WB_i", 2 0, v0x55d3b6e94590_0;  alias, 1 drivers
v0x55d3b6e9b900_0 .var "WB_o", 2 0;
v0x55d3b6e9ba10_0 .var "WB_s", 2 0;
v0x55d3b6e9baf0_0 .net "WBreg_i", 4 0, v0x55d3b6e94880_0;  alias, 1 drivers
v0x55d3b6e9bc00_0 .var "WBreg_o", 4 0;
v0x55d3b6e9bcc0_0 .var "WBreg_s", 4 0;
v0x55d3b6e9be10_0 .net "alu_ans_i", 31 0, v0x55d3b6e94bb0_0;  alias, 1 drivers
v0x55d3b6e9bed0_0 .var "alu_ans_o", 31 0;
v0x55d3b6e9bfb0_0 .var "alu_ans_s", 31 0;
v0x55d3b6e9c090_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e9c1c0_0 .net "pc_add4_i", 31 0, v0x55d3b6e95240_0;  alias, 1 drivers
v0x55d3b6e9c280_0 .var "pc_add4_o", 31 0;
v0x55d3b6e9c340_0 .var "pc_add4_s", 31 0;
v0x55d3b6e9c420_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
S_0x55d3b6e9c750 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 210, 16 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x55d3b6e9c8d0 .param/l "size" 0 16 3, +C4<00000000000000000000000000100000>;
v0x55d3b6e9ca20_0 .net "data0_i", 31 0, v0x55d3b6e98800_0;  alias, 1 drivers
v0x55d3b6e9cb50_0 .net "data1_i", 31 0, v0x55d3b6e98a60_0;  alias, 1 drivers
v0x55d3b6e9cc10_0 .var "data_o", 31 0;
v0x55d3b6e9cce0_0 .net "select_i", 0 0, o0x7f15a82ea8d8;  alias, 0 drivers
E_0x55d3b6e9c9a0 .event edge, v0x55d3b6e9cce0_0, v0x55d3b6e954c0_0, v0x55d3b6e98a60_0;
S_0x55d3b6e9ce50 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 228, 17 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55d3b6e9d0b0_0 .net "data0_i", 31 0, v0x55d3b6e98560_0;  alias, 1 drivers
v0x55d3b6e9d1c0_0 .net "data1_i", 31 0, o0x7f15a82ea9c8;  alias, 0 drivers
v0x55d3b6e9d280_0 .net "data2_i", 31 0, v0x55d3b6e94bb0_0;  alias, 1 drivers
v0x55d3b6e9d350_0 .var "data_o", 31 0;
v0x55d3b6e9d430_0 .net "select_i", 1 0, v0x55d3b6e960e0_0;  alias, 1 drivers
E_0x55d3b6e9d020 .event edge, v0x55d3b6e960e0_0, v0x55d3b6e98560_0, v0x55d3b6e9d1c0_0, v0x55d3b6e92710_0;
S_0x55d3b6e9d5f0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 236, 17 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55d3b6e9d850_0 .net "data0_i", 31 0, v0x55d3b6e98800_0;  alias, 1 drivers
v0x55d3b6e9d930_0 .net "data1_i", 31 0, o0x7f15a82ea9c8;  alias, 0 drivers
v0x55d3b6e9da20_0 .net "data2_i", 31 0, v0x55d3b6e94bb0_0;  alias, 1 drivers
v0x55d3b6e9daf0_0 .var "data_o", 31 0;
v0x55d3b6e9dbb0_0 .net "select_i", 1 0, v0x55d3b6e961d0_0;  alias, 1 drivers
E_0x55d3b6e9d7c0 .event edge, v0x55d3b6e961d0_0, v0x55d3b6e954c0_0, v0x55d3b6e9d1c0_0, v0x55d3b6e92710_0;
S_0x55d3b6e9dd20 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 309, 17 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55d3b6e9e000_0 .net "data0_i", 31 0, v0x55d3b6e9bed0_0;  alias, 1 drivers
v0x55d3b6e9e110_0 .net "data1_i", 31 0, v0x55d3b6e9b690_0;  alias, 1 drivers
v0x55d3b6e9e1e0_0 .net "data2_i", 31 0, v0x55d3b6e9c280_0;  alias, 1 drivers
v0x55d3b6e9e2e0_0 .var "data_o", 31 0;
v0x55d3b6e9e380_0 .net "select_i", 1 0, L_0x55d3b6ebf160;  1 drivers
E_0x55d3b6e9df70 .event edge, v0x55d3b6e9e380_0, v0x55d3b6e9bed0_0, v0x55d3b6e9b690_0, v0x55d3b6e9c280_0;
S_0x55d3b6e9e550 .scope module, "MUX_PCSrc" "MUX_2to1" 3 87, 16 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x55d3b6e9e830 .param/l "size" 0 16 3, +C4<00000000000000000000000000100000>;
v0x55d3b6e9e980_0 .net "data0_i", 31 0, v0x55d3b6ea0060_0;  alias, 1 drivers
v0x55d3b6e9ea90_0 .net "data1_i", 31 0, v0x55d3b6e7ebf0_0;  alias, 1 drivers
v0x55d3b6e9eb60_0 .var "data_o", 31 0;
v0x55d3b6e9ec30_0 .net "select_i", 0 0, o0x7f15a82eadb8;  alias, 0 drivers
E_0x55d3b6e9e900 .event edge, v0x55d3b6e9ec30_0, v0x55d3b6e99f80_0, v0x55d3b6e7ebf0_0;
S_0x55d3b6e9eda0 .scope module, "MUX_control" "MUX_2to1" 3 134, 16 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data0_i"
    .port_info 1 /INPUT 8 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
P_0x55d3b6e9ef70 .param/l "size" 0 16 3, +C4<00000000000000000000000000001000>;
v0x55d3b6e9f0c0_0 .net "data0_i", 7 0, L_0x55d3b6eb7230;  1 drivers
L_0x7f15a829d0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e9f1c0_0 .net "data1_i", 7 0, L_0x7f15a829d0a8;  1 drivers
v0x55d3b6e9f2a0_0 .var "data_o", 7 0;
v0x55d3b6e9f390_0 .net "select_i", 0 0, v0x55d3b6e96ff0_0;  alias, 1 drivers
E_0x55d3b6e9f040 .event edge, v0x55d3b6e96ff0_0, v0x55d3b6e9f0c0_0, v0x55d3b6e9f1c0_0;
S_0x55d3b6e9f4f0 .scope module, "PC" "ProgramCounter" 3 94, 18 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55d3b6e9f740_0 .net "PCWrite", 0 0, v0x55d3b6e96f30_0;  alias, 1 drivers
v0x55d3b6e9f830_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6e9f8d0_0 .net "pc_i", 31 0, v0x55d3b6e9eb60_0;  alias, 1 drivers
v0x55d3b6e9f9d0_0 .var "pc_o", 31 0;
v0x55d3b6e9fac0_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
S_0x55d3b6e9fc30 .scope module, "PC_plus_4_Adder" "Adder" 3 102, 5 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55d3b6e9fea0_0 .net "src1_i", 31 0, v0x55d3b6e9f9d0_0;  alias, 1 drivers
L_0x7f15a829d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d3b6e9ff80_0 .net "src2_i", 31 0, L_0x7f15a829d018;  1 drivers
v0x55d3b6ea0060_0 .var "sum_o", 31 0;
E_0x55d3b6e9fe20 .event edge, v0x55d3b6e99860_0, v0x55d3b6e9ff80_0;
S_0x55d3b6ea01d0 .scope module, "RF" "Reg_File" 3 155, 19 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x55d3b6eb7b40 .functor BUFZ 32, L_0x55d3b6eb7910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d3b6eb7de0 .functor BUFZ 32, L_0x55d3b6eb7c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d3b6ea0530_0 .net "RDaddr_i", 4 0, L_0x55d3b6eb81e0;  1 drivers
v0x55d3b6ea0630_0 .net "RDdata_i", 31 0, o0x7f15a82ea9c8;  alias, 0 drivers
v0x55d3b6ea0740_0 .net "RSaddr_i", 4 0, L_0x55d3b6eb7ea0;  1 drivers
v0x55d3b6ea0800_0 .net "RSdata_o", 31 0, L_0x55d3b6eb7b40;  alias, 1 drivers
v0x55d3b6ea08c0_0 .net "RTaddr_i", 4 0, L_0x55d3b6eb7f90;  1 drivers
v0x55d3b6ea09d0_0 .net "RTdata_o", 31 0, L_0x55d3b6eb7de0;  alias, 1 drivers
v0x55d3b6ea0a90_0 .net "RegWrite_i", 0 0, L_0x55d3b6eb8280;  1 drivers
v0x55d3b6ea0b30 .array/s "Reg_File", 31 0, 31 0;
v0x55d3b6ea0bf0_0 .net *"_s0", 31 0, L_0x55d3b6eb7910;  1 drivers
v0x55d3b6ea0d60_0 .net *"_s10", 6 0, L_0x55d3b6eb7ca0;  1 drivers
L_0x7f15a829d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d3b6ea0e40_0 .net *"_s13", 1 0, L_0x7f15a829d180;  1 drivers
v0x55d3b6ea0f20_0 .net *"_s2", 6 0, L_0x55d3b6eb79b0;  1 drivers
L_0x7f15a829d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d3b6ea1000_0 .net *"_s5", 1 0, L_0x7f15a829d138;  1 drivers
v0x55d3b6ea10e0_0 .net *"_s8", 31 0, L_0x55d3b6eb7c00;  1 drivers
v0x55d3b6ea11c0_0 .net "clk_i", 0 0, v0x55d3b6ea69d0_0;  alias, 1 drivers
v0x55d3b6ea1260_0 .net "rst_i", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
E_0x55d3b6ea04d0 .event negedge, v0x55d3b6e927f0_0;
L_0x55d3b6eb7910 .array/port v0x55d3b6ea0b30, L_0x55d3b6eb79b0;
L_0x55d3b6eb79b0 .concat [ 5 2 0 0], L_0x55d3b6eb7ea0, L_0x7f15a829d138;
L_0x55d3b6eb7c00 .array/port v0x55d3b6ea0b30, L_0x55d3b6eb7ca0;
L_0x55d3b6eb7ca0 .concat [ 5 2 0 0], L_0x55d3b6eb7f90, L_0x7f15a829d180;
S_0x55d3b6ea1420 .scope module, "SL1" "Shift_Left_1" 3 172, 20 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55d3b6ea1680_0 .net "data_i", 31 0, v0x55d3b6e9aec0_0;  alias, 1 drivers
v0x55d3b6ea17b0_0 .var "data_o", 31 0;
E_0x55d3b6ea1600 .event edge, v0x55d3b6e98980_0;
S_0x55d3b6ea18b0 .scope module, "alu" "alu" 3 250, 21 3 0, S_0x55d3b6e1f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
L_0x55d3b6eb86a0 .functor NOT 32, v0x55d3b6e9d350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d3b6eb94b0 .functor NOT 32, v0x55d3b6e9daf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d3b6ea1c40_0 .net "A", 31 0, L_0x55d3b6eb9320;  1 drivers
v0x55d3b6ea1d40_0 .net "ALU_control", 3 0, v0x55d3b6e763f0_0;  alias, 1 drivers
v0x55d3b6ea1e00_0 .net "Ainvert", 0 0, L_0x55d3b6eb8ff0;  1 drivers
v0x55d3b6ea1ed0_0 .net "B", 31 0, L_0x55d3b6eb9520;  1 drivers
v0x55d3b6ea1f90_0 .net "Binvert", 0 0, L_0x55d3b6eb90c0;  1 drivers
v0x55d3b6ea20a0_0 .net *"_s10", 31 0, L_0x55d3b6eb94b0;  1 drivers
v0x55d3b6ea2180_0 .net *"_s14", 31 0, L_0x55d3b6eb9650;  1 drivers
v0x55d3b6ea2260_0 .net *"_s16", 31 0, L_0x55d3b6eb9840;  1 drivers
L_0x7f15a829d1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d3b6ea2340_0 .net *"_s19", 30 0, L_0x7f15a829d1c8;  1 drivers
v0x55d3b6ea24b0_0 .net *"_s6", 31 0, L_0x55d3b6eb86a0;  1 drivers
v0x55d3b6ea2590_0 .net "addResult", 31 0, L_0x55d3b6eb9930;  1 drivers
v0x55d3b6ea2670_0 .net "operation", 1 0, L_0x55d3b6eb9220;  1 drivers
v0x55d3b6ea2750_0 .var "result", 31 0;
v0x55d3b6ea2810_0 .net "rst_n", 0 0, v0x55d3b6ea6bd0_0;  alias, 1 drivers
v0x55d3b6ea28b0_0 .net "src1", 31 0, v0x55d3b6e9d350_0;  alias, 1 drivers
v0x55d3b6ea2980_0 .net "src2", 31 0, v0x55d3b6e9daf0_0;  alias, 1 drivers
v0x55d3b6ea2a50_0 .var "zero", 0 0;
E_0x55d3b6ea1b60 .event edge, v0x55d3b6e94ad0_0;
E_0x55d3b6ea1bc0/0 .event edge, v0x55d3b6e763f0_0, v0x55d3b6e9d350_0, v0x55d3b6e9daf0_0, v0x55d3b6ea2670_0;
E_0x55d3b6ea1bc0/1 .event edge, v0x55d3b6ea1c40_0, v0x55d3b6ea1ed0_0, v0x55d3b6ea2590_0;
E_0x55d3b6ea1bc0 .event/or E_0x55d3b6ea1bc0/0, E_0x55d3b6ea1bc0/1;
L_0x55d3b6eb8ff0 .part v0x55d3b6e763f0_0, 3, 1;
L_0x55d3b6eb90c0 .part v0x55d3b6e763f0_0, 2, 1;
L_0x55d3b6eb9220 .part v0x55d3b6e763f0_0, 0, 2;
L_0x55d3b6eb9320 .functor MUXZ 32, v0x55d3b6e9d350_0, L_0x55d3b6eb86a0, L_0x55d3b6eb8ff0, C4<>;
L_0x55d3b6eb9520 .functor MUXZ 32, v0x55d3b6e9daf0_0, L_0x55d3b6eb94b0, L_0x55d3b6eb90c0, C4<>;
L_0x55d3b6eb9650 .arith/sum 32, L_0x55d3b6eb9320, L_0x55d3b6eb9520;
L_0x55d3b6eb9840 .concat [ 1 31 0 0], L_0x55d3b6eb90c0, L_0x7f15a829d1c8;
L_0x55d3b6eb9930 .arith/sum 32, L_0x55d3b6eb9650, L_0x55d3b6eb9840;
    .scope S_0x55d3b6e9e550;
T_0 ;
    %wait E_0x55d3b6e9e900;
    %load/vec4 v0x55d3b6e9ec30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x55d3b6e9e980_0;
    %store/vec4 v0x55d3b6e9eb60_0, 0, 32;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x55d3b6e9ea90_0;
    %store/vec4 v0x55d3b6e9eb60_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d3b6e9f4f0;
T_1 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e9fac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9f9d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d3b6e9f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d3b6e9f8d0_0;
    %assign/vec4 v0x55d3b6e9f9d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d3b6e9fc30;
T_2 ;
    %wait E_0x55d3b6e9fe20;
    %load/vec4 v0x55d3b6e9fea0_0;
    %load/vec4 v0x55d3b6e9ff80_0;
    %add;
    %store/vec4 v0x55d3b6ea0060_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d3b6e9a400;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3b6e9a950_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55d3b6e9a950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d3b6e9a950_0;
    %store/vec4a v0x55d3b6e9ab20, 4, 0;
    %load/vec4 v0x55d3b6e9a950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d3b6e9a950_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data1.txt", v0x55d3b6e9ab20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55d3b6e994a0;
T_4 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e9a220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e99a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e99e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9a140_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d3b6e99b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e99920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e99d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9a060_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55d3b6e99770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55d3b6e99a10_0;
    %assign/vec4 v0x55d3b6e99920_0, 0;
    %load/vec4 v0x55d3b6e99e10_0;
    %assign/vec4 v0x55d3b6e99d30_0, 0;
    %load/vec4 v0x55d3b6e9a140_0;
    %assign/vec4 v0x55d3b6e9a060_0, 0;
    %load/vec4 v0x55d3b6e99860_0;
    %assign/vec4 v0x55d3b6e99a10_0, 0;
    %load/vec4 v0x55d3b6e99c50_0;
    %assign/vec4 v0x55d3b6e99e10_0, 0;
    %load/vec4 v0x55d3b6e99f80_0;
    %assign/vec4 v0x55d3b6e9a140_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55d3b6e99a10_0;
    %assign/vec4 v0x55d3b6e99920_0, 0;
    %load/vec4 v0x55d3b6e99e10_0;
    %assign/vec4 v0x55d3b6e99d30_0, 0;
    %load/vec4 v0x55d3b6e9a140_0;
    %assign/vec4 v0x55d3b6e9a060_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d3b6e967d0;
T_5 ;
    %wait E_0x55d3b6e96a40;
    %load/vec4 v0x55d3b6e96ad0_0;
    %load/vec4 v0x55d3b6e96bb0_0;
    %load/vec4 v0x55d3b6e96c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d3b6e96bb0_0;
    %load/vec4 v0x55d3b6e96d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e96f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e96e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e96ff0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e96f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e96ff0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d3b6e9eda0;
T_6 ;
    %wait E_0x55d3b6e9f040;
    %load/vec4 v0x55d3b6e9f390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55d3b6e9f0c0_0;
    %store/vec4 v0x55d3b6e9f2a0_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55d3b6e9f1c0_0;
    %store/vec4 v0x55d3b6e9f2a0_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d3b6e931e0;
T_7 ;
    %wait E_0x55d3b6e8dfa0;
    %load/vec4 v0x55d3b6e93be0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e935b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e93a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e934d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e938c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e93980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6e936f0_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d3b6ea01d0;
T_8 ;
    %wait E_0x55d3b6ea04d0;
    %load/vec4 v0x55d3b6ea1260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d3b6ea0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55d3b6ea0630_0;
    %load/vec4 v0x55d3b6ea0530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d3b6ea0530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d3b6ea0b30, 4;
    %load/vec4 v0x55d3b6ea0530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6ea0b30, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d3b6e9ac20;
T_9 ;
    %wait E_0x55d3b6e9ae30;
    %load/vec4 v0x55d3b6e9b1b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x55d3b6e9afd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 21;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
T_9.10 ;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 21;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 21;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 20;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 12;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x55d3b6e9b290_0;
    %replicate 21;
    %load/vec4 v0x55d3b6e9b090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3b6e9aec0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d3b6ea1420;
T_10 ;
    %wait E_0x55d3b6ea1600;
    %load/vec4 v0x55d3b6ea1680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d3b6ea17b0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d3b6e8faa0;
T_11 ;
    %wait E_0x55d3b6e8df60;
    %load/vec4 v0x55d3b6e439d0_0;
    %load/vec4 v0x55d3b6d9a2f0_0;
    %add;
    %store/vec4 v0x55d3b6e7ebf0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d3b6e971d0;
T_12 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e99130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e98de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3b6e97ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d3b6e97a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3b6e977a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e98640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e988c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e98b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d3b6e981a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3b6e97f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e99070_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d3b6e98de0_0;
    %assign/vec4 v0x55d3b6e98d10_0, 0;
    %load/vec4 v0x55d3b6e97ce0_0;
    %assign/vec4 v0x55d3b6e97bf0_0, 0;
    %load/vec4 v0x55d3b6e97a50_0;
    %assign/vec4 v0x55d3b6e97940_0, 0;
    %load/vec4 v0x55d3b6e977a0_0;
    %assign/vec4 v0x55d3b6e976c0_0, 0;
    %load/vec4 v0x55d3b6e98640_0;
    %assign/vec4 v0x55d3b6e98560_0, 0;
    %load/vec4 v0x55d3b6e988c0_0;
    %assign/vec4 v0x55d3b6e98800_0, 0;
    %load/vec4 v0x55d3b6e98b40_0;
    %assign/vec4 v0x55d3b6e98a60_0, 0;
    %load/vec4 v0x55d3b6e981a0_0;
    %assign/vec4 v0x55d3b6e98020_0, 0;
    %load/vec4 v0x55d3b6e97f40_0;
    %assign/vec4 v0x55d3b6e97e80_0, 0;
    %load/vec4 v0x55d3b6e99070_0;
    %assign/vec4 v0x55d3b6e98f80_0, 0;
    %load/vec4 v0x55d3b6e98c20_0;
    %assign/vec4 v0x55d3b6e98de0_0, 0;
    %load/vec4 v0x55d3b6e97b10_0;
    %assign/vec4 v0x55d3b6e97ce0_0, 0;
    %load/vec4 v0x55d3b6e97860_0;
    %assign/vec4 v0x55d3b6e97a50_0, 0;
    %load/vec4 v0x55d3b6e975c0_0;
    %assign/vec4 v0x55d3b6e977a0_0, 0;
    %load/vec4 v0x55d3b6e98370_0;
    %assign/vec4 v0x55d3b6e98640_0, 0;
    %load/vec4 v0x55d3b6e98720_0;
    %assign/vec4 v0x55d3b6e988c0_0, 0;
    %load/vec4 v0x55d3b6e98980_0;
    %assign/vec4 v0x55d3b6e98b40_0, 0;
    %load/vec4 v0x55d3b6e980e0_0;
    %assign/vec4 v0x55d3b6e981a0_0, 0;
    %load/vec4 v0x55d3b6e97da0_0;
    %assign/vec4 v0x55d3b6e97f40_0, 0;
    %load/vec4 v0x55d3b6e98ea0_0;
    %assign/vec4 v0x55d3b6e99070_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d3b6e9c750;
T_13 ;
    %wait E_0x55d3b6e9c9a0;
    %load/vec4 v0x55d3b6e9cce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x55d3b6e9ca20_0;
    %store/vec4 v0x55d3b6e9cc10_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x55d3b6e9cb50_0;
    %store/vec4 v0x55d3b6e9cc10_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d3b6e95c70;
T_14 ;
    %wait E_0x55d3b6e95f10;
    %load/vec4 v0x55d3b6e96020_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55d3b6e93fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d3b6e93fb0_0;
    %load/vec4 v0x55d3b6e962b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d3b6e960e0_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d3b6e965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55d3b6e964c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d3b6e964c0_0;
    %load/vec4 v0x55d3b6e962b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d3b6e960e0_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e960e0_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x55d3b6e96020_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55d3b6e93fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d3b6e93fb0_0;
    %load/vec4 v0x55d3b6e963e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d3b6e961d0_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55d3b6e965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55d3b6e964c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55d3b6e964c0_0;
    %load/vec4 v0x55d3b6e963e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d3b6e961d0_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3b6e961d0_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d3b6e9ce50;
T_15 ;
    %wait E_0x55d3b6e9d020;
    %load/vec4 v0x55d3b6e9d430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x55d3b6e9d0b0_0;
    %store/vec4 v0x55d3b6e9d350_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x55d3b6e9d1c0_0;
    %store/vec4 v0x55d3b6e9d350_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x55d3b6e9d280_0;
    %store/vec4 v0x55d3b6e9d350_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x55d3b6e9d280_0;
    %store/vec4 v0x55d3b6e9d350_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d3b6e9d5f0;
T_16 ;
    %wait E_0x55d3b6e9d7c0;
    %load/vec4 v0x55d3b6e9dbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x55d3b6e9d850_0;
    %store/vec4 v0x55d3b6e9daf0_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55d3b6e9d930_0;
    %store/vec4 v0x55d3b6e9daf0_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55d3b6e9da20_0;
    %store/vec4 v0x55d3b6e9daf0_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x55d3b6e9da20_0;
    %store/vec4 v0x55d3b6e9daf0_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d3b6d5dc40;
T_17 ;
    %wait E_0x55d3b6e8de20;
    %load/vec4 v0x55d3b6e18e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x55d3b6e1ce80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.9;
T_17.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x55d3b6e34d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d3b6e763f0_0, 0, 4;
    %jmp T_17.16;
T_17.16 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d3b6ea18b0;
T_18 ;
    %wait E_0x55d3b6ea1bc0;
    %load/vec4 v0x55d3b6ea1d40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55d3b6ea28b0_0;
    %ix/getv 4, v0x55d3b6ea2980_0;
    %shiftl 4;
    %store/vec4 v0x55d3b6ea2750_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55d3b6ea2670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x55d3b6ea1c40_0;
    %load/vec4 v0x55d3b6ea1ed0_0;
    %and;
    %store/vec4 v0x55d3b6ea2750_0, 0, 32;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x55d3b6ea1c40_0;
    %load/vec4 v0x55d3b6ea1ed0_0;
    %or;
    %store/vec4 v0x55d3b6ea2750_0, 0, 32;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x55d3b6ea2590_0;
    %store/vec4 v0x55d3b6ea2750_0, 0, 32;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x55d3b6ea2590_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_18.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.8, 8;
T_18.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.8, 8;
 ; End of false expr.
    %blend;
T_18.8;
    %store/vec4 v0x55d3b6ea2750_0, 0, 32;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d3b6ea18b0;
T_19 ;
    %wait E_0x55d3b6ea1b60;
    %load/vec4 v0x55d3b6ea2750_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x55d3b6ea2a50_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55d3b6e93de0;
T_20 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e95400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e94f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3b6e946c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d3b6e943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3b6e958d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e94c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e95690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3b6e94960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e95320_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55d3b6e94f70_0;
    %assign/vec4 v0x55d3b6e94e90_0, 0;
    %load/vec4 v0x55d3b6e946c0_0;
    %assign/vec4 v0x55d3b6e94590_0, 0;
    %load/vec4 v0x55d3b6e943f0_0;
    %assign/vec4 v0x55d3b6e94310_0, 0;
    %load/vec4 v0x55d3b6e958d0_0;
    %assign/vec4 v0x55d3b6e95810_0, 0;
    %load/vec4 v0x55d3b6e94c70_0;
    %assign/vec4 v0x55d3b6e94bb0_0, 0;
    %load/vec4 v0x55d3b6e95690_0;
    %assign/vec4 v0x55d3b6e955a0_0, 0;
    %load/vec4 v0x55d3b6e94960_0;
    %assign/vec4 v0x55d3b6e94880_0, 0;
    %load/vec4 v0x55d3b6e95320_0;
    %assign/vec4 v0x55d3b6e95240_0, 0;
    %load/vec4 v0x55d3b6e94dd0_0;
    %assign/vec4 v0x55d3b6e94f70_0, 0;
    %load/vec4 v0x55d3b6e944b0_0;
    %assign/vec4 v0x55d3b6e946c0_0, 0;
    %load/vec4 v0x55d3b6e94210_0;
    %assign/vec4 v0x55d3b6e943f0_0, 0;
    %load/vec4 v0x55d3b6e95750_0;
    %assign/vec4 v0x55d3b6e958d0_0, 0;
    %load/vec4 v0x55d3b6e94ad0_0;
    %assign/vec4 v0x55d3b6e94c70_0, 0;
    %load/vec4 v0x55d3b6e954c0_0;
    %assign/vec4 v0x55d3b6e95690_0, 0;
    %load/vec4 v0x55d3b6e947a0_0;
    %assign/vec4 v0x55d3b6e94960_0, 0;
    %load/vec4 v0x55d3b6e95050_0;
    %assign/vec4 v0x55d3b6e95320_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55d3b6e8fe40;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3b6e92a70_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x55d3b6e92a70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55d3b6e92a70_0;
    %store/vec4a v0x55d3b6e900d0, 4, 0;
    %load/vec4 v0x55d3b6e92a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d3b6e92a70_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d3b6e900d0, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x55d3b6e8fe40;
T_22 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e91660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55d3b6e928b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55d3b6e92710_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6e900d0, 0, 4;
    %load/vec4 v0x55d3b6e928b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55d3b6e92710_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6e900d0, 0, 4;
    %load/vec4 v0x55d3b6e928b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55d3b6e92710_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6e900d0, 0, 4;
    %load/vec4 v0x55d3b6e928b0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55d3b6e92710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3b6e900d0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55d3b6e9b400;
T_23 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6e9c420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3b6e9ba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9b750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9bfb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3b6e9bcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d3b6e9c340_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55d3b6e9ba10_0;
    %assign/vec4 v0x55d3b6e9b900_0, 0;
    %load/vec4 v0x55d3b6e9b750_0;
    %assign/vec4 v0x55d3b6e9b690_0, 0;
    %load/vec4 v0x55d3b6e9bfb0_0;
    %assign/vec4 v0x55d3b6e9bed0_0, 0;
    %load/vec4 v0x55d3b6e9bcc0_0;
    %assign/vec4 v0x55d3b6e9bc00_0, 0;
    %load/vec4 v0x55d3b6e9c340_0;
    %assign/vec4 v0x55d3b6e9c280_0, 0;
    %load/vec4 v0x55d3b6e9b810_0;
    %assign/vec4 v0x55d3b6e9ba10_0, 0;
    %load/vec4 v0x55d3b6e9b5d0_0;
    %assign/vec4 v0x55d3b6e9b750_0, 0;
    %load/vec4 v0x55d3b6e9be10_0;
    %assign/vec4 v0x55d3b6e9bfb0_0, 0;
    %load/vec4 v0x55d3b6e9baf0_0;
    %assign/vec4 v0x55d3b6e9bcc0_0, 0;
    %load/vec4 v0x55d3b6e9c1c0_0;
    %assign/vec4 v0x55d3b6e9c340_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d3b6e9dd20;
T_24 ;
    %wait E_0x55d3b6e9df70;
    %load/vec4 v0x55d3b6e9e380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x55d3b6e9e000_0;
    %store/vec4 v0x55d3b6e9e2e0_0, 0, 32;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x55d3b6e9e110_0;
    %store/vec4 v0x55d3b6e9e2e0_0, 0, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x55d3b6e9e1e0_0;
    %store/vec4 v0x55d3b6e9e2e0_0, 0, 32;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x55d3b6e9e1e0_0;
    %store/vec4 v0x55d3b6e9e2e0_0, 0, 32;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55d3b6e396f0;
T_25 ;
    %delay 25000, 0;
    %load/vec4 v0x55d3b6ea69d0_0;
    %inv;
    %store/vec4 v0x55d3b6ea69d0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d3b6e396f0;
T_26 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d3b6e396f0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55d3b6e396f0;
T_27 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x55d3b6ea6b10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6ea69d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3b6ea6a70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3b6ea6bd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3b6ea6bd0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x55d3b6ea6b10_0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55d3b6e396f0;
T_28 ;
    %wait E_0x55d3b6e8e000;
    %load/vec4 v0x55d3b6ea6a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d3b6ea6a70_0, 0, 32;
    %load/vec4 v0x55d3b6ea6a70_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x55d3b6e9f9d0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d3b6e92b50_0, v0x55d3b6e92b50_1, v0x55d3b6e92b50_2, v0x55d3b6e92b50_3, v0x55d3b6e92b50_4, v0x55d3b6e92b50_5, v0x55d3b6e92b50_6, v0x55d3b6e92b50_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d3b6e92b50_8, v0x55d3b6e92b50_9, v0x55d3b6e92b50_10, v0x55d3b6e92b50_11, v0x55d3b6e92b50_12, v0x55d3b6e92b50_13, v0x55d3b6e92b50_14, v0x55d3b6e92b50_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d3b6e92b50_16, v0x55d3b6e92b50_17, v0x55d3b6e92b50_18, v0x55d3b6e92b50_19, v0x55d3b6e92b50_20, v0x55d3b6e92b50_21, v0x55d3b6e92b50_22, v0x55d3b6e92b50_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55d3b6e92b50_24, v0x55d3b6e92b50_25, v0x55d3b6e92b50_26, v0x55d3b6e92b50_27, v0x55d3b6e92b50_28, v0x55d3b6e92b50_29, v0x55d3b6e92b50_30, v0x55d3b6e92b50_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x55d3b6ea0b30, 0>, &A<v0x55d3b6ea0b30, 1>, &A<v0x55d3b6ea0b30, 2>, &A<v0x55d3b6ea0b30, 3>, &A<v0x55d3b6ea0b30, 4>, &A<v0x55d3b6ea0b30, 5>, &A<v0x55d3b6ea0b30, 6>, &A<v0x55d3b6ea0b30, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x55d3b6ea0b30, 8>, &A<v0x55d3b6ea0b30, 9>, &A<v0x55d3b6ea0b30, 10>, &A<v0x55d3b6ea0b30, 11>, &A<v0x55d3b6ea0b30, 12>, &A<v0x55d3b6ea0b30, 13>, &A<v0x55d3b6ea0b30, 14>, &A<v0x55d3b6ea0b30, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x55d3b6ea0b30, 16>, &A<v0x55d3b6ea0b30, 17>, &A<v0x55d3b6ea0b30, 18>, &A<v0x55d3b6ea0b30, 19>, &A<v0x55d3b6ea0b30, 20>, &A<v0x55d3b6ea0b30, 21>, &A<v0x55d3b6ea0b30, 22>, &A<v0x55d3b6ea0b30, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55d3b6ea0b30, 24>, &A<v0x55d3b6ea0b30, 25>, &A<v0x55d3b6ea0b30, 26>, &A<v0x55d3b6ea0b30, 27>, &A<v0x55d3b6ea0b30, 28>, &A<v0x55d3b6ea0b30, 29>, &A<v0x55d3b6ea0b30, 30>, &A<v0x55d3b6ea0b30, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x55d3b6ea6b10_0, "PC = %d\012", v0x55d3b6e9f9d0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x55d3b6ea6b10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d3b6e92b50_0, v0x55d3b6e92b50_1, v0x55d3b6e92b50_2, v0x55d3b6e92b50_3, v0x55d3b6e92b50_4, v0x55d3b6e92b50_5, v0x55d3b6e92b50_6, v0x55d3b6e92b50_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x55d3b6ea6b10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d3b6e92b50_8, v0x55d3b6e92b50_9, v0x55d3b6e92b50_10, v0x55d3b6e92b50_11, v0x55d3b6e92b50_12, v0x55d3b6e92b50_13, v0x55d3b6e92b50_14, v0x55d3b6e92b50_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x55d3b6ea6b10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d3b6e92b50_16, v0x55d3b6e92b50_17, v0x55d3b6e92b50_18, v0x55d3b6e92b50_19, v0x55d3b6e92b50_20, v0x55d3b6e92b50_21, v0x55d3b6e92b50_22, v0x55d3b6e92b50_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x55d3b6ea6b10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55d3b6e92b50_24, v0x55d3b6e92b50_25, v0x55d3b6e92b50_26, v0x55d3b6e92b50_27, v0x55d3b6e92b50_28, v0x55d3b6e92b50_29, v0x55d3b6e92b50_30, v0x55d3b6e92b50_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x55d3b6ea6b10_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x55d3b6ea6b10_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x55d3b6ea0b30, 0>, &A<v0x55d3b6ea0b30, 1>, &A<v0x55d3b6ea0b30, 2>, &A<v0x55d3b6ea0b30, 3>, &A<v0x55d3b6ea0b30, 4>, &A<v0x55d3b6ea0b30, 5>, &A<v0x55d3b6ea0b30, 6>, &A<v0x55d3b6ea0b30, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x55d3b6ea6b10_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x55d3b6ea0b30, 8>, &A<v0x55d3b6ea0b30, 9>, &A<v0x55d3b6ea0b30, 10>, &A<v0x55d3b6ea0b30, 11>, &A<v0x55d3b6ea0b30, 12>, &A<v0x55d3b6ea0b30, 13>, &A<v0x55d3b6ea0b30, 14>, &A<v0x55d3b6ea0b30, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x55d3b6ea6b10_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x55d3b6ea0b30, 16>, &A<v0x55d3b6ea0b30, 17>, &A<v0x55d3b6ea0b30, 18>, &A<v0x55d3b6ea0b30, 19>, &A<v0x55d3b6ea0b30, 20>, &A<v0x55d3b6ea0b30, 21>, &A<v0x55d3b6ea0b30, 22>, &A<v0x55d3b6ea0b30, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x55d3b6ea6b10_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55d3b6ea0b30, 24>, &A<v0x55d3b6ea0b30, 25>, &A<v0x55d3b6ea0b30, 26>, &A<v0x55d3b6ea0b30, 27>, &A<v0x55d3b6ea0b30, 28>, &A<v0x55d3b6ea0b30, 29>, &A<v0x55d3b6ea0b30, 30>, &A<v0x55d3b6ea0b30, 31> {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
