#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13a3eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a4040 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13952d0 .functor NOT 1, L_0x13fe740, C4<0>, C4<0>, C4<0>;
L_0x13fe520 .functor XOR 2, L_0x13fe3c0, L_0x13fe480, C4<00>, C4<00>;
L_0x13fe630 .functor XOR 2, L_0x13fe520, L_0x13fe590, C4<00>, C4<00>;
v0x13f6b60_0 .net *"_ivl_10", 1 0, L_0x13fe590;  1 drivers
v0x13f6c60_0 .net *"_ivl_12", 1 0, L_0x13fe630;  1 drivers
v0x13f6d40_0 .net *"_ivl_2", 1 0, L_0x13f9f20;  1 drivers
v0x13f6e00_0 .net *"_ivl_4", 1 0, L_0x13fe3c0;  1 drivers
v0x13f6ee0_0 .net *"_ivl_6", 1 0, L_0x13fe480;  1 drivers
v0x13f7010_0 .net *"_ivl_8", 1 0, L_0x13fe520;  1 drivers
v0x13f70f0_0 .net "a", 0 0, v0x13f1d60_0;  1 drivers
v0x13f7190_0 .net "b", 0 0, v0x13f1e00_0;  1 drivers
v0x13f7230_0 .net "c", 0 0, v0x13f1ea0_0;  1 drivers
v0x13f72d0_0 .var "clk", 0 0;
v0x13f7370_0 .net "d", 0 0, v0x13f1fe0_0;  1 drivers
v0x13f7410_0 .net "out_pos_dut", 0 0, L_0x13fe060;  1 drivers
v0x13f74b0_0 .net "out_pos_ref", 0 0, L_0x13f89e0;  1 drivers
v0x13f7550_0 .net "out_sop_dut", 0 0, L_0x13f9940;  1 drivers
v0x13f75f0_0 .net "out_sop_ref", 0 0, L_0x13cc510;  1 drivers
v0x13f7690_0 .var/2u "stats1", 223 0;
v0x13f7730_0 .var/2u "strobe", 0 0;
v0x13f77d0_0 .net "tb_match", 0 0, L_0x13fe740;  1 drivers
v0x13f78a0_0 .net "tb_mismatch", 0 0, L_0x13952d0;  1 drivers
v0x13f7940_0 .net "wavedrom_enable", 0 0, v0x13f22b0_0;  1 drivers
v0x13f7a10_0 .net "wavedrom_title", 511 0, v0x13f2350_0;  1 drivers
L_0x13f9f20 .concat [ 1 1 0 0], L_0x13f89e0, L_0x13cc510;
L_0x13fe3c0 .concat [ 1 1 0 0], L_0x13f89e0, L_0x13cc510;
L_0x13fe480 .concat [ 1 1 0 0], L_0x13fe060, L_0x13f9940;
L_0x13fe590 .concat [ 1 1 0 0], L_0x13f89e0, L_0x13cc510;
L_0x13fe740 .cmp/eeq 2, L_0x13f9f20, L_0x13fe630;
S_0x13a41d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13a4040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13956b0 .functor AND 1, v0x13f1ea0_0, v0x13f1fe0_0, C4<1>, C4<1>;
L_0x1395a90 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x1395e70 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13960f0 .functor AND 1, L_0x1395a90, L_0x1395e70, C4<1>, C4<1>;
L_0x13aea40 .functor AND 1, L_0x13960f0, v0x13f1ea0_0, C4<1>, C4<1>;
L_0x13cc510 .functor OR 1, L_0x13956b0, L_0x13aea40, C4<0>, C4<0>;
L_0x13f7e60 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13f7ed0 .functor OR 1, L_0x13f7e60, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13f7fe0 .functor AND 1, v0x13f1ea0_0, L_0x13f7ed0, C4<1>, C4<1>;
L_0x13f80a0 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13f8170 .functor OR 1, L_0x13f80a0, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13f81e0 .functor AND 1, L_0x13f7fe0, L_0x13f8170, C4<1>, C4<1>;
L_0x13f8360 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13f83d0 .functor OR 1, L_0x13f8360, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13f82f0 .functor AND 1, v0x13f1ea0_0, L_0x13f83d0, C4<1>, C4<1>;
L_0x13f8560 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13f8660 .functor OR 1, L_0x13f8560, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13f8720 .functor AND 1, L_0x13f82f0, L_0x13f8660, C4<1>, C4<1>;
L_0x13f88d0 .functor XNOR 1, L_0x13f81e0, L_0x13f8720, C4<0>, C4<0>;
v0x1394c00_0 .net *"_ivl_0", 0 0, L_0x13956b0;  1 drivers
v0x1395000_0 .net *"_ivl_12", 0 0, L_0x13f7e60;  1 drivers
v0x13953e0_0 .net *"_ivl_14", 0 0, L_0x13f7ed0;  1 drivers
v0x13957c0_0 .net *"_ivl_16", 0 0, L_0x13f7fe0;  1 drivers
v0x1395ba0_0 .net *"_ivl_18", 0 0, L_0x13f80a0;  1 drivers
v0x1395f80_0 .net *"_ivl_2", 0 0, L_0x1395a90;  1 drivers
v0x1396200_0 .net *"_ivl_20", 0 0, L_0x13f8170;  1 drivers
v0x13f02d0_0 .net *"_ivl_24", 0 0, L_0x13f8360;  1 drivers
v0x13f03b0_0 .net *"_ivl_26", 0 0, L_0x13f83d0;  1 drivers
v0x13f0490_0 .net *"_ivl_28", 0 0, L_0x13f82f0;  1 drivers
v0x13f0570_0 .net *"_ivl_30", 0 0, L_0x13f8560;  1 drivers
v0x13f0650_0 .net *"_ivl_32", 0 0, L_0x13f8660;  1 drivers
v0x13f0730_0 .net *"_ivl_36", 0 0, L_0x13f88d0;  1 drivers
L_0x7f146975f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f07f0_0 .net *"_ivl_38", 0 0, L_0x7f146975f018;  1 drivers
v0x13f08d0_0 .net *"_ivl_4", 0 0, L_0x1395e70;  1 drivers
v0x13f09b0_0 .net *"_ivl_6", 0 0, L_0x13960f0;  1 drivers
v0x13f0a90_0 .net *"_ivl_8", 0 0, L_0x13aea40;  1 drivers
v0x13f0b70_0 .net "a", 0 0, v0x13f1d60_0;  alias, 1 drivers
v0x13f0c30_0 .net "b", 0 0, v0x13f1e00_0;  alias, 1 drivers
v0x13f0cf0_0 .net "c", 0 0, v0x13f1ea0_0;  alias, 1 drivers
v0x13f0db0_0 .net "d", 0 0, v0x13f1fe0_0;  alias, 1 drivers
v0x13f0e70_0 .net "out_pos", 0 0, L_0x13f89e0;  alias, 1 drivers
v0x13f0f30_0 .net "out_sop", 0 0, L_0x13cc510;  alias, 1 drivers
v0x13f0ff0_0 .net "pos0", 0 0, L_0x13f81e0;  1 drivers
v0x13f10b0_0 .net "pos1", 0 0, L_0x13f8720;  1 drivers
L_0x13f89e0 .functor MUXZ 1, L_0x7f146975f018, L_0x13f81e0, L_0x13f88d0, C4<>;
S_0x13f1230 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13a4040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13f1d60_0 .var "a", 0 0;
v0x13f1e00_0 .var "b", 0 0;
v0x13f1ea0_0 .var "c", 0 0;
v0x13f1f40_0 .net "clk", 0 0, v0x13f72d0_0;  1 drivers
v0x13f1fe0_0 .var "d", 0 0;
v0x13f20d0_0 .var/2u "fail", 0 0;
v0x13f2170_0 .var/2u "fail1", 0 0;
v0x13f2210_0 .net "tb_match", 0 0, L_0x13fe740;  alias, 1 drivers
v0x13f22b0_0 .var "wavedrom_enable", 0 0;
v0x13f2350_0 .var "wavedrom_title", 511 0;
E_0x13a2820/0 .event negedge, v0x13f1f40_0;
E_0x13a2820/1 .event posedge, v0x13f1f40_0;
E_0x13a2820 .event/or E_0x13a2820/0, E_0x13a2820/1;
S_0x13f1560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13f1230;
 .timescale -12 -12;
v0x13f17a0_0 .var/2s "i", 31 0;
E_0x13a26c0 .event posedge, v0x13f1f40_0;
S_0x13f18a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13f1230;
 .timescale -12 -12;
v0x13f1aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13f1b80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13f1230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13f2530 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13a4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13f8b90 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13f8c20 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13f8dc0 .functor AND 1, L_0x13f8b90, L_0x13f8c20, C4<1>, C4<1>;
L_0x13f8ed0 .functor AND 1, L_0x13f8dc0, v0x13f1ea0_0, C4<1>, C4<1>;
L_0x13f90d0 .functor NOT 1, v0x13f1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x13f9250 .functor AND 1, L_0x13f8ed0, L_0x13f90d0, C4<1>, C4<1>;
L_0x13f93a0 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13f9520 .functor AND 1, L_0x13f93a0, v0x13f1e00_0, C4<1>, C4<1>;
L_0x13f9630 .functor AND 1, L_0x13f9520, v0x13f1ea0_0, C4<1>, C4<1>;
L_0x13f96f0 .functor AND 1, L_0x13f9630, v0x13f1fe0_0, C4<1>, C4<1>;
L_0x13f9810 .functor OR 1, L_0x13f9250, L_0x13f96f0, C4<0>, C4<0>;
L_0x13f98d0 .functor AND 1, v0x13f1d60_0, v0x13f1e00_0, C4<1>, C4<1>;
L_0x13f99b0 .functor AND 1, L_0x13f98d0, v0x13f1ea0_0, C4<1>, C4<1>;
L_0x13f9a70 .functor AND 1, L_0x13f99b0, v0x13f1fe0_0, C4<1>, C4<1>;
L_0x13f9940 .functor OR 1, L_0x13f9810, L_0x13f9a70, C4<0>, C4<0>;
L_0x13f9ca0 .functor OR 1, v0x13f1d60_0, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13f9da0 .functor OR 1, L_0x13f9ca0, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13f9e60 .functor OR 1, L_0x13f9da0, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13f9fc0 .functor OR 1, v0x13f1d60_0, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13fa030 .functor OR 1, L_0x13f9fc0, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13fa1a0 .functor NOT 1, v0x13f1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x13fa210 .functor OR 1, L_0x13fa030, L_0x13fa1a0, C4<0>, C4<0>;
L_0x13fa3e0 .functor AND 1, L_0x13f9e60, L_0x13fa210, C4<1>, C4<1>;
L_0x13fa4f0 .functor OR 1, v0x13f1d60_0, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13fa630 .functor NOT 1, v0x13f1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x13fa6a0 .functor OR 1, L_0x13fa4f0, L_0x13fa630, C4<0>, C4<0>;
L_0x13fa890 .functor OR 1, L_0x13fa6a0, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13fa950 .functor AND 1, L_0x13fa3e0, L_0x13fa890, C4<1>, C4<1>;
L_0x13fab50 .functor OR 1, v0x13f1d60_0, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13fabc0 .functor NOT 1, v0x13f1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x13fad30 .functor OR 1, L_0x13fab50, L_0x13fabc0, C4<0>, C4<0>;
L_0x13fae40 .functor NOT 1, v0x13f1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x13fafc0 .functor OR 1, L_0x13fad30, L_0x13fae40, C4<0>, C4<0>;
L_0x13fb0d0 .functor AND 1, L_0x13fa950, L_0x13fafc0, C4<1>, C4<1>;
L_0x13fb300 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13fb370 .functor OR 1, v0x13f1d60_0, L_0x13fb300, C4<0>, C4<0>;
L_0x13fb560 .functor OR 1, L_0x13fb370, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13fb620 .functor OR 1, L_0x13fb560, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13fb430 .functor AND 1, L_0x13fb0d0, L_0x13fb620, C4<1>, C4<1>;
L_0x13fb820 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13fb9e0 .functor OR 1, v0x13f1d60_0, L_0x13fb820, C4<0>, C4<0>;
L_0x13fbaa0 .functor OR 1, L_0x13fb9e0, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13fbed0 .functor NOT 1, v0x13f1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x13fc150 .functor OR 1, L_0x13fbaa0, L_0x13fbed0, C4<0>, C4<0>;
L_0x13fc3d0 .functor AND 1, L_0x13fb430, L_0x13fc150, C4<1>, C4<1>;
L_0x13fc4e0 .functor NOT 1, v0x13f1e00_0, C4<0>, C4<0>, C4<0>;
L_0x13fc6d0 .functor OR 1, v0x13f1d60_0, L_0x13fc4e0, C4<0>, C4<0>;
L_0x13fc9a0 .functor NOT 1, v0x13f1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x13fcba0 .functor OR 1, L_0x13fc6d0, L_0x13fc9a0, C4<0>, C4<0>;
L_0x13fccb0 .functor OR 1, L_0x13fcba0, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13fcf10 .functor AND 1, L_0x13fc3d0, L_0x13fccb0, C4<1>, C4<1>;
L_0x13fd020 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13fd240 .functor OR 1, L_0x13fd020, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13fd300 .functor OR 1, L_0x13fd240, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13fd580 .functor OR 1, L_0x13fd300, v0x13f1fe0_0, C4<0>, C4<0>;
L_0x13fd640 .functor AND 1, L_0x13fcf10, L_0x13fd580, C4<1>, C4<1>;
L_0x13fd920 .functor NOT 1, v0x13f1d60_0, C4<0>, C4<0>, C4<0>;
L_0x13fd990 .functor OR 1, L_0x13fd920, v0x13f1e00_0, C4<0>, C4<0>;
L_0x13fdc30 .functor OR 1, L_0x13fd990, v0x13f1ea0_0, C4<0>, C4<0>;
L_0x13fdcf0 .functor NOT 1, v0x13f1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x13fdf50 .functor OR 1, L_0x13fdc30, L_0x13fdcf0, C4<0>, C4<0>;
L_0x13fe060 .functor AND 1, L_0x13fd640, L_0x13fdf50, C4<1>, C4<1>;
v0x13f26f0_0 .net *"_ivl_0", 0 0, L_0x13f8b90;  1 drivers
v0x13f27d0_0 .net *"_ivl_10", 0 0, L_0x13f9250;  1 drivers
v0x13f28b0_0 .net *"_ivl_100", 0 0, L_0x13fcf10;  1 drivers
v0x13f29a0_0 .net *"_ivl_102", 0 0, L_0x13fd020;  1 drivers
v0x13f2a80_0 .net *"_ivl_104", 0 0, L_0x13fd240;  1 drivers
v0x13f2bb0_0 .net *"_ivl_106", 0 0, L_0x13fd300;  1 drivers
v0x13f2c90_0 .net *"_ivl_108", 0 0, L_0x13fd580;  1 drivers
v0x13f2d70_0 .net *"_ivl_110", 0 0, L_0x13fd640;  1 drivers
v0x13f2e50_0 .net *"_ivl_112", 0 0, L_0x13fd920;  1 drivers
v0x13f2fc0_0 .net *"_ivl_114", 0 0, L_0x13fd990;  1 drivers
v0x13f30a0_0 .net *"_ivl_116", 0 0, L_0x13fdc30;  1 drivers
v0x13f3180_0 .net *"_ivl_118", 0 0, L_0x13fdcf0;  1 drivers
v0x13f3260_0 .net *"_ivl_12", 0 0, L_0x13f93a0;  1 drivers
v0x13f3340_0 .net *"_ivl_120", 0 0, L_0x13fdf50;  1 drivers
v0x13f3420_0 .net *"_ivl_14", 0 0, L_0x13f9520;  1 drivers
v0x13f3500_0 .net *"_ivl_16", 0 0, L_0x13f9630;  1 drivers
v0x13f35e0_0 .net *"_ivl_18", 0 0, L_0x13f96f0;  1 drivers
v0x13f37d0_0 .net *"_ivl_2", 0 0, L_0x13f8c20;  1 drivers
v0x13f38b0_0 .net *"_ivl_20", 0 0, L_0x13f9810;  1 drivers
v0x13f3990_0 .net *"_ivl_22", 0 0, L_0x13f98d0;  1 drivers
v0x13f3a70_0 .net *"_ivl_24", 0 0, L_0x13f99b0;  1 drivers
v0x13f3b50_0 .net *"_ivl_26", 0 0, L_0x13f9a70;  1 drivers
v0x13f3c30_0 .net *"_ivl_30", 0 0, L_0x13f9ca0;  1 drivers
v0x13f3d10_0 .net *"_ivl_32", 0 0, L_0x13f9da0;  1 drivers
v0x13f3df0_0 .net *"_ivl_34", 0 0, L_0x13f9e60;  1 drivers
v0x13f3ed0_0 .net *"_ivl_36", 0 0, L_0x13f9fc0;  1 drivers
v0x13f3fb0_0 .net *"_ivl_38", 0 0, L_0x13fa030;  1 drivers
v0x13f4090_0 .net *"_ivl_4", 0 0, L_0x13f8dc0;  1 drivers
v0x13f4170_0 .net *"_ivl_40", 0 0, L_0x13fa1a0;  1 drivers
v0x13f4250_0 .net *"_ivl_42", 0 0, L_0x13fa210;  1 drivers
v0x13f4330_0 .net *"_ivl_44", 0 0, L_0x13fa3e0;  1 drivers
v0x13f4410_0 .net *"_ivl_46", 0 0, L_0x13fa4f0;  1 drivers
v0x13f44f0_0 .net *"_ivl_48", 0 0, L_0x13fa630;  1 drivers
v0x13f47e0_0 .net *"_ivl_50", 0 0, L_0x13fa6a0;  1 drivers
v0x13f48c0_0 .net *"_ivl_52", 0 0, L_0x13fa890;  1 drivers
v0x13f49a0_0 .net *"_ivl_54", 0 0, L_0x13fa950;  1 drivers
v0x13f4a80_0 .net *"_ivl_56", 0 0, L_0x13fab50;  1 drivers
v0x13f4b60_0 .net *"_ivl_58", 0 0, L_0x13fabc0;  1 drivers
v0x13f4c40_0 .net *"_ivl_6", 0 0, L_0x13f8ed0;  1 drivers
v0x13f4d20_0 .net *"_ivl_60", 0 0, L_0x13fad30;  1 drivers
v0x13f4e00_0 .net *"_ivl_62", 0 0, L_0x13fae40;  1 drivers
v0x13f4ee0_0 .net *"_ivl_64", 0 0, L_0x13fafc0;  1 drivers
v0x13f4fc0_0 .net *"_ivl_66", 0 0, L_0x13fb0d0;  1 drivers
v0x13f50a0_0 .net *"_ivl_68", 0 0, L_0x13fb300;  1 drivers
v0x13f5180_0 .net *"_ivl_70", 0 0, L_0x13fb370;  1 drivers
v0x13f5260_0 .net *"_ivl_72", 0 0, L_0x13fb560;  1 drivers
v0x13f5340_0 .net *"_ivl_74", 0 0, L_0x13fb620;  1 drivers
v0x13f5420_0 .net *"_ivl_76", 0 0, L_0x13fb430;  1 drivers
v0x13f5500_0 .net *"_ivl_78", 0 0, L_0x13fb820;  1 drivers
v0x13f55e0_0 .net *"_ivl_8", 0 0, L_0x13f90d0;  1 drivers
v0x13f56c0_0 .net *"_ivl_80", 0 0, L_0x13fb9e0;  1 drivers
v0x13f57a0_0 .net *"_ivl_82", 0 0, L_0x13fbaa0;  1 drivers
v0x13f5880_0 .net *"_ivl_84", 0 0, L_0x13fbed0;  1 drivers
v0x13f5960_0 .net *"_ivl_86", 0 0, L_0x13fc150;  1 drivers
v0x13f5a40_0 .net *"_ivl_88", 0 0, L_0x13fc3d0;  1 drivers
v0x13f5b20_0 .net *"_ivl_90", 0 0, L_0x13fc4e0;  1 drivers
v0x13f5c00_0 .net *"_ivl_92", 0 0, L_0x13fc6d0;  1 drivers
v0x13f5ce0_0 .net *"_ivl_94", 0 0, L_0x13fc9a0;  1 drivers
v0x13f5dc0_0 .net *"_ivl_96", 0 0, L_0x13fcba0;  1 drivers
v0x13f5ea0_0 .net *"_ivl_98", 0 0, L_0x13fccb0;  1 drivers
v0x13f5f80_0 .net "a", 0 0, v0x13f1d60_0;  alias, 1 drivers
v0x13f6020_0 .net "b", 0 0, v0x13f1e00_0;  alias, 1 drivers
v0x13f6110_0 .net "c", 0 0, v0x13f1ea0_0;  alias, 1 drivers
v0x13f6200_0 .net "d", 0 0, v0x13f1fe0_0;  alias, 1 drivers
v0x13f62f0_0 .net "out_pos", 0 0, L_0x13fe060;  alias, 1 drivers
v0x13f67c0_0 .net "out_sop", 0 0, L_0x13f9940;  alias, 1 drivers
S_0x13f6940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13a4040;
 .timescale -12 -12;
E_0x138a9f0 .event anyedge, v0x13f7730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13f7730_0;
    %nor/r;
    %assign/vec4 v0x13f7730_0, 0;
    %wait E_0x138a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13f1230;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f2170_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13f1230;
T_4 ;
    %wait E_0x13a2820;
    %load/vec4 v0x13f2210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f20d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f1230;
T_5 ;
    %wait E_0x13a26c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %wait E_0x13a26c0;
    %load/vec4 v0x13f20d0_0;
    %store/vec4 v0x13f2170_0, 0, 1;
    %fork t_1, S_0x13f1560;
    %jmp t_0;
    .scope S_0x13f1560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f17a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13f17a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13a26c0;
    %load/vec4 v0x13f17a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f17a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13f17a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13f1230;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a2820;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f1e00_0, 0;
    %assign/vec4 v0x13f1d60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13f20d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13f2170_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13a4040;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f72d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7730_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13a4040;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13f72d0_0;
    %inv;
    %store/vec4 v0x13f72d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13a4040;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13f1f40_0, v0x13f78a0_0, v0x13f70f0_0, v0x13f7190_0, v0x13f7230_0, v0x13f7370_0, v0x13f75f0_0, v0x13f7550_0, v0x13f74b0_0, v0x13f7410_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13a4040;
T_9 ;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13a4040;
T_10 ;
    %wait E_0x13a2820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
    %load/vec4 v0x13f77d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7690_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13f75f0_0;
    %load/vec4 v0x13f75f0_0;
    %load/vec4 v0x13f7550_0;
    %xor;
    %load/vec4 v0x13f75f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13f74b0_0;
    %load/vec4 v0x13f74b0_0;
    %load/vec4 v0x13f7410_0;
    %xor;
    %load/vec4 v0x13f74b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13f7690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7690_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter3/response0/top_module.sv";
