

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'
================================================================
* Date:           Fri Dec 13 17:04:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1179|     1179|  11.790 us|  11.790 us|  1179|  1179|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3  |     1177|     1177|         3|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     185|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      72|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      72|     266|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_237_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln24_fu_260_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln25_1_fu_280_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln25_fu_334_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln26_fu_416_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_391_p2                |         +|   0|  0|  19|           8|           8|
    |sub_ln28_fu_381_p2                |         -|   0|  0|  19|           8|           8|
    |and_ln24_fu_328_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_231_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln25_fu_266_p2               |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln26_fu_322_p2               |      icmp|   0|  0|  12|           4|           3|
    |or_ln25_fu_340_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_272_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_310_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln25_1_fu_353_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln25_2_fu_286_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln25_fu_345_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_317_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 185|          80|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |INPUT_r_blk_n_R                         |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|   11|         22|
    |c_fu_102                                |   9|          2|    3|          6|
    |h_fu_94                                 |   9|          2|    4|          8|
    |indvar_flatten11_fu_106                 |   9|          2|   11|         22|
    |indvar_flatten_fu_98                    |   9|          2|    8|         16|
    |w_fu_90                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INPUT_r_addr_read_reg_487         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_102                          |   3|   0|    3|          0|
    |h_fu_94                           |   4|   0|    4|          0|
    |icmp_ln24_reg_472                 |   1|   0|    1|          0|
    |icmp_ln25_reg_476                 |   1|   0|    1|          0|
    |indvar_flatten11_fu_106           |  11|   0|   11|          0|
    |indvar_flatten_fu_98              |   8|   0|    8|          0|
    |select_ln24_1_reg_483             |   3|   0|    3|          0|
    |w_fu_90                           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|m_axi_INPUT_r_AWVALID   |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY   |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR    |  out|   64|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWID      |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST   |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK    |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE   |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION  |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST     |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WID       |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER     |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID   |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY   |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR    |  out|   64|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARID      |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST   |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK    |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE   |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION  |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA     |   in|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RID       |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RFIFONUM  |   in|    9|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP     |   in|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP     |   in|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BID       |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|sext_ln24               |   in|   62|     ap_none|                                                                  sext_ln24|        scalar|
|local_input_address0    |  out|    8|   ap_memory|                                                                local_input|         array|
|local_input_ce0         |  out|    1|   ap_memory|                                                                local_input|         array|
|local_input_we0         |  out|    1|   ap_memory|                                                                local_input|         array|
|local_input_d0          |  out|   32|   ap_memory|                                                                local_input|         array|
|local_input_1_address0  |  out|    8|   ap_memory|                                                              local_input_1|         array|
|local_input_1_ce0       |  out|    1|   ap_memory|                                                              local_input_1|         array|
|local_input_1_we0       |  out|    1|   ap_memory|                                                              local_input_1|         array|
|local_input_1_d0        |  out|   32|   ap_memory|                                                              local_input_1|         array|
|local_input_2_address0  |  out|    8|   ap_memory|                                                              local_input_2|         array|
|local_input_2_ce0       |  out|    1|   ap_memory|                                                              local_input_2|         array|
|local_input_2_we0       |  out|    1|   ap_memory|                                                              local_input_2|         array|
|local_input_2_d0        |  out|   32|   ap_memory|                                                              local_input_2|         array|
|local_input_3_address0  |  out|    8|   ap_memory|                                                              local_input_3|         array|
|local_input_3_ce0       |  out|    1|   ap_memory|                                                              local_input_3|         array|
|local_input_3_we0       |  out|    1|   ap_memory|                                                              local_input_3|         array|
|local_input_3_d0        |  out|   32|   ap_memory|                                                              local_input_3|         array|
|local_input_4_address0  |  out|    8|   ap_memory|                                                              local_input_4|         array|
|local_input_4_ce0       |  out|    1|   ap_memory|                                                              local_input_4|         array|
|local_input_4_we0       |  out|    1|   ap_memory|                                                              local_input_4|         array|
|local_input_4_d0        |  out|   32|   ap_memory|                                                              local_input_4|         array|
|local_input_5_address0  |  out|    8|   ap_memory|                                                              local_input_5|         array|
|local_input_5_ce0       |  out|    1|   ap_memory|                                                              local_input_5|         array|
|local_input_5_we0       |  out|    1|   ap_memory|                                                              local_input_5|         array|
|local_input_5_d0        |  out|   32|   ap_memory|                                                              local_input_5|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 11 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 12 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 4704, void @empty, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten11"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln24 = store i3 0, i3 %c" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 15 'store' 'store_ln24' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 0, i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 17 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 0, i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 18 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i11 %indvar_flatten11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 20 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten11_load, i11 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 21 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten11_load, i11 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 22 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc22, void %VITIS_LOOP_34_4.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 23 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln24 = store i11 %add_ln24_1, i11 %indvar_flatten11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 24 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 28 'getelementptr' 'INPUT_r_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%add_ln24 = add i3 %c_load, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 29 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %indvar_flatten_load, i8 196" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 30 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.20ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i3 %add_ln24, i3 %c_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 31 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%INPUT_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %INPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 32 'read' 'INPUT_r_addr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.73ns)   --->   "%switch_ln28 = switch i3 %select_ln24_1, void %arrayidx1817.case.5, i3 0, void %arrayidx1817.case.0, i3 1, void %arrayidx1817.case.1, i3 2, void %arrayidx1817.case.2, i3 3, void %arrayidx1817.case.3, i3 4, void %arrayidx1817.case.4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 33 'switch' 'switch_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.73>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln25_1 = add i8 %indvar_flatten_load, i8 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 34 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln25_2 = select i1 %icmp_ln25, i8 1, i8 %add_ln25_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 35 'select' 'select_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln24 = store i3 %select_ln24_1, i3 %c" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 36 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln25 = store i8 %select_ln25_2, i8 %indvar_flatten" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 37 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.86>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 38 'load' 'w_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%h_load = load i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 39 'load' 'h_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i4 0, i4 %h_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 42 'select' 'select_ln24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln25, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 43 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_eq  i4 %w_load, i4 14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 44 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln26, i1 %xor_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 45 'and' 'and_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln25 = add i4 %select_ln24, i4 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 46 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %and_ln24, i1 %icmp_ln25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 47 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25, i4 0, i4 %w_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 48 'select' 'select_ln25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln25_1 = select i1 %and_ln24, i4 %add_ln25, i4 %select_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 49 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln25_1, i4 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 50 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln25_1, i1 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 52 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28 = sub i8 %tmp_8, i8 %zext_ln28" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 53 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %select_ln25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 54 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln28 = add i8 %sub_ln28, i8 %zext_ln28_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 55 'add' 'add_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i8 %add_ln28" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i32 %local_input, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 57 'getelementptr' 'local_input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%local_input_1_addr = getelementptr i32 %local_input_1, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 58 'getelementptr' 'local_input_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%local_input_2_addr = getelementptr i32 %local_input_2, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 59 'getelementptr' 'local_input_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%local_input_3_addr = getelementptr i32 %local_input_3, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 60 'getelementptr' 'local_input_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%local_input_4_addr = getelementptr i32 %local_input_4, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 61 'getelementptr' 'local_input_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%local_input_5_addr = getelementptr i32 %local_input_5, i64 0, i64 %zext_ln28_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 62 'getelementptr' 'local_input_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:27]   --->   Operation 63 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %INPUT_r_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 64 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_4_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 65 'store' 'store_ln28' <Predicate = (select_ln24_1 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 66 'br' 'br_ln28' <Predicate = (select_ln24_1 == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_3_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 67 'store' 'store_ln28' <Predicate = (select_ln24_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 68 'br' 'br_ln28' <Predicate = (select_ln24_1 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_2_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 69 'store' 'store_ln28' <Predicate = (select_ln24_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 70 'br' 'br_ln28' <Predicate = (select_ln24_1 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 71 'store' 'store_ln28' <Predicate = (select_ln24_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 72 'br' 'br_ln28' <Predicate = (select_ln24_1 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 73 'store' 'store_ln28' <Predicate = (select_ln24_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 74 'br' 'br_ln28' <Predicate = (select_ln24_1 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i8 %local_input_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 75 'store' 'store_ln28' <Predicate = (select_ln24_1 != 0 & select_ln24_1 != 1 & select_ln24_1 != 2 & select_ln24_1 != 3 & select_ln24_1 != 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1817.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28]   --->   Operation 76 'br' 'br_ln28' <Predicate = (select_ln24_1 != 0 & select_ln24_1 != 1 & select_ln24_1 != 2 & select_ln24_1 != 3 & select_ln24_1 != 4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln26 = add i4 %select_ln25, i4 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 %select_ln25_1, i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25]   --->   Operation 78 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 %add_ln26, i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 79 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26]   --->   Operation 80 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                     (alloca           ) [ 0111]
h                     (alloca           ) [ 0111]
indvar_flatten        (alloca           ) [ 0110]
c                     (alloca           ) [ 0110]
indvar_flatten11      (alloca           ) [ 0100]
sext_ln24_read        (read             ) [ 0000]
sext_ln24_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln24            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten11_load (load             ) [ 0000]
icmp_ln24             (icmp             ) [ 0110]
add_ln24_1            (add              ) [ 0000]
br_ln24               (br               ) [ 0000]
store_ln24            (store            ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
c_load                (load             ) [ 0000]
INPUT_r_addr          (getelementptr    ) [ 0000]
add_ln24              (add              ) [ 0000]
icmp_ln25             (icmp             ) [ 0101]
select_ln24_1         (select           ) [ 0101]
INPUT_r_addr_read     (read             ) [ 0101]
switch_ln28           (switch           ) [ 0000]
add_ln25_1            (add              ) [ 0000]
select_ln25_2         (select           ) [ 0000]
store_ln24            (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
w_load                (load             ) [ 0000]
h_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
select_ln24           (select           ) [ 0000]
xor_ln24              (xor              ) [ 0000]
icmp_ln26             (icmp             ) [ 0000]
and_ln24              (and              ) [ 0000]
add_ln25              (add              ) [ 0000]
or_ln25               (or               ) [ 0000]
select_ln25           (select           ) [ 0000]
select_ln25_1         (select           ) [ 0000]
tmp_8                 (bitconcatenate   ) [ 0000]
tmp_9                 (bitconcatenate   ) [ 0000]
zext_ln28             (zext             ) [ 0000]
sub_ln28              (sub              ) [ 0000]
zext_ln28_1           (zext             ) [ 0000]
add_ln28              (add              ) [ 0000]
zext_ln28_2           (zext             ) [ 0000]
local_input_addr      (getelementptr    ) [ 0000]
local_input_1_addr    (getelementptr    ) [ 0000]
local_input_2_addr    (getelementptr    ) [ 0000]
local_input_3_addr    (getelementptr    ) [ 0000]
local_input_4_addr    (getelementptr    ) [ 0000]
local_input_5_addr    (getelementptr    ) [ 0000]
specpipeline_ln27     (specpipeline     ) [ 0000]
bitcast_ln28          (bitcast          ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
add_ln26              (add              ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
br_ln26               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_input">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_input_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_input_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_input_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_input_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_input_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="w_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="h_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten11_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten11/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln24_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="INPUT_r_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_r_addr_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_input_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="local_input_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_1_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="local_input_2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_2_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="local_input_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_3_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_input_4_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_4_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="local_input_5_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_5_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln28_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln28_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln28_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln28_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln28_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln28_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln24_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln24_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln25_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln26_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten11_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten11_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln24_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln24_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvar_flatten_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="c_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="INPUT_r_addr_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="1"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln24_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln25_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln24_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln25_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln25_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln24_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln25_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="w_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="2"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="h_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="2"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln24_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln24_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln26_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln24_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln25_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln25_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln25_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln25_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_9_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln28_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sub_ln28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln28_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln28_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln28_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="bitcast_ln28_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln26_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln25_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="2"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln26_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="w_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="439" class="1005" name="h_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="446" class="1005" name="indvar_flatten_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="460" class="1005" name="indvar_flatten11_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten11 "/>
</bind>
</comp>

<comp id="467" class="1005" name="sext_ln24_cast_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_cast "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln24_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln25_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="483" class="1005" name="select_ln24_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="1"/>
<pin id="485" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="INPUT_r_addr_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="86" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="86" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="149" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="142" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="135" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="128" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="121" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="156" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="110" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="254" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="264"><net_src comp="251" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="248" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="260" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="251" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="248" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="266" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="272" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="286" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="304" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="310" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="304" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="328" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="334" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="310" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="80" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="82" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="353" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="84" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="361" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="345" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="381" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="420"><net_src comp="345" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="353" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="416" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="90" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="442"><net_src comp="94" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="449"><net_src comp="98" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="456"><net_src comp="102" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="463"><net_src comp="106" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="470"><net_src comp="199" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="475"><net_src comp="231" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="266" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="486"><net_src comp="272" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="116" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: INPUT_r | {}
	Port: local_input | {3 }
	Port: local_input_1 | {3 }
	Port: local_input_2 | {3 }
	Port: local_input_3 | {3 }
	Port: local_input_4 | {3 }
	Port: local_input_5 | {3 }
 - Input state : 
	Port: convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 : INPUT_r | {2 }
	Port: convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 : sext_ln24 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln24 : 1
		store_ln0 : 1
		store_ln25 : 1
		store_ln26 : 1
		indvar_flatten11_load : 1
		icmp_ln24 : 2
		add_ln24_1 : 2
		br_ln24 : 3
		store_ln24 : 3
	State 2
		add_ln24 : 1
		icmp_ln25 : 1
		select_ln24_1 : 2
		INPUT_r_addr_read : 1
		switch_ln28 : 3
		add_ln25_1 : 1
		select_ln25_2 : 2
		store_ln24 : 3
		store_ln25 : 3
	State 3
		select_ln24 : 1
		icmp_ln26 : 1
		and_ln24 : 2
		add_ln25 : 2
		or_ln25 : 2
		select_ln25 : 2
		select_ln25_1 : 3
		tmp_8 : 4
		tmp_9 : 4
		zext_ln28 : 5
		sub_ln28 : 6
		zext_ln28_1 : 3
		add_ln28 : 7
		zext_ln28_2 : 8
		local_input_addr : 9
		local_input_1_addr : 9
		local_input_2_addr : 9
		local_input_3_addr : 9
		local_input_4_addr : 9
		local_input_5_addr : 9
		store_ln28 : 10
		store_ln28 : 10
		store_ln28 : 10
		store_ln28 : 10
		store_ln28 : 10
		store_ln28 : 10
		add_ln26 : 3
		store_ln25 : 4
		store_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       add_ln24_1_fu_237       |    0    |    18   |
|          |        add_ln24_fu_260        |    0    |    10   |
|    add   |       add_ln25_1_fu_280       |    0    |    15   |
|          |        add_ln25_fu_334        |    0    |    12   |
|          |        add_ln28_fu_391        |    0    |    19   |
|          |        add_ln26_fu_416        |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln24_fu_231       |    0    |    18   |
|   icmp   |        icmp_ln25_fu_266       |    0    |    15   |
|          |        icmp_ln26_fu_322       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |      select_ln24_1_fu_272     |    0    |    3    |
|          |      select_ln25_2_fu_286     |    0    |    8    |
|  select  |       select_ln24_fu_310      |    0    |    4    |
|          |       select_ln25_fu_345      |    0    |    4    |
|          |      select_ln25_1_fu_353     |    0    |    4    |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln28_fu_381        |    0    |    19   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln24_fu_317        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln24_fu_328        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln25_fu_340        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |   sext_ln24_read_read_fu_110  |    0    |    0    |
|          | INPUT_r_addr_read_read_fu_116 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln24_cast_fu_199     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_8_fu_361         |    0    |    0    |
|          |          tmp_9_fu_369         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln28_fu_377       |    0    |    0    |
|   zext   |       zext_ln28_1_fu_387      |    0    |    0    |
|          |       zext_ln28_2_fu_397      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   179   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|INPUT_r_addr_read_reg_487|   32   |
|        c_reg_453        |    3   |
|        h_reg_439        |    4   |
|    icmp_ln24_reg_472    |    1   |
|    icmp_ln25_reg_476    |    1   |
| indvar_flatten11_reg_460|   11   |
|  indvar_flatten_reg_446 |    8   |
|  select_ln24_1_reg_483  |    3   |
|  sext_ln24_cast_reg_467 |   64   |
|        w_reg_432        |    4   |
+-------------------------+--------+
|          Total          |   131  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   179  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   179  |
+-----------+--------+--------+
