// Seed: 875849939
module module_0 (
    output logic id_0
);
  always id_0 <= "" == 1;
  wire id_2, id_3;
  assign id_2 = -1;
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output wand id_3,
    input logic id_4,
    input supply1 id_5,
    output wire id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    output logic id_11,
    input tri id_12,
    output tri0 id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    output supply1 id_17,
    output wor id_18,
    input wire id_19,
    output wire id_20,
    output wire id_21,
    input supply1 id_22,
    inout tri0 id_23,
    input tri1 id_24,
    output tri id_25,
    output wire id_26,
    output wire id_27,
    input tri1 id_28,
    input tri id_29,
    input tri0 id_30,
    input tri id_31,
    input supply1 id_32
);
  function id_34;
    \id_35 ("", 1);
    if (id_29) begin : LABEL_0
      @(1) id_11#(-1).id_4 <= -1;
    end
  endfunction
  parameter id_36 = 1;
  module_0 modCall_1 (id_11);
endmodule
