Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PWM_Verilog.v" in library work
Module <PWM_Verilog> compiled
No errors in compilation
Analysis of file <"MAIN.prj"> succeeded.
 
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/DEADTIME.vhf" in Library work.
Architecture behavioral of Entity deadtime is up to date.
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" in Library work.
Architecture behavioral of Entity or6_mxilinx_main is up to date.
Architecture behavioral of Entity commutation_muser_main is up to date.
Architecture behavioral of Entity m2_1_mxilinx_main is up to date.
Architecture behavioral of Entity main is up to date.
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Commutation.vhf" in Library work.
Architecture behavioral of Entity commutation is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MAIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Commutation_MUSER_MAIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_MAIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <PWM_Verilog> in library <work>.

Analyzing hierarchy for entity <OR6_MXILINX_MAIN> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MAIN> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_30_0" for instance <XLXI_30> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <XLXI_32> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_33_2" for instance <XLXI_33> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_48_4" for instance <XLXI_48> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_49_3" for instance <XLXI_49> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_50_5" for instance <XLXI_50> in unit <MAIN>.
    Set user-defined property "HU_SET =  XLXI_134_6" for instance <XLXI_134> in unit <MAIN>.
Entity <MAIN> analyzed. Unit <MAIN> generated.

Analyzing Entity <Commutation_MUSER_MAIN> in library <work> (Architecture <behavioral>).
Entity <Commutation_MUSER_MAIN> analyzed. Unit <Commutation_MUSER_MAIN> generated.

Analyzing Entity <M2_1_MXILINX_MAIN> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_MAIN> analyzed. Unit <M2_1_MXILINX_MAIN> generated.

Analyzing module <PWM_Verilog> in library <work>.
Module <PWM_Verilog> is correct for synthesis.
 
Analyzing Entity <OR6_MXILINX_MAIN> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <OR6_MXILINX_MAIN>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <OR6_MXILINX_MAIN>.
Entity <OR6_MXILINX_MAIN> analyzed. Unit <OR6_MXILINX_MAIN> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PWM_Verilog>.
    Related source file is "PWM_Verilog.v".
    Found 4-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 49.
    Found 4-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <PWM_Verilog> synthesized.


Synthesizing Unit <Commutation_MUSER_MAIN>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf".
Unit <Commutation_MUSER_MAIN> synthesized.


Synthesizing Unit <M2_1_MXILINX_MAIN>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf".
Unit <M2_1_MXILINX_MAIN> synthesized.


Synthesizing Unit <OR6_MXILINX_MAIN>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR6_MXILINX_MAIN> synthesized.


Synthesizing Unit <MAIN>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf".
Unit <MAIN> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MAIN> ...

Optimizing unit <Commutation_MUSER_MAIN> ...

Optimizing unit <M2_1_MXILINX_MAIN> ...

Optimizing unit <OR6_MXILINX_MAIN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MAIN.ngr
Top Level Output File Name         : MAIN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 40
#      AND2                        : 9
#      AND2B1                      : 6
#      GND                         : 2
#      INV                         : 4
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 4
#      OR2                         : 9
#      OR3                         : 1
#      OR4                         : 1
# FlipFlops/Latches                : 4
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 6
# Others                           : 2
#      FMAP                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                        6  out of   2448     0%  
 Number of Slice Flip Flops:              4  out of   4896     0%  
 Number of 4 input LUTs:                 12  out of   4896     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     92    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.289ns (Maximum Frequency: 436.862MHz)
   Minimum input arrival time before clock: 6.176ns
   Maximum output required time after clock: 9.564ns
   Maximum combinational path delay: 10.168ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.289ns (frequency: 436.862MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.289ns (Levels of Logic = 1)
  Source:            XLXI_93/Q_0 (FF)
  Destination:       XLXI_93/Q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_93/Q_0 to XLXI_93/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.538  XLXI_93/Q_0 (XLXI_93/Q_0)
     INV:I->O              1   0.612   0.357  XLXI_93/Mcount_Q_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.268          XLXI_93/Q_0
    ----------------------------------------
    Total                      2.289ns (1.394ns logic, 0.895ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 4
-------------------------------------------------------------------------
Offset:              6.176ns (Levels of Logic = 6)
  Source:            H2 (PAD)
  Destination:       XLXI_93/Q_0 (FF)
  Destination Clock: clk rising

  Data Path: H2 to XLXI_93/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  H2_IBUF (H2_IBUF)
     INV:I->O              2   0.612   0.380  XLXI_28/XLXI_34 (XLXI_28/XLXN_54)
     OR2:I1->O             3   0.612   0.451  XLXI_28/XLXI_28 (XLXN_239)
     begin scope: 'XLXI_134'
     OR3:I0->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             4   0.612   0.499  I_36_87 (O_DUMMY)
     end scope: 'XLXI_134'
     FDE:CE                    0.483          XLXI_93/Q_0
    ----------------------------------------
    Total                      6.176ns (4.037ns logic, 2.139ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 48 / 6
-------------------------------------------------------------------------
Offset:              9.564ns (Levels of Logic = 7)
  Source:            XLXI_93/Q_3 (FF)
  Destination:       B_OUT (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_93/Q_3 to B_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.520  XLXI_93/Q_3 (XLXI_93/Q_3)
     LUT4:I1->O            1   0.612   0.509  XLXI_93/PWM35 (XLXI_93/PWM35)
     LUT3:I0->O            1   0.612   0.509  XLXI_93/PWM41 (XLXI_93/PWM41)
     LUT4:I0->O            6   0.612   0.569  XLXI_93/PWM48 (XLXN_229)
     begin scope: 'XLXI_50'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'XLXI_50'
     OBUF:I->O                 3.169          CC_OUT_OBUF (CC_OUT)
    ----------------------------------------
    Total                      9.564ns (6.743ns logic, 2.821ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 78 / 6
-------------------------------------------------------------------------
Delay:               10.168ns (Levels of Logic = 8)
  Source:            D<1> (PAD)
  Destination:       B_OUT (PAD)

  Data Path: D<1> to B_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  D_1_IBUF (D_1_IBUF)
     LUT4:I0->O            1   0.612   0.509  XLXI_93/PWM35 (XLXI_93/PWM35)
     LUT3:I0->O            1   0.612   0.509  XLXI_93/PWM41 (XLXI_93/PWM41)
     LUT4:I0->O            6   0.612   0.569  XLXI_93/PWM48 (XLXN_229)
     begin scope: 'XLXI_50'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'XLXI_50'
     OBUF:I->O                 3.169          CC_OUT_OBUF (CC_OUT)
    ----------------------------------------
    Total                     10.168ns (7.335ns logic, 2.833ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.36 secs
 
--> 

Total memory usage is 323784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

