
*** Running vivado
    with args -log meisha_ila_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_ila_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_ila_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.145 ; gain = 292.430 ; free physical = 1791627 ; free virtual = 2006334
INFO: [Synth 8-638] synthesizing module 'meisha_ila_1_0' [/home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_1_0/synth/meisha_ila_1_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'meisha_ila_1_0' (48#1) [/home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_1_0/synth/meisha_ila_1_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1668.102 ; gain = 647.387 ; free physical = 1791577 ; free virtual = 2006287
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1668.102 ; gain = 647.387 ; free physical = 1791577 ; free virtual = 2006287
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1913.129 ; gain = 0.004 ; free physical = 1791434 ; free virtual = 2006144
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791433 ; free virtual = 2006143
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791433 ; free virtual = 2006143
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791432 ; free virtual = 2006143
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791425 ; free virtual = 2006136
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791415 ; free virtual = 2006125
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791400 ; free virtual = 2006111
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791400 ; free virtual = 2006110
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791394 ; free virtual = 2006105
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    96|
|2     |CFGLUT5    |   246|
|3     |LUT1       |    77|
|4     |LUT2       |    56|
|5     |LUT3       |   168|
|6     |LUT4       |   310|
|7     |LUT5       |   120|
|8     |LUT6       |  1111|
|9     |MUXF7      |    73|
|10    |MUXF8      |     4|
|11    |RAMB36E1   |     3|
|12    |RAMB36E1_1 |    92|
|13    |SRL16E     |   216|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  2867|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1913.129 ; gain = 892.414 ; free physical = 1791397 ; free virtual = 2006107
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1913.129 ; gain = 764.914 ; free physical = 1791399 ; free virtual = 2006110
