# Chapter 1.3: Design Abstraction Levels

## ğŸ“‹ Chapter Overview

Design abstraction is a fundamental concept in VLSI that allows engineers to manage the complexity of billion-transistor chips. By working at different levels of abstraction, designers can focus on specific aspects of the design without being overwhelmed by low-level details.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Identify and describe different levels of design abstraction
- Understand the relationship between abstraction levels
- Choose the appropriate abstraction level for different design tasks
- Explain how designs are refined from high to low abstraction

---

## 1.3.1 The Abstraction Hierarchy

### Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DESIGN ABSTRACTION PYRAMID                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                          â•±â•²                                          â”‚
â”‚                         â•±  â•²                                         â”‚
â”‚                        â•±    â•²                                        â”‚
â”‚                       â•±SYSTEMâ•²        â† Highest abstraction         â”‚
â”‚                      â•±â”€â”€â”€â”€â”€â”€â”€â”€â•²         (CPU, Memory, I/O)          â”‚
â”‚                     â•±          â•²                                     â”‚
â”‚                    â•± ALGORITHMICâ•²      â† Behavior specification     â”‚
â”‚                   â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²                                   â”‚
â”‚                  â•±                â•²                                  â”‚
â”‚                 â•± REGISTER-TRANSFERâ•²   â† RTL (Verilog/VHDL)         â”‚
â”‚                â•±  (RTL)             â•²                                â”‚
â”‚               â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²                               â”‚
â”‚              â•±                        â•²                              â”‚
â”‚             â•±         GATE LEVEL       â•²  â† Logic gates             â”‚
â”‚            â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²                            â”‚
â”‚           â•±                              â•²                           â”‚
â”‚          â•±       TRANSISTOR LEVEL         â•² â† CMOS transistors      â”‚
â”‚         â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²                         â”‚
â”‚        â•±                                    â•²                        â”‚
â”‚       â•±           LAYOUT (PHYSICAL)          â•² â† Masks, geometry    â”‚
â”‚      â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²                      â”‚
â”‚                                                                      â”‚
â”‚   Higher levels: More abstract, less detail, faster design          â”‚
â”‚   Lower levels:  More concrete, more detail, slower design          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Abstraction Levels Summary

| Level | Description | Examples | Tools |
|-------|-------------|----------|-------|
| System | Overall system architecture | Processor, Memory, Bus | SystemC, Matlab |
| Algorithmic | Behavioral description | C/C++ models | HLS tools |
| RTL | Register transfers | Verilog, VHDL | Simulators |
| Gate | Logic gate network | AND, OR, FF | Synthesizers |
| Transistor | Individual transistors | NMOS, PMOS | SPICE |
| Layout | Physical geometry | Polygons, masks | Layout editors |

---

## 1.3.2 System Level

### Characteristics

At the system level, we define the overall architecture and major functional blocks:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SYSTEM LEVEL DESIGN                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Focus: What does the system do?                                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    SYSTEM-ON-CHIP (SoC)                      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚   â”‚   â”‚   CPU   â”‚   â”‚   GPU   â”‚   â”‚   DSP   â”‚   â”‚   NPU   â”‚    â”‚   â”‚
â”‚   â”‚   â”‚  Core   â”‚   â”‚  Core   â”‚   â”‚  Core   â”‚   â”‚  Core   â”‚    â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚   â”‚        â”‚             â”‚             â”‚             â”‚          â”‚   â”‚
â”‚   â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜          â”‚   â”‚
â”‚   â”‚                   â”‚     SYSTEM BUS        â”‚                 â”‚   â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚   â”‚
â”‚   â”‚        â”‚                                             â”‚      â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”  â”‚   â”‚
â”‚   â”‚   â”‚ Memory  â”‚   â”‚  Video  â”‚   â”‚  USB    â”‚   â”‚   PCIe    â”‚  â”‚   â”‚
â”‚   â”‚   â”‚  Ctrl   â”‚   â”‚  Ctrl   â”‚   â”‚  Ctrl   â”‚   â”‚   Ctrl    â”‚  â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Decisions at this level:                                          â”‚
â”‚   â€¢ Number and type of processors                                   â”‚
â”‚   â€¢ Memory hierarchy configuration                                  â”‚
â”‚   â€¢ Bus bandwidth and protocol                                      â”‚
â”‚   â€¢ Power domains                                                   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.3 Algorithmic (Behavioral) Level

### Description

Describes **what** the system does, not **how** it's implemented:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ALGORITHMIC LEVEL EXAMPLE                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   // FIR Filter - Algorithmic Description (C-like)                  â”‚
â”‚                                                                      â”‚
â”‚   function fir_filter(input x[N], coefficients h[M]):               â”‚
â”‚       for i = 0 to N-1:                                             â”‚
â”‚           y[i] = 0                                                  â”‚
â”‚           for j = 0 to M-1:                                         â”‚
â”‚               if (i-j >= 0):                                        â”‚
â”‚                   y[i] = y[i] + h[j] * x[i-j]                       â”‚
â”‚       return y                                                      â”‚
â”‚                                                                      â”‚
â”‚   Note: No hardware details specified                               â”‚
â”‚   â€¢ No clock                                                        â”‚
â”‚   â€¢ No registers                                                    â”‚
â”‚   â€¢ No timing                                                       â”‚
â”‚   â€¢ Just the mathematical operation                                 â”‚
â”‚                                                                      â”‚
â”‚   Can be implemented as:                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Sequential      â”‚   Parallel        â”‚   Pipelined         â”‚   â”‚
â”‚   â”‚   (1 MAC unit)    â”‚   (M MAC units)   â”‚   (M stages)        â”‚   â”‚
â”‚   â”‚                   â”‚                   â”‚                      â”‚   â”‚
â”‚   â”‚   Low area        â”‚   High area       â”‚   High throughput   â”‚   â”‚
â”‚   â”‚   Low power       â”‚   High power      â”‚   Medium area       â”‚   â”‚
â”‚   â”‚   Slow            â”‚   Fast            â”‚   Fast              â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.4 Register Transfer Level (RTL)

### Characteristics

RTL describes the flow of data between registers and the operations performed on that data:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RTL DESIGN ELEMENTS                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Key RTL Components:                                               â”‚
â”‚                                                                      â”‚
â”‚   1. REGISTERS (Storage Elements)                                   â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                            â”‚
â”‚      â”‚    D    Q       â”‚                                            â”‚
â”‚      â”‚    â”€â”¬â”€â”€â”¬â”€       â”‚                                            â”‚
â”‚      â”‚     â”‚  â”‚        â”‚   Stores data on clock edge                â”‚
â”‚      â”‚     â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                          â”‚
â”‚      â”‚   â”€â”€â”´â”€â”€         â”‚                                            â”‚
â”‚      â”‚    CLK          â”‚                                            â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                            â”‚
â”‚                                                                      â”‚
â”‚   2. COMBINATIONAL LOGIC                                            â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                            â”‚
â”‚      â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”‚                                            â”‚
â”‚      â”‚ Aâ”€â”¤       â”‚     â”‚   Transforms data                          â”‚
â”‚      â”‚ Bâ”€â”¤  ALU  â”œâ”€ Y  â”‚   (ADD, SUB, AND, OR, etc.)               â”‚
â”‚      â”‚OPâ”€â”¤       â”‚     â”‚                                            â”‚
â”‚      â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚                                            â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                            â”‚
â”‚                                                                      â”‚
â”‚   3. MULTIPLEXERS (Data Steering)                                   â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                            â”‚
â”‚      â”‚     â”Œâ”€â”€â”€â”€â”€â”     â”‚                                            â”‚
â”‚      â”‚  A â”€â”¤     â”‚     â”‚   Selects data path                        â”‚
â”‚      â”‚  B â”€â”¤ MUX â”œâ”€ Y  â”‚                                            â”‚
â”‚      â”‚     â”‚     â”‚     â”‚                                            â”‚
â”‚      â”‚ Sel â”´â”€â”€â”€â”€â”€â”˜     â”‚                                            â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### RTL Example: Simple Datapath

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RTL DATAPATH EXAMPLE                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   // 4-bit Counter with Load capability                             â”‚
â”‚                                                                      â”‚
â”‚       load                                                          â”‚
â”‚         â”‚                                                            â”‚
â”‚         â–¼                                                            â”‚
â”‚       â”Œâ”€â”€â”€â”                                                          â”‚
â”‚  D â”€â”€â–ºâ”‚MUXâ”‚                                                          â”‚
â”‚       â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                       â”‚
â”‚  â”Œâ”€â”€â”€â–ºâ”‚   â”‚                  â”‚                                       â”‚
â”‚  â”‚    â””â”€â”€â”€â”˜                  â–¼                                       â”‚
â”‚  â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚
â”‚  â”‚                    â”‚   D    Q   â”‚                                 â”‚
â”‚  â”‚                    â”‚   â”€â”¬â”€â”€â”¬â”€   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Q (output)       â”‚
â”‚  â”‚                    â”‚    â”‚  â”‚    â”‚                    â”‚            â”‚
â”‚  â”‚              CLK â”€â”€â”¼â”€â”€â”€â”€â”˜  â”‚    â”‚                    â”‚            â”‚
â”‚  â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚            â”‚
â”‚  â”‚                                                      â”‚            â”‚
â”‚  â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”                                        â”‚            â”‚
â”‚  â””â”€â”€â”€â”€â”¤   +1  â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚       â”‚ (ADD) â”‚                                                      â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”˜                                                      â”‚
â”‚                                                                      â”‚
â”‚   Verilog RTL:                                                      â”‚
â”‚   always @(posedge clk)                                             â”‚
â”‚       if (load)                                                     â”‚
â”‚           Q <= D;                                                   â”‚
â”‚       else                                                          â”‚
â”‚           Q <= Q + 1;                                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.5 Gate Level

### Description

Design represented as interconnected logic gates:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    GATE LEVEL REPRESENTATION                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Example: 2-to-1 MUX at Gate Level                                 â”‚
â”‚                                                                      â”‚
â”‚        S                                                             â”‚
â”‚        â”‚                                                             â”‚
â”‚        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â”‚
â”‚        â”‚                    â”‚                                        â”‚
â”‚        â–¼                    â”‚                                        â”‚
â”‚      â”Œâ”€â”€â”€â”                  â”‚                                        â”‚
â”‚      â”‚NOTâ”‚                  â”‚                                        â”‚
â”‚      â””â”€â”¬â”€â”˜                  â”‚                                        â”‚
â”‚        â”‚                    â”‚                                        â”‚
â”‚        â”‚    â”Œâ”€â”€â”€â”€â”€â”         â”‚    â”Œâ”€â”€â”€â”€â”€â”                            â”‚
â”‚        â””â”€â”€â”€â–ºâ”‚     â”‚         â””â”€â”€â”€â–ºâ”‚     â”‚                            â”‚
â”‚   A â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ AND â”œâ”€â”€â”€â”          â”‚ AND â”œâ”€â”€â”€â”                        â”‚
â”‚             â”‚     â”‚   â”‚     B â”€â”€â–ºâ”‚     â”‚   â”‚                        â”‚
â”‚             â””â”€â”€â”€â”€â”€â”˜   â”‚          â””â”€â”€â”€â”€â”€â”˜   â”‚                        â”‚
â”‚                       â”‚                    â”‚                        â”‚
â”‚                       â”‚    â”Œâ”€â”€â”€â”€â”€â”         â”‚                        â”‚
â”‚                       â””â”€â”€â”€â–ºâ”‚     â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                            â”‚ OR  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Y                    â”‚
â”‚                            â”‚     â”‚                                  â”‚
â”‚                            â””â”€â”€â”€â”€â”€â”˜                                  â”‚
â”‚                                                                      â”‚
â”‚   Boolean: Y = (A Â· SÌ„) + (B Â· S)                                    â”‚
â”‚                                                                      â”‚
â”‚   Gate count: 1 NOT + 2 AND + 1 OR = 4 gates                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Standard Cell Library

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STANDARD CELL LIBRARY                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚   INV     â”‚   NAND2   â”‚   NOR2    â”‚   XOR2    â”‚   MUX2    â”‚    â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”    â”‚  â”Œâ”€â”€â”€â”    â”‚  â”Œâ”€â”€â”€â”    â”‚  â”Œâ”€â”€â”€â”    â”‚  â”Œâ”€â”€â”€â”    â”‚    â”‚
â”‚   â”‚Aâ”€â”¤>o â”œâ”€Y  â”‚Aâ”€â”¤   â”‚    â”‚Aâ”€â”¤   â”‚    â”‚Aâ”€â”¤   â”‚    â”‚Aâ”€â”¤   â”‚    â”‚    â”‚
â”‚   â”‚  â””â”€â”€â”€â”˜    â”‚Bâ”€â”¤ & â”œoâ”€Y â”‚Bâ”€â”¤â‰¥1 â”œoâ”€Y â”‚Bâ”€â”¤=1 â”œâ”€Y  â”‚Bâ”€â”¤MUXâ”œâ”€Y  â”‚    â”‚
â”‚   â”‚           â”‚  â””â”€â”€â”€â”˜    â”‚  â””â”€â”€â”€â”˜    â”‚  â””â”€â”€â”€â”˜    â”‚Sâ”€â”¤   â”‚    â”‚    â”‚
â”‚   â”‚           â”‚           â”‚           â”‚           â”‚  â””â”€â”€â”€â”˜    â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚   AOI21   â”‚   OAI21   â”‚   DFFP    â”‚   LATCH   â”‚  BUFFER   â”‚    â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”    â”‚    â”‚
â”‚   â”‚Aâ”€â”¤     â”‚  â”‚Aâ”€â”¤     â”‚  â”‚Dâ”€â”¤D   Qâ”œâ”€Qâ”‚Dâ”€â”¤D   Qâ”œâ”€Qâ”‚Aâ”€â”¤   â”œâ”€Y  â”‚    â”‚
â”‚   â”‚Bâ”€â”¤AOI21â”œâ”€Yâ”‚Bâ”€â”¤OAI21â”œâ”€Yâ”‚  â”‚     â”‚  â”‚Eâ”€â”¤     â”‚  â”‚  â””â”€â”€â”€â”˜    â”‚    â”‚
â”‚   â”‚Câ”€â”¤     â”‚  â”‚Câ”€â”¤     â”‚  â”‚Câ”€â”¤>    â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚           â”‚    â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚           â”‚           â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   Each cell has:                                                    â”‚
â”‚   â€¢ Timing information (delays)                                     â”‚
â”‚   â€¢ Power consumption                                               â”‚
â”‚   â€¢ Physical layout                                                 â”‚
â”‚   â€¢ Drive strength variants (X1, X2, X4...)                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.6 Transistor Level

### CMOS Implementation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR LEVEL: CMOS INVERTER                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                          VDD                                         â”‚
â”‚                           â”‚                                          â”‚
â”‚                           â”‚                                          â”‚
â”‚                      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚                      â”‚   PMOS  â”‚                                     â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”¤ (pull-up)â”‚                                    â”‚
â”‚              â”‚       â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                     â”‚
â”‚              â”‚            â”‚                                          â”‚
â”‚              â”‚            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Y (Output)                 â”‚
â”‚   A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤            â”‚                                          â”‚
â”‚  (Input)     â”‚       â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚              â”‚       â”‚   NMOS  â”‚                                     â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”¤(pull-down)                                    â”‚
â”‚                      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                     â”‚
â”‚                           â”‚                                          â”‚
â”‚                           â”‚                                          â”‚
â”‚                          GND                                         â”‚
â”‚                                                                      â”‚
â”‚   Operation:                                                        â”‚
â”‚   â€¢ A = 0: PMOS ON, NMOS OFF â†’ Y = VDD (logic 1)                   â”‚
â”‚   â€¢ A = 1: PMOS OFF, NMOS ON â†’ Y = GND (logic 0)                   â”‚
â”‚                                                                      â”‚
â”‚   Truth Table:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚   â”‚  A  â”‚  Y  â”‚  PMOS  â”‚  NMOS  â”‚                                   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤                                   â”‚
â”‚   â”‚  0  â”‚  1  â”‚   ON   â”‚  OFF   â”‚                                   â”‚
â”‚   â”‚  1  â”‚  0  â”‚  OFF   â”‚   ON   â”‚                                   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CMOS NAND Gate (Transistor Level)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR LEVEL: 2-INPUT NAND                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                          VDD                                         â”‚
â”‚                           â”‚                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                    â”‚
â”‚                     â”‚           â”‚                                    â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”´â”€â”€â”€â”€â”€â”                              â”‚
â”‚               â”‚   PMOS    â”‚ â”‚  PMOS   â”‚                              â”‚
â”‚     A â”€â”€â”€â”€â”€â”€â”€â”€â”¤  (P1)     â”‚ â”‚  (P2)   â”œâ”€â”€â”€â”€â”€â”€â”€â”€ B                    â”‚
â”‚               â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                     â”‚           â”‚                                    â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚                           â”‚                                          â”‚
â”‚                           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Y                    â”‚
â”‚                           â”‚                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                    â”‚
â”‚                     â”‚   NMOS    â”‚                                    â”‚
â”‚           A â”€â”€â”€â”€â”€â”€â”€â”€â”¤   (N1)    â”‚                                    â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚                           â”‚                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                    â”‚
â”‚                     â”‚   NMOS    â”‚                                    â”‚
â”‚           B â”€â”€â”€â”€â”€â”€â”€â”€â”¤   (N2)    â”‚                                    â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚                           â”‚                                          â”‚
â”‚                          GND                                         â”‚
â”‚                                                                      â”‚
â”‚   PMOS: Parallel (any input low â†’ output high)                      â”‚
â”‚   NMOS: Series (both inputs high â†’ output low)                      â”‚
â”‚                                                                      â”‚
â”‚   Y = (A Â· B)' = NAND function                                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.7 Layout (Physical) Level

### Layout Layers

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LAYOUT LAYERS (CROSS-SECTION)                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  Metal 3 (M3)    â”‚
â”‚   â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘  Via 2           â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  Metal 2 (M2)    â”‚
â”‚   â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘  Via 1           â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  Metal 1 (M1)    â”‚
â”‚   â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘  Contact         â”‚
â”‚   â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“  Polysilicon     â”‚
â”‚   â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’  Gate Oxide      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  N+ Diff  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  N+ Diff  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ    â”‚
â”‚   â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“  P-well          â”‚
â”‚   â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“  P-Substrate     â”‚
â”‚                                                                      â”‚
â”‚   Layer Legend:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ â•â•â• Metal    â”‚ â–‘â–‘â–‘ Via/Contact â”‚ â–“â–“â–“ Poly    â”‚ â–ˆâ–ˆâ–ˆ Diffusion â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Layout Top View (CMOS Inverter)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INVERTER LAYOUT (TOP VIEW)                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚        VDD Rail (Metal 1)                                           â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                   â”‚
â”‚        â–‘                           â–‘                                 â”‚
â”‚        â–‘ (contact)                 â–‘                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â–‘â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–‘â”€â”€â”€â”€â”                           â”‚
â”‚   â”‚ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚  â† N-well (for PMOS)      â”‚
â”‚   â”‚ â–ˆ                                  â–ˆâ”‚                            â”‚
â”‚   â”‚ â–ˆ â”Œâ”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”       â–ˆâ”‚                            â”‚
â”‚   â”‚ â–ˆ â”‚P-Diffâ”‚         â”‚P-Diffâ”‚       â–ˆâ”‚  â† P+ Diffusion            â”‚
â”‚   â”‚ â–ˆ â””â”€â”€â”€â”¬â”€â”€â”˜         â””â”€â”€â”¬â”€â”€â”€â”˜       â–ˆâ”‚     (Source/Drain)         â”‚
â”‚   â”‚ â–ˆ     â”‚     â–“â–“â–“â–“â–“     â”‚           â–ˆâ”‚                            â”‚
â”‚   â”‚ â–ˆ     â”‚     â–“â–“â–“â–“â–“     â”‚           â–ˆâ”‚  â† Polysilicon (Gate)      â”‚
â”‚   â”‚ â–ˆ     â”‚     â–“â–“â–“â–“â–“     â”‚           â–ˆâ”‚                            â”‚
â”‚   â””â”€â–ˆâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â–“â–“â–“â–“â–“â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ”˜                            â”‚
â”‚     â–ˆ     â”‚     â–“   â–“     â”‚           â–ˆ                              â”‚
â”‚     â–ˆ     â”‚     â–“   â–“     â”‚           â–ˆ                              â”‚
â”‚   â”Œâ”€â–ˆâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â–“â”€â”€â”€â–“â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ”€â”                           â”‚
â”‚   â”‚ â–ˆ     â”‚     â–“   â–“     â”‚           â–ˆ â”‚                            â”‚
â”‚   â”‚ â–ˆ â”Œâ”€â”€â”€â”´â”€â”€â”  â–“   â–“  â”Œâ”€â”€â”´â”€â”€â”€â”      â–ˆ â”‚                            â”‚
â”‚   â”‚ â–ˆ â”‚N-Diffâ”‚  â–“   â–“  â”‚N-Diffâ”‚      â–ˆ â”‚  â† N+ Diffusion            â”‚
â”‚   â”‚ â–ˆ â””â”€â”€â”€â”€â”€â”€â”˜  â–“   â–“  â””â”€â”€â”€â”€â”€â”€â”˜      â–ˆ â”‚                            â”‚
â”‚   â”‚ â–ˆ           â–“   â–“                â–ˆ â”‚  â† P-Substrate             â”‚
â”‚   â”‚ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–“â–“â–“â–“â–“â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ â”‚                             â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚        â–‘                           â–‘                                 â”‚
â”‚        â–‘ (contact)                 â–‘                                 â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                   â”‚
â”‚        GND Rail (Metal 1)                                           â”‚
â”‚                                                                      â”‚
â”‚   Input (A): Connected to polysilicon gate                          â”‚
â”‚   Output (Y): Connected to drains of both transistors               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1.3.8 Abstraction Level Comparison

### Design Complexity at Each Level

| Level | Primitives | Design Size | Simulation Speed |
|-------|------------|-------------|------------------|
| System | Processors, memories | 10â¹ gates | Very fast |
| Algorithmic | Operations, functions | 10â· gates | Fast |
| RTL | Registers, muxes, ALUs | 10â¶ gates | Medium |
| Gate | AND, OR, NOT, FF | 10âµ gates | Slow |
| Transistor | NMOS, PMOS | 10â´ transistors | Very slow |
| Layout | Rectangles, polygons | 10Â³ shapes | N/A |

### Information Captured at Each Level

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              INFORMATION AT EACH ABSTRACTION LEVEL                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Level          â”‚ Captures                 â”‚ Ignores               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚
â”‚   System         â”‚ Functions, interfaces    â”‚ Implementation        â”‚
â”‚   Algorithmic    â”‚ Algorithm, data types    â”‚ Timing, hardware      â”‚
â”‚   RTL            â”‚ Clock, registers, FSM    â”‚ Gate types            â”‚
â”‚   Gate           â”‚ Logic function           â”‚ Transistor sizing     â”‚
â”‚   Transistor     â”‚ Electrical behavior      â”‚ Physical geometry     â”‚
â”‚   Layout         â”‚ Physical geometry        â”‚ Nothing (complete)    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Aspect | Description |
|--------|-------------|
| Purpose of Abstraction | Manage complexity, enable focused design |
| Highest Level | System (processors, memories, buses) |
| Lowest Level | Layout (physical geometry, masks) |
| Most Common Design Level | RTL (Verilog/VHDL) |
| Synthesis Direction | High â†’ Low (Behavioral â†’ Physical) |
| Verification Direction | Both (top-down and bottom-up) |
| Information Loss | Higher levels lose implementation details |
| Design Speed | Faster at higher abstraction levels |

---

## â“ Quick Revision Questions

1. **List all six levels of design abstraction from highest to lowest.**

2. **Why is abstraction important in VLSI design? What problems does it solve?**

3. **What is the difference between RTL and gate-level representation?**

4. **At which abstraction level would you perform SPICE simulation? Why?**

5. **Explain why simulation speed decreases as we move to lower abstraction levels.**

6. **Draw the transistor-level implementation of a 2-input NOR gate.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [VLSI Design Flow](02-vlsi-design-flow.md) | [Unit 1 Home](README.md) | [Y-Chart and Design Domains â†’](04-y-chart-design-domains.md) |
