

================================================================
== Vitis HLS Report for 'filter2'
================================================================
* Date:           Sun Jun 29 19:59:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        filter2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1009|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|     990|    300|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     57|    -|
|Register         |        -|    -|     760|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    1750|   1366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_25ns_56_2_1_U1  |mul_32s_25ns_56_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_25ns_56_2_1_U3  |mul_32s_25ns_56_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_25ns_56_2_1_U5  |mul_32s_25ns_56_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_32ns_63_2_1_U2  |mul_32s_32ns_63_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_63_2_1_U4  |mul_32s_32ns_63_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_63_2_1_U6  |mul_32s_32ns_63_2_1  |        0|   3|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|  15|  990| 300|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_1_fu_361_p2         |         +|   0|  0|  39|          32|          32|
    |y_2_fu_512_p2         |         +|   0|  0|  39|          32|          32|
    |y_fu_210_p2           |         +|   0|  0|  39|          32|          32|
    |sub_ln81_1_fu_296_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln81_2_fu_447_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln81_fu_145_p2    |         -|   0|  0|  32|          32|          32|
    |temp_11_fu_412_p2     |         -|   0|  0|  70|           1|          63|
    |temp_13_fu_473_p2     |         -|   0|  0|  70|          63|          63|
    |temp_14_fu_496_p2     |         -|   0|  0|  70|           1|          63|
    |temp_15_fu_528_p2     |         -|   0|  0|  70|          63|          63|
    |temp_1_fu_110_p2      |         -|   0|  0|  70|           1|          63|
    |temp_3_fu_171_p2      |         -|   0|  0|  70|          63|          63|
    |temp_4_fu_194_p2      |         -|   0|  0|  70|           1|          63|
    |temp_6_fu_261_p2      |         -|   0|  0|  70|           1|          63|
    |temp_8_fu_322_p2      |         -|   0|  0|  70|          63|          63|
    |temp_9_fu_345_p2      |         -|   0|  0|  70|           1|          63|
    |w_1_fu_301_p2         |         -|   0|  0|  32|          32|          32|
    |w_2_fu_452_p2         |         -|   0|  0|  32|          32|          32|
    |w_fu_150_p2           |         -|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1009|         546|         918|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  57|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  57|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |filter_state_w1                 |  32|   0|   32|          0|
    |filter_state_w1_1               |  32|   0|   32|          0|
    |filter_state_w1_2               |  32|   0|   32|          0|
    |filter_state_w2                 |  32|   0|   32|          0|
    |filter_state_w2_1               |  32|   0|   32|          0|
    |filter_state_w2_1_load_reg_590  |  32|   0|   32|          0|
    |filter_state_w2_2               |  32|   0|   32|          0|
    |filter_state_w2_2_load_reg_549  |  32|   0|   32|          0|
    |filter_state_w2_load_reg_631    |  32|   0|   32|          0|
    |trunc_ln67_1_reg_569            |  32|   0|   32|          0|
    |trunc_ln67_4_reg_651            |  32|   0|   32|          0|
    |trunc_ln67_5_reg_605            |  32|   0|   32|          0|
    |trunc_ln67_6_reg_610            |  32|   0|   32|          0|
    |trunc_ln67_s_reg_646            |  32|   0|   32|          0|
    |trunc_ln_reg_564                |  32|   0|   32|          0|
    |w_1_reg_615                     |  32|   0|   32|          0|
    |w_2_reg_656                     |  32|   0|   32|          0|
    |w_reg_574                       |  32|   0|   32|          0|
    |x_1_reg_559                     |  25|   0|   25|          0|
    |x_3_reg_600                     |  25|   0|   25|          0|
    |x_5_reg_641                     |  25|   0|   25|          0|
    |y_1_reg_621                     |  32|   0|   32|          0|
    |y_2_reg_662                     |  32|   0|   32|          0|
    |y_reg_580                       |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 760|   0|  760|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       filter2|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|       filter2|  return value|
|input_r    |   in|   32|     ap_none|       input_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

