{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09558,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09838,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00441505,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00454217,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00264376,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00454217,
	"finish__design__instance__count__class:fill_cell": 1754,
	"finish__design__instance__area__class:fill_cell": 4598.61,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 39,
	"finish__design__instance__area__class:buffer": 47.348,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 23.408,
	"finish__design__instance__count__class:timing_repair_buffer": 49,
	"finish__design__instance__area__class:timing_repair_buffer": 39.102,
	"finish__design__instance__count__class:inverter": 61,
	"finish__design__instance__area__class:inverter": 34.58,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 17.024,
	"finish__design__instance__count__class:sequential_cell": 147,
	"finish__design__instance__area__class:sequential_cell": 668.99,
	"finish__design__instance__count__class:multi_input_combinational_cell": 575,
	"finish__design__instance__area__class:multi_input_combinational_cell": 797.468,
	"finish__design__instance__count": 2769,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.105288,
	"finish__clock__skew__setup": 0.00584915,
	"finish__clock__skew__hold": 0.00584915,
	"finish__timing__drv__max_slew_limit": 0.557199,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.727035,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00175521,
	"finish__power__switching__total": 0.000872988,
	"finish__power__leakage__total": 3.61292e-05,
	"finish__power__total": 0.00266433,
	"finish__design__io": 51,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 1015,
	"finish__design__instance__area": 1657.71,
	"finish__design__instance__count__stdcell": 1015,
	"finish__design__instance__area__stdcell": 1657.71,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.264966,
	"finish__design__instance__utilization__stdcell": 0.264966,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}