<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Head Football: /home/gui/Desktop/MINIX-LCOM/shared/proj/src/devices/serial_port/uart_macros.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Head Football<span id="projectnumber">&#160;1.0.0</span>
   </div>
   <div id="projectbrief">Supernatural Football</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_6fac9273c1f4413d2ee63ba6cd0b0eb2.html">devices</a></li><li class="navelem"><a class="el" href="dir_b6b9a5caca22eab66316f36a771fa148.html">serial_port</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">uart_macros.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;lcom/lcf.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart_macros.h:</div>
<div class="dyncontent">
<div class="center"><img src="uart__macros_8h__incl.png" border="0" usemap="#a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8h" alt=""/></div>
<map name="a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8h" id="a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8h">
<area shape="rect" title=" " alt="" coords="5,5,193,75"/>
<area shape="rect" title=" " alt="" coords="57,123,142,148"/>
<area shape="poly" title=" " alt="" coords="102,75,102,109,97,109,97,75"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="uart__macros_8h__dep__incl.png" border="0" usemap="#a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8hdep" alt=""/></div>
<map name="a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8hdep" id="a_2home_2gui_2_desktop_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2devices_2serial__port_2uart__macros_8hdep">
<area shape="rect" title=" " alt="" coords="113,5,301,75"/>
<area shape="rect" href="uart_8c.html" title=" " alt="" coords="5,123,196,177"/>
<area shape="poly" title=" " alt="" coords="166,86,129,124,125,121,163,82"/>
<area shape="rect" href="proj_8c.html" title=" " alt="" coords="220,123,408,177"/>
<area shape="poly" title=" " alt="" coords="252,82,290,121,286,124,248,86"/>
</map>
</div>
</div>
<p><a href="uart__macros_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga38942f78cc285b85cd25db549699bff0" id="r_ga38942f78cc285b85cd25db549699bff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___num_consts8042.html#ga38942f78cc285b85cd25db549699bff0">UART_SYNC_MAX_FRAMES</a>&#160;&#160;&#160;300</td></tr>
<tr class="separator:ga38942f78cc285b85cd25db549699bff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ebddd6bb3d5548b3f0d998cc364fa4" id="r_ga21ebddd6bb3d5548b3f0d998cc364fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___num_consts8042.html#ga21ebddd6bb3d5548b3f0d998cc364fa4">UART_SYNC</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga21ebddd6bb3d5548b3f0d998cc364fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b8b90049de295565ae7b1a36b3774a" id="r_ga89b8b90049de295565ae7b1a36b3774a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___num_consts8042.html#ga89b8b90049de295565ae7b1a36b3774a">UART_ACK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga89b8b90049de295565ae7b1a36b3774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3685c78b9bd6dd0fa3861807e24a4e1b" id="r_ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_i_r_q.html#ga3685c78b9bd6dd0fa3861807e24a4e1b">COM1_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1's IRQ line.  <br /></td></tr>
<tr class="separator:ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d84052a299a0c207a8ea4c1a5636d" id="r_gab02d84052a299a0c207a8ea4c1a5636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_i_r_q.html#gab02d84052a299a0c207a8ea4c1a5636d">COM2_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab02d84052a299a0c207a8ea4c1a5636d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2's IRQ line - Not used.  <br /></td></tr>
<tr class="separator:gab02d84052a299a0c207a8ea4c1a5636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8982f081d8608e775b0739cde65373d5" id="r_ga8982f081d8608e775b0739cde65373d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_ports.html#ga8982f081d8608e775b0739cde65373d5">COM1_PORT</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:ga8982f081d8608e775b0739cde65373d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1's base address.  <br /></td></tr>
<tr class="separator:ga8982f081d8608e775b0739cde65373d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88373c3e34a242356333ec08389eae54" id="r_ga88373c3e34a242356333ec08389eae54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_ports.html#ga88373c3e34a242356333ec08389eae54">COM2_PORT</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:ga88373c3e34a242356333ec08389eae54"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2's base address - Not used.  <br /></td></tr>
<tr class="separator:ga88373c3e34a242356333ec08389eae54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88135060cd7c85ef5c49d605ea9b4cae" id="r_ga88135060cd7c85ef5c49d605ea9b4cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga88135060cd7c85ef5c49d605ea9b4cae">UART_SR</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga88135060cd7c85ef5c49d605ea9b4cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratchpad Register (Read / Write)  <br /></td></tr>
<tr class="separator:ga88135060cd7c85ef5c49d605ea9b4cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71067c48bdde7dc6c5d0a1c56746e776" id="r_ga71067c48bdde7dc6c5d0a1c56746e776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga71067c48bdde7dc6c5d0a1c56746e776">UART_MSR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga71067c48bdde7dc6c5d0a1c56746e776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register (R)  <br /></td></tr>
<tr class="separator:ga71067c48bdde7dc6c5d0a1c56746e776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ac527073d763bac90daba987361c6" id="r_ga0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0f8ac527073d763bac90daba987361c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register (R)  <br /></td></tr>
<tr class="separator:ga0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef39bc0942ddd0411d87001d12224f4" id="r_ga8ef39bc0942ddd0411d87001d12224f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga8ef39bc0942ddd0411d87001d12224f4">UART_MCR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga8ef39bc0942ddd0411d87001d12224f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Control Register (R/W)  <br /></td></tr>
<tr class="separator:ga8ef39bc0942ddd0411d87001d12224f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c30861e332468c7f1998648e706740" id="r_ga36c30861e332468c7f1998648e706740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga36c30861e332468c7f1998648e706740">UART_LCR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga36c30861e332468c7f1998648e706740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register (R/W)  <br /></td></tr>
<tr class="separator:ga36c30861e332468c7f1998648e706740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220a678f91ca8244b30fe813200c26c1" id="r_ga220a678f91ca8244b30fe813200c26c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga220a678f91ca8244b30fe813200c26c1">UART_FCR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga220a678f91ca8244b30fe813200c26c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register (W)  <br /></td></tr>
<tr class="separator:ga220a678f91ca8244b30fe813200c26c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16add7e6b9f91a6698c5910704111b68" id="r_ga16add7e6b9f91a6698c5910704111b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga16add7e6b9f91a6698c5910704111b68">UART_IIR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga16add7e6b9f91a6698c5910704111b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Reg (R)  <br /></td></tr>
<tr class="separator:ga16add7e6b9f91a6698c5910704111b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f95172026aa533407e357e73b04551" id="r_ga63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga63f95172026aa533407e357e73b04551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch MSB (Overloaded address - accessible if DLAB of LCR is 1)  <br /></td></tr>
<tr class="separator:ga63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7aaa372e86b3aa99e6c78242be2722" id="r_gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#gaaf7aaa372e86b3aa99e6c78242be2722">UART_IER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register (R/W)  <br /></td></tr>
<tr class="separator:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff21e0cfc73a2db80c3907c5cac5a61" id="r_ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch LSB (Overloaded address - accessible if DLAB of LCR is 1)  <br /></td></tr>
<tr class="separator:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a676f075475e46d27eb878977b867ec" id="r_ga7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7a676f075475e46d27eb878977b867ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register - Sending character (W)  <br /></td></tr>
<tr class="separator:ga7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7d5a767dae7774aa2b4be28e20a7e" id="r_ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t_regs.html#ga3eb7d5a767dae7774aa2b4be28e20a7e">UART_RBR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RBR Receiver Buffer Register - Read received character (R)  <br /></td></tr>
<tr class="separator:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7697bcfac0bf1e0effd1c766c856f7" id="r_gaad7697bcfac0bf1e0effd1c766c856f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gaad7697bcfac0bf1e0effd1c766c856f7">LSR_ERRFIFO</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gaad7697bcfac0bf1e0effd1c766c856f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ERRPAR/ERRFRAME/BREAK in the FIFO; Resets to 0 on LSR read if no errors.  <br /></td></tr>
<tr class="separator:gaad7697bcfac0bf1e0effd1c766c856f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaea8572f90ee57d5137ef69ff51bf50" id="r_gadaea8572f90ee57d5137ef69ff51bf50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gadaea8572f90ee57d5137ef69ff51bf50">LSR_TMT_MT</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:gadaea8572f90ee57d5137ef69ff51bf50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both THR and Transmitter Shift Register Empty.  <br /></td></tr>
<tr class="separator:gadaea8572f90ee57d5137ef69ff51bf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0904d456196c9551cef9f7d2f07a229" id="r_gab0904d456196c9551cef9f7d2f07a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gab0904d456196c9551cef9f7d2f07a229">LSR_THR_RDY</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gab0904d456196c9551cef9f7d2f07a229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready to accept new character for transmitting.  <br /></td></tr>
<tr class="separator:gab0904d456196c9551cef9f7d2f07a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4a5e9b6122093d0e21afaee6b60a8b" id="r_gafa4a5e9b6122093d0e21afaee6b60a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gafa4a5e9b6122093d0e21afaee6b60a8b">LSR_BREAKINT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:gafa4a5e9b6122093d0e21afaee6b60a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial data input line at low for longer than full-word transmission.  <br /></td></tr>
<tr class="separator:gafa4a5e9b6122093d0e21afaee6b60a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdf2477580ca6379ad8dd6b8b970744" id="r_gafbdf2477580ca6379ad8dd6b8b970744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gafbdf2477580ca6379ad8dd6b8b970744">LSR_ERRFRAME</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:gafbdf2477580ca6379ad8dd6b8b970744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received character with no valid stop bit.  <br /></td></tr>
<tr class="separator:gafbdf2477580ca6379ad8dd6b8b970744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962d57b2f3158e4739235d45e4d15c9a" id="r_ga962d57b2f3158e4739235d45e4d15c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#ga962d57b2f3158e4739235d45e4d15c9a">LSR_ERRPAR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga962d57b2f3158e4739235d45e4d15c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received character has parity error.  <br /></td></tr>
<tr class="separator:ga962d57b2f3158e4739235d45e4d15c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f25e648a2b213c6130245aa2d393f3" id="r_ga11f25e648a2b213c6130245aa2d393f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#ga11f25e648a2b213c6130245aa2d393f3">LSR_ERROVER</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga11f25e648a2b213c6130245aa2d393f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received character overwritten by another one.  <br /></td></tr>
<tr class="separator:ga11f25e648a2b213c6130245aa2d393f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc953afbc113851e8d35e30e4d1bdc24" id="r_gacc953afbc113851e8d35e30e4d1bdc24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___status_reg.html#gacc953afbc113851e8d35e30e4d1bdc24">LSR_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gacc953afbc113851e8d35e30e4d1bdc24"><td class="mdescLeft">&#160;</td><td class="mdescRight">There is data for receiving.  <br /></td></tr>
<tr class="separator:gacc953afbc113851e8d35e30e4d1bdc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a191b30250669d46bb16613ba6cfb79" id="r_ga0a191b30250669d46bb16613ba6cfb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_enable_reg.html#ga0a191b30250669d46bb16613ba6cfb79">LSRERR_INT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga0a191b30250669d46bb16613ba6cfb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Receiver Line Status Interrupt This event is generated when there is a change in the state of bits 1 to 4, i.e. the error bits, of the LSR.  <br /></td></tr>
<tr class="separator:ga0a191b30250669d46bb16613ba6cfb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062627ae9a4d3d4d4f284e4010f59430" id="r_ga062627ae9a4d3d4d4f284e4010f59430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_enable_reg.html#ga062627ae9a4d3d4d4f284e4010f59430">THR_RDY_INT</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga062627ae9a4d3d4d4f284e4010f59430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Transmitter Holding Register Empty Interrupt.  <br /></td></tr>
<tr class="separator:ga062627ae9a4d3d4d4f284e4010f59430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55d698618b036cb1a5b94e33d1b5dc3" id="r_gab55d698618b036cb1a5b94e33d1b5dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_enable_reg.html#gab55d698618b036cb1a5b94e33d1b5dc3">DATA_RDY_INT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gab55d698618b036cb1a5b94e33d1b5dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Received Data Available Interrupt.  <br /></td></tr>
<tr class="separator:gab55d698618b036cb1a5b94e33d1b5dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc1e4757d4be3e5cc32633b18d7d3ef" id="r_ga2bc1e4757d4be3e5cc32633b18d7d3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_id_reg.html#ga2bc1e4757d4be3e5cc32633b18d7d3ef">IIR_LSRERR</a>&#160;&#160;&#160;BIT(2) | BIT(1)</td></tr>
<tr class="memdesc:ga2bc1e4757d4be3e5cc32633b18d7d3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Line Status.  <br /></td></tr>
<tr class="separator:ga2bc1e4757d4be3e5cc32633b18d7d3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99204928d0bfb9e3b08b4483c31d05f4" id="r_ga99204928d0bfb9e3b08b4483c31d05f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_id_reg.html#ga99204928d0bfb9e3b08b4483c31d05f4">IIR_DATA_RDY</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga99204928d0bfb9e3b08b4483c31d05f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received Data Available.  <br /></td></tr>
<tr class="separator:ga99204928d0bfb9e3b08b4483c31d05f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea4e5538ef8d80d481b71e3a7919092" id="r_ga3ea4e5538ef8d80d481b71e3a7919092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_id_reg.html#ga3ea4e5538ef8d80d481b71e3a7919092">IIR_CHAR_TOUT</a>&#160;&#160;&#160;BIT(3) | BIT(2)</td></tr>
<tr class="memdesc:ga3ea4e5538ef8d80d481b71e3a7919092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Timeout (FIFO)  <br /></td></tr>
<tr class="separator:ga3ea4e5538ef8d80d481b71e3a7919092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449d598879e08018235600302c38238d" id="r_ga449d598879e08018235600302c38238d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_id_reg.html#ga449d598879e08018235600302c38238d">IIR_THR_RDY</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga449d598879e08018235600302c38238d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty.  <br /></td></tr>
<tr class="separator:ga449d598879e08018235600302c38238d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad329bde1d6b6429ada5ea03d1c1f6b26" id="r_gad329bde1d6b6429ada5ea03d1c1f6b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___int_id_reg.html#gad329bde1d6b6429ada5ea03d1c1f6b26">IIR_NONE</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gad329bde1d6b6429ada5ea03d1c1f6b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, no interrupt is pending.  <br /></td></tr>
<tr class="separator:gad329bde1d6b6429ada5ea03d1c1f6b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
