{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 12:56:32 2013 " "Info: Processing started: Thu Mar 14 12:56:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_root.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_ROOT-ROM_arch " "Info: Found design unit 1: ROM_ROOT-ROM_arch" {  } { { "ROM_ROOT.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_ROOT.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_ROOT " "Info: Found entity 1: ROM_ROOT" {  } { { "ROM_ROOT.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_ROOT.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_division.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_1-ROM_arch " "Info: Found design unit 1: ROM_1-ROM_arch" {  } { { "ROM_Division.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_Division.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Info: Found entity 1: ROM_1" {  } { { "ROM_Division.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_Division.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rombcd2bin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rombcd2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMBCD2bin-ROM_arch " "Info: Found design unit 1: ROMBCD2bin-ROM_arch" {  } { { "ROMBCD2bin.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROMBCD2bin.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROMBCD2bin " "Info: Found entity 1: ROMBCD2bin" {  } { { "ROMBCD2bin.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROMBCD2bin.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bin_to_bcd_uc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_bin_to_bcd_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_Bin_to_BCD_uC-ROM_arch " "Info: Found design unit 1: ROM_Bin_to_BCD_uC-ROM_arch" {  } { { "ROM_Bin_to_BCD_uC.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_Bin_to_BCD_uC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Bin_to_BCD_uC " "Info: Found entity 1: ROM_Bin_to_BCD_uC" {  } { { "ROM_Bin_to_BCD_uC.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM_Bin_to_BCD_uC.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDec-SevenSegDec " "Info: Found design unit 1: SevenSegDec-SevenSegDec" {  } { { "SevenSegDec.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/SevenSegDec.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDec " "Info: Found entity 1: SevenSegDec" {  } { { "SevenSegDec.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/SevenSegDec.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM256x16-ROM_arch " "Info: Found design unit 1: ROM256x16-ROM_arch" {  } { { "ROM.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM256X16 " "Info: Found entity 1: ROM256X16" {  } { { "ROM.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Reg " "Info: Found design unit 1: Reg-Reg" {  } { { "Reg.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Reg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arch " "Info: Found design unit 1: pc-pc_arch" {  } { { "pc.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/pc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file microcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcontroller-microcontroller " "Info: Found design unit 1: microcontroller-microcontroller" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 microcontroller " "Info: Found entity 1: microcontroller" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Info: Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR " "Info: Found design unit 1: MAR-MAR" {  } { { "MAR.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/MAR.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/MAR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR " "Info: Found design unit 1: IR-IR" {  } { { "IR.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/IR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defs.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEFS " "Info: Found design unit 1: DEFS" {  } { { "DEFS.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/DEFS.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Debounce " "Info: Found design unit 1: Debounce-Debounce" {  } { { "Debounce.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Debounce.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Debounce.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_arch " "Info: Found design unit 1: controller-controller_arch" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Info: Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ALU.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_state.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file three_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Three_state-Three_state " "Info: Found design unit 1: Three_state-Three_state" {  } { { "Three_state.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Three_state.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Three_state " "Info: Found entity 1: Three_state" {  } { { "Three_state.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/Three_state.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIcrocontroller " "Info: Elaborating entity \"MIcrocontroller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Info: Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "microcontroller.vhd" "U1" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:U1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:U1\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:U1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:U1\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:U1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"memory:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BYPASS " "Info: Parameter \"init_file\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kc1 " "Info: Found entity 1: altsyncram_5kc1" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kc1 memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated " "Info: Elaborating entity \"altsyncram_5kc1\" for hierarchy \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/BYPASS.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/BYPASS.mif -- setting all initial values to 0" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDec SevenSegDec:U10 " "Info: Elaborating entity \"SevenSegDec\" for hierarchy \"SevenSegDec:U10\"" {  } { { "microcontroller.vhd" "U10" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:U11 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:U11\"" {  } { { "microcontroller.vhd" "U11" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three_state Three_state:U13 " "Info: Elaborating entity \"Three_state\" for hierarchy \"Three_state:U13\"" {  } { { "microcontroller.vhd" "U13" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U2 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:U2\"" {  } { { "microcontroller.vhd" "U2" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U3 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:U3\"" {  } { { "microcontroller.vhd" "U3" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:U4\"" {  } { { "microcontroller.vhd" "U4" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:U5 " "Info: Elaborating entity \"MAR\" for hierarchy \"MAR:U5\"" {  } { { "microcontroller.vhd" "U5" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM256X16 ROM256X16:U6 " "Info: Elaborating entity \"ROM256X16\" for hierarchy \"ROM256X16:U6\"" {  } { { "microcontroller.vhd" "U6" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U7 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:U7\"" {  } { { "microcontroller.vhd" "U7" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Info: Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "microcontroller.vhd" "U8" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:U3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:U3\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "d:/altera/11.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:U3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:U3\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/11.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:U3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:U3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/11.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Info: Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[3\] Reg:U12\|Q\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[3\]\" to the node \"Reg:U12\|Q\[3\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[2\] Reg:U12\|Q\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[2\]\" to the node \"Reg:U12\|Q\[2\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[1\] Reg:U12\|Q\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[1\]\" to the node \"Reg:U12\|Q\[1\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[0\] Reg:U12\|Q\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[0\]\" to the node \"Reg:U12\|Q\[0\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM256X16:U6\|data_rom\[7\] Reg:U12\|Q\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"ROM256X16:U6\|data_rom\[7\]\" to the node \"Reg:U12\|Q\[7\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/ROM.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[6\] Reg:U12\|Q\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[6\]\" to the node \"Reg:U12\|Q\[6\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[5\] Reg:U12\|Q\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[5\]\" to the node \"Reg:U12\|Q\[5\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[4\] Reg:U12\|Q\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[4\]\" to the node \"Reg:U12\|Q\[4\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[15\] IR:U4\|IR_reg\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[15\]\" to the node \"IR:U4\|IR_reg\[7\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[14\] IR:U4\|IR_reg\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[14\]\" to the node \"IR:U4\|IR_reg\[6\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[13\] IR:U4\|IR_reg\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[13\]\" to the node \"IR:U4\|IR_reg\[5\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[12\] IR:U4\|IR_reg\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[12\]\" to the node \"IR:U4\|IR_reg\[4\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[11\] IR:U4\|IR_reg\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:U1\|data\[11\]\" to the node \"IR:U4\|IR_reg\[3\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seg0\[7\] VCC " "Warning (13410): Pin \"Seg0\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg1\[7\] VCC " "Warning (13410): Pin \"Seg1\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg2\[7\] VCC " "Warning (13410): Pin \"Seg2\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg3\[7\] VCC " "Warning (13410): Pin \"Seg3\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:U2\|present_state.I7 " "Info: Register \"controller:U2\|present_state.I7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Info: Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Info: Implemented 429 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Info: Implemented 13 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 12:57:19 2013 " "Info: Processing ended: Thu Mar 14 12:57:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Info: Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 12:57:45 2013 " "Info: Processing started: Thu Mar 14 12:57:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIcrocontroller EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"MIcrocontroller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 959 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 960 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 961 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 45 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seg0\[7\] " "Info: Pin Seg0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Seg0[7] } } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 35 0 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seg1\[7\] " "Info: Pin Seg1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Seg1[7] } } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 36 0 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seg2\[7\] " "Info: Pin Seg2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Seg2[7] } } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 37 0 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seg3\[7\] " "Info: Pin Seg3\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Seg3[7] } } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 38 0 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "MIcrocontroller.sdc " "Info: Reading SDC File: 'MIcrocontroller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          Clk " "Info:   10.000          Clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:U2\|present_state.R1 " "Info: Destination node controller:U2\|present_state.R1" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:U2|present_state.R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:U2\|present_state.I2 " "Info: Destination node controller:U2\|present_state.I2" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:U2|present_state.I2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:U2\|present_state.I5 " "Info: Destination node controller:U2\|present_state.I5" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:U2|present_state.I5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:U2\|present_state.I10 " "Info: Destination node controller:U2\|present_state.I10" {  } { { "controller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/controller.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:U2|present_state.I10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:U1\|clock " "Info: Destination node memory:U1\|clock" {  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:U1|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 274 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "microcontroller.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/microcontroller.vhd" 31 0 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:U1\|clock  " "Info: Automatically promoted node memory:U1\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.vhd" "" { Text "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/memory.vhd" 20 -1 0 } } { "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:U1|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/" { { 0 { 0 ""} 0 274 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 32 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y14 X24_Y27 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[0\] 0 " "Info: Pin \"Seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[1\] 0 " "Info: Pin \"Seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[2\] 0 " "Info: Pin \"Seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[3\] 0 " "Info: Pin \"Seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[4\] 0 " "Info: Pin \"Seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[5\] 0 " "Info: Pin \"Seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[6\] 0 " "Info: Pin \"Seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[7\] 0 " "Info: Pin \"Seg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[0\] 0 " "Info: Pin \"Seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[1\] 0 " "Info: Pin \"Seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[2\] 0 " "Info: Pin \"Seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[3\] 0 " "Info: Pin \"Seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[4\] 0 " "Info: Pin \"Seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[5\] 0 " "Info: Pin \"Seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[6\] 0 " "Info: Pin \"Seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[7\] 0 " "Info: Pin \"Seg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[0\] 0 " "Info: Pin \"Seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[1\] 0 " "Info: Pin \"Seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[2\] 0 " "Info: Pin \"Seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[3\] 0 " "Info: Pin \"Seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[4\] 0 " "Info: Pin \"Seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[5\] 0 " "Info: Pin \"Seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[6\] 0 " "Info: Pin \"Seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[7\] 0 " "Info: Pin \"Seg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[0\] 0 " "Info: Pin \"Seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[1\] 0 " "Info: Pin \"Seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[2\] 0 " "Info: Pin \"Seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[3\] 0 " "Info: Pin \"Seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[4\] 0 " "Info: Pin \"Seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[5\] 0 " "Info: Pin \"Seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[6\] 0 " "Info: Pin \"Seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[7\] 0 " "Info: Pin \"Seg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/MIcrocontroller.fit.smsg " "Info: Generated suppressed messages file D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/MIcrocontroller.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 12:58:23 2013 " "Info: Processing ended: Thu Mar 14 12:58:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 12:58:52 2013 " "Info: Processing started: Thu Mar 14 12:58:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_sta MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 12:59:00 2013 " "Info: Processing started: Thu Mar 14 12:59:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 12:59:36 2013 " "Info: Processing ended: Thu Mar 14 12:59:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "MIcrocontroller.sdc " "Info: Reading SDC File: 'MIcrocontroller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.029 " "Info: Worst-case setup slack is -8.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.029      -145.736 Clk  " "Info:    -8.029      -145.736 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Info: Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clk  " "Info:     0.445         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.436 " "Info: Worst-case minimum pulse width slack is 2.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.436         0.000 Clk  " "Info:     2.436         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[0\] 0 " "Info: Pin \"Seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[1\] 0 " "Info: Pin \"Seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[2\] 0 " "Info: Pin \"Seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[3\] 0 " "Info: Pin \"Seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[4\] 0 " "Info: Pin \"Seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[5\] 0 " "Info: Pin \"Seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[6\] 0 " "Info: Pin \"Seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[7\] 0 " "Info: Pin \"Seg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[0\] 0 " "Info: Pin \"Seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[1\] 0 " "Info: Pin \"Seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[2\] 0 " "Info: Pin \"Seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[3\] 0 " "Info: Pin \"Seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[4\] 0 " "Info: Pin \"Seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[5\] 0 " "Info: Pin \"Seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[6\] 0 " "Info: Pin \"Seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[7\] 0 " "Info: Pin \"Seg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[0\] 0 " "Info: Pin \"Seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[1\] 0 " "Info: Pin \"Seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[2\] 0 " "Info: Pin \"Seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[3\] 0 " "Info: Pin \"Seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[4\] 0 " "Info: Pin \"Seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[5\] 0 " "Info: Pin \"Seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[6\] 0 " "Info: Pin \"Seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[7\] 0 " "Info: Pin \"Seg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[0\] 0 " "Info: Pin \"Seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[1\] 0 " "Info: Pin \"Seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[2\] 0 " "Info: Pin \"Seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[3\] 0 " "Info: Pin \"Seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[4\] 0 " "Info: Pin \"Seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[5\] 0 " "Info: Pin \"Seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[6\] 0 " "Info: Pin \"Seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[7\] 0 " "Info: Pin \"Seg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.551 " "Info: Worst-case setup slack is -0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551        -1.712 Clk  " "Info:    -0.551        -1.712 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Info: Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 Clk  " "Info:     0.190         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.500 " "Info: Worst-case minimum pulse width slack is 2.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500         0.000 Clk  " "Info:     2.500         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 12:59:43 2013 " "Info: Processing ended: Thu Mar 14 12:59:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Info: Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 12:59:58 2013 " "Info: Processing started: Thu Mar 14 12:59:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIcrocontroller.vho\", \"MIcrocontroller_fast.vho MIcrocontroller_vhd.sdo MIcrocontroller_vhd_fast.sdo D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/simulation/modelsim/ simulation " "Info: Generated files \"MIcrocontroller.vho\", \"MIcrocontroller_fast.vho\", \"MIcrocontroller_vhd.sdo\" and \"MIcrocontroller_vhd_fast.sdo\" in directory \"D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/simulation/modelsim/MIcrocontroller_dump_all_vcd_nodes.tcl " "Info: Writing VCD Dump Commands for all nodes to D:/Korisnici/Borko/MALTA_MCAST/ZaMaltu/Quartus_microcontroller/simulation/modelsim/MIcrocontroller_dump_all_vcd_nodes.tcl" {  } {  } 0 0 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 13:00:11 2013 " "Info: Processing ended: Thu Mar 14 13:00:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II " "Info: Running Quartus II PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 13:00:14 2013 " "Info: Processing started: Thu Mar 14 13:00:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "simulation/modelsim/MIcrocontroller.vcd 150.0 us 200.0 us " "Info: Starting scan of VCD file simulation/modelsim/MIcrocontroller.vcd (150.0 us to 200.0 us) for signal static probabilities and transition densities" {  } {  } 0 0 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "simulation/modelsim/MIcrocontroller.vcd 150.0 us 200.0 us " "Info: Finished scan of VCD file simulation/modelsim/MIcrocontroller.vcd (150.0 us to 200.0 us) for signal static probabilities and transition densities" {  } {  } 0 0 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "MIcrocontroller.sdc " "Info: Reading SDC File: 'MIcrocontroller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPAN_PAN_LOSS_OF_SIGNAL_ACTIVITY_SOURCE_INFO" "" "Info: Detailed signal activity file source information is not written to output Signal Activity File." {  } {  } 0 0 "Detailed signal activity file source information is not written to output Signal Activity File." 0 0 "" 0 -1}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "Warning: No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 0 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "" 0 -1}
{ "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[0\] 0 " "Warning: Pin \"Seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[1\] 0 " "Warning: Pin \"Seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[2\] 0 " "Warning: Pin \"Seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[3\] 0 " "Warning: Pin \"Seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[4\] 0 " "Warning: Pin \"Seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[5\] 0 " "Warning: Pin \"Seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[6\] 0 " "Warning: Pin \"Seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg0\[7\] 0 " "Warning: Pin \"Seg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[0\] 0 " "Warning: Pin \"Seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[1\] 0 " "Warning: Pin \"Seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[2\] 0 " "Warning: Pin \"Seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[3\] 0 " "Warning: Pin \"Seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[4\] 0 " "Warning: Pin \"Seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[5\] 0 " "Warning: Pin \"Seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[6\] 0 " "Warning: Pin \"Seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg1\[7\] 0 " "Warning: Pin \"Seg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[0\] 0 " "Warning: Pin \"Seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[1\] 0 " "Warning: Pin \"Seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[2\] 0 " "Warning: Pin \"Seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[3\] 0 " "Warning: Pin \"Seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[4\] 0 " "Warning: Pin \"Seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[5\] 0 " "Warning: Pin \"Seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[6\] 0 " "Warning: Pin \"Seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg2\[7\] 0 " "Warning: Pin \"Seg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[0\] 0 " "Warning: Pin \"Seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[1\] 0 " "Warning: Pin \"Seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[2\] 0 " "Warning: Pin \"Seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[3\] 0 " "Warning: Pin \"Seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[4\] 0 " "Warning: Pin \"Seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[5\] 0 " "Warning: Pin \"Seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[6\] 0 " "Warning: Pin \"Seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Seg3\[7\] 0 " "Warning: Pin \"Seg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "1.341 millions of transitions / sec " "Info: Average toggle rate for this design is 1.341 millions of transitions / sec" {  } {  } 0 0 "Average toggle rate for this design is %1!s!" 0 0 "" 0 -1}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "72.58 mW " "Info: Total thermal power estimate for the design is 72.58 mW" {  } { { "d:/altera/11.0sp1/quartus/bin/Report_Window_01.qrpt" "" { Report "d:/altera/11.0sp1/quartus/bin/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 0 "Total thermal power estimate for the design is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 34 s Quartus II " "Info: Quartus II PowerPlay Power Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 13:00:31 2013 " "Info: Processing ended: Thu Mar 14 13:00:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info: Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
