Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: FPGAXC3_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGAXC3_Test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGAXC3_Test"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : FPGAXC3_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Verilog HDL/Uart_Tx.v" in library work
Compiling verilog file "Verilog HDL/Uart_Rx.v" in library work
Module <Uart_Tx> compiled
Compiling verilog file "Verilog HDL/Uart_ClkDiv.v" in library work
Module <Uart_Rx> compiled
Compiling verilog file "Verilog HDL/Key.v" in library work
Module <Uart_ClkDiv> compiled
Compiling verilog file "Verilog HDL/AD_Table.v" in library work
Module <Key> compiled
Compiling verilog file "Verilog HDL/AD_SPI_Trans.v" in library work
Module <AD_Table> compiled
Compiling verilog file "Verilog HDL/Uart_Top.v" in library work
Module <AD_SPI_Trans> compiled
Compiling verilog file "Verilog HDL/Red_LED.v" in library work
Module <Uart_Top> compiled
Compiling verilog file "Verilog HDL/LED_Nixietube.v" in library work
Module <Red_LED> compiled
Compiling verilog file "Verilog HDL/AD_Top.v" in library work
Module <LED_Nixietube> compiled
Compiling verilog file "Verilog HDL/FPGAXC3_Test.v" in library work
Module <AD_Top> compiled
Module <FPGAXC3_Test> compiled
No errors in compilation
Analysis of file <"FPGAXC3_Test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGAXC3_Test> in library <work>.

Analyzing hierarchy for module <LED_Nixietube> in library <work> with parameters.
	Display_0 = "11111100"
	Display_1 = "01100000"
	Display_2 = "11011010"
	Display_3 = "11110010"
	Display_4 = "01100110"
	Display_5 = "10110110"
	Display_6 = "10111110"
	Display_7 = "11100000"
	Display_8 = "11111110"
	Display_9 = "11110110"
	Display_DP = "00000001"

Analyzing hierarchy for module <Red_LED> in library <work>.

Analyzing hierarchy for module <AD_Top> in library <work> with parameters.
	Init_Auto1Mode_Frame1 = "1000000000000000"
	Init_Auto1Mode_Frame2 = "0000000000001111"
	Init_Auto2Mode = "1001000101000000"
	Init_ManualMode = "0001100001000000"
	Init_Set_Alarm_Frame1 = "1101000000000000"
	Init_Set_Alarm_Frame2 = "1111001111111111"
	Init_Set_GPIO = "0100000010001011"
	Remain_Mode = "0000000000000000"
	Reset = "0100001000000000"
	Status_Init = "00"
	Status_Init_Auto1Mode_Frame1 = "001"
	Status_Init_Auto1Mode_Frame2 = "010"
	Status_Init_Auto2Mode = "011"
	Status_Init_ManualMode = "000"
	Status_Init_SetAlarm_Frame1 = "100"
	Status_Init_SetAlarm_Frame2 = "101"
	Status_Init_SetGPIO = "110"
	Status_Remain_Mode = "10"
	Status_Reset = "11"
	Status_Set_Mode = "01"

Analyzing hierarchy for module <Uart_Top> in library <work> with parameters.
	Check_Data = "001"
	Save_Data = "010"
	State_Delay = "100"
	Trans_Data = "011"
	Wait_Rdsig = "000"

Analyzing hierarchy for module <Key> in library <work>.

Analyzing hierarchy for module <AD_SPI_Trans> in library <work>.

Analyzing hierarchy for module <AD_Table> in library <work>.

Analyzing hierarchy for module <Uart_ClkDiv> in library <work>.

Analyzing hierarchy for module <Uart_Tx> in library <work> with parameters.
	paritymode = "0"

Analyzing hierarchy for module <Uart_Rx> in library <work> with parameters.
	paritymode = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGAXC3_Test>.
Module <FPGAXC3_Test> is correct for synthesis.
 
Analyzing module <LED_Nixietube> in library <work>.
	Display_0 = 8'b11111100
	Display_1 = 8'b01100000
	Display_2 = 8'b11011010
	Display_3 = 8'b11110010
	Display_4 = 8'b01100110
	Display_5 = 8'b10110110
	Display_6 = 8'b10111110
	Display_7 = 8'b11100000
	Display_8 = 8'b11111110
	Display_9 = 8'b11110110
	Display_DP = 8'b00000001
Module <LED_Nixietube> is correct for synthesis.
 
Analyzing module <Red_LED> in library <work>.
Module <Red_LED> is correct for synthesis.
 
Analyzing module <Key> in library <work>.
Module <Key> is correct for synthesis.
 
Analyzing module <AD_Top> in library <work>.
	Init_Auto1Mode_Frame1 = 16'b1000000000000000
	Init_Auto1Mode_Frame2 = 16'b0000000000001111
	Init_Auto2Mode = 16'b1001000101000000
	Init_ManualMode = 16'b0001100001000000
	Init_Set_Alarm_Frame1 = 16'b1101000000000000
	Init_Set_Alarm_Frame2 = 16'b1111001111111111
	Init_Set_GPIO = 16'b0100000010001011
	Remain_Mode = 16'b0000000000000000
	Reset = 16'b0100001000000000
	Status_Init = 2'b00
	Status_Init_Auto1Mode_Frame1 = 3'b001
	Status_Init_Auto1Mode_Frame2 = 3'b010
	Status_Init_Auto2Mode = 3'b011
	Status_Init_ManualMode = 3'b000
	Status_Init_SetAlarm_Frame1 = 3'b100
	Status_Init_SetAlarm_Frame2 = 3'b101
	Status_Init_SetGPIO = 3'b110
	Status_Remain_Mode = 2'b10
	Status_Reset = 2'b11
	Status_Set_Mode = 2'b01
Module <AD_Top> is correct for synthesis.
 
Analyzing module <AD_SPI_Trans> in library <work>.
Module <AD_SPI_Trans> is correct for synthesis.
 
Analyzing module <AD_Table> in library <work>.
Module <AD_Table> is correct for synthesis.
 
Analyzing module <Uart_Top> in library <work>.
	Check_Data = 3'b001
	Save_Data = 3'b010
	State_Delay = 3'b100
	Trans_Data = 3'b011
	Wait_Rdsig = 3'b000
INFO:Xst:1433 - Contents of array <Char> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <Error_Char> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <Uart_Top> is correct for synthesis.
 
Analyzing module <Uart_ClkDiv> in library <work>.
Module <Uart_ClkDiv> is correct for synthesis.
 
Analyzing module <Uart_Tx> in library <work>.
	paritymode = 1'b0
Module <Uart_Tx> is correct for synthesis.
 
Analyzing module <Uart_Rx> in library <work>.
	paritymode = 1'b0
Module <Uart_Rx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LED_Nixietube>.
    Related source file is "Verilog HDL/LED_Nixietube.v".
WARNING:Xst:647 - Input <Data_Bin<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Num_Display<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <SEG>.
    Found T flip-flop for signal <COM_Cnt>.
    Found 1-bit register for signal <Div_CLK>.
    Found 13-bit up counter for signal <Div_Cnt>.
    Found 13-bit comparator less for signal <Div_Cnt$cmp_lt0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <LED_Nixietube> synthesized.


Synthesizing Unit <Key>.
    Related source file is "Verilog HDL/Key.v".
    Found 1-bit register for signal <Div_CLK>.
    Found 16-bit up counter for signal <Div_Cnt>.
    Found 24-bit register for signal <Key_Temp>.
    Found 12-bit adder for signal <Key_Temp_0$add0000> created at line 31.
    Found 12-bit adder for signal <Key_Temp_1$add0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Key> synthesized.


Synthesizing Unit <AD_SPI_Trans>.
    Related source file is "Verilog HDL/AD_SPI_Trans.v".
    Found 1-bit register for signal <CS>.
    Found 16-bit register for signal <Data_In>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <SDO>.
    Found 5-bit comparator less for signal <CS$cmp_lt0000> created at line 62.
    Found 5-bit up counter for signal <CS_Cnt>.
    Found 5-bit comparator less for signal <CS_Cnt$cmp_lt0000> created at line 54.
    Found 5-bit comparator greatequal for signal <Data_In_0$cmp_ge0000> created at line 94.
    Found 3-bit comparator greatequal for signal <SCLK$cmp_ge0000> created at line 39.
    Found 3-bit up counter for signal <SCLK_Cnt>.
    Found 3-bit comparator less for signal <SCLK_Cnt$cmp_lt0000> created at line 32.
    Found 3-bit comparator less for signal <SCLK_Cnt$cmp_lt0001> created at line 39.
    Found 5-bit up counter for signal <SDI_Bit>.
    Found 5-bit comparator less for signal <SDI_Bit$cmp_lt0000> created at line 94.
    Found 5-bit up counter for signal <SDO_Bit>.
    Found 5-bit comparator less for signal <SDO_Bit$cmp_lt0000> created at line 75.
    Summary:
	inferred   4 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <AD_SPI_Trans> synthesized.


Synthesizing Unit <AD_Table>.
    Related source file is "Verilog HDL/AD_Table.v".
    Found 4096x12-bit ROM for signal <BCD_Out$mux0000> created at line 12.
    Found 12-bit register for signal <BCD_Out>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <AD_Table> synthesized.


Synthesizing Unit <Uart_ClkDiv>.
    Related source file is "Verilog HDL/Uart_ClkDiv.v".
    Found 1-bit register for signal <Uart_CLK>.
    Found 8-bit up counter for signal <Uart_CLK_Cnt>.
    Found 8-bit comparator lessequal for signal <Uart_CLK_Cnt$cmp_le0000> created at line 17.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Uart_ClkDiv> synthesized.


Synthesizing Unit <Uart_Tx>.
    Related source file is "Verilog HDL/Uart_Tx.v".
    Found 1-bit register for signal <Idle>.
    Found 1-bit register for signal <Signal_Tx>.
    Found 1-bit register for signal <Presult>.
    Found 1-bit xor2 for signal <Presult$xor0000> created at line 54.
    Found 1-bit xor2 for signal <Presult$xor0001> created at line 61.
    Found 1-bit xor2 for signal <Presult$xor0002> created at line 68.
    Found 1-bit xor2 for signal <Presult$xor0003> created at line 75.
    Found 1-bit xor2 for signal <Presult$xor0004> created at line 82.
    Found 1-bit xor2 for signal <Presult$xor0005> created at line 89.
    Found 1-bit xor2 for signal <Presult$xor0006> created at line 96.
    Found 1-bit register for signal <Send>.
    Found 8-bit up counter for signal <Tx_Cnt>.
    Found 1-bit register for signal <WrsigBuf>.
    Found 1-bit register for signal <WrsigRise>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <Uart_Tx> synthesized.


Synthesizing Unit <Uart_Rx>.
    Related source file is "Verilog HDL/Uart_Rx.v".
    Found 1-bit register for signal <Rdsig>.
    Found 8-bit register for signal <Data_Rx>.
    Found 1-bit register for signal <FrameError_Flag>.
    Found 1-bit register for signal <DataError_Flag>.
    Found 8-bit up counter for signal <cnt>.
    Found 1-bit xor2 for signal <DataError_Flag$xor0000> created at line 124.
    Found 1-bit register for signal <Idle>.
    Found 1-bit register for signal <Presult>.
    Found 1-bit register for signal <Recieve>.
    Found 1-bit register for signal <RxBuf>.
    Found 1-bit register for signal <RxFall>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <Uart_Rx> synthesized.


Synthesizing Unit <Red_LED>.
    Related source file is "Verilog HDL/Red_LED.v".
    Found 4-bit updown counter for signal <LED>.
    Found 1-bit register for signal <Key_Signal>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Red_LED> synthesized.


Synthesizing Unit <AD_Top>.
    Related source file is "Verilog HDL/AD_Top.v".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <Status_Init_Sta>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | CS                        (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <Status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | CS                        (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x16-bit ROM for signal <Set_Mode$mux0000> created at line 156.
    Found 16-bit register for signal <Data_Out>.
    Found 1-bit register for signal <ReadData_Flag>.
    Found 16-bit register for signal <Set_Mode>.
    Found 16-bit register for signal <Set_Mode_Reg>.
    Found 16-bit comparator equal for signal <Status$cmp_eq0000> created at line 127.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <AD_Top> synthesized.


Synthesizing Unit <Uart_Top>.
    Related source file is "Verilog HDL/Uart_Top.v".
WARNING:Xst:646 - Signal <Idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <Error_Char> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <Char> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_2> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Uart_CLK                  (rising_edge)        |
    | Reset              | Sys_RST                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x8-bit ROM for signal <$varindex0001> created at line 137.
    Found 8x8-bit ROM for signal <$varindex0000> created at line 113.
    Found 4-bit register for signal <Char_Cnt>.
    Found 4-bit adder for signal <Char_Cnt$share0000>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit adder for signal <cnt$share0000> created at line 78.
    Found 8-bit register for signal <Data_Reg>.
    Found 8-bit register for signal <Data_Tx>.
    Found 1-bit register for signal <Error_Flag>.
    Found 1-bit register for signal <Wrsig>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Uart_Top> synthesized.


Synthesizing Unit <FPGAXC3_Test>.
    Related source file is "Verilog HDL/FPGAXC3_Test.v".
WARNING:Xst:1780 - Signal <QQ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Num> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AD_BCDOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AD_Address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Div_CLK>.
    Found 25-bit up counter for signal <Div_Cnt>.
    Found 25-bit comparator less for signal <Div_Cnt$cmp_lt0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <FPGAXC3_Test> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 4096x12-bit ROM                                       : 1
 4x16-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 10
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 3
 8-bit up counter                                      : 3
# Registers                                            : 59
 1-bit register                                        : 48
 12-bit register                                       : 3
 16-bit register                                       : 3
 4-bit register                                        : 1
 8-bit register                                        : 4
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 11
 13-bit comparator less                                : 1
 16-bit comparator equal                               : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 15-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Uart_Top/State/FSM> on signal <State[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <AD_Top/Status/FSM> on signal <Status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <AD_Top/Status_Init_Sta/FSM> on signal <Status_Init_Sta[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
WARNING:Xst:1290 - Hierarchical block <AD_Table> is unconnected in block <AD_Top>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <SEG_0> has a constant value of 0 in block <LED_Nixietube>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <AD_Table>.
INFO:Xst:3044 - The ROM <Mrom_BCD_Out_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <BCD_Out>.
INFO:Xst:3225 - The RAM <Mrom_BCD_Out_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Table_CLK>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Data_In>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <BCD_Out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AD_Table> synthesized (advanced).

Synthesizing (advanced) Unit <AD_Top>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Set_Mode_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <AD_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 4096x12-bit single-port block RAM                     : 1
# ROMs                                                 : 3
 4x16-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 10
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 3
 8-bit up counter                                      : 3
# Registers                                            : 157
 Flip-Flops                                            : 157
# Comparators                                          : 11
 13-bit comparator less                                : 1
 16-bit comparator equal                               : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 15-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <SEG_0> has a constant value of 0 in block <LED_Nixietube>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Set_Mode_15> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_14> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_13> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_12> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_11> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_9> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_6> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_5> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_4> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_3> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_2> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_1> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_0> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_15> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_14> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_13> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_12> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_11> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_9> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_6> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_5> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_4> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_3> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_2> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_1> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_0> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Data_Out_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FPGAXC3_Test> ...

Optimizing unit <Key> ...

Optimizing unit <AD_SPI_Trans> ...

Optimizing unit <AD_Table> ...

Optimizing unit <Uart_ClkDiv> ...

Optimizing unit <Uart_Tx> ...

Optimizing unit <Uart_Rx> ...

Optimizing unit <LED_Nixietube> ...

Optimizing unit <Red_LED> ...

Optimizing unit <AD_Top> ...

Optimizing unit <Uart_Top> ...
WARNING:Xst:2677 - Node <ReadData_Flag> of sequential type is unconnected in block <AD_Top>.
WARNING:Xst:2677 - Node <Data_In_0> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_1> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_2> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_3> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_4> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_5> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_6> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_7> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_8> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_9> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_10> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_11> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_12> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_13> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_14> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <Data_In_15> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <SDI_Bit_0> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <SDI_Bit_1> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <SDI_Bit_2> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <SDI_Bit_3> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:2677 - Node <SDI_Bit_4> of sequential type is unconnected in block <AD_SPI_Trans>.
WARNING:Xst:1290 - Hierarchical block <AD_Table> is unconnected in block <AD_Top>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGAXC3_Test, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGAXC3_Test.ngr
Top Level Output File Name         : FPGAXC3_Test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 508
#      GND                         : 8
#      INV                         : 19
#      LUT1                        : 42
#      LUT2                        : 34
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 68
#      LUT3_D                      : 3
#      LUT3_L                      : 10
#      LUT4                        : 152
#      LUT4_D                      : 13
#      LUT4_L                      : 22
#      MUXCY                       : 48
#      MUXF5                       : 20
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 6
#      XORCY                       : 53
# FlipFlops/Latches                : 190
#      FD                          : 38
#      FDC                         : 35
#      FDCE                        : 7
#      FDE                         : 23
#      FDE_1                       : 1
#      FDP                         : 1
#      FDR                         : 60
#      FDRE                        : 5
#      FDS                         : 17
#      FDSE                        : 3
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 6
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      201  out of   4656     4%  
 Number of Slice Flip Flops:            190  out of   9312     2%  
 Number of 4 input LUTs:                370  out of   9312     3%  
 Number of IOs:                          26
 Number of bonded IOBs:                  25  out of     66    37%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
Sys_CLK                            | BUFGP                        | 48    |
LED_Nixietube/Div_CLK              | NONE(LED_Nixietube/SEG_2)    | 8     |
Red_LED/Key_Signal                 | NONE(Red_LED/LED_0)          | 4     |
Red_LED/Key/Div_CLK1               | BUFG                         | 24    |
AD_Top/AD_SPI_Trans/CS1            | BUFG                         | 22    |
AD_Top/AD_SPI_Trans/SCLK           | NONE(AD_Top/AD_SPI_Trans/SDO)| 11    |
Uart_Top/Uart_ClkDiv/Uart_CLK1     | BUFG                         | 73    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+--------------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                      | Load  |
-------------------------------------------------------------------------+--------------------------------------+-------+
Uart_Top/State_FSM_Acst_FSM_inv(Uart_Top/State_FSM_Acst_FSM_inv1_INV_0:O)| NONE(Uart_Top/Char_Cnt_0)            | 26    |
Uart_Top/Uart_Rx/RST_inv(Uart_Top/Uart_Rx/RST_inv1_INV_0:O)              | NONE(Uart_Top/Uart_Rx/DataError_Flag)| 13    |
Red_LED/Sys_RST_inv(Red_LED/Sys_RST_inv1_INV_0:O)                        | NONE(Red_LED/LED_0)                  | 4     |
-------------------------------------------------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.764ns (Maximum Frequency: 147.842MHz)
   Minimum input arrival time before clock: 5.753ns
   Maximum output required time after clock: 7.279ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sys_CLK'
  Clock period: 5.082ns (frequency: 196.773MHz)
  Total number of paths / destination ports: 755 / 88
-------------------------------------------------------------------------
Delay:               5.082ns (Levels of Logic = 2)
  Source:            Red_LED/Key/Div_Cnt_3 (FF)
  Destination:       Red_LED/Key/Div_Cnt_0 (FF)
  Source Clock:      Sys_CLK rising
  Destination Clock: Sys_CLK rising

  Data Path: Red_LED/Key/Div_Cnt_3 to Red_LED/Key/Div_Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Div_Cnt_3 (Div_Cnt_3)
     LUT4:I0->O            1   0.704   0.499  Div_Cnt_cmp_eq000022 (Div_Cnt_cmp_eq000022)
     LUT4:I1->O           17   0.704   1.051  Div_Cnt_cmp_eq000070 (Div_Cnt_cmp_eq0000)
     FDR:R                     0.911          Div_Cnt_0
    ----------------------------------------
    Total                      5.082ns (2.910ns logic, 2.172ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED_Nixietube/Div_CLK'
  Clock period: 3.734ns (frequency: 267.809MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               3.734ns (Levels of Logic = 1)
  Source:            LED_Nixietube/COM_Cnt_0 (FF)
  Destination:       LED_Nixietube/SEG_3 (FF)
  Source Clock:      LED_Nixietube/Div_CLK rising
  Destination Clock: LED_Nixietube/Div_CLK rising

  Data Path: LED_Nixietube/COM_Cnt_0 to LED_Nixietube/SEG_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  COM_Cnt_0 (COM_Cnt_0)
     LUT4:I0->O            1   0.704   0.420  SEG_mux0000<4>13 (SEG_mux0000<4>13)
     FDS:S                     0.911          SEG_3
    ----------------------------------------
    Total                      3.734ns (2.206ns logic, 1.528ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Red_LED/Key_Signal'
  Clock period: 4.005ns (frequency: 249.688MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               4.005ns (Levels of Logic = 2)
  Source:            Red_LED/LED_1 (FF)
  Destination:       Red_LED/LED_3 (FF)
  Source Clock:      Red_LED/Key_Signal rising
  Destination Clock: Red_LED/Key_Signal rising

  Data Path: Red_LED/LED_1 to Red_LED/LED_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.243  LED_1 (LED_1)
     LUT4:I0->O            1   0.704   0.455  Result<3>_SW1 (N3)
     LUT4:I2->O            1   0.704   0.000  Result<3> (Result<3>)
     FDCE:D                    0.308          LED_3
    ----------------------------------------
    Total                      4.005ns (2.307ns logic, 1.698ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Red_LED/Key/Div_CLK1'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            Red_LED/Key/Key_Temp_0_0 (FF)
  Destination:       Red_LED/Key/Key_Temp_0_1 (FF)
  Source Clock:      Red_LED/Key/Div_CLK1 rising
  Destination Clock: Red_LED/Key/Div_CLK1 rising

  Data Path: Red_LED/Key/Key_Temp_0_0 to Red_LED/Key/Key_Temp_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  Key_Temp_0_0 (Key_Temp_0_0)
     FD:D                      0.308          Key_Temp_0_1
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD_Top/AD_SPI_Trans/CS1'
  Clock period: 4.513ns (frequency: 221.582MHz)
  Total number of paths / destination ports: 152 / 32
-------------------------------------------------------------------------
Delay:               4.513ns (Levels of Logic = 3)
  Source:            AD_Top/Set_Mode_Reg_7 (FF)
  Destination:       AD_Top/Data_Out_2 (FF)
  Source Clock:      AD_Top/AD_SPI_Trans/CS1 rising
  Destination Clock: AD_Top/AD_SPI_Trans/CS1 rising

  Data Path: AD_Top/Set_Mode_Reg_7 to AD_Top/Data_Out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  Set_Mode_Reg_7 (Set_Mode_Reg_7)
     LUT4_D:I1->LO         1   0.704   0.179  Status_cmp_eq000021 (N9)
     LUT2:I1->O            9   0.704   0.824  Data_Out_mux0000<7>11 (Set_Mode_Reg_not0001)
     LUT4:I3->O            1   0.704   0.000  Data_Out_mux0000<9>1 (Data_Out_mux0000<9>)
     FD:D                      0.308          Data_Out_9
    ----------------------------------------
    Total                      4.513ns (3.011ns logic, 1.502ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD_Top/AD_SPI_Trans/SCLK'
  Clock period: 5.612ns (frequency: 178.190MHz)
  Total number of paths / destination ports: 99 / 22
-------------------------------------------------------------------------
Delay:               5.612ns (Levels of Logic = 3)
  Source:            AD_Top/AD_SPI_Trans/SDO_Bit_3 (FF)
  Destination:       AD_Top/AD_SPI_Trans/SDO (FF)
  Source Clock:      AD_Top/AD_SPI_Trans/SCLK falling
  Destination Clock: AD_Top/AD_SPI_Trans/SCLK falling

  Data Path: AD_Top/AD_SPI_Trans/SDO_Bit_3 to AD_Top/AD_SPI_Trans/SDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  SDO_Bit_3 (SDO_Bit_3)
     LUT2:I0->O            1   0.704   0.424  SDO_Bit_cmp_lt00001_SW0 (N4)
     LUT4:I3->O            6   0.704   0.748  SDO_Bit_cmp_lt00001 (SDO_Bit_cmp_lt0000)
     LUT2:I1->O            1   0.704   0.420  SDO_not00011 (SDO_not0001)
     FDE_1:CE                  0.555          SDO
    ----------------------------------------
    Total                      5.612ns (3.258ns logic, 2.354ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Uart_Top/Uart_ClkDiv/Uart_CLK1'
  Clock period: 6.764ns (frequency: 147.842MHz)
  Total number of paths / destination ports: 1357 / 89
-------------------------------------------------------------------------
Delay:               6.764ns (Levels of Logic = 4)
  Source:            Uart_Top/Char_Cnt_0 (FF)
  Destination:       Uart_Top/Data_Tx_4 (FF)
  Source Clock:      Uart_Top/Uart_ClkDiv/Uart_CLK1 rising
  Destination Clock: Uart_Top/Uart_ClkDiv/Uart_CLK1 rising

  Data Path: Uart_Top/Char_Cnt_0 to Uart_Top/Data_Tx_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.591   1.264  Char_Cnt_0 (Char_Cnt_0)
     LUT4:I3->O            7   0.704   0.712  State_cmp_eq00001 (State_cmp_eq0000)
     LUT4:I3->O            2   0.704   0.451  Data_Tx_mux0000<0>1_SW2 (N93)
     LUT4_D:I3->O          4   0.704   0.622  Data_Tx_mux0000<1>1 (N11)
     LUT4:I2->O            1   0.704   0.000  Data_Tx_mux0000<5>29 (Data_Tx_mux0000<5>)
     FDE:D                     0.308          Data_Tx_5
    ----------------------------------------
    Total                      6.764ns (3.715ns logic, 3.049ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Red_LED/Key/Div_CLK1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 2)
  Source:            Key<0> (PAD)
  Destination:       Red_LED/Key/Key_Temp_0_0 (FF)
  Destination Clock: Red_LED/Key/Div_CLK1 rising

  Data Path: Key<0> to Red_LED/Key/Key_Temp_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Key_0_IBUF (Key_0_IBUF)
     begin scope: 'Red_LED'
     begin scope: 'Key'
     FD:D                      0.308          Key_Temp_0_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sys_CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.549ns (Levels of Logic = 2)
  Source:            Switch<0> (PAD)
  Destination:       AD_Top/Set_Mode_7 (FF)
  Destination Clock: Sys_CLK rising

  Data Path: Switch<0> to AD_Top/Set_Mode_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Switch_0_IBUF (Switch_0_IBUF)
     begin scope: 'AD_Top'
     FDR:R                     0.911          Set_Mode_7
    ----------------------------------------
    Total                      2.549ns (2.129ns logic, 0.420ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Uart_Top/Uart_ClkDiv/Uart_CLK1'
  Total number of paths / destination ports: 33 / 30
-------------------------------------------------------------------------
Offset:              5.753ns (Levels of Logic = 5)
  Source:            Uart_Rx (PAD)
  Destination:       Uart_Top/Uart_Rx/Presult (FF)
  Destination Clock: Uart_Top/Uart_ClkDiv/Uart_CLK1 rising

  Data Path: Uart_Rx to Uart_Top/Uart_Rx/Presult
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  Uart_Rx_IBUF (Uart_Rx_IBUF)
     begin scope: 'Uart_Top'
     begin scope: 'Uart_Rx'
     LUT4:I0->O            1   0.704   0.499  Presult_mux0000133 (Presult_mux0000133)
     LUT4:I1->O            1   0.704   0.424  Presult_mux0000154 (Presult_mux0000154)
     LUT4:I3->O            1   0.704   0.000  Presult_mux0000165 (Presult_mux0000)
     FDCE:D                    0.308          Presult
    ----------------------------------------
    Total                      5.753ns (3.638ns logic, 2.115ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Sys_CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              7.279ns (Levels of Logic = 3)
  Source:            AD_Top/AD_SPI_Trans/CS (FF)
  Destination:       AD_CS (PAD)
  Source Clock:      Sys_CLK rising

  Data Path: AD_Top/AD_SPI_Trans/CS to AD_CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             8   0.591   0.757  CS (CS1)
     BUFG:I->O            23   1.457   1.202  CS_BUFG (CS)
     end scope: 'AD_SPI_Trans'
     end scope: 'AD_Top'
     OBUF:I->O                 3.272          AD_CS_OBUF (AD_CS)
    ----------------------------------------
    Total                      7.279ns (5.320ns logic, 1.959ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD_Top/AD_SPI_Trans/SCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 2)
  Source:            AD_Top/AD_SPI_Trans/SDO (FF)
  Destination:       AD_SDI (PAD)
  Source Clock:      AD_Top/AD_SPI_Trans/SCLK falling

  Data Path: AD_Top/AD_SPI_Trans/SDO to AD_SDI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.591   0.420  SDO (SDO)
     end scope: 'AD_SPI_Trans'
     end scope: 'AD_Top'
     OBUF:I->O                 3.272          AD_SDI_OBUF (AD_SDI)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Uart_Top/Uart_ClkDiv/Uart_CLK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 2)
  Source:            Uart_Top/Uart_Tx/Signal_Tx (FF)
  Destination:       Uart_Tx (PAD)
  Source Clock:      Uart_Top/Uart_ClkDiv/Uart_CLK1 rising

  Data Path: Uart_Top/Uart_Tx/Signal_Tx to Uart_Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  Signal_Tx (Signal_Tx)
     end scope: 'Uart_Tx'
     end scope: 'Uart_Top'
     OBUF:I->O                 3.272          Uart_Tx_OBUF (Uart_Tx)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED_Nixietube/Div_CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.947ns (Levels of Logic = 3)
  Source:            LED_Nixietube/COM_Cnt_0 (FF)
  Destination:       COM<0> (PAD)
  Source Clock:      LED_Nixietube/Div_CLK rising

  Data Path: LED_Nixietube/COM_Cnt_0 to COM<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   0.933  COM_Cnt_0 (COM_Cnt_0)
     INV:I->O              2   0.704   0.447  COM<0>1_INV_0 (COM<0>)
     end scope: 'LED_Nixietube'
     OBUF:I->O                 3.272          COM_0_OBUF (COM<0>)
    ----------------------------------------
    Total                      5.947ns (4.567ns logic, 1.380ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Red_LED/Key_Signal'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.931ns (Levels of Logic = 2)
  Source:            Red_LED/LED_1 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      Red_LED/Key_Signal rising

  Data Path: Red_LED/LED_1 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.068  LED_1 (LED_1)
     end scope: 'Red_LED'
     OBUF:I->O                 3.272          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.931ns (3.863ns logic, 1.068ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.58 secs
 
--> 

Total memory usage is 4526700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    7 (   0 filtered)

