// Seed: 182779569
module module_0 #(
    parameter id_0 = 32'd82,
    parameter id_4 = 32'd81
) (
    input supply0 _id_0,
    output tri1 id_1,
    input tri id_2
);
  tri0 [id_0 : -1] _id_4 = 1;
  wire [id_4  <=  1 : -1] id_5 = id_2;
  assign id_5 = id_4 == id_0(1);
  wire id_6;
  localparam id_7 = -1;
  initial assume (id_2 - id_6) $clog2(16);
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd58,
    parameter id_2  = 32'd54
) (
    input supply1 id_0,
    input wor id_1,
    output wor _id_2,
    output uwire id_3,
    output wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14
);
  assign id_10 = id_12;
  xor primCall (id_14, id_17, id_0, id_11, id_1, id_16, id_13, id_12, id_6, id_7, id_9);
  localparam id_16 = 1;
  parameter id_17 = -1;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_0
  );
  wire id_18;
  logic [id_2 : 1  -  id_16] id_19;
endmodule
