module wideexpr_00806(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[6]?((ctrl[2]?-(1'b1):s5))^((((-(-(s2)))<<<(~(1'sb1)))<<((ctrl[7]?-(s0):(-(1'sb1))|(-(2'b00)))))&(s2)):$signed((+({+({4'b1111,s0,s6,s2}),s2,+((u3)>>>(2'sb10))}))^~(+(4'sb1100))));
  assign y1 = (({$signed((ctrl[1]?(ctrl[1]?u5:u1):(ctrl[5]?3'sb100:s6)))})>((ctrl[0]?$unsigned((ctrl[7]?u2:(u1)>>(2'b00))):$unsigned(((s0)<<(s5))<<($signed(5'sb00001))))))<($signed((u3)+((ctrl[0]?u0:5'sb00001))));
  assign y2 = (3'sb100)^~((s2)-(+(((ctrl[4]?s3:s7))+(-(s5)))));
  assign y3 = {2{2'sb00}};
  assign y4 = (((ctrl[6]?s0:($signed(s4))<<<(u4)))-(6'sb010100))^~((1'sb1)>>>($unsigned(3'sb000)));
  assign y5 = {2{(ctrl[4]?$unsigned((((1'sb1)<<<(4'b1110))>=((s7)>>>(4'b1001)))|((6'sb100110)<=(2'sb10))):$unsigned(-(+((3'b001)==(2'sb01)))))}};
  assign y6 = (-(2'sb10))>>>((({s7,(({3{s4}})<<(((s6)>>>(6'b100101))^($signed(3'sb110))))!=(4'b0011),3'sb011})<<<(s5))>>>(((s6)<<<(u5))!=({4{({1{(ctrl[1]?(s0)-(u2):$unsigned(2'sb11))}})>>>((ctrl[0]?~(2'sb11):((4'b1111)-(2'sb01))>>>({2{s0}})))}})));
  assign y7 = 4'b0111;
endmodule
