-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filt_Resize_opr_linear is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_src_data_stream_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_3_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_3_V_read : OUT STD_LOGIC;
    p_dst_rows_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_dst_cols_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC;
    p_dst_data_stream_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_3_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_3_V_write : OUT STD_LOGIC );
end;


architecture behav of filt_Resize_opr_linear is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000001000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000010000000000000000000000";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000100000000000000000000000";
    constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000001000000000000000000000000";
    constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000010000000000000000000000000";
    constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000100000000000000000000000000";
    constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000001000000000000000000000000000";
    constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000010000000000000000000000000000";
    constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000100000000000000000000000000000";
    constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000001000000000000000000000000000000";
    constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000010000000000000000000000000000000";
    constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000100000000000000000000000000000000";
    constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000001000000000000000000000000000000000";
    constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000010000000000000000000000000000000000";
    constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000100000000000000000000000000000000000";
    constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (46 downto 0) := "00000000001000000000000000000000000000000000000";
    constant ap_ST_st38_fsm_37 : STD_LOGIC_VECTOR (46 downto 0) := "00000000010000000000000000000000000000000000000";
    constant ap_ST_st39_fsm_38 : STD_LOGIC_VECTOR (46 downto 0) := "00000000100000000000000000000000000000000000000";
    constant ap_ST_st40_fsm_39 : STD_LOGIC_VECTOR (46 downto 0) := "00000001000000000000000000000000000000000000000";
    constant ap_ST_st41_fsm_40 : STD_LOGIC_VECTOR (46 downto 0) := "00000010000000000000000000000000000000000000000";
    constant ap_ST_st42_fsm_41 : STD_LOGIC_VECTOR (46 downto 0) := "00000100000000000000000000000000000000000000000";
    constant ap_ST_st43_fsm_42 : STD_LOGIC_VECTOR (46 downto 0) := "00001000000000000000000000000000000000000000000";
    constant ap_ST_st44_fsm_43 : STD_LOGIC_VECTOR (46 downto 0) := "00010000000000000000000000000000000000000000000";
    constant ap_ST_st45_fsm_44 : STD_LOGIC_VECTOR (46 downto 0) := "00100000000000000000000000000000000000000000000";
    constant ap_ST_st46_fsm_45 : STD_LOGIC_VECTOR (46 downto 0) := "01000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg0_fsm_46 : STD_LOGIC_VECTOR (46 downto 0) := "10000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_FFF6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv41_14000000000 : STD_LOGIC_VECTOR (40 downto 0) := "10100000000000000000000000000000000000000";
    constant ap_const_lv11_140 : STD_LOGIC_VECTOR (10 downto 0) := "00101000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_140 : STD_LOGIC_VECTOR (9 downto 0) := "0101000000";
    constant ap_const_lv40_F000000000 : STD_LOGIC_VECTOR (39 downto 0) := "1111000000000000000000000000000000000000";
    constant ap_const_lv10_F0 : STD_LOGIC_VECTOR (9 downto 0) := "0011110000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_F0 : STD_LOGIC_VECTOR (8 downto 0) := "011110000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv33_1FFFF8000 : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_10000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_13F : STD_LOGIC_VECTOR (15 downto 0) := "0000000100111111";
    constant ap_const_lv16_EF : STD_LOGIC_VECTOR (15 downto 0) := "0000000011101111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv20_40000 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_64 : BOOLEAN;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal exitcond_reg_3260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_rd_2_reg_3345 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_5_reg_3341 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3429 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_3_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal brmerge_demorgan_reg_3433 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_3_V_blk_n : STD_LOGIC;
    signal p_Val2_15_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal cols_fu_740_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal cols_reg_3170 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_229 : BOOLEAN;
    signal rows_fu_811_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal rows_reg_3180 : STD_LOGIC_VECTOR (8 downto 0);
    signal row_rate_V_fu_819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_rate_V_reg_3185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st45_fsm_44 : STD_LOGIC;
    signal ap_sig_240 : BOOLEAN;
    signal col_rate_V_fu_823_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_rate_V_reg_3191 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_3197 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_3202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_cast_fu_1035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_cast_reg_3209 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_cast_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_cast_reg_3214 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st46_fsm_45 : STD_LOGIC;
    signal ap_sig_259 : BOOLEAN;
    signal i_fu_1060_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_3223 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_1066_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_reg_3228 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_cast_fu_1072_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_cast_reg_3233 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3238 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_2_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_2_reg_3244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_cast_fu_1096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_cast_reg_3249 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_cast_fu_1100_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_op_assign_cast_reg_3254 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_46 : STD_LOGIC;
    signal ap_sig_282 : BOOLEAN;
    signal ap_sig_295 : BOOLEAN;
    signal ap_sig_308 : BOOLEAN;
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_3260_pp0_iter29 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_1109_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_38_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_3274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_1_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_1_reg_3286 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1148_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_fu_1152_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_3301 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_1_fu_1175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_1_reg_3306 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_3311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1331_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_66_reg_3316 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_3321 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1363_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_67_reg_3326 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_35_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_3331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_3336 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_5_fu_1457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_rd_2_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_reg_3349 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_val_val_0_0_addr_gep_fu_474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_addr_reg_3397 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_addr_gep_fu_481_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_addr_reg_3403 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_addr_gep_fu_488_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_addr_reg_3409 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_3_addr_gep_fu_495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_3_addr_reg_3415 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_3421 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3425 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_demorgan_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31 : STD_LOGIC_VECTOR (0 downto 0);
    signal u1_V_fu_1645_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal u1_V_reg_3437 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_fu_1651_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_reg_3442 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_u_V_fu_1657_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_u_V_reg_3448 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_fu_1664_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_reg_3454 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_19_fu_1863_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_19_reg_3459 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_fu_1879_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_reg_3464 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_fu_1895_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_reg_3469 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_24_fu_1911_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_24_reg_3474 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_1_fu_1924_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_1_reg_3479 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_1_fu_1937_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_1_reg_3484 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_1_fu_1950_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_1_reg_3489 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_1_fu_1963_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_1_reg_3494 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_2_fu_1976_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_2_reg_3499 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_2_fu_1989_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_2_reg_3504 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_2_fu_2002_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_2_reg_3509 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_2_fu_2015_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_2_reg_3514 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_3_fu_2028_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_45_3_reg_3519 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_3_fu_2041_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_4_3_reg_3524 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_3_fu_2054_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_5_3_reg_3529 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_3_fu_2067_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_6_3_reg_3534 : STD_LOGIC_VECTOR (46 downto 0);
    signal k_buf_val_val_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_0_we1 : STD_LOGIC;
    signal k_buf_val_val_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_1_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_1_we1 : STD_LOGIC;
    signal k_buf_val_val_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_2_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_2_we1 : STD_LOGIC;
    signal k_buf_val_val_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_3_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_3_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_3_we1 : STD_LOGIC;
    signal k_buf_val_val_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_0_we1 : STD_LOGIC;
    signal k_buf_val_val_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_1_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_1_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_1_we1 : STD_LOGIC;
    signal k_buf_val_val_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_2_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_2_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_2_we1 : STD_LOGIC;
    signal k_buf_val_val_1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_3_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_3_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_3_we1 : STD_LOGIC;
    signal p_Val2_14_reg_562 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it28 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it29 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it5 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it6 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it7 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it8 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it9 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it11 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it12 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it13 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it14 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it15 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it16 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it18 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it19 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it20 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it21 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it22 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it23 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it24 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it25 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it26 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_phiprechg_dy_reg_584pp0_it27 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_61_fu_1157_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_phiprechg_dx_reg_593pp0_it29 : STD_LOGIC_VECTOR (10 downto 0);
    signal dx_phi_fu_596_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_phiprechg_dx_reg_593pp0_it28 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_val_1_0_3_2_phi_fu_605_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_val_1_0_2_2_phi_fu_625_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_val_1_0_1_2_phi_fu_645_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_val_1_0_0_2_phi_fu_665_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_wr_fu_190 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_3_fu_1471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_fu_194 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_fx_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_5_fu_1506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fy_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fy_5_fu_1432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_fu_1413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_1_fu_1568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_0_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_1_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_3_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_0_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_1_1_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_2_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_3_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_0_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_1_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_2_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_3_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_0_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_1_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_2_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_3_1_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_706_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_7_fu_714_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_722_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_52_fu_702_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_734_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_777_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_785_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_793_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_53_fu_773_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_805_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_793_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_722_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_neg1_fu_835_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr1_fu_841_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_48_fu_851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_f1_fu_861_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_56_fu_827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t1_fu_855_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_875_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_cast_fu_883_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_6_fu_887_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_57_fu_903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_911_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_7_fu_893_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_neg_fu_929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_fu_935_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_50_fu_945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_f_fu_955_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_58_fu_921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_969_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_cast_fu_977_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_10_fu_981_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_59_fu_997_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1005_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_fu_987_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_16_fu_915_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_12_fu_1027_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_17_fu_1009_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_13_fu_1039_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal i_op_assign_15_cast_fu_1051_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_1088_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1115_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_19_fu_1119_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1131_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_1166_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_fu_1175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_1199_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_1221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_1203_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1231_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_fu_1213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_fu_1237_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_fu_1195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1271_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_2_fu_1253_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1281_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_1263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_7_fu_1287_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sx_fu_1245_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_1307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1303_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_64_cast_fu_1315_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_8_fu_1319_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sy_fu_1295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1339_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_1335_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_70_cast_fu_1347_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_9_fu_1351_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sy_1_fu_1387_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp4_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_fy_1_sy_fu_1406_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp5_fu_1424_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_1_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp54_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_1_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_4_fu_1464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1478_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal pre_fx_1_fu_1373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_cast_fu_1483_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_2_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_2_sx_fu_1499_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_s_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp55_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_2_fu_1523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1617_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_34_fu_1631_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_V_fu_1624_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_2_fu_1638_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_fu_2990_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_19_fu_1863_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_19_fu_1863_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_1_cast_fu_1850_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_1_fu_2983_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_fu_1879_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_fu_1879_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_5_cast_fu_1876_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_2_fu_2976_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_fu_1895_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_fu_1895_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_6_cast_fu_1892_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_3_fu_2969_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_24_fu_1911_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_24_fu_1911_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_s_fu_2962_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_1_fu_1924_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_1_fu_1924_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_1_fu_2955_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_1_fu_1937_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_1_fu_1937_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_1_fu_2948_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_1_fu_1950_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_1_fu_1950_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_1_fu_2941_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_1_fu_1963_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_1_fu_1963_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_4_fu_2920_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_2_fu_1976_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_2_fu_1976_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_2_fu_2934_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_2_fu_1989_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_2_fu_1989_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_2_fu_2927_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_2_fu_2002_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_2_fu_2002_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_2_fu_2913_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_2_fu_2015_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_2_fu_2015_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_5_fu_2906_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_3_fu_2028_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_45_3_fu_2028_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_3_fu_2899_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_3_fu_2041_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_4_3_fu_2041_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_3_fu_2892_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_3_fu_2054_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_5_3_fu_2054_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_3_fu_2885_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_3_fu_2067_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_6_3_fu_2067_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_cast_fu_2076_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_5_cast_fu_2079_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_45_cast_fu_2073_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_61_cast_fu_2082_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp57_fu_2091_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp56_fu_2085_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_25_fu_2097_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_73_fu_2121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_26_fu_2111_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i_fu_2129_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_27_fu_2141_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_2147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_2133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_i_i_fu_2167_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal carry_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_fu_2103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_2189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_i_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_i_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_7_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_fu_2251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_fu_2259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_1_cast_fu_2279_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_5_1_cast_fu_2282_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_45_1_cast_fu_2276_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_6_1_cast_fu_2285_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp59_fu_2294_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp58_fu_2288_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_48_1_fu_2300_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_77_fu_2324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_120_fu_2314_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i5_fu_2332_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_29_fu_2344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_2350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_2336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i9_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_i_i1_fu_2370_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal carry_1_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i1_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_fu_2306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i1_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_i1_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i1_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i1_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_i1_fu_2442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_8_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i1_fu_2454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i1_fu_2462_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_2_cast_fu_2482_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_5_2_cast_fu_2485_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_45_2_cast_fu_2479_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_6_2_cast_fu_2488_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp61_fu_2497_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp60_fu_2491_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_48_2_fu_2503_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_81_fu_2527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_31_fu_2517_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i1_fu_2535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_32_fu_2547_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_2553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_2539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i1_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_i_i2_fu_2573_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal carry_2_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i2_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_2_fu_2509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i2_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_2595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_i2_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i2_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i2_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_i2_fu_2645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_2615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i2_fu_2657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i2_fu_2665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_cast_fu_2685_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_5_3_cast_fu_2688_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_45_3_cast_fu_2682_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_6_3_cast_fu_2691_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp63_fu_2700_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp62_fu_2694_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_48_3_fu_2706_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_85_fu_2730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_34_fu_2720_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i2_fu_2738_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_35_fu_2750_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_2756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_2742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i2_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_i_i3_fu_2776_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal carry_3_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i3_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_3_fu_2712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i3_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_2798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_i3_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i3_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i3_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_i3_fu_2848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i3_fu_2842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_9_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i3_fu_2860_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i3_fu_2868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_3_fu_2885_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_7_fu_1905_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_3_fu_2885_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_fu_2892_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_fu_1847_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_2_3_fu_2892_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_1_3_fu_2899_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_1_fu_1853_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_1_3_fu_2899_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_5_fu_2906_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_5_fu_2906_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_2_fu_2913_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_2_fu_2913_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_4_fu_2920_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_4_fu_2920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_fu_2927_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_2_fu_2927_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_1_2_fu_2934_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_2_fu_2934_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_1_fu_2941_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_1_fu_2941_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_fu_2948_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_1_fu_2948_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_1_1_fu_2955_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_1_fu_2955_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_s_fu_2962_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_s_fu_2962_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_fu_2969_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_fu_2969_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_2976_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_fu_2976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_1_fu_2983_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_1_fu_2983_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_2990_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_fu_2990_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_722_ap_start : STD_LOGIC;
    signal grp_fu_722_ap_done : STD_LOGIC;
    signal grp_fu_793_ap_start : STD_LOGIC;
    signal grp_fu_793_ap_done : STD_LOGIC;
    signal grp_fu_1115_ce : STD_LOGIC;
    signal grp_fu_1131_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_1131_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_722_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_793_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_1_1_fu_2955_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_1_2_fu_2934_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_1_3_fu_2899_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_1_fu_2983_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_2_1_fu_2948_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_2_2_fu_2927_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_2_3_fu_2892_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_2_fu_2976_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_1_fu_2941_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_2_fu_2913_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_3_fu_2885_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_fu_2969_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_4_fu_2920_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_5_fu_2906_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_fu_2990_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_s_fu_2962_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_sig_493 : BOOLEAN;
    signal ap_sig_723 : BOOLEAN;
    signal ap_sig_783 : BOOLEAN;
    signal ap_sig_380 : BOOLEAN;
    signal ap_sig_489 : BOOLEAN;
    signal ap_sig_2616 : BOOLEAN;
    signal ap_sig_2620 : BOOLEAN;
    signal ap_sig_834 : BOOLEAN;

    component filt_udiv_41s_28ns_41_45_seq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component filt_udiv_40s_28ns_40_44_seq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component filt_udiv_25ns_32s_32_29 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filt_udiv_26ns_32s_32_30 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filt_mul_mul_20s_8ns_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component filt_Resize_opr_linear_k_buf_val_val_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_val_val_0_0_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_0_address0,
        ce0 => k_buf_val_val_0_0_ce0,
        q0 => k_buf_val_val_0_0_q0,
        address1 => k_buf_val_val_0_0_addr_reg_3397,
        ce1 => k_buf_val_val_0_0_ce1,
        we1 => k_buf_val_val_0_0_we1,
        d1 => k_buf_val_val_0_0_d1);

    k_buf_val_val_0_1_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_1_address0,
        ce0 => k_buf_val_val_0_1_ce0,
        q0 => k_buf_val_val_0_1_q0,
        address1 => k_buf_val_val_0_1_addr_reg_3403,
        ce1 => k_buf_val_val_0_1_ce1,
        we1 => k_buf_val_val_0_1_we1,
        d1 => k_buf_val_val_0_1_d1);

    k_buf_val_val_0_2_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_2_address0,
        ce0 => k_buf_val_val_0_2_ce0,
        q0 => k_buf_val_val_0_2_q0,
        address1 => k_buf_val_val_0_2_addr_reg_3409,
        ce1 => k_buf_val_val_0_2_ce1,
        we1 => k_buf_val_val_0_2_we1,
        d1 => k_buf_val_val_0_2_d1);

    k_buf_val_val_0_3_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_3_address0,
        ce0 => k_buf_val_val_0_3_ce0,
        q0 => k_buf_val_val_0_3_q0,
        address1 => k_buf_val_val_0_3_addr_reg_3415,
        ce1 => k_buf_val_val_0_3_ce1,
        we1 => k_buf_val_val_0_3_we1,
        d1 => k_buf_val_val_0_3_d1);

    k_buf_val_val_1_0_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_0_address0,
        ce0 => k_buf_val_val_1_0_ce0,
        q0 => k_buf_val_val_1_0_q0,
        address1 => k_buf_val_val_1_0_address1,
        ce1 => k_buf_val_val_1_0_ce1,
        we1 => k_buf_val_val_1_0_we1,
        d1 => k_buf_val_val_0_0_q0);

    k_buf_val_val_1_1_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_1_address0,
        ce0 => k_buf_val_val_1_1_ce0,
        q0 => k_buf_val_val_1_1_q0,
        address1 => k_buf_val_val_1_1_address1,
        ce1 => k_buf_val_val_1_1_ce1,
        we1 => k_buf_val_val_1_1_we1,
        d1 => k_buf_val_val_0_1_q0);

    k_buf_val_val_1_2_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_2_address0,
        ce0 => k_buf_val_val_1_2_ce0,
        q0 => k_buf_val_val_1_2_q0,
        address1 => k_buf_val_val_1_2_address1,
        ce1 => k_buf_val_val_1_2_ce1,
        we1 => k_buf_val_val_1_2_we1,
        d1 => k_buf_val_val_0_2_q0);

    k_buf_val_val_1_3_U : component filt_Resize_opr_linear_k_buf_val_val_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_3_address0,
        ce0 => k_buf_val_val_1_3_ce0,
        q0 => k_buf_val_val_1_3_q0,
        address1 => k_buf_val_val_1_3_address1,
        ce1 => k_buf_val_val_1_3_ce1,
        we1 => k_buf_val_val_1_3_we1,
        d1 => k_buf_val_val_0_3_q0);

    filt_udiv_41s_28ns_41_45_seq_U56 : component filt_udiv_41s_28ns_41_45_seq
    generic map (
        ID => 1,
        NUM_STAGE => 45,
        din0_WIDTH => 41,
        din1_WIDTH => 28,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_722_ap_start,
        done => grp_fu_722_ap_done,
        din0 => ap_const_lv41_14000000000,
        din1 => grp_fu_722_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_722_p2);

    filt_udiv_40s_28ns_40_44_seq_U57 : component filt_udiv_40s_28ns_40_44_seq
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 28,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_793_ap_start,
        done => grp_fu_793_ap_done,
        din0 => ap_const_lv40_F000000000,
        din1 => grp_fu_793_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_793_p2);

    filt_udiv_25ns_32s_32_29_U58 : component filt_udiv_25ns_32s_32_29
    generic map (
        ID => 1,
        NUM_STAGE => 29,
        din0_WIDTH => 25,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1115_p0,
        din1 => row_rate_V_reg_3185,
        ce => grp_fu_1115_ce,
        dout => grp_fu_1115_p2);

    filt_udiv_26ns_32s_32_30_U59 : component filt_udiv_26ns_32s_32_30
    generic map (
        ID => 1,
        NUM_STAGE => 30,
        din0_WIDTH => 26,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1131_p0,
        din1 => col_rate_V_reg_3191,
        ce => grp_fu_1131_ce,
        dout => grp_fu_1131_p2);

    filt_mul_mul_20s_8ns_28_1_U60 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_3_3_fu_2885_p0,
        din1 => r_V_3_3_fu_2885_p1,
        dout => r_V_3_3_fu_2885_p2);

    filt_mul_mul_20s_8ns_28_1_U61 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_2_3_fu_2892_p0,
        din1 => r_V_2_3_fu_2892_p1,
        dout => r_V_2_3_fu_2892_p2);

    filt_mul_mul_20s_8ns_28_1_U62 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_1_3_fu_2899_p0,
        din1 => r_V_1_3_fu_2899_p1,
        dout => r_V_1_3_fu_2899_p2);

    filt_mul_mul_20s_8ns_28_1_U63 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_5_fu_2906_p0,
        din1 => r_V_5_fu_2906_p1,
        dout => r_V_5_fu_2906_p2);

    filt_mul_mul_20s_8ns_28_1_U64 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_3_2_fu_2913_p0,
        din1 => r_V_3_2_fu_2913_p1,
        dout => r_V_3_2_fu_2913_p2);

    filt_mul_mul_20s_8ns_28_1_U65 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_4_fu_2920_p0,
        din1 => r_V_4_fu_2920_p1,
        dout => r_V_4_fu_2920_p2);

    filt_mul_mul_20s_8ns_28_1_U66 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_2_2_fu_2927_p0,
        din1 => r_V_2_2_fu_2927_p1,
        dout => r_V_2_2_fu_2927_p2);

    filt_mul_mul_20s_8ns_28_1_U67 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_1_2_fu_2934_p0,
        din1 => r_V_1_2_fu_2934_p1,
        dout => r_V_1_2_fu_2934_p2);

    filt_mul_mul_20s_8ns_28_1_U68 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_3_1_fu_2941_p0,
        din1 => r_V_3_1_fu_2941_p1,
        dout => r_V_3_1_fu_2941_p2);

    filt_mul_mul_20s_8ns_28_1_U69 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_2_1_fu_2948_p0,
        din1 => r_V_2_1_fu_2948_p1,
        dout => r_V_2_1_fu_2948_p2);

    filt_mul_mul_20s_8ns_28_1_U70 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_1_1_fu_2955_p0,
        din1 => r_V_1_1_fu_2955_p1,
        dout => r_V_1_1_fu_2955_p2);

    filt_mul_mul_20s_8ns_28_1_U71 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_s_fu_2962_p0,
        din1 => r_V_s_fu_2962_p1,
        dout => r_V_s_fu_2962_p2);

    filt_mul_mul_20s_8ns_28_1_U72 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_3_fu_2969_p0,
        din1 => r_V_3_fu_2969_p1,
        dout => r_V_3_fu_2969_p2);

    filt_mul_mul_20s_8ns_28_1_U73 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_2_fu_2976_p0,
        din1 => r_V_2_fu_2976_p1,
        dout => r_V_2_fu_2976_p2);

    filt_mul_mul_20s_8ns_28_1_U74 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_1_fu_2983_p0,
        din1 => r_V_1_fu_2983_p1,
        dout => r_V_1_fu_2983_p2);

    filt_mul_mul_20s_8ns_28_1_U75 : component filt_mul_mul_20s_8ns_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_fu_2990_p0,
        din1 => r_V_fu_2990_p1,
        dout => r_V_fu_2990_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = exitcond_fu_1104_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_lv1_0 = exitcond1_fu_1055_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_lv1_0 = exitcond1_fu_1055_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it30))) then 
                        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30)) then 
                        ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_lv1_0 = exitcond1_fu_1055_p2))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_dx_reg_593pp0_it29_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_723) then
                if (ap_sig_493) then 
                    ap_reg_phiprechg_dx_reg_593pp0_it29 <= tmp_23_fu_1152_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_dx_reg_593pp0_it29 <= ap_reg_phiprechg_dx_reg_593pp0_it28;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_dy_reg_584pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_380) then
                if (ap_sig_783) then 
                    ap_reg_phiprechg_dy_reg_584pp0_it1 <= tmp_14_reg_3228;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_dy_reg_584pp0_it1 <= ap_reg_phiprechg_dy_reg_584pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_dy_reg_584pp0_it29_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_723) then
                if (ap_sig_489) then 
                    ap_reg_phiprechg_dy_reg_584pp0_it29 <= tmp_60_fu_1148_p1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_dy_reg_584pp0_it29 <= ap_reg_phiprechg_dy_reg_584pp0_it28;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_14_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = exitcond_fu_1104_p2)))) then 
                p_Val2_14_reg_562 <= i_reg_3223;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44)) then 
                p_Val2_14_reg_562 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    p_Val2_15_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = exitcond_fu_1104_p2))) then 
                p_Val2_15_reg_573 <= j_fu_1109_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_lv1_0 = exitcond1_fu_1055_p2))) then 
                p_Val2_15_reg_573 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    pre_fx_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) then 
                pre_fx_fu_198 <= pre_fx_5_fu_1506_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                pre_fx_fu_198 <= ap_const_lv16_FFF6;
            end if; 
        end if;
    end process;

    pre_fy_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) then 
                pre_fy_fu_202 <= pre_fy_5_fu_1432_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                pre_fy_fu_202 <= ap_const_lv16_FFF6;
            end if; 
        end if;
    end process;

    row_rd_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) then 
                row_rd_fu_194 <= row_rd_5_fu_1457_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                row_rd_fu_194 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    row_wr_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) then 
                row_wr_fu_190 <= row_wr_3_fu_1471_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                row_wr_fu_190 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_0_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
                win_val_0_val_1_0_fu_222 <= p_src_data_stream_0_V_dout;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = tmp_41_reg_3421)))) then 
                win_val_0_val_1_0_fu_222 <= k_buf_val_val_0_0_q0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_1_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
                win_val_0_val_1_1_fu_226 <= p_src_data_stream_1_V_dout;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = tmp_41_reg_3421)))) then 
                win_val_0_val_1_1_fu_226 <= k_buf_val_val_0_1_q0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_2_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
                win_val_0_val_1_2_fu_230 <= p_src_data_stream_2_V_dout;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = tmp_41_reg_3421)))) then 
                win_val_0_val_1_2_fu_230 <= k_buf_val_val_0_2_q0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_3_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
                win_val_0_val_1_3_fu_234 <= p_src_data_stream_3_V_dout;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = tmp_41_reg_3421)))) then 
                win_val_0_val_1_3_fu_234 <= k_buf_val_val_0_3_q0;
            end if; 
        end if;
    end process;

    x_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)))) then 
                x_fu_206 <= x_1_fu_1568_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and (ap_const_lv1_0 = col_rd_2_fu_1518_p2))) then 
                x_fu_206 <= x_2_fu_1413_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                x_fu_206 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it10 <= ap_reg_phiprechg_dy_reg_584pp0_it9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it11 <= ap_reg_phiprechg_dy_reg_584pp0_it10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it12 <= ap_reg_phiprechg_dy_reg_584pp0_it11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it13 <= ap_reg_phiprechg_dy_reg_584pp0_it12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it14 <= ap_reg_phiprechg_dy_reg_584pp0_it13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it15 <= ap_reg_phiprechg_dy_reg_584pp0_it14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it16 <= ap_reg_phiprechg_dy_reg_584pp0_it15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it17 <= ap_reg_phiprechg_dy_reg_584pp0_it16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it18 <= ap_reg_phiprechg_dy_reg_584pp0_it17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it19 <= ap_reg_phiprechg_dy_reg_584pp0_it18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it2 <= ap_reg_phiprechg_dy_reg_584pp0_it1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it20 <= ap_reg_phiprechg_dy_reg_584pp0_it19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it21 <= ap_reg_phiprechg_dy_reg_584pp0_it20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it22 <= ap_reg_phiprechg_dy_reg_584pp0_it21;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it23 <= ap_reg_phiprechg_dy_reg_584pp0_it22;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it24 <= ap_reg_phiprechg_dy_reg_584pp0_it23;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it25 <= ap_reg_phiprechg_dy_reg_584pp0_it24;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it26 <= ap_reg_phiprechg_dy_reg_584pp0_it25;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it27 <= ap_reg_phiprechg_dy_reg_584pp0_it26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it28 <= ap_reg_phiprechg_dy_reg_584pp0_it27;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it3 <= ap_reg_phiprechg_dy_reg_584pp0_it2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it4 <= ap_reg_phiprechg_dy_reg_584pp0_it3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it5 <= ap_reg_phiprechg_dy_reg_584pp0_it4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it6 <= ap_reg_phiprechg_dy_reg_584pp0_it5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it7 <= ap_reg_phiprechg_dy_reg_584pp0_it6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it8 <= ap_reg_phiprechg_dy_reg_584pp0_it7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_phiprechg_dy_reg_584pp0_it9 <= ap_reg_phiprechg_dy_reg_584pp0_it8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) then
                ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31 <= brmerge_demorgan_reg_3433;
                ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32 <= ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter10;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter11;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter12;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter13;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter14;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter15;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter16;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter17;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter18;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter19;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter20;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter21;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter22;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter23;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter24;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter25;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter26;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter27;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter28;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter2;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter3;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter4;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter5;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter6;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter7;
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter9 <= ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter8;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter9;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter10;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter11;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter12;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter13;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter15 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter14;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter16 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter15;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter17 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter16;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter18 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter17;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter19 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter18;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter20 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter19;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter21 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter20;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter22 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter21;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter23 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter22;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter24 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter23;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter25 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter24;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter26 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter25;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter27 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter26;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter28 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter27;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter29 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter28;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter2;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter29;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter3;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter4;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter5;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter6;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter7;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_3260_pp0_iter8;
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7(9 downto 0);
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9(9 downto 0) <= ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8(9 downto 0);
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter10;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter11;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter12;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter13;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter14;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter15;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter16;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter17;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter18;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter19;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter20;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter21;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter22;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter23;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter24;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter25;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter26;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter27;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter28;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter2;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter3;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter4;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter5;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter6;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter7;
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter9 <= ap_reg_ppstg_tmp_38_reg_3274_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter1 <= col_wr_1_reg_3286;
                ap_reg_ppstg_exitcond_reg_3260_pp0_iter1 <= exitcond_reg_3260;
                    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1(9 downto 0) <= i_op_assign_cast_reg_3254(9 downto 0);
                ap_reg_ppstg_tmp_38_reg_3274_pp0_iter1 <= tmp_38_reg_3274;
                exitcond_reg_3260 <= exitcond_fu_1104_p2;
                    i_op_assign_cast_reg_3254(9 downto 0) <= i_op_assign_cast_fu_1100_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29))) then
                brmerge_demorgan_reg_3433 <= brmerge_demorgan_fu_1579_p2;
                col_rd_2_reg_3345 <= col_rd_2_fu_1518_p2;
                row_rd_5_reg_3341 <= row_rd_5_fu_1457_p3;
                tmp_28_reg_3311 <= tmp_28_fu_1325_p2;
                tmp_33_reg_3321 <= tmp_33_fu_1357_p2;
                tmp_35_reg_3331 <= tmp_35_fu_1367_p2;
                tmp_37_reg_3336 <= tmp_37_fu_1381_p2;
                tmp_66_reg_3316 <= tmp_66_fu_1331_p1;
                tmp_67_reg_3326 <= tmp_67_fu_1363_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44)) then
                col_rate_V_reg_3191 <= col_rate_V_fu_823_p1;
                row_rate_V_reg_3185 <= row_rate_V_fu_819_p1;
                tmp_10_reg_3197 <= tmp_10_fu_1015_p2;
                tmp_11_reg_3202 <= tmp_11_fu_1021_p2;
                    tmp_57_cast_reg_3209(31 downto 6) <= tmp_57_cast_fu_1035_p1(31 downto 6);
                    tmp_59_cast_reg_3214(31 downto 6) <= tmp_59_cast_fu_1047_p1(31 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = exitcond_fu_1104_p2) and (ap_const_lv1_0 = tmp_11_reg_3202))) then
                col_wr_1_reg_3286 <= col_wr_1_fu_1142_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                cols_reg_3170 <= cols_fu_740_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45)) then
                i_reg_3223 <= i_fu_1060_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1457_p3)))) then
                k_buf_val_val_0_0_addr_reg_3397 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
                k_buf_val_val_0_1_addr_reg_3403 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
                k_buf_val_val_0_2_addr_reg_3409 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
                k_buf_val_val_0_3_addr_reg_3415 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
                or_cond_reg_3429 <= or_cond_fu_1562_p2;
                tmp_41_reg_3421 <= tmp_41_fu_1550_p2;
                tmp_42_reg_3425 <= tmp_42_fu_1556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter31)))) then
                    p_Val2_19_reg_3459(46 downto 2) <= p_Val2_19_fu_1863_p2(46 downto 2);
                    p_Val2_24_reg_3474(46 downto 2) <= p_Val2_24_fu_1911_p2(46 downto 2);
                    p_Val2_45_1_reg_3479(46 downto 2) <= p_Val2_45_1_fu_1924_p2(46 downto 2);
                    p_Val2_45_2_reg_3499(46 downto 2) <= p_Val2_45_2_fu_1976_p2(46 downto 2);
                    p_Val2_45_3_reg_3519(46 downto 2) <= p_Val2_45_3_fu_2028_p2(46 downto 2);
                    p_Val2_4_1_reg_3484(46 downto 2) <= p_Val2_4_1_fu_1937_p2(46 downto 2);
                    p_Val2_4_2_reg_3504(46 downto 2) <= p_Val2_4_2_fu_1989_p2(46 downto 2);
                    p_Val2_4_3_reg_3524(46 downto 2) <= p_Val2_4_3_fu_2041_p2(46 downto 2);
                    p_Val2_4_reg_3464(46 downto 2) <= p_Val2_4_fu_1879_p2(46 downto 2);
                    p_Val2_5_1_reg_3489(46 downto 2) <= p_Val2_5_1_fu_1950_p2(46 downto 2);
                    p_Val2_5_2_reg_3509(46 downto 2) <= p_Val2_5_2_fu_2002_p2(46 downto 2);
                    p_Val2_5_3_reg_3529(46 downto 2) <= p_Val2_5_3_fu_2054_p2(46 downto 2);
                    p_Val2_5_reg_3469(46 downto 2) <= p_Val2_5_fu_1895_p2(46 downto 2);
                    p_Val2_6_1_reg_3494(46 downto 2) <= p_Val2_6_1_fu_1963_p2(46 downto 2);
                    p_Val2_6_2_reg_3514(46 downto 2) <= p_Val2_6_2_fu_2015_p2(46 downto 2);
                    p_Val2_6_3_reg_3534(46 downto 2) <= p_Val2_6_3_fu_2067_p2(46 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter28))) then
                p_Val2_1_reg_3306 <= p_Val2_1_fu_1175_p2;
                p_Val2_s_reg_3301 <= p_Val2_s_fu_1166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                    p_u_V_reg_3448(19 downto 2) <= p_u_V_fu_1657_p3(19 downto 2);
                    u1_V_reg_3437(19 downto 2) <= u1_V_fu_1645_p2(19 downto 2);
                    v1_V_reg_3442(19 downto 2) <= v1_V_fu_1651_p2(19 downto 2);
                    v_V_reg_3454(19 downto 2) <= v_V_fu_1664_p3(19 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_lv1_0 = exitcond1_fu_1055_p2))) then
                row_wr_2_reg_3244 <= row_wr_2_fu_1082_p2;
                tmp_14_reg_3228 <= tmp_14_fu_1066_p2;
                tmp_15_reg_3238 <= tmp_15_fu_1076_p2;
                tmp_41_cast_reg_3233 <= tmp_41_cast_fu_1072_p1;
                    tmp_46_cast_reg_3249(24 downto 16) <= tmp_46_cast_fu_1096_p1(24 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                rows_reg_3180 <= rows_fu_811_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                tmp_20_fu_214 <= p_src_data_stream_2_V_dout;
                tmp_46_fu_218 <= p_src_data_stream_1_V_dout;
                tmp_47_fu_286 <= p_src_data_stream_0_V_dout;
                tmp_fu_210 <= p_src_data_stream_3_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = exitcond_fu_1104_p2))) then
                tmp_38_reg_3274 <= tmp_38_fu_1136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)))) then
                tmp_40_reg_3349 <= tmp_40_fu_1534_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then
                win_val_0_val_1_0_1_fu_238 <= win_val_0_val_1_0_fu_222;
                win_val_0_val_1_1_1_fu_242 <= win_val_0_val_1_1_fu_226;
                win_val_0_val_1_2_1_fu_246 <= win_val_0_val_1_2_fu_230;
                win_val_0_val_1_3_1_fu_250 <= win_val_0_val_1_3_fu_234;
                win_val_1_val_1_0_1_fu_270 <= win_val_1_val_1_0_fu_254;
                win_val_1_val_1_0_fu_254 <= win_val_val_1_0_0_2_phi_fu_665_p10;
                win_val_1_val_1_1_1_fu_274 <= win_val_1_val_1_1_fu_258;
                win_val_1_val_1_1_fu_258 <= win_val_val_1_0_1_2_phi_fu_645_p10;
                win_val_1_val_1_2_1_fu_278 <= win_val_1_val_1_2_fu_262;
                win_val_1_val_1_2_fu_262 <= win_val_val_1_0_2_2_phi_fu_625_p10;
                win_val_1_val_1_3_1_fu_282 <= win_val_1_val_1_3_fu_266;
                win_val_1_val_1_3_fu_266 <= win_val_val_1_0_3_2_phi_fu_605_p10;
            end if;
        end if;
    end process;
    tmp_57_cast_reg_3209(5 downto 0) <= "000000";
    tmp_59_cast_reg_3214(5 downto 0) <= "000000";
    tmp_46_cast_reg_3249(15 downto 0) <= "0000000000000000";
    tmp_46_cast_reg_3249(31 downto 25) <= "0000000";
    i_op_assign_cast_reg_3254(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter1(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter2(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter3(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter4(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter5(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter6(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter7(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter8(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter9(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter10(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter11(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter12(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter13(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter14(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter15(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter16(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter17(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter18(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter19(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter20(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter21(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter22(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter23(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter24(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter25(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter26(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter28(10) <= '0';
    ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29(10) <= '0';
    u1_V_reg_3437(1 downto 0) <= "00";
    v1_V_reg_3442(1 downto 0) <= "00";
    p_u_V_reg_3448(1 downto 0) <= "00";
    v_V_reg_3454(1 downto 0) <= "00";
    p_Val2_19_reg_3459(1 downto 0) <= "00";
    p_Val2_4_reg_3464(1 downto 0) <= "00";
    p_Val2_5_reg_3469(1 downto 0) <= "00";
    p_Val2_24_reg_3474(1 downto 0) <= "00";
    p_Val2_45_1_reg_3479(1 downto 0) <= "00";
    p_Val2_4_1_reg_3484(1 downto 0) <= "00";
    p_Val2_5_1_reg_3489(1 downto 0) <= "00";
    p_Val2_6_1_reg_3494(1 downto 0) <= "00";
    p_Val2_45_2_reg_3499(1 downto 0) <= "00";
    p_Val2_4_2_reg_3504(1 downto 0) <= "00";
    p_Val2_5_2_reg_3509(1 downto 0) <= "00";
    p_Val2_6_2_reg_3514(1 downto 0) <= "00";
    p_Val2_45_3_reg_3519(1 downto 0) <= "00";
    p_Val2_4_3_reg_3524(1 downto 0) <= "00";
    p_Val2_5_3_reg_3529(1 downto 0) <= "00";
    p_Val2_6_3_reg_3534(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it32, ap_reg_ppiten_pp0_it33, exitcond1_fu_1055_p2, ap_sig_295, ap_sig_308)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                ap_NS_fsm <= ap_ST_st19_fsm_18;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when ap_ST_st21_fsm_20 => 
                ap_NS_fsm <= ap_ST_st22_fsm_21;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                ap_NS_fsm <= ap_ST_st24_fsm_23;
            when ap_ST_st24_fsm_23 => 
                ap_NS_fsm <= ap_ST_st25_fsm_24;
            when ap_ST_st25_fsm_24 => 
                ap_NS_fsm <= ap_ST_st26_fsm_25;
            when ap_ST_st26_fsm_25 => 
                ap_NS_fsm <= ap_ST_st27_fsm_26;
            when ap_ST_st27_fsm_26 => 
                ap_NS_fsm <= ap_ST_st28_fsm_27;
            when ap_ST_st28_fsm_27 => 
                ap_NS_fsm <= ap_ST_st29_fsm_28;
            when ap_ST_st29_fsm_28 => 
                ap_NS_fsm <= ap_ST_st30_fsm_29;
            when ap_ST_st30_fsm_29 => 
                ap_NS_fsm <= ap_ST_st31_fsm_30;
            when ap_ST_st31_fsm_30 => 
                ap_NS_fsm <= ap_ST_st32_fsm_31;
            when ap_ST_st32_fsm_31 => 
                ap_NS_fsm <= ap_ST_st33_fsm_32;
            when ap_ST_st33_fsm_32 => 
                ap_NS_fsm <= ap_ST_st34_fsm_33;
            when ap_ST_st34_fsm_33 => 
                ap_NS_fsm <= ap_ST_st35_fsm_34;
            when ap_ST_st35_fsm_34 => 
                ap_NS_fsm <= ap_ST_st36_fsm_35;
            when ap_ST_st36_fsm_35 => 
                ap_NS_fsm <= ap_ST_st37_fsm_36;
            when ap_ST_st37_fsm_36 => 
                ap_NS_fsm <= ap_ST_st38_fsm_37;
            when ap_ST_st38_fsm_37 => 
                ap_NS_fsm <= ap_ST_st39_fsm_38;
            when ap_ST_st39_fsm_38 => 
                ap_NS_fsm <= ap_ST_st40_fsm_39;
            when ap_ST_st40_fsm_39 => 
                ap_NS_fsm <= ap_ST_st41_fsm_40;
            when ap_ST_st41_fsm_40 => 
                ap_NS_fsm <= ap_ST_st42_fsm_41;
            when ap_ST_st42_fsm_41 => 
                ap_NS_fsm <= ap_ST_st43_fsm_42;
            when ap_ST_st43_fsm_42 => 
                ap_NS_fsm <= ap_ST_st44_fsm_43;
            when ap_ST_st44_fsm_43 => 
                ap_NS_fsm <= ap_ST_st45_fsm_44;
            when ap_ST_st45_fsm_44 => 
                ap_NS_fsm <= ap_ST_st46_fsm_45;
            when ap_ST_st46_fsm_45 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_1055_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_46;
                end if;
            when ap_ST_pp0_stg0_fsm_46 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it32)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it30)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it32)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_46;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it32))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it30)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it32))))) then
                    ap_NS_fsm <= ap_ST_st46_fsm_45;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_46;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
        OP2_V_1_cast_fu_1850_p1 <= std_logic_vector(resize(signed(v1_V_reg_3442),47));

        OP2_V_1_fu_1853_p1 <= std_logic_vector(resize(signed(v1_V_reg_3442),28));

        OP2_V_5_cast_fu_1876_p1 <= std_logic_vector(resize(signed(p_u_V_reg_3448),47));

        OP2_V_6_cast_fu_1892_p1 <= std_logic_vector(resize(signed(v_V_reg_3454),47));

        OP2_V_7_fu_1905_p1 <= std_logic_vector(resize(signed(p_u_V_reg_3448),28));

        OP2_V_fu_1847_p1 <= std_logic_vector(resize(signed(u1_V_reg_3437),28));

    Range1_all_ones_1_fu_2380_p2 <= "1" when (p_Result_3_i_i1_fu_2370_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_2_fu_2583_p2 <= "1" when (p_Result_3_i_i2_fu_2573_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_3_fu_2786_p2 <= "1" when (p_Result_3_i_i3_fu_2776_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_fu_2177_p2 <= "1" when (p_Result_3_i_i_fu_2167_p4 = ap_const_lv4_F) else "0";
    Range1_all_zeros_1_fu_2386_p2 <= "1" when (p_Result_3_i_i1_fu_2370_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_2_fu_2589_p2 <= "1" when (p_Result_3_i_i2_fu_2573_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_3_fu_2792_p2 <= "1" when (p_Result_3_i_i3_fu_2776_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_fu_2183_p2 <= "1" when (p_Result_3_i_i_fu_2167_p4 = ap_const_lv4_0) else "0";

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond1_fu_1055_p2, ap_sig_cseq_ST_st46_fsm_45)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and not((ap_const_lv1_0 = exitcond1_fu_1055_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_1055_p2, ap_sig_cseq_ST_st46_fsm_45)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and not((ap_const_lv1_0 = exitcond1_fu_1055_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_dx_reg_593pp0_it28 <= "XXXXXXXXXXX";
    ap_reg_phiprechg_dy_reg_584pp0_it0 <= "XXXXXXXXXX";
    ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31 <= "XXXXXXXX";
    ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31 <= "XXXXXXXX";
    ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31 <= "XXXXXXXX";
    ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31 <= "XXXXXXXX";

    ap_sig_229_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_229 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_240_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_240 <= (ap_const_lv1_1 = ap_CS_fsm(44 downto 44));
    end process;


    ap_sig_259_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_259 <= (ap_const_lv1_1 = ap_CS_fsm(45 downto 45));
    end process;


    ap_sig_2616_assign_proc : process(ap_reg_ppiten_pp0_it30, ap_reg_ppstg_exitcond_reg_3260_pp0_iter29, col_rd_2_fu_1518_p2)
    begin
                ap_sig_2616 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)));
    end process;


    ap_sig_2620_assign_proc : process(or_cond_reg_3429, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
                ap_sig_2620 <= ((ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425));
    end process;


    ap_sig_282_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_282 <= (ap_const_lv1_1 = ap_CS_fsm(46 downto 46));
    end process;


    ap_sig_295_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_src_data_stream_3_V_empty_n, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429)
    begin
                ap_sig_295 <= (((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and (p_src_data_stream_3_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_308_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, p_dst_data_stream_3_V_full_n, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)
    begin
                ap_sig_308 <= ((not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and (p_dst_data_stream_3_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_380_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it33, ap_sig_cseq_ST_pp0_stg0_fsm_46, ap_sig_295, ap_sig_308)
    begin
                ap_sig_380 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))));
    end process;


    ap_sig_489_assign_proc : process(tmp_10_reg_3197, ap_reg_ppstg_exitcond_reg_3260_pp0_iter27)
    begin
                ap_sig_489 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter27) and not((ap_const_lv1_0 = tmp_10_reg_3197)));
    end process;


    ap_sig_493_assign_proc : process(tmp_11_reg_3202, ap_reg_ppstg_exitcond_reg_3260_pp0_iter27)
    begin
                ap_sig_493 <= ((ap_const_lv1_0 = tmp_11_reg_3202) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter27));
    end process;


    ap_sig_64_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_64 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_723_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it28, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
                ap_sig_723 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))));
    end process;


    ap_sig_783_assign_proc : process(tmp_10_reg_3197, exitcond_fu_1104_p2)
    begin
                ap_sig_783 <= ((ap_const_lv1_0 = exitcond_fu_1104_p2) and (ap_const_lv1_0 = tmp_10_reg_3197));
    end process;


    ap_sig_834_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341)
    begin
                ap_sig_834 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_46_assign_proc : process(ap_sig_282)
    begin
        if (ap_sig_282) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_46 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_46 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_64)
    begin
        if (ap_sig_64) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_229)
    begin
        if (ap_sig_229) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st45_fsm_44_assign_proc : process(ap_sig_240)
    begin
        if (ap_sig_240) then 
            ap_sig_cseq_ST_st45_fsm_44 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st45_fsm_44 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st46_fsm_45_assign_proc : process(ap_sig_259)
    begin
        if (ap_sig_259) then 
            ap_sig_cseq_ST_st46_fsm_45 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st46_fsm_45 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_demorgan_fu_1579_p2 <= (row_wr_3_fu_1471_p3 and col_wr_2_fu_1523_p3);
    brmerge_i_i1_fu_2448_p2 <= (neg_src_not_i_i1_fu_2430_p2 or p_39_demorgan_i_not_i_i1_fu_2442_p2);
    brmerge_i_i2_fu_2651_p2 <= (neg_src_not_i_i2_fu_2633_p2 or p_39_demorgan_i_not_i_i2_fu_2645_p2);
    brmerge_i_i3_fu_2854_p2 <= (neg_src_not_i_i3_fu_2836_p2 or p_39_demorgan_i_not_i_i3_fu_2848_p2);
    brmerge_i_i_fu_2245_p2 <= (neg_src_not_i_i_fu_2227_p2 or p_39_demorgan_i_not_i_i_fu_2239_p2);
    brmerge_i_i_not_i_i1_fu_2436_p2 <= (p_39_demorgan_i_i_i1_fu_2418_p2 and neg_src_not_i_i1_fu_2430_p2);
    brmerge_i_i_not_i_i2_fu_2639_p2 <= (p_39_demorgan_i_i_i2_fu_2621_p2 and neg_src_not_i_i2_fu_2633_p2);
    brmerge_i_i_not_i_i3_fu_2842_p2 <= (p_39_demorgan_i_i_i3_fu_2824_p2 and neg_src_not_i_i3_fu_2836_p2);
    brmerge_i_i_not_i_i_fu_2233_p2 <= (p_39_demorgan_i_i_i_fu_2215_p2 and neg_src_not_i_i_fu_2227_p2);
    carry_1_fu_2364_p2 <= (tmp_78_fu_2336_p3 and tmp_5_i_i9_fu_2358_p2);
    carry_2_fu_2567_p2 <= (tmp_82_fu_2539_p3 and tmp_5_i_i1_fu_2561_p2);
    carry_3_fu_2770_p2 <= (tmp_86_fu_2742_p3 and tmp_5_i_i2_fu_2764_p2);
    carry_fu_2161_p2 <= (tmp_74_fu_2133_p3 and tmp_5_i_i_fu_2155_p2);
    col_rate_V_fu_823_p1 <= grp_fu_722_p2(32 - 1 downto 0);
    col_rd_2_fu_1518_p2 <= (tmp55_fu_1513_p2 or ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29);
    col_wr_1_fu_1142_p2 <= "0" when (p_Val2_15_reg_573 = ap_const_lv10_0) else "1";
    col_wr_2_fu_1523_p3 <= 
        col_wr_fu_1487_p2 when (tmp_11_reg_3202(0) = '1') else 
        ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29;
    col_wr_fu_1487_p2 <= "1" when (pre_fx_1_fu_1373_p3 = tmp_82_cast_fu_1483_p1) else "0";
    cols_fu_740_p3 <= 
        ap_const_lv10_140 when (tmp_6_fu_728_p2(0) = '1') else 
        tmp_9_fu_734_p2;
    deleted_zeros_1_fu_2392_p3 <= 
        Range1_all_ones_1_fu_2380_p2 when (carry_1_fu_2364_p2(0) = '1') else 
        Range1_all_zeros_1_fu_2386_p2;
    deleted_zeros_2_fu_2595_p3 <= 
        Range1_all_ones_2_fu_2583_p2 when (carry_2_fu_2567_p2(0) = '1') else 
        Range1_all_zeros_2_fu_2589_p2;
    deleted_zeros_3_fu_2798_p3 <= 
        Range1_all_ones_3_fu_2786_p2 when (carry_3_fu_2770_p2(0) = '1') else 
        Range1_all_zeros_3_fu_2792_p2;
    deleted_zeros_fu_2189_p3 <= 
        Range1_all_ones_fu_2177_p2 when (carry_fu_2161_p2(0) = '1') else 
        Range1_all_zeros_fu_2183_p2;

    dx_phi_fu_596_p4_assign_proc : process(ap_reg_ppiten_pp0_it29, tmp_11_reg_3202, ap_reg_ppstg_exitcond_reg_3260_pp0_iter28, tmp_61_fu_1157_p1, ap_reg_phiprechg_dx_reg_593pp0_it29)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not((ap_const_lv1_0 = tmp_11_reg_3202)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter28))) then 
            dx_phi_fu_596_p4 <= tmp_61_fu_1157_p1;
        else 
            dx_phi_fu_596_p4 <= ap_reg_phiprechg_dx_reg_593pp0_it29;
        end if; 
    end process;

    exitcond1_fu_1055_p2 <= "1" when (p_Val2_14_reg_562 = rows_reg_3180) else "0";
    exitcond_fu_1104_p2 <= "1" when (p_Val2_15_reg_573 = cols_reg_3170) else "0";

    grp_fu_1115_ce_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_cseq_ST_pp0_stg0_fsm_46, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            grp_fu_1115_ce <= ap_const_logic_1;
        else 
            grp_fu_1115_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1115_p0 <= tmp_46_cast_reg_3249(25 - 1 downto 0);

    grp_fu_1131_ce_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_cseq_ST_pp0_stg0_fsm_46, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_46) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            grp_fu_1131_ce <= ap_const_logic_1;
        else 
            grp_fu_1131_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1131_p0 <= grp_fu_1131_p00(26 - 1 downto 0);
    grp_fu_1131_p00 <= std_logic_vector(resize(unsigned(tmp_19_fu_1119_p3),32));

    grp_fu_722_ap_start_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
            grp_fu_722_ap_start <= ap_const_logic_1;
        else 
            grp_fu_722_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_722_p1 <= grp_fu_722_p10(28 - 1 downto 0);
    grp_fu_722_p10 <= std_logic_vector(resize(unsigned(tmp_7_fu_714_p1),41));

    grp_fu_793_ap_start_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_793_ap_start <= ap_const_logic_1;
        else 
            grp_fu_793_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_793_p1 <= grp_fu_793_p10(28 - 1 downto 0);
    grp_fu_793_p10 <= std_logic_vector(resize(unsigned(tmp_s_fu_785_p1),40));
    i_fu_1060_p2 <= std_logic_vector(unsigned(p_Val2_14_reg_562) + unsigned(ap_const_lv9_1));
    i_op_assign_15_cast_fu_1051_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_reg_562),10));
    i_op_assign_cast_fu_1100_p1 <= std_logic_vector(resize(unsigned(p_Val2_15_reg_573),11));
    j_fu_1109_p2 <= std_logic_vector(unsigned(p_Val2_15_reg_573) + unsigned(ap_const_lv10_1));
    k_buf_val_val_0_0_addr_gep_fu_474_p3 <= tmp_40_fu_1534_p1(10 - 1 downto 0);

    k_buf_val_val_0_0_address0_assign_proc : process(row_rd_5_fu_1457_p3, tmp_40_fu_1534_p1, k_buf_val_val_0_0_addr_gep_fu_474_p3, ap_sig_2616)
    begin
        if (ap_sig_2616) then
            if (not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))) then 
                k_buf_val_val_0_0_address0 <= k_buf_val_val_0_0_addr_gep_fu_474_p3;
            elsif ((ap_const_lv1_0 = row_rd_5_fu_1457_p3)) then 
                k_buf_val_val_0_0_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308, ap_reg_ppstg_exitcond_reg_3260_pp0_iter29, row_rd_5_fu_1457_p3, col_rd_2_fu_1518_p2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and (ap_const_lv1_0 = row_rd_5_fu_1457_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))))) then 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_0_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_0_d1_assign_proc : process(p_src_data_stream_0_V_dout, or_cond_reg_3429, tmp_47_fu_286, ap_sig_2620, ap_sig_834)
    begin
        if (ap_sig_834) then
            if (not((ap_const_lv1_0 = or_cond_reg_3429))) then 
                k_buf_val_val_0_0_d1 <= p_src_data_stream_0_V_dout;
            elsif (ap_sig_2620) then 
                k_buf_val_val_0_0_d1 <= tmp_47_fu_286;
            else 
                k_buf_val_val_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_0_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_0_1_addr_gep_fu_481_p3 <= tmp_40_fu_1534_p1(10 - 1 downto 0);

    k_buf_val_val_0_1_address0_assign_proc : process(row_rd_5_fu_1457_p3, tmp_40_fu_1534_p1, k_buf_val_val_0_1_addr_gep_fu_481_p3, ap_sig_2616)
    begin
        if (ap_sig_2616) then
            if (not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))) then 
                k_buf_val_val_0_1_address0 <= k_buf_val_val_0_1_addr_gep_fu_481_p3;
            elsif ((ap_const_lv1_0 = row_rd_5_fu_1457_p3)) then 
                k_buf_val_val_0_1_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308, ap_reg_ppstg_exitcond_reg_3260_pp0_iter29, row_rd_5_fu_1457_p3, col_rd_2_fu_1518_p2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and (ap_const_lv1_0 = row_rd_5_fu_1457_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))))) then 
            k_buf_val_val_0_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_1_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_1_d1_assign_proc : process(p_src_data_stream_1_V_dout, or_cond_reg_3429, tmp_46_fu_218, ap_sig_2620, ap_sig_834)
    begin
        if (ap_sig_834) then
            if (not((ap_const_lv1_0 = or_cond_reg_3429))) then 
                k_buf_val_val_0_1_d1 <= p_src_data_stream_1_V_dout;
            elsif (ap_sig_2620) then 
                k_buf_val_val_0_1_d1 <= tmp_46_fu_218;
            else 
                k_buf_val_val_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_1_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_1_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_0_2_addr_gep_fu_488_p3 <= tmp_40_fu_1534_p1(10 - 1 downto 0);

    k_buf_val_val_0_2_address0_assign_proc : process(row_rd_5_fu_1457_p3, tmp_40_fu_1534_p1, k_buf_val_val_0_2_addr_gep_fu_488_p3, ap_sig_2616)
    begin
        if (ap_sig_2616) then
            if (not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))) then 
                k_buf_val_val_0_2_address0 <= k_buf_val_val_0_2_addr_gep_fu_488_p3;
            elsif ((ap_const_lv1_0 = row_rd_5_fu_1457_p3)) then 
                k_buf_val_val_0_2_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308, ap_reg_ppstg_exitcond_reg_3260_pp0_iter29, row_rd_5_fu_1457_p3, col_rd_2_fu_1518_p2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and (ap_const_lv1_0 = row_rd_5_fu_1457_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))))) then 
            k_buf_val_val_0_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_2_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_2_d1_assign_proc : process(p_src_data_stream_2_V_dout, or_cond_reg_3429, tmp_20_fu_214, ap_sig_2620, ap_sig_834)
    begin
        if (ap_sig_834) then
            if (not((ap_const_lv1_0 = or_cond_reg_3429))) then 
                k_buf_val_val_0_2_d1 <= p_src_data_stream_2_V_dout;
            elsif (ap_sig_2620) then 
                k_buf_val_val_0_2_d1 <= tmp_20_fu_214;
            else 
                k_buf_val_val_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_2_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_2_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_0_3_addr_gep_fu_495_p3 <= tmp_40_fu_1534_p1(10 - 1 downto 0);

    k_buf_val_val_0_3_address0_assign_proc : process(row_rd_5_fu_1457_p3, tmp_40_fu_1534_p1, k_buf_val_val_0_3_addr_gep_fu_495_p3, ap_sig_2616)
    begin
        if (ap_sig_2616) then
            if (not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))) then 
                k_buf_val_val_0_3_address0 <= k_buf_val_val_0_3_addr_gep_fu_495_p3;
            elsif ((ap_const_lv1_0 = row_rd_5_fu_1457_p3)) then 
                k_buf_val_val_0_3_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308, ap_reg_ppstg_exitcond_reg_3260_pp0_iter29, row_rd_5_fu_1457_p3, col_rd_2_fu_1518_p2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and (ap_const_lv1_0 = row_rd_5_fu_1457_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_3260_pp0_iter29) and not((ap_const_lv1_0 = col_rd_2_fu_1518_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1457_p3))))) then 
            k_buf_val_val_0_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_3_d1_assign_proc : process(p_src_data_stream_3_V_dout, or_cond_reg_3429, tmp_fu_210, ap_sig_2620, ap_sig_834)
    begin
        if (ap_sig_834) then
            if (not((ap_const_lv1_0 = or_cond_reg_3429))) then 
                k_buf_val_val_0_3_d1 <= p_src_data_stream_3_V_dout;
            elsif (ap_sig_2620) then 
                k_buf_val_val_0_3_d1 <= tmp_fu_210;
            else 
                k_buf_val_val_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_val_val_0_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308, tmp_41_reg_3421, tmp_42_reg_3425)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            k_buf_val_val_0_3_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_0_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
    k_buf_val_val_1_0_address1 <= tmp_40_reg_3349(10 - 1 downto 0);

    k_buf_val_val_1_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_0_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_0_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, ap_sig_295, ap_sig_308)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))))) then 
            k_buf_val_val_1_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_1_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
    k_buf_val_val_1_1_address1 <= tmp_40_reg_3349(10 - 1 downto 0);

    k_buf_val_val_1_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_1_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_1_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, ap_sig_295, ap_sig_308)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))))) then 
            k_buf_val_val_1_1_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_2_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
    k_buf_val_val_1_2_address1 <= tmp_40_reg_3349(10 - 1 downto 0);

    k_buf_val_val_1_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_2_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_2_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, ap_sig_295, ap_sig_308)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))))) then 
            k_buf_val_val_1_2_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_3_address0 <= tmp_40_fu_1534_p1(10 - 1 downto 0);
    k_buf_val_val_1_3_address1 <= tmp_40_reg_3349(10 - 1 downto 0);

    k_buf_val_val_1_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it30, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_3_ce1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            k_buf_val_val_1_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_3_we1_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, ap_sig_295, ap_sig_308)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308)))))) then 
            k_buf_val_val_1_3_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    neg_src_7_fu_2209_p2 <= (signbit_fu_2103_p3 and tmp_6_i_i_fu_2203_p2);
    neg_src_8_fu_2412_p2 <= (signbit_1_fu_2306_p3 and tmp_6_i_i1_fu_2406_p2);
    neg_src_9_fu_2818_p2 <= (signbit_3_fu_2712_p3 and tmp_6_i_i3_fu_2812_p2);
    neg_src_fu_2615_p2 <= (signbit_2_fu_2509_p3 and tmp_6_i_i2_fu_2609_p2);
    neg_src_not_i_i1_fu_2430_p2 <= (p_38_i_i_i1_fu_2400_p2 or signbit_not_i1_fu_2424_p2);
    neg_src_not_i_i2_fu_2633_p2 <= (p_38_i_i_i2_fu_2603_p2 or signbit_not_i2_fu_2627_p2);
    neg_src_not_i_i3_fu_2836_p2 <= (p_38_i_i_i3_fu_2806_p2 or signbit_not_i3_fu_2830_p2);
    neg_src_not_i_i_fu_2227_p2 <= (p_38_i_i_i_fu_2197_p2 or signbit_not_i_fu_2221_p2);
    not_1_fu_1400_p2 <= "0" when (sy_1_fu_1387_p3 = pre_fy_fu_202) else "1";
    not_s_fu_1493_p2 <= "0" when (pre_fx_1_fu_1373_p3 = pre_fx_2_fu_1439_p3) else "1";
    or_cond_fu_1562_p2 <= (tmp_41_fu_1550_p2 and tmp_42_fu_1556_p2);
    p_38_i_i_i1_fu_2400_p2 <= (carry_1_fu_2364_p2 and Range1_all_ones_1_fu_2380_p2);
    p_38_i_i_i2_fu_2603_p2 <= (carry_2_fu_2567_p2 and Range1_all_ones_2_fu_2583_p2);
    p_38_i_i_i3_fu_2806_p2 <= (carry_3_fu_2770_p2 and Range1_all_ones_3_fu_2786_p2);
    p_38_i_i_i_fu_2197_p2 <= (carry_fu_2161_p2 and Range1_all_ones_fu_2177_p2);
    p_39_demorgan_i_i_i1_fu_2418_p2 <= (deleted_zeros_1_fu_2392_p3 or signbit_1_fu_2306_p3);
    p_39_demorgan_i_i_i2_fu_2621_p2 <= (deleted_zeros_2_fu_2595_p3 or signbit_2_fu_2509_p3);
    p_39_demorgan_i_i_i3_fu_2824_p2 <= (deleted_zeros_3_fu_2798_p3 or signbit_3_fu_2712_p3);
    p_39_demorgan_i_i_i_fu_2215_p2 <= (deleted_zeros_fu_2189_p3 or signbit_fu_2103_p3);
    p_39_demorgan_i_not_i_i1_fu_2442_p2 <= (p_39_demorgan_i_i_i1_fu_2418_p2 xor ap_const_lv1_1);
    p_39_demorgan_i_not_i_i2_fu_2645_p2 <= (p_39_demorgan_i_i_i2_fu_2621_p2 xor ap_const_lv1_1);
    p_39_demorgan_i_not_i_i3_fu_2848_p2 <= (p_39_demorgan_i_i_i3_fu_2824_p2 xor ap_const_lv1_1);
    p_39_demorgan_i_not_i_i_fu_2239_p2 <= (p_39_demorgan_i_i_i_fu_2215_p2 xor ap_const_lv1_1);
    p_6_fu_1237_p3 <= 
        ret_V_fu_1203_p4 when (tmp_24_fu_1225_p2(0) = '1') else 
        ret_V_1_fu_1231_p2;
    p_7_fu_1287_p3 <= 
        ret_V_2_fu_1253_p4 when (tmp_25_fu_1275_p2(0) = '1') else 
        ret_V_3_fu_1281_p2;
    p_Result_3_i_i1_fu_2370_p4 <= p_Val2_48_1_fu_2300_p2(47 downto 44);
    p_Result_3_i_i2_fu_2573_p4 <= p_Val2_48_2_fu_2503_p2(47 downto 44);
    p_Result_3_i_i3_fu_2776_p4 <= p_Val2_48_3_fu_2706_p2(47 downto 44);
    p_Result_3_i_i_fu_2167_p4 <= p_Val2_25_fu_2097_p2(47 downto 44);
    p_Val2_10_fu_981_p2 <= std_logic_vector(signed(ap_const_lv33_1FFFF8000) + signed(tmp_30_cast_fu_977_p1));
    p_Val2_11_fu_987_p4 <= p_Val2_10_fu_981_p2(25 downto 6);
    p_Val2_16_fu_915_p2 <= std_logic_vector(unsigned(tmp_2_fu_911_p1) + unsigned(p_Val2_7_fu_893_p4));
    p_Val2_17_fu_1009_p2 <= std_logic_vector(unsigned(tmp_4_fu_1005_p1) + unsigned(p_Val2_11_fu_987_p4));
    p_Val2_19_fu_1863_p0 <= r_V_fu_2990_p2;
    p_Val2_19_fu_1863_p1 <= OP2_V_1_cast_fu_1850_p1(20 - 1 downto 0);
    p_Val2_19_fu_1863_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_19_fu_1863_p0) * signed(p_Val2_19_fu_1863_p1))), 47));
    p_Val2_1_fu_1175_p1 <= dx_phi_fu_596_p4;
    p_Val2_1_fu_1175_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(col_rate_V_reg_3191) * signed(p_Val2_1_fu_1175_p1))), 32));
    p_Val2_24_fu_1911_p0 <= r_V_3_fu_2969_p2;
    p_Val2_24_fu_1911_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_24_fu_1911_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_24_fu_1911_p0) * signed(p_Val2_24_fu_1911_p1))), 47));
    p_Val2_25_fu_2097_p2 <= std_logic_vector(unsigned(tmp57_fu_2091_p2) + unsigned(tmp56_fu_2085_p2));
    p_Val2_26_fu_2111_p4 <= p_Val2_25_fu_2097_p2(43 downto 36);
    p_Val2_27_fu_2141_p2 <= std_logic_vector(unsigned(p_Val2_26_fu_2111_p4) + unsigned(tmp_1_i_i_fu_2129_p1));
    p_Val2_29_fu_2344_p2 <= std_logic_vector(unsigned(p_Val2_s_120_fu_2314_p4) + unsigned(tmp_1_i_i5_fu_2332_p1));
    p_Val2_2_fu_1199_p2 <= std_logic_vector(unsigned(p_Val2_1_reg_3306) + unsigned(tmp_59_cast_reg_3214));
    p_Val2_31_fu_2517_p4 <= p_Val2_48_2_fu_2503_p2(43 downto 36);
    p_Val2_32_fu_2547_p2 <= std_logic_vector(unsigned(p_Val2_31_fu_2517_p4) + unsigned(tmp_1_i_i1_fu_2535_p1));
    p_Val2_34_fu_2720_p4 <= p_Val2_48_3_fu_2706_p2(43 downto 36);
    p_Val2_35_fu_2750_p2 <= std_logic_vector(unsigned(p_Val2_34_fu_2720_p4) + unsigned(tmp_1_i_i2_fu_2738_p1));
    p_Val2_3_fu_1195_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_3301) + unsigned(tmp_57_cast_reg_3209));
        p_Val2_45_1_cast_fu_2276_p1 <= std_logic_vector(resize(signed(p_Val2_45_1_reg_3479),48));

    p_Val2_45_1_fu_1924_p0 <= r_V_s_fu_2962_p2;
    p_Val2_45_1_fu_1924_p1 <= OP2_V_1_cast_fu_1850_p1(20 - 1 downto 0);
    p_Val2_45_1_fu_1924_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_45_1_fu_1924_p0) * signed(p_Val2_45_1_fu_1924_p1))), 47));
        p_Val2_45_2_cast_fu_2479_p1 <= std_logic_vector(resize(signed(p_Val2_45_2_reg_3499),48));

    p_Val2_45_2_fu_1976_p0 <= r_V_4_fu_2920_p2;
    p_Val2_45_2_fu_1976_p1 <= OP2_V_1_cast_fu_1850_p1(20 - 1 downto 0);
    p_Val2_45_2_fu_1976_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_45_2_fu_1976_p0) * signed(p_Val2_45_2_fu_1976_p1))), 47));
        p_Val2_45_3_cast_fu_2682_p1 <= std_logic_vector(resize(signed(p_Val2_45_3_reg_3519),48));

    p_Val2_45_3_fu_2028_p0 <= r_V_5_fu_2906_p2;
    p_Val2_45_3_fu_2028_p1 <= OP2_V_1_cast_fu_1850_p1(20 - 1 downto 0);
    p_Val2_45_3_fu_2028_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_45_3_fu_2028_p0) * signed(p_Val2_45_3_fu_2028_p1))), 47));
        p_Val2_45_cast_fu_2073_p1 <= std_logic_vector(resize(signed(p_Val2_19_reg_3459),48));

    p_Val2_48_1_fu_2300_p2 <= std_logic_vector(unsigned(tmp59_fu_2294_p2) + unsigned(tmp58_fu_2288_p2));
    p_Val2_48_2_fu_2503_p2 <= std_logic_vector(unsigned(tmp61_fu_2497_p2) + unsigned(tmp60_fu_2491_p2));
    p_Val2_48_3_fu_2706_p2 <= std_logic_vector(unsigned(tmp63_fu_2700_p2) + unsigned(tmp62_fu_2694_p2));
        p_Val2_4_1_cast_fu_2279_p1 <= std_logic_vector(resize(signed(p_Val2_4_1_reg_3484),48));

    p_Val2_4_1_fu_1937_p0 <= r_V_1_1_fu_2955_p2;
    p_Val2_4_1_fu_1937_p1 <= OP2_V_5_cast_fu_1876_p1(20 - 1 downto 0);
    p_Val2_4_1_fu_1937_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_4_1_fu_1937_p0) * signed(p_Val2_4_1_fu_1937_p1))), 47));
        p_Val2_4_2_cast_fu_2482_p1 <= std_logic_vector(resize(signed(p_Val2_4_2_reg_3504),48));

    p_Val2_4_2_fu_1989_p0 <= r_V_1_2_fu_2934_p2;
    p_Val2_4_2_fu_1989_p1 <= OP2_V_5_cast_fu_1876_p1(20 - 1 downto 0);
    p_Val2_4_2_fu_1989_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_4_2_fu_1989_p0) * signed(p_Val2_4_2_fu_1989_p1))), 47));
        p_Val2_4_3_cast_fu_2685_p1 <= std_logic_vector(resize(signed(p_Val2_4_3_reg_3524),48));

    p_Val2_4_3_fu_2041_p0 <= r_V_1_3_fu_2899_p2;
    p_Val2_4_3_fu_2041_p1 <= OP2_V_5_cast_fu_1876_p1(20 - 1 downto 0);
    p_Val2_4_3_fu_2041_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_4_3_fu_2041_p0) * signed(p_Val2_4_3_fu_2041_p1))), 47));
        p_Val2_4_cast_fu_2076_p1 <= std_logic_vector(resize(signed(p_Val2_4_reg_3464),48));

    p_Val2_4_fu_1879_p0 <= r_V_1_fu_2983_p2;
    p_Val2_4_fu_1879_p1 <= OP2_V_5_cast_fu_1876_p1(20 - 1 downto 0);
    p_Val2_4_fu_1879_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_4_fu_1879_p0) * signed(p_Val2_4_fu_1879_p1))), 47));
        p_Val2_5_1_cast_fu_2282_p1 <= std_logic_vector(resize(signed(p_Val2_5_1_reg_3489),48));

    p_Val2_5_1_fu_1950_p0 <= r_V_2_1_fu_2948_p2;
    p_Val2_5_1_fu_1950_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_5_1_fu_1950_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_5_1_fu_1950_p0) * signed(p_Val2_5_1_fu_1950_p1))), 47));
        p_Val2_5_2_cast_fu_2485_p1 <= std_logic_vector(resize(signed(p_Val2_5_2_reg_3509),48));

    p_Val2_5_2_fu_2002_p0 <= r_V_2_2_fu_2927_p2;
    p_Val2_5_2_fu_2002_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_5_2_fu_2002_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_5_2_fu_2002_p0) * signed(p_Val2_5_2_fu_2002_p1))), 47));
        p_Val2_5_3_cast_fu_2688_p1 <= std_logic_vector(resize(signed(p_Val2_5_3_reg_3529),48));

    p_Val2_5_3_fu_2054_p0 <= r_V_2_3_fu_2892_p2;
    p_Val2_5_3_fu_2054_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_5_3_fu_2054_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_5_3_fu_2054_p0) * signed(p_Val2_5_3_fu_2054_p1))), 47));
        p_Val2_5_cast_fu_2079_p1 <= std_logic_vector(resize(signed(p_Val2_5_reg_3469),48));

    p_Val2_5_fu_1895_p0 <= r_V_2_fu_2976_p2;
    p_Val2_5_fu_1895_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_5_fu_1895_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_5_fu_1895_p0) * signed(p_Val2_5_fu_1895_p1))), 47));
        p_Val2_61_cast_fu_2082_p1 <= std_logic_vector(resize(signed(p_Val2_24_reg_3474),48));

        p_Val2_6_1_cast_fu_2285_p1 <= std_logic_vector(resize(signed(p_Val2_6_1_reg_3494),48));

    p_Val2_6_1_fu_1963_p0 <= r_V_3_1_fu_2941_p2;
    p_Val2_6_1_fu_1963_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_6_1_fu_1963_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_6_1_fu_1963_p0) * signed(p_Val2_6_1_fu_1963_p1))), 47));
        p_Val2_6_2_cast_fu_2488_p1 <= std_logic_vector(resize(signed(p_Val2_6_2_reg_3514),48));

    p_Val2_6_2_fu_2015_p0 <= r_V_3_2_fu_2913_p2;
    p_Val2_6_2_fu_2015_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_6_2_fu_2015_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_6_2_fu_2015_p0) * signed(p_Val2_6_2_fu_2015_p1))), 47));
        p_Val2_6_3_cast_fu_2691_p1 <= std_logic_vector(resize(signed(p_Val2_6_3_reg_3534),48));

    p_Val2_6_3_fu_2067_p0 <= r_V_3_3_fu_2885_p2;
    p_Val2_6_3_fu_2067_p1 <= OP2_V_6_cast_fu_1892_p1(20 - 1 downto 0);
    p_Val2_6_3_fu_2067_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_6_3_fu_2067_p0) * signed(p_Val2_6_3_fu_2067_p1))), 47));
    p_Val2_6_fu_887_p2 <= std_logic_vector(signed(ap_const_lv33_1FFFF8000) + signed(tmp_26_cast_fu_883_p1));
    p_Val2_7_fu_893_p4 <= p_Val2_6_fu_887_p2(25 downto 6);
    p_Val2_s_120_fu_2314_p4 <= p_Val2_48_1_fu_2300_p2(43 downto 36);
    p_Val2_s_fu_1166_p1 <= ap_reg_phiprechg_dy_reg_584pp0_it29;
    p_Val2_s_fu_1166_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(row_rate_V_reg_3185) * signed(p_Val2_s_fu_1166_p1))), 32));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_fu_2251_p3 when (brmerge_i_i_fu_2245_p2(0) = '1') else 
        p_i_i_fu_2259_p3;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i1_fu_2454_p3 when (brmerge_i_i1_fu_2448_p2(0) = '1') else 
        p_i_i1_fu_2462_p3;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i2_fu_2657_p3 when (brmerge_i_i2_fu_2651_p2(0) = '1') else 
        p_i_i2_fu_2665_p3;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_3_V_blk_n_assign_proc : process(p_dst_data_stream_3_V_full_n, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)))) then 
            p_dst_data_stream_3_V_blk_n <= p_dst_data_stream_3_V_full_n;
        else 
            p_dst_data_stream_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_3_V_din <= 
        p_mux_i_i3_fu_2860_p3 when (brmerge_i_i3_fu_2854_p2(0) = '1') else 
        p_i_i3_fu_2868_p3;

    p_dst_data_stream_3_V_write_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3433_pp0_iter32)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_dst_data_stream_3_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i1_fu_2462_p3 <= 
        ap_const_lv8_0 when (neg_src_8_fu_2412_p2(0) = '1') else 
        p_Val2_29_fu_2344_p2;
    p_i_i2_fu_2665_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_2615_p2(0) = '1') else 
        p_Val2_32_fu_2547_p2;
    p_i_i3_fu_2868_p3 <= 
        ap_const_lv8_0 when (neg_src_9_fu_2818_p2(0) = '1') else 
        p_Val2_35_fu_2750_p2;
    p_i_i_fu_2259_p3 <= 
        ap_const_lv8_0 when (neg_src_7_fu_2209_p2(0) = '1') else 
        p_Val2_27_fu_2141_p2;
    p_lshr1_fu_841_p4 <= p_neg1_fu_835_p2(31 downto 1);
    p_lshr_f1_fu_861_p4 <= grp_fu_793_p2(31 downto 1);
    p_lshr_f_fu_955_p4 <= grp_fu_722_p2(31 downto 1);
    p_lshr_fu_935_p4 <= p_neg_fu_929_p2(31 downto 1);
    p_mux_i_i1_fu_2454_p3 <= 
        p_Val2_29_fu_2344_p2 when (brmerge_i_i_not_i_i1_fu_2436_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i2_fu_2657_p3 <= 
        p_Val2_32_fu_2547_p2 when (brmerge_i_i_not_i_i2_fu_2639_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i3_fu_2860_p3 <= 
        p_Val2_35_fu_2750_p2 when (brmerge_i_i_not_i_i3_fu_2842_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i_fu_2251_p3 <= 
        p_Val2_27_fu_2141_p2 when (brmerge_i_i_not_i_i_fu_2233_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_neg1_fu_835_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(row_rate_V_fu_819_p1));
    p_neg_fu_929_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(col_rate_V_fu_823_p1));
    p_neg_t1_fu_855_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_48_fu_851_p1));
    p_neg_t_fu_949_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_50_fu_945_p1));

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_3_V_blk_n_assign_proc : process(p_src_data_stream_3_V_empty_n, ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)))) then 
            p_src_data_stream_3_V_blk_n <= p_src_data_stream_3_V_empty_n;
        else 
            p_src_data_stream_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_3_V_read_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppiten_pp0_it33, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, ap_sig_295, ap_sig_308)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and ap_sig_295) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and ap_sig_308))))) then 
            p_src_data_stream_3_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_3_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_u_V_fu_1657_p3 <= 
        ap_const_lv20_0 when (tmp_35_reg_3331(0) = '1') else 
        u_V_fu_1624_p3;
    pre_fx_1_fu_1373_p3 <= 
        ap_const_lv16_13F when (tmp_35_fu_1367_p2(0) = '1') else 
        sx_fu_1245_p3;
    pre_fx_2_fu_1439_p3 <= 
        ap_const_lv16_FFF6 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        pre_fx_fu_198;
    pre_fx_2_sx_fu_1499_p3 <= 
        ap_const_lv16_FFF6 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        pre_fx_1_fu_1373_p3;
    pre_fx_5_fu_1506_p3 <= 
        pre_fx_2_fu_1439_p3 when (tmp_11_reg_3202(0) = '1') else 
        pre_fx_2_sx_fu_1499_p3;
    pre_fy_1_sy_fu_1406_p3 <= 
        pre_fy_fu_202 when (tmp_15_reg_3238(0) = '1') else 
        sy_1_fu_1387_p3;
    pre_fy_5_fu_1432_p3 <= 
        sel_tmp5_fu_1424_p3 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        pre_fy_fu_202;
    r_V_1_1_fu_2955_p0 <= OP2_V_1_fu_1853_p1(20 - 1 downto 0);
    r_V_1_1_fu_2955_p1 <= r_V_1_1_fu_2955_p10(8 - 1 downto 0);
    r_V_1_1_fu_2955_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_1_fu_258),28));
    r_V_1_2_fu_2934_p0 <= OP2_V_1_fu_1853_p1(20 - 1 downto 0);
    r_V_1_2_fu_2934_p1 <= r_V_1_2_fu_2934_p10(8 - 1 downto 0);
    r_V_1_2_fu_2934_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_2_fu_262),28));
    r_V_1_3_fu_2899_p0 <= OP2_V_1_fu_1853_p1(20 - 1 downto 0);
    r_V_1_3_fu_2899_p1 <= r_V_1_3_fu_2899_p10(8 - 1 downto 0);
    r_V_1_3_fu_2899_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_3_fu_266),28));
    r_V_1_fu_2983_p0 <= OP2_V_1_fu_1853_p1(20 - 1 downto 0);
    r_V_1_fu_2983_p1 <= r_V_1_fu_2983_p10(8 - 1 downto 0);
    r_V_1_fu_2983_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_0_fu_254),28));
    r_V_2_1_fu_2948_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_2_1_fu_2948_p1 <= r_V_2_1_fu_2948_p10(8 - 1 downto 0);
    r_V_2_1_fu_2948_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_1_1_fu_242),28));
    r_V_2_2_fu_2927_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_2_2_fu_2927_p1 <= r_V_2_2_fu_2927_p10(8 - 1 downto 0);
    r_V_2_2_fu_2927_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_2_1_fu_246),28));
    r_V_2_3_fu_2892_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_2_3_fu_2892_p1 <= r_V_2_3_fu_2892_p10(8 - 1 downto 0);
    r_V_2_3_fu_2892_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_3_1_fu_250),28));
    r_V_2_fu_2976_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_2_fu_2976_p1 <= r_V_2_fu_2976_p10(8 - 1 downto 0);
    r_V_2_fu_2976_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_0_1_fu_238),28));
    r_V_3_1_fu_2941_p0 <= OP2_V_7_fu_1905_p1(20 - 1 downto 0);
    r_V_3_1_fu_2941_p1 <= r_V_3_1_fu_2941_p10(8 - 1 downto 0);
    r_V_3_1_fu_2941_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_1_fu_226),28));
    r_V_3_2_fu_2913_p0 <= OP2_V_7_fu_1905_p1(20 - 1 downto 0);
    r_V_3_2_fu_2913_p1 <= r_V_3_2_fu_2913_p10(8 - 1 downto 0);
    r_V_3_2_fu_2913_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_2_fu_230),28));
    r_V_3_3_fu_2885_p0 <= OP2_V_7_fu_1905_p1(20 - 1 downto 0);
    r_V_3_3_fu_2885_p1 <= r_V_3_3_fu_2885_p10(8 - 1 downto 0);
    r_V_3_3_fu_2885_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_3_fu_234),28));
    r_V_3_fu_2969_p0 <= OP2_V_7_fu_1905_p1(20 - 1 downto 0);
    r_V_3_fu_2969_p1 <= r_V_3_fu_2969_p10(8 - 1 downto 0);
    r_V_3_fu_2969_p10 <= std_logic_vector(resize(unsigned(win_val_0_val_1_0_fu_222),28));
    r_V_4_fu_2920_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_4_fu_2920_p1 <= r_V_4_fu_2920_p10(8 - 1 downto 0);
    r_V_4_fu_2920_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_2_1_fu_278),28));
    r_V_5_fu_2906_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_5_fu_2906_p1 <= r_V_5_fu_2906_p10(8 - 1 downto 0);
    r_V_5_fu_2906_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_3_1_fu_282),28));
    r_V_8_fu_1319_p2 <= std_logic_vector(signed(tmp_26_fu_1303_p1) - signed(tmp_64_cast_fu_1315_p1));
    r_V_9_fu_1351_p2 <= std_logic_vector(signed(tmp_30_fu_1335_p1) - signed(tmp_70_cast_fu_1347_p1));
    r_V_fu_2990_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_fu_2990_p1 <= r_V_fu_2990_p10(8 - 1 downto 0);
    r_V_fu_2990_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_0_1_fu_270),28));
    r_V_s_fu_2962_p0 <= OP2_V_fu_1847_p1(20 - 1 downto 0);
    r_V_s_fu_2962_p1 <= r_V_s_fu_2962_p10(8 - 1 downto 0);
    r_V_s_fu_2962_p10 <= std_logic_vector(resize(unsigned(win_val_1_val_1_1_1_fu_274),28));
    ret_V_1_fu_1231_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_fu_1203_p4));
    ret_V_2_fu_1253_p4 <= p_Val2_3_fu_1195_p2(31 downto 16);
    ret_V_3_fu_1281_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_2_fu_1253_p4));
    ret_V_fu_1203_p4 <= p_Val2_2_fu_1199_p2(31 downto 16);
    row_rate_V_fu_819_p1 <= grp_fu_793_p2(32 - 1 downto 0);
    row_rd_5_fu_1457_p3 <= 
        sel_tmp_fu_1452_p2 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        row_rd_fu_194;
    row_wr_1_fu_1395_p2 <= "1" when (sy_1_fu_1387_p3 = tmp_41_cast_reg_3233) else "0";
    row_wr_2_fu_1082_p2 <= "0" when (p_Val2_14_reg_562 = ap_const_lv9_0) else "1";
    row_wr_3_fu_1471_p3 <= 
        row_wr_4_fu_1464_p3 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        row_wr_fu_190;
    row_wr_4_fu_1464_p3 <= 
        row_wr_1_fu_1395_p2 when (sel_tmp4_fu_1420_p2(0) = '1') else 
        row_wr_2_reg_3244;
    rows_fu_811_p3 <= 
        ap_const_lv9_F0 when (tmp_5_fu_799_p2(0) = '1') else 
        tmp_8_fu_805_p2;
    sel_tmp4_fu_1420_p2 <= (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29 and tmp_10_reg_3197);
    sel_tmp5_fu_1424_p3 <= 
        pre_fy_fu_202 when (sel_tmp4_fu_1420_p2(0) = '1') else 
        pre_fy_1_sy_fu_1406_p3;
    sel_tmp_fu_1452_p2 <= (tmp54_fu_1446_p2 or tmp_15_reg_3238);
    signbit_1_fu_2306_p3 <= p_Val2_48_1_fu_2300_p2(47 downto 47);
    signbit_2_fu_2509_p3 <= p_Val2_48_2_fu_2503_p2(47 downto 47);
    signbit_3_fu_2712_p3 <= p_Val2_48_3_fu_2706_p2(47 downto 47);
    signbit_fu_2103_p3 <= p_Val2_25_fu_2097_p2(47 downto 47);
    signbit_not_i1_fu_2424_p2 <= (signbit_1_fu_2306_p3 xor ap_const_lv1_1);
    signbit_not_i2_fu_2627_p2 <= (signbit_2_fu_2509_p3 xor ap_const_lv1_1);
    signbit_not_i3_fu_2830_p2 <= (signbit_3_fu_2712_p3 xor ap_const_lv1_1);
    signbit_not_i_fu_2221_p2 <= (signbit_fu_2103_p3 xor ap_const_lv1_1);
    sx_fu_1245_p3 <= 
        p_6_fu_1237_p3 when (tmp_62_fu_1213_p3(0) = '1') else 
        ret_V_fu_1203_p4;
    sy_1_fu_1387_p3 <= 
        ap_const_lv16_EF when (tmp_37_fu_1381_p2(0) = '1') else 
        sy_fu_1295_p3;
    sy_fu_1295_p3 <= 
        p_7_fu_1287_p3 when (tmp_64_fu_1263_p3(0) = '1') else 
        ret_V_2_fu_1253_p4;
    tmp54_fu_1446_p2 <= (not_1_fu_1400_p2 or sel_tmp4_fu_1420_p2);
    tmp55_fu_1513_p2 <= (not_s_fu_1493_p2 or tmp_11_reg_3202);
    tmp56_fu_2085_p2 <= std_logic_vector(signed(p_Val2_4_cast_fu_2076_p1) + signed(p_Val2_5_cast_fu_2079_p1));
    tmp57_fu_2091_p2 <= std_logic_vector(signed(p_Val2_45_cast_fu_2073_p1) + signed(p_Val2_61_cast_fu_2082_p1));
    tmp58_fu_2288_p2 <= std_logic_vector(signed(p_Val2_4_1_cast_fu_2279_p1) + signed(p_Val2_5_1_cast_fu_2282_p1));
    tmp59_fu_2294_p2 <= std_logic_vector(signed(p_Val2_45_1_cast_fu_2276_p1) + signed(p_Val2_6_1_cast_fu_2285_p1));
    tmp60_fu_2491_p2 <= std_logic_vector(signed(p_Val2_4_2_cast_fu_2482_p1) + signed(p_Val2_5_2_cast_fu_2485_p1));
    tmp61_fu_2497_p2 <= std_logic_vector(signed(p_Val2_45_2_cast_fu_2479_p1) + signed(p_Val2_6_2_cast_fu_2488_p1));
    tmp62_fu_2694_p2 <= std_logic_vector(signed(p_Val2_4_3_cast_fu_2685_p1) + signed(p_Val2_5_3_cast_fu_2688_p1));
    tmp63_fu_2700_p2 <= std_logic_vector(signed(p_Val2_45_3_cast_fu_2682_p1) + signed(p_Val2_6_3_cast_fu_2691_p1));
    tmp_10_fu_1015_p2 <= "1" when (signed(row_rate_V_fu_819_p1) > signed(ap_const_lv32_10000)) else "0";
    tmp_11_fu_1021_p2 <= "1" when (signed(col_rate_V_fu_823_p1) > signed(ap_const_lv32_10000)) else "0";
    tmp_12_fu_1027_p3 <= (p_Val2_16_fu_915_p2 & ap_const_lv6_0);
    tmp_13_fu_1039_p3 <= (p_Val2_17_fu_1009_p2 & ap_const_lv6_0);
    tmp_14_fu_1066_p2 <= std_logic_vector(unsigned(i_op_assign_15_cast_fu_1051_p1) + unsigned(ap_const_lv10_3FF));
    tmp_15_fu_1076_p2 <= "1" when (p_Val2_14_reg_562 = ap_const_lv9_0) else "0";
    tmp_16_fu_1088_p3 <= (p_Val2_14_reg_562 & ap_const_lv16_0);
    tmp_19_fu_1119_p3 <= (p_Val2_15_reg_573 & ap_const_lv16_0);
    tmp_1_fu_875_p3 <= 
        p_neg_t1_fu_855_p2 when (tmp_56_fu_827_p3(0) = '1') else 
        tmp_49_fu_871_p1;
    tmp_1_i_i1_fu_2535_p1 <= std_logic_vector(resize(unsigned(tmp_81_fu_2527_p3),8));
    tmp_1_i_i2_fu_2738_p1 <= std_logic_vector(resize(unsigned(tmp_85_fu_2730_p3),8));
    tmp_1_i_i5_fu_2332_p1 <= std_logic_vector(resize(unsigned(tmp_77_fu_2324_p3),8));
    tmp_1_i_i_fu_2129_p1 <= std_logic_vector(resize(unsigned(tmp_73_fu_2121_p3),8));
    tmp_21_fu_777_p3 <= (p_dst_rows_V_read & ap_const_lv16_0);
    tmp_23_fu_1152_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27) + unsigned(ap_const_lv11_7FF));
    tmp_24_fu_1225_p2 <= "1" when (tmp_63_fu_1221_p1 = ap_const_lv16_0) else "0";
    tmp_25_fu_1275_p2 <= "1" when (tmp_65_fu_1271_p1 = ap_const_lv16_0) else "0";
        tmp_26_cast_fu_883_p1 <= std_logic_vector(resize(signed(tmp_1_fu_875_p3),33));

        tmp_26_fu_1303_p1 <= std_logic_vector(resize(signed(p_Val2_2_fu_1199_p2),33));

    tmp_27_fu_1307_p3 <= (sx_fu_1245_p3 & ap_const_lv16_0);
    tmp_28_fu_1325_p2 <= "1" when (signed(r_V_8_fu_1319_p2) > signed(ap_const_lv33_0)) else "0";
    tmp_29_fu_1617_p3 <= (tmp_66_reg_3316 & ap_const_lv2_0);
    tmp_2_fu_911_p1 <= std_logic_vector(resize(unsigned(tmp_57_fu_903_p3),20));
        tmp_30_cast_fu_977_p1 <= std_logic_vector(resize(signed(tmp_3_fu_969_p3),33));

        tmp_30_fu_1335_p1 <= std_logic_vector(resize(signed(p_Val2_3_fu_1195_p2),33));

    tmp_32_fu_1339_p3 <= (sy_fu_1295_p3 & ap_const_lv16_0);
    tmp_33_fu_1357_p2 <= "1" when (signed(r_V_9_fu_1351_p2) > signed(ap_const_lv33_0)) else "0";
    tmp_34_fu_1631_p3 <= (tmp_67_reg_3326 & ap_const_lv2_0);
    tmp_35_fu_1367_p2 <= "1" when (signed(sx_fu_1245_p3) > signed(ap_const_lv16_13F)) else "0";
    tmp_36_fu_706_p3 <= (p_dst_cols_V_read & ap_const_lv16_0);
    tmp_37_fu_1381_p2 <= "1" when (signed(sy_fu_1295_p3) > signed(ap_const_lv16_EF)) else "0";
    tmp_38_fu_1136_p2 <= "1" when (p_Val2_15_reg_573 = ap_const_lv10_0) else "0";
    tmp_39_fu_1478_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter29));
    tmp_3_fu_969_p3 <= 
        p_neg_t_fu_949_p2 when (tmp_58_fu_921_p3(0) = '1') else 
        tmp_51_fu_965_p1;
        tmp_40_fu_1534_p1 <= std_logic_vector(resize(signed(x_2_fu_1413_p3),64));

        tmp_41_cast_fu_1072_p1 <= std_logic_vector(resize(signed(tmp_14_fu_1066_p2),16));

    tmp_41_fu_1550_p2 <= "1" when (signed(sy_1_fu_1387_p3) < signed(ap_const_lv16_EF)) else "0";
    tmp_42_fu_1556_p2 <= "1" when (signed(pre_fx_1_fu_1373_p3) < signed(ap_const_lv16_13F)) else "0";
    tmp_46_cast_fu_1096_p1 <= std_logic_vector(resize(unsigned(tmp_16_fu_1088_p3),32));
    tmp_48_fu_851_p1 <= std_logic_vector(resize(unsigned(p_lshr1_fu_841_p4),32));
    tmp_49_fu_871_p1 <= std_logic_vector(resize(unsigned(p_lshr_f1_fu_861_p4),32));
    tmp_4_fu_1005_p1 <= std_logic_vector(resize(unsigned(tmp_59_fu_997_p3),20));
    tmp_50_fu_945_p1 <= std_logic_vector(resize(unsigned(p_lshr_fu_935_p4),32));
    tmp_51_fu_965_p1 <= std_logic_vector(resize(unsigned(p_lshr_f_fu_955_p4),32));
    tmp_52_fu_702_p1 <= p_dst_cols_V_read(10 - 1 downto 0);
    tmp_53_fu_773_p1 <= p_dst_rows_V_read(9 - 1 downto 0);
    tmp_56_fu_827_p3 <= grp_fu_793_p2(31 downto 31);
        tmp_57_cast_fu_1035_p1 <= std_logic_vector(resize(signed(tmp_12_fu_1027_p3),32));

    tmp_57_fu_903_p3 <= p_Val2_6_fu_887_p2(5 downto 5);
    tmp_58_fu_921_p3 <= grp_fu_722_p2(31 downto 31);
        tmp_59_cast_fu_1047_p1 <= std_logic_vector(resize(signed(tmp_13_fu_1039_p3),32));

    tmp_59_fu_997_p3 <= p_Val2_10_fu_981_p2(5 downto 5);
    tmp_5_fu_799_p2 <= "1" when (unsigned(p_dst_rows_V_read) < unsigned(ap_const_lv10_F0)) else "0";
    tmp_5_i_i1_fu_2561_p2 <= (tmp_83_fu_2553_p3 xor ap_const_lv1_1);
    tmp_5_i_i2_fu_2764_p2 <= (tmp_87_fu_2756_p3 xor ap_const_lv1_1);
    tmp_5_i_i9_fu_2358_p2 <= (tmp_79_fu_2350_p3 xor ap_const_lv1_1);
    tmp_5_i_i_fu_2155_p2 <= (tmp_75_fu_2147_p3 xor ap_const_lv1_1);
    tmp_60_fu_1148_p1 <= grp_fu_1115_p2(10 - 1 downto 0);
    tmp_61_fu_1157_p1 <= grp_fu_1131_p2(11 - 1 downto 0);
    tmp_62_fu_1213_p3 <= p_Val2_2_fu_1199_p2(31 downto 31);
    tmp_63_fu_1221_p1 <= p_Val2_2_fu_1199_p2(16 - 1 downto 0);
        tmp_64_cast_fu_1315_p1 <= std_logic_vector(resize(signed(tmp_27_fu_1307_p3),33));

    tmp_64_fu_1263_p3 <= p_Val2_3_fu_1195_p2(31 downto 31);
    tmp_65_fu_1271_p1 <= p_Val2_3_fu_1195_p2(16 - 1 downto 0);
    tmp_66_fu_1331_p1 <= r_V_8_fu_1319_p2(18 - 1 downto 0);
    tmp_67_fu_1363_p1 <= r_V_9_fu_1351_p2(18 - 1 downto 0);
    tmp_6_fu_728_p2 <= "1" when (unsigned(p_dst_cols_V_read) < unsigned(ap_const_lv11_140)) else "0";
    tmp_6_i_i1_fu_2406_p2 <= (p_38_i_i_i1_fu_2400_p2 xor ap_const_lv1_1);
    tmp_6_i_i2_fu_2609_p2 <= (p_38_i_i_i2_fu_2603_p2 xor ap_const_lv1_1);
    tmp_6_i_i3_fu_2812_p2 <= (p_38_i_i_i3_fu_2806_p2 xor ap_const_lv1_1);
    tmp_6_i_i_fu_2203_p2 <= (p_38_i_i_i_fu_2197_p2 xor ap_const_lv1_1);
        tmp_70_cast_fu_1347_p1 <= std_logic_vector(resize(signed(tmp_32_fu_1339_p3),33));

    tmp_73_fu_2121_p3 <= p_Val2_25_fu_2097_p2(35 downto 35);
    tmp_74_fu_2133_p3 <= p_Val2_25_fu_2097_p2(43 downto 43);
    tmp_75_fu_2147_p3 <= p_Val2_27_fu_2141_p2(7 downto 7);
    tmp_77_fu_2324_p3 <= p_Val2_48_1_fu_2300_p2(35 downto 35);
    tmp_78_fu_2336_p3 <= p_Val2_48_1_fu_2300_p2(43 downto 43);
    tmp_79_fu_2350_p3 <= p_Val2_29_fu_2344_p2(7 downto 7);
        tmp_7_fu_714_p1 <= std_logic_vector(resize(signed(tmp_36_fu_706_p3),28));

    tmp_81_fu_2527_p3 <= p_Val2_48_2_fu_2503_p2(35 downto 35);
        tmp_82_cast_fu_1483_p1 <= std_logic_vector(resize(signed(tmp_39_fu_1478_p2),16));

    tmp_82_fu_2539_p3 <= p_Val2_48_2_fu_2503_p2(43 downto 43);
    tmp_83_fu_2553_p3 <= p_Val2_32_fu_2547_p2(7 downto 7);
    tmp_85_fu_2730_p3 <= p_Val2_48_3_fu_2706_p2(35 downto 35);
    tmp_86_fu_2742_p3 <= p_Val2_48_3_fu_2706_p2(43 downto 43);
    tmp_87_fu_2756_p3 <= p_Val2_35_fu_2750_p2(7 downto 7);
    tmp_8_fu_805_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(tmp_53_fu_773_p1));
    tmp_9_fu_734_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_52_fu_702_p1));
        tmp_s_fu_785_p1 <= std_logic_vector(resize(signed(tmp_21_fu_777_p3),28));

    u1_V_fu_1645_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(u_V_fu_1624_p3));
    u_V_fu_1624_p3 <= 
        tmp_29_fu_1617_p3 when (tmp_28_reg_3311(0) = '1') else 
        ap_const_lv20_0;
    v1_V_fu_1651_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(v_V_2_fu_1638_p3));
    v_V_2_fu_1638_p3 <= 
        tmp_34_fu_1631_p3 when (tmp_33_reg_3321(0) = '1') else 
        ap_const_lv20_0;
    v_V_fu_1664_p3 <= 
        ap_const_lv20_0 when (tmp_37_reg_3336(0) = '1') else 
        v_V_2_fu_1638_p3;

    win_val_val_1_0_0_2_phi_fu_665_p10_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, tmp_41_reg_3421, tmp_42_reg_3425, k_buf_val_val_0_0_q0, k_buf_val_val_1_0_q0, ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and not((ap_const_lv1_0 = tmp_42_reg_3425))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and (ap_const_lv1_0 = tmp_41_reg_3421)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            win_val_val_1_0_0_2_phi_fu_665_p10 <= k_buf_val_val_0_0_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341))) then 
            win_val_val_1_0_0_2_phi_fu_665_p10 <= k_buf_val_val_1_0_q0;
        else 
            win_val_val_1_0_0_2_phi_fu_665_p10 <= ap_reg_phiprechg_win_val_val_1_0_0_2_reg_662pp0_it31;
        end if; 
    end process;


    win_val_val_1_0_1_2_phi_fu_645_p10_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, tmp_41_reg_3421, tmp_42_reg_3425, k_buf_val_val_0_1_q0, k_buf_val_val_1_1_q0, ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and not((ap_const_lv1_0 = tmp_42_reg_3425))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and (ap_const_lv1_0 = tmp_41_reg_3421)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            win_val_val_1_0_1_2_phi_fu_645_p10 <= k_buf_val_val_0_1_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341))) then 
            win_val_val_1_0_1_2_phi_fu_645_p10 <= k_buf_val_val_1_1_q0;
        else 
            win_val_val_1_0_1_2_phi_fu_645_p10 <= ap_reg_phiprechg_win_val_val_1_0_1_2_reg_642pp0_it31;
        end if; 
    end process;


    win_val_val_1_0_2_2_phi_fu_625_p10_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, tmp_41_reg_3421, tmp_42_reg_3425, k_buf_val_val_0_2_q0, k_buf_val_val_1_2_q0, ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and not((ap_const_lv1_0 = tmp_42_reg_3425))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and (ap_const_lv1_0 = tmp_41_reg_3421)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            win_val_val_1_0_2_2_phi_fu_625_p10 <= k_buf_val_val_0_2_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341))) then 
            win_val_val_1_0_2_2_phi_fu_625_p10 <= k_buf_val_val_1_2_q0;
        else 
            win_val_val_1_0_2_2_phi_fu_625_p10 <= ap_reg_phiprechg_win_val_val_1_0_2_2_reg_622pp0_it31;
        end if; 
    end process;


    win_val_val_1_0_3_2_phi_fu_605_p10_assign_proc : process(ap_reg_ppiten_pp0_it31, ap_reg_ppstg_exitcond_reg_3260_pp0_iter30, col_rd_2_reg_3345, row_rd_5_reg_3341, or_cond_reg_3429, tmp_41_reg_3421, tmp_42_reg_3425, k_buf_val_val_0_3_q0, k_buf_val_val_1_3_q0, ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and not((ap_const_lv1_0 = or_cond_reg_3429))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and not((ap_const_lv1_0 = tmp_42_reg_3425))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and (ap_const_lv1_0 = tmp_41_reg_3421)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and not((ap_const_lv1_0 = row_rd_5_reg_3341)) and (ap_const_lv1_0 = or_cond_reg_3429) and not((ap_const_lv1_0 = tmp_41_reg_3421)) and (ap_const_lv1_0 = tmp_42_reg_3425)))) then 
            win_val_val_1_0_3_2_phi_fu_605_p10 <= k_buf_val_val_0_3_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and (ap_reg_ppstg_exitcond_reg_3260_pp0_iter30 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3345)) and (ap_const_lv1_0 = row_rd_5_reg_3341))) then 
            win_val_val_1_0_3_2_phi_fu_605_p10 <= k_buf_val_val_1_3_q0;
        else 
            win_val_val_1_0_3_2_phi_fu_605_p10 <= ap_reg_phiprechg_win_val_val_1_0_3_2_reg_602pp0_it31;
        end if; 
    end process;

    x_1_fu_1568_p2 <= std_logic_vector(unsigned(x_2_fu_1413_p3) + unsigned(ap_const_lv16_1));
    x_2_fu_1413_p3 <= 
        ap_const_lv16_0 when (ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29(0) = '1') else 
        x_fu_206;
end behav;
