unit-1
introduction
8086
ece
department
microprocessors
microcontrollers
page
7

control
flag
register
higher
byte
flag
register
.
contains
three
flags
namely
direction
flag
(
)
,
interrupt
flag
(
)
trap
flag
(
)
.
flag
register
configuration
description
flag
bit
follows
:
sf-
sign
flag
:
flag
set
,
result
computation
negative
.
signed
computations
sign
flag
equals
msb
result
.
zf-
zero
flag
:
flag
set
,
result
computation
comparison
performed
previous
instruction
zero
.
pf-
parity
flag
:
flag
set
1
,
lower
byte
result
contains
even
number
1
’
.
cf-
carry
flag
:
flag
set
,
carry
msb
case
addition
borrow
case
subtraction
.
af-auxilary
carry
flag
:
set
,
carry
lowest
nibble
,
i.e
,
bit
three
addition
,
borrow
lowest
nibble
,
i.e
,
bit
three
,
subtraction
.
of-
flow
flag
:
flag
set
,
overflow
occurs
,
i.e
,
result
signed
operation
large
enough
accommodate
destination
register
.
result
7-bits
size
case
8-bit
signed
operation
15-bits
size
case
16-bit
sign
operations
,
overflow
set
.
tf-
tarp
flag
:
flag
set
,
processor
enters
single
step
execution
mode
.
processor
executes
current
instruction
control
transferred
trap
interrupt
service
routine
.
if-
interrupt
flag
:
flag
set
,
mask
able
interrupts
recognized
cpu
,
otherwise
ignored
.
d-
direction
flag
:
used
string
manipulation
instructions
.
flag
bit
‘
0
’
,
string
processed
beginning
lowest
address
highest
address
,
i.e
.
,
auto
incrementing
mode
.
otherwise
,
string
processed
highest
address
towards
lowest
address
,
i.e
.
,
auto
decrementing
mode
.
memory
segmentation
:

memory
8086
based
system
organized
segmented
memory
.

cpu
8086
able
access
1mb
physical
memory
.
complete
1mb
memory
divided
16
segments
,
64kb
size
addressed
one
segment
register
.

16-bit
contents
segment
register
actually
point
starting
location
particular
segment
.
address
segments
may
assigned
0000h
f000h
respectively
.

address
specific
memory
location
within
segment
,
need
offset
address
.
offset
address
values
0000h
ffffh
physical
addresses
range
00000h
fffffh
.
