#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 14:17:00 2024
# Process ID: 22532
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38860 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\RGB\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.xpr
update_compile_order -fileset sources_1
launch_simulation
source uart_ram_TFT_send_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/RAM}} 
current_wave_config {Untitled 1}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/ram_to_display}} 
current_wave_config {Untitled 1}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/disp_driver}} 
relaunch_sim
run all
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
close_hw
close_sim
launch_simulation
source uart_ram_TFT_send_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/RAM}} 
current_wave_config {Untitled 2}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/ram_to_display}} 
current_wave_config {Untitled 2}
add_wave {{/uart_ram_TFT_send_tb/uart_ram_TFT_sim_send/disp_driver}} 
run all
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
close_hw
