{
    "__class__": "Component",
    "name": "DLatch",
    "architecture": "dataflow",
    "gates": [
        {
            "__class__": "Gate",
            "id": 1,
            "type": "NAND",
            "scene_x": 100.0,
            "scene_y": 80.0
        },
        {
            "__class__": "Gate",
            "id": 2,
            "type": "NOT",
            "scene_x": -50.0,
            "scene_y": 215.0
        },
        {
            "__class__": "Gate",
            "id": 3,
            "type": "NAND",
            "scene_x": 100.0,
            "scene_y": 200.0
        },
        {
            "__class__": "Gate",
            "id": 4,
            "type": "NAND",
            "scene_x": 350.0,
            "scene_y": 65.0
        },
        {
            "__class__": "Gate",
            "id": 5,
            "type": "NAND",
            "scene_x": 350.0,
            "scene_y": 215.0
        }
    ],
    "connections": [
        {
            "__class__": "Wire",
            "name": "Dbar",
            "bit_size": 1,
            "src_key": 2,
            "src_port": "out",
            "dests": [
                [
                    3,
                    "in2"
                ]
            ]
        },
        {
            "__class__": "Wire",
            "name": "R",
            "bit_size": 1,
            "src_key": 1,
            "src_port": "out",
            "dests": [
                [
                    4,
                    "in1"
                ]
            ]
        },
        {
            "__class__": "Wire",
            "name": "S",
            "bit_size": 1,
            "src_key": 3,
            "src_port": "out",
            "dests": [
                [
                    5,
                    "in2"
                ]
            ]
        },
        {
            "__class__": "Wire",
            "name": "Q_int",
            "bit_size": 1,
            "src_key": 4,
            "src_port": "out",
            "dests": [
                [
                    5,
                    "in1"
                ]
            ]
        },
        {
            "__class__": "Wire",
            "name": "Qbar_int",
            "bit_size": 1,
            "src_key": 5,
            "src_port": "out",
            "dests": [
                [
                    4,
                    "in2"
                ]
            ]
        }
    ],
    "io_ports": [
        {
            "__class__": "IOPort",
            "name": "D",
            "bit_size": 1,
            "dests": [
                [
                    1,
                    "in1"
                ],
                [
                    2,
                    "in1"
                ]
            ],
            "is_input": true,
            "scene_x": -150.0,
            "scene_y": 80.0
        },
        {
            "__class__": "IOPort",
            "name": "EN",
            "bit_size": 1,
            "dests": [
                [
                    1,
                    "in2"
                ],
                [
                    3,
                    "in1"
                ]
            ],
            "is_input": true,
            "scene_x": 0.0,
            "scene_y": 155.0
        },
        {
            "__class__": "IOPort",
            "name": "Q",
            "bit_size": 1,
            "dests": [
                [
                    4,
                    "out"
                ]
            ],
            "is_input": false,
            "scene_x": 520.0,
            "scene_y": 80.0
        },
        {
            "__class__": "IOPort",
            "name": "Qbar",
            "bit_size": 1,
            "dests": [
                [
                    5,
                    "out"
                ]
            ],
            "is_input": false,
            "scene_x": 520.0,
            "scene_y": 230.0
        }
    ]
}