0x0001: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x01
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0033: mov_imm:
	regs[5] = 0x5049ee1c, opcode= 0x07
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x01
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x005a: mov_imm:
	regs[5] = 0x91868d2c, opcode= 0x07
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x01
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x009a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x009f: mov_imm:
	regs[5] = 0xc8c2ba9e, opcode= 0x07
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00d2: mov_imm:
	regs[5] = 0x66aed929, opcode= 0x07
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0105: mov_imm:
	regs[5] = 0x3351cd02, opcode= 0x07
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0114: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x01
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0138: mov_imm:
	regs[5] = 0xbcdaa6ad, opcode= 0x07
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0168: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0174: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0177: mov_imm:
	regs[5] = 0xaffd855a, opcode= 0x07
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x01
0x019e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01a1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x01a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x01aa: mov_imm:
	regs[5] = 0x3b80609a, opcode= 0x07
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x01d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01dd: mov_imm:
	regs[5] = 0x4b815ced, opcode= 0x07
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01f5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x01f8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x01fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0201: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x020a: mov_imm:
	regs[5] = 0x3d8421c3, opcode= 0x07
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0219: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0222: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0237: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0255: mov_imm:
	regs[5] = 0x43bce680, opcode= 0x07
0x025c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0264: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0267: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x01
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x027f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x028e: mov_imm:
	regs[5] = 0x118d8008, opcode= 0x07
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x02a0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x02a9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x02ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02b8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02cd: mov_imm:
	regs[5] = 0x833a78c9, opcode= 0x07
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02d6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02d9: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x02dc: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x02df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02e5: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x02e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02ee: mov_imm:
	regs[5] = 0x4b22e95f, opcode= 0x07
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x031e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0336: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0339: mov_imm:
	regs[5] = 0xb275846e, opcode= 0x07
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x035a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0366: mov_imm:
	regs[5] = 0xc1d72e6c, opcode= 0x07
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0375: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x01
0x038a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x038d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x039f: mov_imm:
	regs[5] = 0x8ebee698, opcode= 0x07
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03b1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x03d2: mov_imm:
	regs[5] = 0xdd1a475e, opcode= 0x07
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0408: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x040b: mov_imm:
	regs[5] = 0x4adeca5f, opcode= 0x07
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0414: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0417: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x041a: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0438: mov_imm:
	regs[5] = 0x763af9b1, opcode= 0x07
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0441: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x01
0x044a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x045f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0468: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0477: mov_imm:
	regs[5] = 0xa539677d, opcode= 0x07
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0486: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x01
0x049b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04b0: mov_imm:
	regs[5] = 0xf088f494, opcode= 0x07
0x04b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04b9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04f5: mov_imm:
	regs[5] = 0xd83c13e2, opcode= 0x07
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0513: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0519: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x051c: mov_imm:
	regs[5] = 0x67bb558c, opcode= 0x07
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0525: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x01
0x052e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0534: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x053a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x053d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0546: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x054c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x054f: mov_imm:
	regs[5] = 0xb568204d, opcode= 0x07
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0582: mov_imm:
	regs[5] = 0xc4dced5f, opcode= 0x07
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0594: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x059d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05ac: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x05b5: mov_imm:
	regs[5] = 0x9f9e17f9, opcode= 0x07
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05cd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05e5: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05f1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05f4: mov_imm:
	regs[5] = 0xb7eeb021, opcode= 0x07
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0618: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x061b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x061e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0624: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0627: mov_imm:
	regs[5] = 0x93d139b5, opcode= 0x07
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0636: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0639: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x063c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x063f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0645: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0654: mov_imm:
	regs[5] = 0x80f6064e, opcode= 0x07
0x065a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0663: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x01
0x066c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0672: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0678: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x067b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0684: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0690: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x069f: mov_imm:
	regs[5] = 0x5cf4df5a, opcode= 0x07
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06ab: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06b4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06bd: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x06c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06c6: mov_imm:
	regs[5] = 0x75fbaac5, opcode= 0x07
0x06cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06cf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06d2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x06ed: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06fc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x06ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0702: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0705: mov_imm:
	regs[5] = 0x92b0ec50, opcode= 0x07
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0714: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x01
0x071d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0720: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x01
0x072c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x072f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x01
0x073b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x073e: mov_imm:
	regs[5] = 0xe73f923f, opcode= 0x07
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x074a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0750: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0762: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0768: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x076b: mov_imm:
	regs[5] = 0x2b330c97, opcode= 0x07
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x01
0x077a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x078c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x078f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0792: mov_imm:
	regs[5] = 0x341d4a5f, opcode= 0x07
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x01
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x07b0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07dd: mov_imm:
	regs[5] = 0xb9752fa6, opcode= 0x07
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x01
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0810: mov_imm:
	regs[5] = 0xf3cd5f81, opcode= 0x07
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x01
0x082e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x01
0x083a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0843: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0846: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0849: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x084c: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0855: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0858: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0861: mov_imm:
	regs[5] = 0x994e7b68, opcode= 0x07
0x0867: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x086a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0873: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0876: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0879: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x087c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x087f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0882: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x01
0x088b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x088e: mov_imm:
	regs[5] = 0xe0535b77, opcode= 0x07
0x0894: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0897: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08a0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08ac: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08b8: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x08bb: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x08be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08c4: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x08c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08d3: mov_imm:
	regs[5] = 0x15bb54b9, opcode= 0x07
0x08d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x08df: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x08e2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08fd: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0900: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0903: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0906: mov_imm:
	regs[5] = 0x564f8482, opcode= 0x07
0x090c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0915: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0918: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x091e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0924: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0927: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x092a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x092d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0936: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x093f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0942: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0945: mov_imm:
	regs[5] = 0x2f060624, opcode= 0x07
0x094b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0954: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0958: jmp_imm:
	pc += 0x1, opcode= 0x01
0x095d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0960: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0969: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x096c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x096f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0978: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x097b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x097e: mov_imm:
	regs[5] = 0xbb700198, opcode= 0x07
0x0984: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0987: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x098a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0996: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x099c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x099f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x09a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09a8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09b4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09b7: mov_imm:
	regs[5] = 0x2021205, opcode= 0x07
0x09bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09c9: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09d2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x09d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09e1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x09e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09e7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x09ea: mov_imm:
	regs[5] = 0x720bad34, opcode= 0x07
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09f9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09fc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0a02: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0a08: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a11: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0a14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a1a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0a1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a20: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a23: mov_imm:
	regs[5] = 0xf6b8cbcf, opcode= 0x07
0x0a29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a2c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a2f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0a32: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0a35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a41: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0a44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a47: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a4a: mov_imm:
	regs[5] = 0x2a01317d, opcode= 0x07
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a59: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a5c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0a62: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a71: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a92: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a95: mov_imm:
	regs[5] = 0xec61ba60, opcode= 0x07
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0aa7: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0aaa: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0aad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ab6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ab9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ac2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ac5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ac8: mov_imm:
	regs[5] = 0x80f4002a, opcode= 0x07
0x0ace: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ad7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ada: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0ae0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0ae6: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0ae9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0aec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0aef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0af2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0af5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0afe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b07: mov_imm:
	regs[5] = 0xf8af0144, opcode= 0x07
0x0b0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b10: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b13: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b1c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0b1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b2b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0b2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b34: mov_imm:
	regs[5] = 0x4d3f5a0c, opcode= 0x07
0x0b3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b3d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0b4c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0b52: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b70: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0b73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b76: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b79: mov_imm:
	regs[5] = 0xd8b29eed, opcode= 0x07
0x0b7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b82: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b8b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0b8e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ba3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0ba6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ba9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0bac: mov_imm:
	regs[5] = 0x47cafa74, opcode= 0x07
0x0bb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0bb6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bbb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0bbe: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bca: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0bd0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0bd3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0bd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bdc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0bdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0be8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bf1: mov_imm:
	regs[5] = 0x99aad0b9, opcode= 0x07
0x0bf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0bfa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0bfd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c06: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c0f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0c12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c15: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c18: mov_imm:
	regs[5] = 0xdaf48966, opcode= 0x07
0x0c1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c21: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c2a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0c30: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0c36: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c4e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c51: mov_imm:
	regs[5] = 0x32f17d57, opcode= 0x07
0x0c57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c5a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0c6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c75: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c78: mov_imm:
	regs[5] = 0xcdbff454, opcode= 0x07
0x0c7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c8a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0c99: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ca8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0cab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0cb7: mov_imm:
	regs[5] = 0x68fd26fb, opcode= 0x07
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ccf: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ce7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cf0: mov_imm:
	regs[5] = 0x96674ea7, opcode= 0x07
0x0cf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0cf9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0cfc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d02: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0d08: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0d0b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0d0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d14: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0d17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d1a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d1d: mov_imm:
	regs[5] = 0xe25a123, opcode= 0x07
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d2f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0d32: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0d35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0d3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d44: mov_imm:
	regs[5] = 0xed54fe91, opcode= 0x07
0x0d4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d4d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d50: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d56: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0d5f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0d62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d74: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d77: mov_imm:
	regs[5] = 0xcacdb2be, opcode= 0x07
0x0d7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d80: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d83: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0d86: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0d89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d8f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0d92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d95: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d98: mov_imm:
	regs[5] = 0xbf128a23, opcode= 0x07
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0da4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0da7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0daa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0db6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0dc2: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0dcb: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0dce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0dd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0dd4: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ddd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0de0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0de3: mov_imm:
	regs[5] = 0x742f762b, opcode= 0x07
0x0de9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0dec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0def: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0e0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e0d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e16: mov_imm:
	regs[5] = 0x680c1dd1, opcode= 0x07
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e1f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e34: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0e37: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0e3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e4c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e4f: mov_imm:
	regs[5] = 0x462d6689, opcode= 0x07
0x0e55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e5e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e61: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0e64: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0e67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e73: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0e76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e79: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e82: mov_imm:
	regs[5] = 0x86a8916e, opcode= 0x07
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e8b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e8e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0e94: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e9a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0ea9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0eac: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0eaf: mov_imm:
	regs[5] = 0xff95f756, opcode= 0x07
0x0eb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0eb8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ebb: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ec7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0eca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ece: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ed3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0ed6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ed9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0edc: mov_imm:
	regs[5] = 0x9e087929, opcode= 0x07
0x0ee2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ee6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0eeb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0efa: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0efd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f06: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0f09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f0c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f0f: mov_imm:
	regs[5] = 0xfd6d61e2, opcode= 0x07
0x0f15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f18: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f24: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0f27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f2b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f33: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0f36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f39: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f3c: mov_imm:
	regs[5] = 0xc75d284, opcode= 0x07
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f4b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f66: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0f69: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f7e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f81: mov_imm:
	regs[5] = 0xc1c01445, opcode= 0x07
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0fa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0fae: mov_imm:
	regs[5] = 0x1ded306, opcode= 0x07
0x0fb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fbd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fcc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0fd2: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x0fd5: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fe1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fea: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x0fed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ff0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ff3: mov_imm:
	regs[5] = 0xee1ee697, opcode= 0x07
0x0ff9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ffc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1005: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1008: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x01
0x101a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x101d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1020: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1023: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x01
0x102c: mov_imm:
	regs[5] = 0xf784f150, opcode= 0x07
0x1032: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1035: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1038: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1044: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1050: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1053: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1056: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1059: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x105c: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1068: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1071: mov_imm:
	regs[5] = 0x4031ab7c, opcode= 0x07
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1080: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1089: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x108c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x108f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1092: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1095: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1098: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10a1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x10a4: mov_imm:
	regs[5] = 0x1c06f15f, opcode= 0x07
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10b3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10bc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x10c8: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x10cb: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10e6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10e9: mov_imm:
	regs[5] = 0xf6309110, opcode= 0x07
0x10ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10f5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1101: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x01
0x110a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1113: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x01
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1122: mov_imm:
	regs[5] = 0x7d99c95, opcode= 0x07
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x112e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1134: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x113a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x113d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1140: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1149: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1158: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x115b: mov_imm:
	regs[5] = 0x6bfa8a69, opcode= 0x07
0x1161: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1164: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x01
0x116d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1173: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1176: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1179: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1188: mov_imm:
	regs[5] = 0xbd31b72c, opcode= 0x07
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11a6: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11ca: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x11cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11d6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11df: mov_imm:
	regs[5] = 0xe288da6b, opcode= 0x07
0x11e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11ee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11f1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x11f4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x11f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11fd: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1206: mov_imm:
	regs[5] = 0x61ba8fa0, opcode= 0x07
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x122a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x122d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1230: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1239: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1245: mov_imm:
	regs[5] = 0x7a21d353, opcode= 0x07
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1251: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1254: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x01
0x125d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1260: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1269: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1272: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1275: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1278: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1281: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x01
0x128a: mov_imm:
	regs[5] = 0xfca96d03, opcode= 0x07
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x12a2: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12c6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12cf: mov_imm:
	regs[5] = 0x134d5c5d, opcode= 0x07
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12e1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12f9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1305: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x01
0x130e: mov_imm:
	regs[5] = 0xa1460c45, opcode= 0x07
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x01
0x131a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x131d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x01
0x132c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1332: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1335: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x01
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1353: mov_imm:
	regs[5] = 0x160b6303, opcode= 0x07
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1368: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1371: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x01
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x138f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1392: mov_imm:
	regs[5] = 0x1f6cdc95, opcode= 0x07
0x1398: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x139b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13a4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13c8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13d7: mov_imm:
	regs[5] = 0xb2707359, opcode= 0x07
0x13dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x13e9: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x13ec: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1401: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1404: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1408: jmp_imm:
	pc += 0x1, opcode= 0x01
0x140d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1416: mov_imm:
	regs[5] = 0x695c8022, opcode= 0x07
0x141c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x141f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1428: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x142e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x01
0x143a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1446: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x144f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1452: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1455: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x145b: mov_imm:
	regs[5] = 0x91874ba4, opcode= 0x07
0x1461: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1464: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1467: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x146a: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x146d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1470: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1473: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x147c: mov_imm:
	regs[5] = 0x2f647e2c, opcode= 0x07
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1488: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1491: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1494: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x149a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x14a0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x14a3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x14a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14b2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14c1: mov_imm:
	regs[5] = 0x81a3e86c, opcode= 0x07
0x14c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14cd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x14d0: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x14d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14d9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x14dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14e2: mov_imm:
	regs[5] = 0xd29b3b16, opcode= 0x07
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14f4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1506: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x150f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1512: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1515: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1524: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1527: mov_imm:
	regs[5] = 0x940cdc61, opcode= 0x07
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1533: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1536: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1539: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x153c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x153f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1542: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1554: mov_imm:
	regs[5] = 0x7c633909, opcode= 0x07
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1560: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x01
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1572: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1593: mov_imm:
	regs[5] = 0x914b3ab4, opcode= 0x07
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x159f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x15a2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15b1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x15c6: mov_imm:
	regs[5] = 0xf46b83f9, opcode= 0x07
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x15d8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x15de: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x15e4: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15fc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x15ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x160b: mov_imm:
	regs[5] = 0x5820128b, opcode= 0x07
0x1611: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x01
0x161a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x161d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1626: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1629: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1632: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x01
0x163b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x163e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1641: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1644: mov_imm:
	regs[5] = 0x5706be96, opcode= 0x07
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1650: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1653: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1656: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1662: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1668: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x166b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x166e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1671: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1674: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1677: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1680: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1683: mov_imm:
	regs[5] = 0xc09b6346, opcode= 0x07
0x1689: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x168c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x168f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1692: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1696: jmp_imm:
	pc += 0x1, opcode= 0x01
0x169b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x169e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16a1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16b6: mov_imm:
	regs[5] = 0xb4dc1ccb, opcode= 0x07
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16c5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16ce: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x16d4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x16da: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x16dd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16ec: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x16ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16fb: mov_imm:
	regs[5] = 0xf8a1435e, opcode= 0x07
0x1701: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1704: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1707: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1710: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1713: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x01
0x171c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1734: mov_imm:
	regs[5] = 0x5b67e9ba, opcode= 0x07
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1740: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1743: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x01
0x174c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1752: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1764: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1773: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x01
0x177c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x177f: mov_imm:
	regs[5] = 0x18a99b87, opcode= 0x07
0x1785: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1788: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x178b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x178e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1791: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1797: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x179a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x179d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17a0: mov_imm:
	regs[5] = 0x15f886f2, opcode= 0x07
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17be: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x17cd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x17d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x17d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x17df: mov_imm:
	regs[5] = 0xa3679653, opcode= 0x07
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17f4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17f7: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1800: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1809: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x180c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1815: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1818: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x181b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x181e: mov_imm:
	regs[5] = 0xb2255114, opcode= 0x07
0x1824: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1827: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x182a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1839: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x183c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1845: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x01
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1854: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1857: mov_imm:
	regs[5] = 0x6b43d628, opcode= 0x07
0x185d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1860: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1863: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1866: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1869: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1872: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1875: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1881: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x01
0x188a: mov_imm:
	regs[5] = 0x71062341, opcode= 0x07
0x1890: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1893: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1896: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x189c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x18a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18b4: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x18b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18ba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18c3: mov_imm:
	regs[5] = 0xea84fa7e, opcode= 0x07
0x18c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x18cf: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18d8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18ed: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x18f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1902: mov_imm:
	regs[5] = 0x4a2939f2, opcode= 0x07
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x01
0x190e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1911: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1914: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x191a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1920: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1929: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1932: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1935: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1938: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1941: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1944: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1947: mov_imm:
	regs[5] = 0x7725833a, opcode= 0x07
0x194d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1956: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1959: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x195c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x195f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1962: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1965: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1968: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x196b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x196e: mov_imm:
	regs[5] = 0xabb8c2df, opcode= 0x07
0x1974: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1977: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1980: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1986: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x198c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x198f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1992: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1995: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1998: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x199b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x199e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x19a1: mov_imm:
	regs[5] = 0xfa6eeca5, opcode= 0x07
0x19a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19aa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19b3: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19bc: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x19bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19c5: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x19c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19cb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19ce: mov_imm:
	regs[5] = 0x1d5a66d1, opcode= 0x07
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19d7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19da: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19e6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x19ec: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x19ef: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x19f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a10: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a13: mov_imm:
	regs[5] = 0xf5a629dc, opcode= 0x07
0x1a19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a1c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a1f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1a22: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1a25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a31: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1a34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a3d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a46: mov_imm:
	regs[5] = 0xd3a4aa39, opcode= 0x07
0x1a4d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a5e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1a82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a88: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a9a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1aa3: mov_imm:
	regs[5] = 0xf8083c5, opcode= 0x07
0x1aa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1aac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1aaf: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1ab2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1abb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1adc: mov_imm:
	regs[5] = 0xccd4d6a5, opcode= 0x07
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ae5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1af4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1afa: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b03: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b21: mov_imm:
	regs[5] = 0x2fd89ac6, opcode= 0x07
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b2d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b3f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1b42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b45: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b48: mov_imm:
	regs[5] = 0x4fecbe83, opcode= 0x07
0x1b4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b51: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b54: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b8a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b8d: mov_imm:
	regs[5] = 0xd6348ef0, opcode= 0x07
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ba5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1ba8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1bab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1bb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bb7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bc0: mov_imm:
	regs[5] = 0xec9e481e, opcode= 0x07
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bcf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bd8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bea: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bfc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c0b: mov_imm:
	regs[5] = 0x4ace1c81, opcode= 0x07
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c1d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1c38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c3e: mov_imm:
	regs[5] = 0xbf7d9bb3, opcode= 0x07
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c4d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c50: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1c56: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c6e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1c71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c74: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c77: mov_imm:
	regs[5] = 0xd372857e, opcode= 0x07
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c8c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c95: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1c98: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ca1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ca4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ca7: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cb3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1cb6: mov_imm:
	regs[5] = 0xfdd51e8b, opcode= 0x07
0x1cbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1cbf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cda: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ce3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1cfb: mov_imm:
	regs[5] = 0x36f46f72, opcode= 0x07
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d0a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d0d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d16: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d2b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d3d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d40: mov_imm:
	regs[5] = 0xf4ba53c1, opcode= 0x07
0x1d46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d49: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d4c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1d52: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1d58: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1d5b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1d5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d70: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1d73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d7c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d7f: mov_imm:
	regs[5] = 0x23625dad, opcode= 0x07
0x1d85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d88: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d8b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1d8e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1da0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1daf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1db2: mov_imm:
	regs[5] = 0xbc257a49, opcode= 0x07
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dc1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1dc4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1dca: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1dd0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dd9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1ddc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ddf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1de8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1df1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1df4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dfd: mov_imm:
	regs[5] = 0x78788312, opcode= 0x07
0x1e03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e06: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e09: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1e0c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1e0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e21: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1e24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e2a: mov_imm:
	regs[5] = 0x35227a6f, opcode= 0x07
0x1e30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e39: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e3c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1e42: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1e48: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1e4b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1e4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e5a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e66: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e69: mov_imm:
	regs[5] = 0x11811971, opcode= 0x07
0x1e6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e72: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e75: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1e7c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e87: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1e8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e8d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e90: mov_imm:
	regs[5] = 0x9eb79349, opcode= 0x07
0x1e96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e99: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ea2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1ea8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1eb4: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1eb7: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ec0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ec3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ec6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1ec9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ed2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1edb: mov_imm:
	regs[5] = 0xc411b617, opcode= 0x07
0x1ee1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1eed: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1efc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eff: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1f02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f05: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f0e: mov_imm:
	regs[5] = 0xe522ba38, opcode= 0x07
0x1f14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f1d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f20: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f3b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1f3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f50: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f59: mov_imm:
	regs[5] = 0x84b669f3, opcode= 0x07
0x1f5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f86: mov_imm:
	regs[5] = 0xe3b00f74, opcode= 0x07
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f9e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1faa: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x1fad: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x1fb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fbc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1fbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fc2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1fc5: mov_imm:
	regs[5] = 0x189d500b, opcode= 0x07
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ff8: mov_imm:
	regs[5] = 0x39ddaa74, opcode= 0x07
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2007: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x01
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2025: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x01
0x202e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2031: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2034: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x01
0x203d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2040: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2043: mov_imm:
	regs[5] = 0x19a74997, opcode= 0x07
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x204f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2052: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x205b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x205e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2061: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2067: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2070: mov_imm:
	regs[5] = 0xf6b072d3, opcode= 0x07
0x2076: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2079: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x208e: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2091: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2094: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2097: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x209a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x209d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20a0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20a3: mov_imm:
	regs[5] = 0xa466bf3e, opcode= 0x07
0x20a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20ac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20af: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20cd: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x20d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20d3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20dc: mov_imm:
	regs[5] = 0x89d67782, opcode= 0x07
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20eb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20ee: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x20f4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x20fd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2100: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2103: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2106: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x210c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x210f: mov_imm:
	regs[5] = 0xdb74b821, opcode= 0x07
0x2115: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2118: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x211b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2124: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2127: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x212d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2130: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2136: mov_imm:
	regs[5] = 0x21604a39, opcode= 0x07
0x213c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x213f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2142: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2148: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2154: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2157: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x215a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2163: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2166: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2169: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x216c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x216f: mov_imm:
	regs[5] = 0xaaaf10aa, opcode= 0x07
0x2175: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2178: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2181: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2184: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2187: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x218a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x218d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2196: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21a2: mov_imm:
	regs[5] = 0xe95bb497, opcode= 0x07
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x21b4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x21ba: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x21bd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x21c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21d2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x21d5: mov_imm:
	regs[5] = 0xe5667cb3, opcode= 0x07
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x21fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x01
0x220e: mov_imm:
	regs[5] = 0x2f730429, opcode= 0x07
0x2214: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2235: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x01
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2241: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2244: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2247: mov_imm:
	regs[5] = 0xe7631ed7, opcode= 0x07
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2259: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x225c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2262: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x01
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2274: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x01
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2280: mov_imm:
	regs[5] = 0x1b13cd96, opcode= 0x07
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2289: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x01
0x229e: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22b6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x22b9: mov_imm:
	regs[5] = 0x287daf1, opcode= 0x07
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22c2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x22ce: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x22d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22e0: mov_imm:
	regs[5] = 0x5f54d7db, opcode= 0x07
0x22e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22e9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x22ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x22f2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x22f8: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x22fb: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2304: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x230a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x230d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2310: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2313: mov_imm:
	regs[5] = 0x55da591a, opcode= 0x07
0x2319: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2322: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2325: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x01
0x232e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2334: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2337: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2340: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2343: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x01
0x234c: mov_imm:
	regs[5] = 0x7d80f913, opcode= 0x07
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2358: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x235b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x235e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x236a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2379: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x237f: mov_imm:
	regs[5] = 0xcf0e6409, opcode= 0x07
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2391: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2394: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2397: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x239a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23a3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x23a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23ac: mov_imm:
	regs[5] = 0xbd20cfed, opcode= 0x07
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23c1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23ca: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x23d0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x23df: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x23e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23f7: mov_imm:
	regs[5] = 0x85b9b261, opcode= 0x07
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2403: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x240f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2412: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2424: mov_imm:
	regs[5] = 0x78e7fbe2, opcode= 0x07
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2430: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2436: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x01
0x244b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x01
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2469: mov_imm:
	regs[5] = 0x6740e74c, opcode= 0x07
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2475: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2478: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x247b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x247e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2481: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2485: jmp_imm:
	pc += 0x1, opcode= 0x01
0x248a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2496: mov_imm:
	regs[5] = 0x2fc8715a, opcode= 0x07
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24b4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24c0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24d8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24ed: mov_imm:
	regs[5] = 0x5ea9a103, opcode= 0x07
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24fc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24ff: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2508: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x250b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x250e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2511: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x01
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2520: mov_imm:
	regs[5] = 0xcd7192c9, opcode= 0x07
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x01
0x252c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x252f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2532: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x01
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2544: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2548: jmp_imm:
	pc += 0x1, opcode= 0x01
0x254d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2550: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2565: mov_imm:
	regs[5] = 0x457d5831, opcode= 0x07
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x01
0x258c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2595: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x01
0x259e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x25aa: mov_imm:
	regs[5] = 0x3c09be6b, opcode= 0x07
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25b9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x25ce: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x25d1: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x25d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25da: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x25dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25e0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25e3: mov_imm:
	regs[5] = 0x5d4cbbc3, opcode= 0x07
0x25e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25f5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x25f8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x25fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2601: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2604: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2607: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x260a: mov_imm:
	regs[5] = 0x1ab3fac2, opcode= 0x07
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2613: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x261c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2622: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x01
0x263a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x263d: mov_imm:
	regs[5] = 0x100b7ad7, opcode= 0x07
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2649: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x264c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2650: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x265b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2664: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2667: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2679: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2682: mov_imm:
	regs[5] = 0xe10da5d2, opcode= 0x07
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x01
0x268e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2697: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x269a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x26a0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x26a6: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x26a9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x26ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26b2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26c1: mov_imm:
	regs[5] = 0x598e0992, opcode= 0x07
0x26c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26d3: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x26d6: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x26d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26df: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x26e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26f4: mov_imm:
	regs[5] = 0x4057ba0e, opcode= 0x07
0x26fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2703: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2706: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x270c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x271e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2733: mov_imm:
	regs[5] = 0x874a9f0e, opcode= 0x07
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x273f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2742: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2745: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x01
0x274e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2751: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2754: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2757: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2760: mov_imm:
	regs[5] = 0x7b410b4e, opcode= 0x07
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2778: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x277b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2781: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2784: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2787: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x278a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x278d: mov_imm:
	regs[5] = 0x7a7c581f, opcode= 0x07
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x279c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27ae: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27c3: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x27c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27c9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27cc: mov_imm:
	regs[5] = 0x100d1f6e, opcode= 0x07
0x27d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2805: mov_imm:
	regs[5] = 0x9c668ad6, opcode= 0x07
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2811: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2814: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x01
0x281d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2820: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2829: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x282c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2835: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x01
0x283e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2841: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x01
0x284a: mov_imm:
	regs[5] = 0xa2c91b95, opcode= 0x07
0x2850: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2853: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2856: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x285c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2862: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2865: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2868: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x286b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x286e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2877: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x287a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2883: mov_imm:
	regs[5] = 0xad6b2e2b, opcode= 0x07
0x2889: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2892: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2895: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2898: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x289b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x289e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28a1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x28a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x28aa: mov_imm:
	regs[5] = 0x5055dc4f, opcode= 0x07
0x28b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28b9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28bc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x28c2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x28c8: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28d1: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x28d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x28dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28e0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28e3: mov_imm:
	regs[5] = 0xb7b91198, opcode= 0x07
0x28e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28f5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x28fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2904: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2907: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x290a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x01
0x291c: mov_imm:
	regs[5] = 0x2e204f08, opcode= 0x07
0x2922: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2949: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x294c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2955: mov_imm:
	regs[5] = 0x625210a4, opcode= 0x07
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x01
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2976: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x297f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2988: mov_imm:
	regs[5] = 0xad0c43a4, opcode= 0x07
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29a9: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29c1: mov_imm:
	regs[5] = 0xac75ab65, opcode= 0x07
0x29c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29cd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29e8: mov_imm:
	regs[5] = 0xe9f55bc2, opcode= 0x07
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2a0c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2a0f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a1e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a27: mov_imm:
	regs[5] = 0x889290ac, opcode= 0x07
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a3f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a63: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a66: mov_imm:
	regs[5] = 0x965af389, opcode= 0x07
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a75: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a78: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a9f: mov_imm:
	regs[5] = 0x4281b01b, opcode= 0x07
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ac3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ac6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ac9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2acc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ad2: mov_imm:
	regs[5] = 0x76fbc8c2, opcode= 0x07
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2af3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2af6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b0b: mov_imm:
	regs[5] = 0x136b7419, opcode= 0x07
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b3b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b3e: mov_imm:
	regs[5] = 0x85719a8e, opcode= 0x07
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2b65: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b7a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2b7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b80: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b89: mov_imm:
	regs[5] = 0x54f8b2b3, opcode= 0x07
0x2b8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b92: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b95: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2b98: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2b9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2ba4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ba7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2baa: mov_imm:
	regs[5] = 0x70d033e8, opcode= 0x07
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bb9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2bce: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bd7: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2bda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2be3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2be6: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2be9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bef: mov_imm:
	regs[5] = 0xedfb5bc6, opcode= 0x07
0x2bf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2bfb: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2bfe: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2c01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c07: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2c0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c16: mov_imm:
	regs[5] = 0xce112d7f, opcode= 0x07
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c2b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c2e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c34: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c3a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2c3d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2c40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c46: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2c49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c4c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c4f: mov_imm:
	regs[5] = 0xfbd003b5, opcode= 0x07
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c5e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c61: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2c64: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2c67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c6d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c76: mov_imm:
	regs[5] = 0x26a82928, opcode= 0x07
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c8b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c8e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c94: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ca0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2ca3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2caf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cb2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2cb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2cb8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2cbb: mov_imm:
	regs[5] = 0x67792222, opcode= 0x07
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2cca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ccd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2cd0: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cdf: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2ce2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ce8: mov_imm:
	regs[5] = 0x1e7ff9e0, opcode= 0x07
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d00: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d15: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d24: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2d27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d2a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d2d: mov_imm:
	regs[5] = 0x30290200, opcode= 0x07
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d42: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d4b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d54: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2d57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d63: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2d66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d69: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d6c: mov_imm:
	regs[5] = 0x83c3babe, opcode= 0x07
0x2d72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d75: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2d7e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d8a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2d8d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2d9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2da2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2dab: mov_imm:
	regs[5] = 0x3b51b3c4, opcode= 0x07
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2db7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2dba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2dbd: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2dc0: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2dc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2dc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2dc9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2dcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dcf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2dd8: mov_imm:
	regs[5] = 0xb85902d, opcode= 0x07
0x2dde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2de7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2df0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2df6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2dfc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2dff: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2e02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e08: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2e0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e0e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e11: mov_imm:
	regs[5] = 0x7119745, opcode= 0x07
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e26: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e29: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2e2c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2e2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e35: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e4a: mov_imm:
	regs[5] = 0xc1a08bed, opcode= 0x07
0x2e50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e53: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e7a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2e7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e8f: mov_imm:
	regs[5] = 0xa757d5e3, opcode= 0x07
0x2e95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2eaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ead: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2eb6: mov_imm:
	regs[5] = 0xa94c9327, opcode= 0x07
0x2ebd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ec2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ec5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ece: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2ed4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2eda: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ee3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2ee6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ee9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ef2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2ef5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2efe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f07: mov_imm:
	regs[5] = 0x2803b865, opcode= 0x07
0x2f0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f10: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f19: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2f1c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2f1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f2b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2f2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f31: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f34: mov_imm:
	regs[5] = 0xcccfb65c, opcode= 0x07
0x2f3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f43: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f46: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2f4c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f58: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2f5b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2f5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f64: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2f67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f6a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f6d: mov_imm:
	regs[5] = 0xc961c2f4, opcode= 0x07
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f82: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f86: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f94: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x2f97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f9d: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2fa0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2fa9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fac: mov_imm:
	regs[5] = 0x7116fedb, opcode= 0x07
0x2fb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2fbb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2fbe: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2fc4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2fca: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x2fcd: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x2fd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2fd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2fe2: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x2fe5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fe8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2feb: mov_imm:
	regs[5] = 0xa788030d, opcode= 0x07
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ff7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ffa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3003: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x01
0x300c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x300f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3012: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3015: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3018: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x301e: mov_imm:
	regs[5] = 0xcabb2018, opcode= 0x07
0x3024: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3027: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x302a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3030: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3039: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3042: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x01
0x304b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x304e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3052: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3057: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x305a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x305d: mov_imm:
	regs[5] = 0xc5ed3293, opcode= 0x07
0x3063: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3066: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3069: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3072: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3075: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3078: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3081: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x01
0x308a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3093: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3096: mov_imm:
	regs[5] = 0x929668e7, opcode= 0x07
0x309c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30a5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x30a8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30b4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30c0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x30c3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x30c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30cc: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x30cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30d8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30db: mov_imm:
	regs[5] = 0x66c07604, opcode= 0x07
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30ea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30ed: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30ff: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x310b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3114: mov_imm:
	regs[5] = 0x518de639, opcode= 0x07
0x311a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x311d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3120: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3126: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x312f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3141: mov_imm:
	regs[5] = 0x2b9def65, opcode= 0x07
0x3147: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x315f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x01
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x316e: mov_imm:
	regs[5] = 0xaa920d35, opcode= 0x07
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3192: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x01
0x319b: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31b0: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x31b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31b6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31b9: mov_imm:
	regs[5] = 0xad33e6e2, opcode= 0x07
0x31bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31c2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x31c5: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x31c8: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31d7: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x31da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31dd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31e0: mov_imm:
	regs[5] = 0x831ffb0d, opcode= 0x07
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31e9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31f8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3204: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3207: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x320a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x320d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3216: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3219: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x321c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x321f: mov_imm:
	regs[5] = 0x6696b4ad, opcode= 0x07
0x3225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x01
0x322e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3237: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x323a: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x323d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3249: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x01
0x325b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x325e: mov_imm:
	regs[5] = 0xc84e0d14, opcode= 0x07
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3276: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x327c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x327f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3282: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3288: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3291: mov_imm:
	regs[5] = 0xf7fd38e5, opcode= 0x07
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x01
0x329d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x32af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32b5: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32c4: mov_imm:
	regs[5] = 0xf6f201f3, opcode= 0x07
0x32ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32cd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32d0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x32d6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x32dc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x32df: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x32e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3300: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3303: mov_imm:
	regs[5] = 0xa9a52a17, opcode= 0x07
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x330f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3312: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3315: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x01
0x331e: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3321: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3324: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3327: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x332a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3333: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3336: mov_imm:
	regs[5] = 0xd5445abd, opcode= 0x07
0x333c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x333f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3342: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3348: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x334e: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3351: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3354: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x335a: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3369: mov_imm:
	regs[5] = 0xd14e86d3, opcode= 0x07
0x336f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3378: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3381: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3384: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3393: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x01
0x339c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x339f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33a8: mov_imm:
	regs[5] = 0xafa2d484, opcode= 0x07
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33b7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33ba: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33c6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x33cc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33d5: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x33d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x33e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33ea: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33ed: mov_imm:
	regs[5] = 0xeecd90b8, opcode= 0x07
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3408: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x340b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x340e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3411: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3417: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3420: mov_imm:
	regs[5] = 0xbab5c996, opcode= 0x07
0x3426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x342f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3432: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x01
0x343e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3444: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x01
0x344d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3453: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x01
0x345c: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3468: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x346b: mov_imm:
	regs[5] = 0x89cefa6, opcode= 0x07
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x347a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x347d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x348c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x348f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3495: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x01
0x349e: mov_imm:
	regs[5] = 0x98d9d288, opcode= 0x07
0x34a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34ce: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x34d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34dd: mov_imm:
	regs[5] = 0xb98ed02b, opcode= 0x07
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34ef: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x34f2: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x34f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34fb: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3508: jmp_imm:
	pc += 0x1, opcode= 0x01
0x350d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3510: mov_imm:
	regs[5] = 0x98414006, opcode= 0x07
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x01
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3534: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3537: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x353a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x354c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x354f: mov_imm:
	regs[5] = 0xb34700b8, opcode= 0x07
0x3555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x01
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3561: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3564: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3568: jmp_imm:
	pc += 0x1, opcode= 0x01
0x356d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x357f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3582: mov_imm:
	regs[5] = 0x938305c4, opcode= 0x07
0x3588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x358b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x358e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3594: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35a0: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x35a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35ac: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x35af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35b2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35b5: mov_imm:
	regs[5] = 0x8a4b952e, opcode= 0x07
0x35bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35be: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x35ee: mov_imm:
	regs[5] = 0x6be3396f, opcode= 0x07
0x35f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3600: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3618: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x361b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x361e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3621: mov_imm:
	regs[5] = 0x58e344f5, opcode= 0x07
0x3627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x362a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x362d: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3630: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x01
0x363c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x363f: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3642: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3645: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3648: mov_imm:
	regs[5] = 0x89c5b373, opcode= 0x07
0x364e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3651: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x01
0x365a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3660: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3666: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3678: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3684: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3687: mov_imm:
	regs[5] = 0x3d05463a, opcode= 0x07
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x369c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36ab: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x36ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36ba: mov_imm:
	regs[5] = 0x9973e762, opcode= 0x07
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36c6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36d2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x36d8: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36e1: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36f0: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36fc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x36ff: mov_imm:
	regs[5] = 0x8e2974ce, opcode= 0x07
0x3705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3709: jmp_imm:
	pc += 0x1, opcode= 0x01
0x370e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3711: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3715: jmp_imm:
	pc += 0x1, opcode= 0x01
0x371a: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x371d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3723: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3729: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3732: mov_imm:
	regs[5] = 0x656c95a9, opcode= 0x07
0x3738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x373b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x373e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3744: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x374a: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x374d: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x375f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3762: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3768: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x376b: mov_imm:
	regs[5] = 0x6823279b, opcode= 0x07
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3777: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3780: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3784: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3789: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x378c: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3795: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3798: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x379b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x379e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x37a1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x37a4: mov_imm:
	regs[5] = 0xbcd86f76, opcode= 0x07
0x37aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x37ad: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x37b0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x37b6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x37bc: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x37bf: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x37c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x37c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x37c8: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x37cc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x37d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x37d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x37d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x37dd: mov_imm:
	regs[5] = 0xb5298db7, opcode= 0x07
0x37e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x37e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x37e9: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x37ec: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x37ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x37f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x37f5: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x37f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x37fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3801: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3804: mov_imm:
	regs[5] = 0x7470c983, opcode= 0x07
0x380a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x380d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3811: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3816: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x381c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3822: mov_regs:
	regs[2] = regs[1], opcode= 0x06
0x3825: mov_regs:
	regs[3] = regs[1], opcode= 0x06
0x3828: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x382b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x382e: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x3832: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x383b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3840: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3843: mov_imm:
	regs[5] = 0x640b7460, opcode= 0x07
0x3849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x384c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x384f: mov_regs:
	regs[2] = regs[0], opcode= 0x06
0x3852: mov_regs:
	regs[3] = regs[0], opcode= 0x06
0x3855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x385b: mov_regs:
	regs[4] = regs[2], opcode= 0x06
0x385e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3861: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3865: jmp_imm:
	pc += 0x1, opcode= 0x01
0x386a: mov_imm:
	regs[5] = 0xa864513, opcode= 0x07
0x3870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3873: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3876: mov_imm:
	regs[30] = 0x623b3d03, opcode= 0x07
0x387c: mov_imm:
	regs[31] = 0x84dbe0ad, opcode= 0x07
0x3882: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0a
0x3885: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0a
max register index:31
