digraph asd {
    rankdir=LR;
    input->Micro->output
    Micro->PCB->FPGA->PCB->Micro
}