#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139704d20 .scope module, "AND_tb" "AND_tb" 2 1;
 .timescale 0 0;
v0x600002ab46c0_0 .var "in_a", 0 0;
v0x600002ab4750_0 .var "in_b", 0 0;
v0x600002ab47e0_0 .net "out_", 0 0, L_0x6000033b0690;  1 drivers
S_0x1397043d0 .scope module, "and_gate" "AND" 2 5, 3 1 0, S_0x139704d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_1";
    .port_info 1 /INPUT 1 "in_2";
    .port_info 2 /OUTPUT 1 "out";
L_0x6000033b0620 .functor NAND 1, v0x600002ab46c0_0, v0x600002ab4750_0, C4<1>, C4<1>;
v0x600002ab4480_0 .net "in_1", 0 0, v0x600002ab46c0_0;  1 drivers
v0x600002ab4510_0 .net "in_2", 0 0, v0x600002ab4750_0;  1 drivers
v0x600002ab45a0_0 .net "nand_out", 0 0, L_0x6000033b0620;  1 drivers
v0x600002ab4630_0 .net "out", 0 0, L_0x6000033b0690;  alias, 1 drivers
S_0x139704540 .scope module, "not_gate" "NOT" 3 5, 4 1 0, S_0x1397043d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x140078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000033b0690 .functor NAND 1, L_0x6000033b0620, L_0x140078010, C4<1>, C4<1>;
v0x600002ab42d0_0 .net/2s *"_ivl_1", 0 0, L_0x140078010;  1 drivers
v0x600002ab4360_0 .net "in_val", 0 0, L_0x6000033b0620;  alias, 1 drivers
v0x600002ab43f0_0 .net "out_val", 0 0, L_0x6000033b0690;  alias, 1 drivers
    .scope S_0x139704d20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ab46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ab4750_0, 0;
    %delay 10, 0;
    %vpi_call 2 10 "$display", "AND GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600002ab46c0_0, v0x600002ab4750_0, v0x600002ab47e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ab46c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ab4750_0, 0;
    %delay 10, 0;
    %vpi_call 2 14 "$display", "AND GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600002ab46c0_0, v0x600002ab4750_0, v0x600002ab47e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ab46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ab4750_0, 0;
    %delay 10, 0;
    %vpi_call 2 18 "$display", "AND GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600002ab46c0_0, v0x600002ab4750_0, v0x600002ab47e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ab46c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ab4750_0, 0;
    %delay 10, 0;
    %vpi_call 2 22 "$display", "AND GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d\012", v0x600002ab46c0_0, v0x600002ab4750_0, v0x600002ab47e0_0 {0 0 0};
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "and_gate_tb.v";
    "and_gate.v";
    "not_gate.v";
