{"vcs1":{"timestamp_begin":1684310748.711225338, "rt":1.37, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310750.169964488, "rt":1.48, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1684310751.723417662, "rt":0.48, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310748.060174621}
{"VCS_COMP_START_TIME": 1684310748.060174621}
{"VCS_COMP_END_TIME": 1684310753.723108237}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211884}}
