// Seed: 2824572271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21;
  wire id_22, id_23;
  always @(posedge 1) begin : LABEL_0
    id_8 = id_14;
  end
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    output supply1 id_12,
    input uwire id_13,
    output wor id_14,
    input tri0 id_15,
    output supply0 id_16,
    input wor id_17,
    output tri0 id_18,
    output tri id_19
);
  supply1 id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_21,
      id_28,
      id_25,
      id_23,
      id_26,
      id_29,
      id_24,
      id_23,
      id_26,
      id_22,
      id_22,
      id_28,
      id_26,
      id_21,
      id_31,
      id_30,
      id_25,
      id_27
  );
  id_32(
      .id_0(1),
      .id_1(1),
      .id_2(id_16),
      .id_3(id_24),
      .id_4(1),
      .id_5(id_14),
      .id_6(id_0),
      .id_7(1),
      .id_8(1),
      .id_9(id_28),
      .id_10(),
      .id_11(id_27 + id_6 + id_7)
  );
endmodule
