

================================================================
== Vitis HLS Report for 'levmarq_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|      157|  0.153 us|  0.799 us|   30|  157|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_19_3  |       28|      155|        29|          1|          1|  1 ~ 128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     381|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     381|    149|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_130_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln20_fu_145_p2   |         +|   0|  0|  17|          14|          14|
    |icmp_ln19_fu_124_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          31|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    8|         16|
    |j_fu_46                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_217                       |  32|   0|   32|          0|
    |add_ln20_reg_186                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |g_load_reg_191                     |  32|   0|   32|          0|
    |h_addr_reg_201                     |  14|   0|   14|          0|
    |h_load_reg_212                     |  32|   0|   32|          0|
    |j_fu_46                            |   8|   0|    8|          0|
    |mul1_reg_207                       |  32|   0|   32|          0|
    |mul_reg_196                        |  32|   0|   32|          0|
    |add_ln20_reg_186                   |  64|  32|   14|          0|
    |h_addr_reg_201                     |  64|  32|   14|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 381|  64|  281|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_187_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_187_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_187_p_opcode  |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_187_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_187_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_218_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_218_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_218_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_218_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_223_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_223_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_223_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_223_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|indvars_iv7          |   in|    8|     ap_none|                       indvars_iv7|        scalar|
|g_address0           |  out|    7|   ap_memory|                                 g|         array|
|g_ce0                |  out|    1|   ap_memory|                                 g|         array|
|g_q0                 |   in|   32|   ap_memory|                                 g|         array|
|x_s                  |   in|   32|     ap_none|                               x_s|        scalar|
|weight               |   in|   32|     ap_none|                            weight|        scalar|
|tmp_1                |   in|   14|     ap_none|                             tmp_1|        scalar|
|h_address0           |  out|   14|   ap_memory|                                 h|         array|
|h_ce0                |  out|    1|   ap_memory|                                 h|         array|
|h_we0                |  out|    1|   ap_memory|                                 h|         array|
|h_d0                 |  out|   32|   ap_memory|                                 h|         array|
|h_address1           |  out|   14|   ap_memory|                                 h|         array|
|h_ce1                |  out|    1|   ap_memory|                                 h|         array|
|h_q1                 |   in|   32|   ap_memory|                                 h|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

