Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 29 23:45:23 2019
| Host         : zummo running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net system_i/util_reduced_logic_1/inst/Res is a gated clock net sourced by a combinational pin system_i/util_reduced_logic_1/inst/Res_INST_0/O, cell system_i/util_reduced_logic_1/inst/Res_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net system_i/util_reduced_logic_4/inst/Res is a gated clock net sourced by a combinational pin system_i/util_reduced_logic_4/inst/Res_INST_0/O, cell system_i/util_reduced_logic_4/inst/Res_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT system_i/util_reduced_logic_1/inst/Res_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/PRESCALE_OUTPUT_reg {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[0] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[1] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[2] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[3] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[4] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[5] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[6] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[7] {FDRE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT system_i/util_reduced_logic_4/inst/Res_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/PRESCALE_OUTPUT_reg {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[0] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[1] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[2] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[3] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[4] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[5] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[6] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[7] {FDRE}

Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
4 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
Related violations: <none>


