/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 528 208)
	(text "memory_bus_interface" (rect 5 0 154 15)(font "Arial" ))
	(text "inst" (rect 8 128 31 143)(font "Arial" ))
	(port
		(pt 0 120)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 112 41 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 104)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 96 40 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 72)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 24 64 72 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 56)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 24 48 70 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 464 40)
		(input)
		(text "mem_data_out[(DATA_BUS_WIDTH-1)..0]" (rect 0 0 271 15)(font "Arial" ))
		(text "mem_data_out" (rect 360 32 459 47)(font "Arial" ))
		(line (pt 448 40)(pt 464 40)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "addr_bus[(ADDR_BUS_WIDTH-1)..0]" (rect 0 0 239 15)(font "Arial" ))
		(text "addr_bus" (rect 24 16 86 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 464 72)
		(output)
		(text "mem_wr" (rect 0 0 57 15)(font "Arial" ))
		(text "mem_wr" (rect 392 64 449 79)(font "Arial" ))
		(line (pt 464 72)(pt 448 72))
	)
	(port
		(pt 464 104)
		(output)
		(text "mem_en" (rect 0 0 59 15)(font "Arial" ))
		(text "mem_en" (rect 392 96 451 111)(font "Arial" ))
		(line (pt 464 104)(pt 448 104))
	)
	(port
		(pt 0 88)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 24 80 67 95)(font "Arial" ))
		(line (pt 16 88)(pt 0 88))
	)
	(port
		(pt 464 24)
		(output)
		(text "mem_addr[(ADDR_MEM_WIDTH-1)..0]" (rect 0 0 250 15)(font "Arial" ))
		(text "mem_addr" (rect 384 16 455 31)(font "Arial" ))
		(line (pt 464 24)(pt 448 24)(line_width 3))
	)
	(port
		(pt 464 56)
		(output)
		(text "mem_data_in[(DATA_BUS_WIDTH-1)..0]" (rect 0 0 263 15)(font "Arial" ))
		(text "mem_data_in" (rect 368 48 458 63)(font "Arial" ))
		(line (pt 464 56)(pt 448 56)(line_width 3))
	)
	(port
		(pt 0 40)
		(bidir)
		(text "data_bus[(DATA_BUS_WIDTH-1)..0]" (rect 0 0 233 15)(font "Arial" ))
		(text "data_bus" (rect 24 32 85 47)(font "Arial" ))
		(line (pt 16 40)(pt 0 40)(line_width 3))
	)
	(parameter
		"ADDR_BUS_WIDTH"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"DATA_BUS_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"START_ADDR"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"MEM_SIZE"
		"256"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_MEM_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 448 128))
	)
	(annotation_block (parameter)(rect 528 -56 792 64))
)
