;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN <240, @-1
	DJN <240, @-1
	MOV #0, -33
	MOV #0, -33
	SUB @-127, 100
	MOV #0, -33
	MOV -1, <-20
	MOV -4, <-20
	SUB <300, 90
	MOV 4, <-30
	SLT 121, 0
	SLT 121, 0
	MOV 4, <-30
	DJN -1, @-20
	SPL 0, <708
	SUB 619, 10
	JMN -80, #10
	SUB -207, <-120
	ADD #270, <0
	SUB 3, 0
	SUB 3, 0
	SUB #-801, <-101
	CMP #12, @200
	SUB 12, @10
	CMP -207, <-120
	MOV -1, <-20
	SUB @124, 106
	SUB 12, @10
	JMN @12, #200
	SPL 0, <708
	SLT 12, @10
	JMN @12, #200
	JMN @12, #200
	SLT @0, @5
	SUB @121, 106
	JMP -1, @-330
	CMP -207, <-120
	DJN -1, @-20
	SUB @-127, 100
	ADD 210, 60
	SUB @0, @3
	SPL 0, <708
	SPL 0, <708
	ADD 3, 81
	SPL 0, <708
	MOV -1, <-20
	DJN <240, @-1
