SCHM0102

HEADER
{
 FREEID 4115
 VARIABLES
 {
  #ARCHITECTURE="segProcesador"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="segProcesador"
  #LANGUAGE="VHDL"
  AUTHOR="Alumnos"
  COMPANY="utm"
  CREATIONDATE="12/11/2018"
  TITLE="segProcesador"
 }
 SYMBOL "#default" "ALU64b" "ALU64b"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1543569020"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-60,-40,380,240)
    FREEID 21
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,-15,210,51)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (249,70,355,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (-35,10,42,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (-35,150,42,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    GROUP  14, -1, 0
    {
     RECT (-40,-38,359,239)
     VARIABLES
     {
      #NAME="ALU"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  24, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (198,135), (0,98), (0,0), (398,65), (398,206), (0,276), (0,169), (198,135) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (200,-40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ctrl(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (380,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Result(64:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (-60,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in0(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (-60,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in1(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "control" "control"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1543569021"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (320,-40,600,600)
    FREEID 42
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (340,248,457,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (507,30,575,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (475,70,575,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (516,110,575,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (484,150,575,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (485,190,575,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (500,230,575,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  20, 0, 0
    {
     TEXT "$#NAME"
     RECT (477,388,580,412)
     ALIGN 6
     MARGINS (1,1)
     PARENT 19
    }
    TEXT  22, 0, 0
    {
     TEXT "$#NAME"
     RECT (494,430,575,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 21
    }
    TEXT  24, -1, 0
    {
     TEXT "$#NAME"
     RECT (503,470,575,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 23
    }
    TEXT  26, 0, 0
    {
     TEXT "$#NAME"
     RECT (560,270,575,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 25
    }
    TEXT  28, 0, 0
    {
     TEXT "$#NAME"
     RECT (546,310,575,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 27
    }
    TEXT  30, 0, 0
    {
     TEXT "$#NAME"
     RECT (540,348,566,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 29
     ORIENTATION 2
    }
    ELLIPSE  37, -2, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (340,-40,580,580)
     FILL (0,(57,207,206),0)
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (526,510,575,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (557,550,575,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    PIN  2, 0, 0
    {
     COORD (320,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (600,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (600,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ALUop(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (600,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branch"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (600,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memRead"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (600,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memWrite"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (600,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="regWrite"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  19, 0, 0
    {
     COORD (600,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToReg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  21, 0, 0
    {
     COORD (600,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Reg2Loc"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  23, 0, 0
    {
     COORD (600,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branchN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  25, 0, 0
    {
     COORD (600,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="B"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  27, 0, 0
    {
     COORD (600,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  29, 0, 0
    {
     COORD (580,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BL"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (600,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ADDI"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (600,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="sf"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mas4" "mas4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1543569021"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 9
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,102,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    GROUP  8, -1, 0
    {
     RECT (20,0,216,159)
     VARIABLES
     {
      #NAME="ALU"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  24, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (96,78), (0,58), (0,0), (195,38), (195,118), (0,158), (0,98), (96,78) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in0(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="out0(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memoriains" "memoriains"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1543569021"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,300,120)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,100)
     FILL (0,(132,134,132),0)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,115,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="addr(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instr(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux4" "mux4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1543569021"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,160)
    FREEID 15
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,106,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,112,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,5,130,39)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    GROUP  14, -1, 0
    {
     RECT (20,0,218,159)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (197,38), (197,118), (0,158), (0,0) )
      FILL (0,(255,150,198),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inst1(4:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instr2(4:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (120,-20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opc"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "pc" "pc"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1544531922"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,280,280)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,9,260,248)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,50,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,48,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,118,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inPC(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="outPC(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "RegFile" "RegFile"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1544532682"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,220,300)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (66,5,90,30)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,83,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,110,195,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,83,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,85,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,5,130,20)
     ALIGN 1
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 5
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,129,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (80,-20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read1(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="r1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read2(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="r2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rw(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (120,-20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="w"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="wData(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "segreg" "segReg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1544567304"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-180,220,1160)
    FREEID 34
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-160,200,1127)
     FILL (0,(206,255,255),0)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,-155,170,-130)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,106,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (85,-110,195,-86)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,98,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (96,-70,195,-46)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,109,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (46,-155,70,-132)
     ALIGN 1
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 5
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (89,670,195,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (111,750,195,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (89,710,195,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (76,990,195,1014)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,1070,195,1094)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (87,1030,195,1054)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (86,950,195,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (95,470,195,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    PIN  2, 0, 0
    {
     COORD (160,-180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inst(31:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,-100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="pc4out(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="pc(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,-60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="pcout(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="pc4(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (60,-180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (220,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="reg1out(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (220,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rdout(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (220,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="reg2out(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (220,1000)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inmeout(10:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (220,1080)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="bout(25:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (220,1040)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="bnzout(18:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (220,960)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Memout(8:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (220,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opout(10:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (7000,4000)
  MARGINS (100,100,100,100)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  144, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
   }
   COORD (540,1980)
   VERTEXES ( (2,2360) )
  }
  TEXT  146, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (447,1964,485,1999)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 144
  }
  INSTANCE  147, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="rst"
    #SYMBOL="Input"
   }
   COORD (540,1940)
   VERTEXES ( (2,2362) )
  }
  TEXT  149, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (450,1924,485,1959)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 147
  }
  INSTANCE  150, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mas4"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="mas4"
   }
   COORD (900,1520)
   ORIENTATION 4
   VERTEXES ( (2,2558), (4,2568) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  153, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (701,1460,740,1495)
   ALIGN 2
   MARGINS (1,1)
   PARENT 150
   ORIENTATION 4
  }
  TEXT  154, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (766,1385,840,1420)
   ALIGN 10
   MARGINS (1,1)
   PARENT 150
   ORIENTATION 4
  }
  INSTANCE  155, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="pc"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="pc"
   }
   COORD (640,1800)
   VERTEXES ( (2,2359), (4,2361), (8,2564), (6,2574) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  160, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (720,1825,759,1860)
   ALIGN 8
   MARGINS (1,1)
   PARENT 155
  }
  TEXT  161, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (760,1960,793,1995)
   MARGINS (1,1)
   PARENT 155
  }
  INSTANCE  173, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memoriains"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="memoriains"
   }
   COORD (1020,1800)
   VERTEXES ( (2,2566), (4,3157) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  176, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,1805,1179,1840)
   ALIGN 8
   MARGINS (1,1)
   PARENT 173
  }
  TEXT  177, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1100,1860,1255,1895)
   MARGINS (1,1)
   PARENT 173
  }
  INSTANCE  2139, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="segreg"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="segReg"
   }
   COORD (1420,1240)
   VERTEXES ( (14,3160), (10,3159), (6,3158), (22,3167), (20,3165), (32,3448), (18,3825), (30,3928), (24,3959), (28,3969), (26,3972) )
   PINPROP 26,"#PIN_STATE","0"
  }
  TEXT  2140, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1500,1082,1539,1117)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2139
  }
  TEXT  2144, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1480,2330,1571,2365)
   MARGINS (1,1)
   PARENT 2139
  }
  NET BUS  2242, 0, 0
  INSTANCE  2344, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RegFile"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="RegFile"
   }
   COORD (2260,1820)
   VERTEXES ( (6,3826), (10,3830), (2,3819), (14,3821), (4,3824), (8,3828) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  2345, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2340,1845,2379,1880)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2344
  }
  TEXT  2349, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2360,2000,2463,2035)
   MARGINS (1,1)
   PARENT 2344
  }
  VTX  2359, 0, 0
  {
   COORD (640,1980)
  }
  VTX  2360, 0, 0
  {
   COORD (540,1980)
  }
  VTX  2361, 0, 0
  {
   COORD (640,1940)
  }
  VTX  2362, 0, 0
  {
   COORD (540,1940)
  }
  WIRE  2363, 0, 0
  {
   NET 2365
   VTX 2359, 2360
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  2364, 0, 0
  {
   NET 2385
   VTX 2361, 2362
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  2365, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  TEXT  2366, 0, 0
  {
   TEXT "$#NAME"
   RECT (574,1950,606,1979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2363
  }
  NET WIRE  2385, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  2386, 0, 0
  {
   TEXT "$#NAME"
   RECT (576,1910,605,1939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2364
  }
  INSTANCE  2406, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux4"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="mux4"
   }
   COORD (1860,1860)
   VERTEXES ( (6,2825), (8,3044), (2,3166), (4,3829) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  2407, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1880,1865,1919,1900)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2406
  }
  TEXT  2411, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1880,1980,1952,2015)
   MARGINS (1,1)
   PARENT 2406
  }
  NET BUS  2415, 0, 0
  NET WIRE  2479, 0, 0
  VTX  2558, 0, 0
  {
   COORD (900,1480)
  }
  VTX  2559, 0, 0
  {
   COORD (960,1840)
  }
  NET BUS  2560, 0, 0
  VTX  2561, 0, 0
  {
   COORD (960,1480)
  }
  BUS  2562, 0, 0
  {
   NET 2560
   VTX 2558, 2561
  }
  BUS  2563, 0, 0
  {
   NET 2560
   VTX 2561, 2559
  }
  VTX  2564, 0, 0
  {
   COORD (920,1840)
  }
  BUS  2565, 0, 0
  {
   NET 2560
   VTX 2564, 2559
  }
  VTX  2566, 0, 0
  {
   COORD (1020,1840)
  }
  BUS  2567, 0, 0
  {
   NET 2560
   VTX 2566, 2559
  }
  VTX  2568, 0, 0
  {
   COORD (660,1440)
  }
  VTX  2569, 0, 0
  {
   COORD (600,1880)
  }
  NET BUS  2570, 0, 0
  VTX  2571, 0, 0
  {
   COORD (600,1440)
  }
  BUS  2572, 0, 0
  {
   NET 2570
   VTX 2568, 2571
  }
  BUS  2573, 0, 0
  {
   NET 2570
   VTX 2571, 2569
  }
  VTX  2574, 0, 0
  {
   COORD (640,1880)
  }
  BUS  2575, 0, 0
  {
   NET 2570
   VTX 2574, 2569
  }
  NET BUS  2811, 0, 0
  VTX  2825, 0, 0
  {
   COORD (1860,1960)
  }
  VTX  2827, 0, 0
  {
   COORD (1840,2000)
  }
  VTX  2829, 0, 0
  {
   COORD (1840,1960)
  }
  BUS  2830, 0, 0
  {
   NET 3889
   VTX 2827, 2829
  }
  BUS  2831, 0, 0
  {
   NET 3889
   VTX 2829, 2825
  }
  NET BUS  2898, 0, 0
  NET BUS  2949, 0, 0
  TEXT  2981, 0, 0
  {
   TEXT "$#NAME"
   RECT (2346,1752,2375,1784)
   ALIGN 1
   MARGINS (1,1)
   PARENT 3831
   ORIENTATION 5
  }
  VTX  3044, 0, 0
  {
   COORD (1980,1840)
  }
  VTX  3045, 0, 0
  {
   COORD (1980,1800)
  }
  WIRE  3046, 0, 0
  {
   NET 3713
   VTX 3044, 3045
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  3132, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="control"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="control"
   }
   COORD (1540,1100)
   VERTEXES ( (2,3449), (21,3568), (4,3722), (6,3725), (10,3728), (12,3731), (14,3734), (25,3737), (27,3740), (19,3746), (23,3749), (38,3752), (40,3755), (8,3761), (29,3764) )
   PINPROP 29,"#PIN_STATE","0"
  }
  TEXT  3133, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1980,1085,2019,1120)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3132
  }
  TEXT  3137, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1920,1380,2010,1415)
   MARGINS (1,1)
   PARENT 3132
  }
  VTX  3157, 0, 0
  {
   COORD (1320,1840)
  }
  VTX  3158, 0, 0
  {
   COORD (1420,1840)
  }
  VTX  3159, 0, 0
  {
   COORD (1420,1380)
  }
  VTX  3160, 0, 0
  {
   COORD (1420,1340)
  }
  VTX  3165, 0, 0
  {
   COORD (1640,2000)
  }
  VTX  3166, 0, 0
  {
   COORD (1860,1920)
  }
  VTX  3167, 0, 0
  {
   COORD (1640,1960)
  }
  BUS  3173, 0, 0
  {
   NET 2242
   VTX 3157, 3158
  }
  VTX  3174, 0, 0
  {
   COORD (960,1380)
  }
  BUS  3175, 0, 0
  {
   NET 2560
   VTX 2561, 3174
  }
  BUS  3176, 0, 0
  {
   NET 2560
   VTX 3174, 3159
  }
  VTX  3177, 0, 0
  {
   COORD (600,1340)
  }
  BUS  3178, 0, 0
  {
   NET 2570
   VTX 2571, 3177
  }
  BUS  3179, 0, 0
  {
   NET 2570
   VTX 3177, 3160
  }
  BUS  3192, 0, 0
  {
   NET 3889
   VTX 2827, 3165
  }
  VTX  3193, 0, 0
  {
   COORD (1800,1920)
  }
  BUS  3194, 0, 0
  {
   NET 2811
   VTX 3166, 3193
  }
  VTX  3195, 0, 0
  {
   COORD (1800,1960)
  }
  BUS  3196, 0, 0
  {
   NET 2811
   VTX 3193, 3195
  }
  BUS  3197, 0, 0
  {
   NET 2811
   VTX 3195, 3167
  }
  NET BUS  3257, 0, 0
  NET BUS  3263, 0, 0
  NET BUS  3269, 0, 0
  NET BUS  3275, 0, 0
  NET WIRE  3309, 0, 0
  NET BUS  3313, 0, 0
  NET WIRE  3317, 0, 0
  NET WIRE  3321, 0, 0
  NET WIRE  3325, 0, 0
  NET WIRE  3329, 0, 0
  NET WIRE  3333, 0, 0
  NET WIRE  3337, 0, 0
  NET WIRE  3341, 0, 0
  NET WIRE  3345, 0, 0
  NET WIRE  3353, 0, 0
  VTX  3448, 0, 0
  {
   COORD (1640,1720)
  }
  VTX  3449, 0, 0
  {
   COORD (1860,1360)
  }
  VTX  3474, 0, 0
  {
   COORD (1840,1720)
  }
  BUS  3475, 0, 0
  {
   NET 2949
   VTX 3448, 3474
  }
  VTX  3476, 0, 0
  {
   COORD (1840,1360)
  }
  BUS  3477, 0, 0
  {
   NET 2949
   VTX 3474, 3476
  }
  BUS  3478, 0, 0
  {
   NET 2949
   VTX 3476, 3449
  }
  VTX  3567, 0, 0
  {
   COORD (2280,1540)
  }
  VTX  3568, 0, 0
  {
   COORD (2140,1540)
  }
  WIRE  3569, 0, 0
  {
   NET 3713
   VTX 3567, 3568
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  3575, 0, 0
  NET WIRE  3579, 0, 0
  RECT  3581, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (2620,1080,2820,2380)
   FILL (1,(0,0,0),0)
  }
  NET BUS  3707, 0, 0
  NET BUS  3711, 0, 0
  NET WIRE  3713, 0, 0
  {
   VARIABLES
   {
    #NAME="regloc"
   }
  }
  TEXT  3714, 0, 0
  {
   TEXT "$#NAME"
   RECT (2176,1510,2244,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 3569
  }
  TEXT  3718, 0, 0
  {
   TEXT "$#NAME"
   RECT (1982,1806,2050,1835)
   ALIGN 4
   MARGINS (1,1)
   PARENT 3046
  }
  VTX  3722, 0, 0
  {
   COORD (2140,1140)
  }
  VTX  3723, 0, 0
  {
   COORD (2640,1140)
  }
  WIRE  3724, 0, 0
  {
   NET 3309
   VTX 3722, 3723
  }
  VTX  3725, 0, 0
  {
   COORD (2140,1180)
  }
  VTX  3726, 0, 0
  {
   COORD (2640,1180)
  }
  BUS  3727, 0, 0
  {
   NET 3313
   VTX 3725, 3726
  }
  VTX  3728, 0, 0
  {
   COORD (2140,1260)
  }
  VTX  3729, 0, 0
  {
   COORD (2640,1260)
  }
  WIRE  3730, 0, 0
  {
   NET 3317
   VTX 3728, 3729
  }
  VTX  3731, 0, 0
  {
   COORD (2140,1300)
  }
  VTX  3732, 0, 0
  {
   COORD (2640,1300)
  }
  WIRE  3733, 0, 0
  {
   NET 3325
   VTX 3731, 3732
  }
  VTX  3734, 0, 0
  {
   COORD (2140,1340)
  }
  VTX  3735, 0, 0
  {
   COORD (2640,1340)
  }
  WIRE  3736, 0, 0
  {
   NET 3329
   VTX 3734, 3735
  }
  VTX  3737, 0, 0
  {
   COORD (2140,1380)
  }
  VTX  3738, 0, 0
  {
   COORD (2640,1380)
  }
  WIRE  3739, 0, 0
  {
   NET 3333
   VTX 3737, 3738
  }
  VTX  3740, 0, 0
  {
   COORD (2140,1420)
  }
  VTX  3741, 0, 0
  {
   COORD (2640,1420)
  }
  WIRE  3742, 0, 0
  {
   NET 3337
   VTX 3740, 3741
  }
  VTX  3746, 0, 0
  {
   COORD (2140,1500)
  }
  VTX  3747, 0, 0
  {
   COORD (2640,1500)
  }
  WIRE  3748, 0, 0
  {
   NET 3345
   VTX 3746, 3747
  }
  VTX  3749, 0, 0
  {
   COORD (2140,1580)
  }
  VTX  3750, 0, 0
  {
   COORD (2640,1580)
  }
  WIRE  3751, 0, 0
  {
   NET 3353
   VTX 3749, 3750
  }
  VTX  3752, 0, 0
  {
   COORD (2140,1620)
  }
  VTX  3753, 0, 0
  {
   COORD (2640,1620)
  }
  WIRE  3754, 0, 0
  {
   NET 3575
   VTX 3752, 3753
  }
  VTX  3755, 0, 0
  {
   COORD (2140,1660)
  }
  VTX  3756, 0, 0
  {
   COORD (2640,1660)
  }
  WIRE  3757, 0, 0
  {
   NET 3579
   VTX 3755, 3756
  }
  VTX  3761, 0, 0
  {
   COORD (2140,1220)
  }
  VTX  3762, 0, 0
  {
   COORD (2640,1220)
  }
  WIRE  3763, 0, 0
  {
   NET 3321
   VTX 3761, 3762
  }
  VTX  3764, 0, 0
  {
   COORD (2120,1460)
  }
  VTX  3765, 0, 0
  {
   COORD (2640,1460)
  }
  WIRE  3766, 0, 0
  {
   NET 3341
   VTX 3764, 3765
  }
  VTX  3819, 0, 0
  {
   COORD (2340,1800)
  }
  VTX  3820, 0, 0
  {
   COORD (2340,1740)
  }
  VTX  3821, 0, 0
  {
   COORD (2380,1800)
  }
  VTX  3822, 0, 0
  {
   COORD (2380,1740)
  }
  VTX  3823, 0, 0
  {
   COORD (2640,1900)
  }
  VTX  3824, 0, 0
  {
   COORD (2480,1900)
  }
  VTX  3825, 0, 0
  {
   COORD (1640,1920)
  }
  VTX  3826, 0, 0
  {
   COORD (2260,1900)
  }
  VTX  3827, 0, 0
  {
   COORD (2640,1940)
  }
  VTX  3828, 0, 0
  {
   COORD (2480,1940)
  }
  VTX  3829, 0, 0
  {
   COORD (2100,1940)
  }
  VTX  3830, 0, 0
  {
   COORD (2260,1940)
  }
  WIRE  3831, 0, 0
  {
   NET 2365
   VTX 3819, 3820
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  3832, 0, 0
  {
   NET 2479
   VTX 3821, 3822
  }
  BUS  3833, 0, 0
  {
   NET 3707
   VTX 3823, 3824
  }
  VTX  3834, 0, 0
  {
   COORD (1760,1920)
  }
  BUS  3835, 0, 0
  {
   NET 2898
   VTX 3825, 3834
  }
  VTX  3836, 0, 0
  {
   COORD (1760,1760)
  }
  BUS  3837, 0, 0
  {
   NET 2898
   VTX 3834, 3836
  }
  VTX  3838, 0, 0
  {
   COORD (2120,1760)
  }
  BUS  3839, 0, 0
  {
   NET 2898
   VTX 3836, 3838
  }
  VTX  3840, 0, 0
  {
   COORD (2120,1900)
  }
  BUS  3841, 0, 0
  {
   NET 2898
   VTX 3838, 3840
  }
  BUS  3842, 0, 0
  {
   NET 2898
   VTX 3840, 3826
  }
  BUS  3843, 0, 0
  {
   NET 3711
   VTX 3827, 3828
  }
  BUS  3844, 0, 0
  {
   NET 2415
   VTX 3829, 3830
  }
  INSTANCE  3845, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU64b"
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="ALU64b"
   }
   COORD (3160,1800)
  }
  TEXT  3846, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3100,1724,3139,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3845
  }
  TEXT  3850, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3100,2040,3206,2075)
   MARGINS (1,1)
   PARENT 3845
  }
  NET BUS  3889, 0, 0
  VTX  3895, 0, 0
  {
   COORD (2640,2160)
  }
  VTX  3896, 0, 0
  {
   COORD (1840,2160)
  }
  BUS  3897, 0, 0
  {
   NET 3889
   VTX 2827, 3896
  }
  BUS  3898, 0, 0
  {
   NET 3889
   VTX 3896, 3895
  }
  VTX  3928, 0, 0
  {
   COORD (1640,2200)
  }
  VTX  3929, 0, 0
  {
   COORD (2640,2200)
  }
  BUS  3930, 0, 0
  {
   NET 3257
   VTX 3928, 3929
  }
  VTX  3959, 0, 0
  {
   COORD (1640,2240)
  }
  VTX  3960, 0, 0
  {
   COORD (2640,2240)
  }
  BUS  3961, 0, 0
  {
   NET 3263
   VTX 3959, 3960
  }
  VTX  3969, 0, 0
  {
   COORD (1640,2280)
  }
  VTX  3970, 0, 0
  {
   COORD (2640,2280)
  }
  BUS  3971, 0, 0
  {
   NET 3269
   VTX 3969, 3970
  }
  VTX  3972, 0, 0
  {
   COORD (1640,2320)
  }
  VTX  3973, 0, 0
  {
   COORD (2640,2320)
  }
  BUS  3974, 0, 0
  {
   NET 3275
   VTX 3972, 3973
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (7000,4000)
  MARGINS (100,100,100,100)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1069943376"
  }
 }
 
 BODY
 {
  TEXT  4087, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (6040,3786,6157,3839)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4088, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (6210,3780,6880,3840)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  4089, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (6041,3844,6112,3897)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  4090, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (6210,3840,6880,3900)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  4091, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (6030,3780), (6900,3780) )
   FILL (1,(0,0,0),0)
  }
  LINE  4092, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (6030,3840), (6900,3840) )
   FILL (1,(0,0,0),0)
  }
  LINE  4093, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (6200,3780), (6200,3900) )
  }
  LINE  4094, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (6900,3900), (6900,3640), (6030,3640), (6030,3900), (6900,3900) )
   FILL (1,(0,0,0),0)
  }
  TEXT  4095, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (6040,3660,6335,3761)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  4096, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (6340,3640), (6340,3780) )
  }
  LINE  4097, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (6516,3704), (6582,3704) )
   FILL (0,(0,4,255),0)
  }
  LINE  4098, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6485,3700), (6485,3700) )
   FILL (0,(0,4,255),0)
  }
  LINE  4099, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (6534,3704), (6550,3664) )
   FILL (0,(0,4,255),0)
  }
  TEXT  4100, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (6563,3646,6861,3748)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  4101, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (6476,3664), (6451,3727) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  4102, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (6483,3690), (6516,3704), (6483,3715), (6483,3690) )
   CONTROLS (( (6507,3690), (6515,3689)),( (6513,3715), (6510,3715)),( (6483,3707), (6483,3702)) )
  }
  LINE  4103, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (6395,3711), (6483,3711) )
   FILL (0,(0,4,255),0)
  }
  LINE  4104, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (6402,3694), (6483,3694) )
   FILL (0,(0,4,255),0)
  }
  LINE  4105, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6588,3671), (6411,3671) )
   FILL (0,(0,4,255),0)
  }
  LINE  4106, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6586,3678), (6408,3678) )
   FILL (0,(0,4,255),0)
  }
  LINE  4107, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6600,3686), (6406,3686) )
   FILL (0,(0,4,255),0)
  }
  LINE  4108, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6602,3694), (6410,3694) )
   FILL (0,(0,4,255),0)
  }
  LINE  4109, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6515,3702), (6399,3702) )
   FILL (0,(0,4,255),0)
  }
  LINE  4110, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6580,3711), (6395,3711) )
   FILL (0,(0,4,255),0)
  }
  LINE  4111, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6573,3719), (6392,3719) )
   FILL (0,(0,4,255),0)
  }
  TEXT  4112, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (6382,3736,6834,3770)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  4113, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6567,3727), (6389,3727) )
   FILL (0,(0,4,255),0)
  }
  LINE  4114, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (6590,3664), (6414,3664) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

