Target Part: M1A3P1000L_FBGA484_STD
Report for cell spi_test.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     8      1.0        8.0
              AND3    36      1.0       36.0
              AO1A     3      1.0        3.0
              AO1B     1      1.0        1.0
              AO1D     1      1.0        1.0
             AOI1B     9      1.0        9.0
              AX1C     5      1.0        5.0
              BUFF     2      1.0        2.0
            CLKINT     2      0.0        0.0
               GND     6      0.0        0.0
               INV     3      1.0        3.0
               MX2    16      1.0       16.0
              NOR2    10      1.0       10.0
             NOR2A    15      1.0       15.0
             NOR2B    13      1.0       13.0
              NOR3     1      1.0        1.0
             NOR3A     3      1.0        3.0
             NOR3B     4      1.0        4.0
             NOR3C     7      1.0        7.0
               OR2     1      1.0        1.0
              OR2A     1      1.0        1.0
              OR2B     1      1.0        1.0
              OR3B     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     6      0.0        0.0
              XA1B     1      1.0        1.0
              XA1C     1      1.0        1.0
              XOR2    37      1.0       37.0


              DFN1    13      1.0       13.0
            DFN1C1    41      1.0       41.0
            DFN1E1     3      1.0        3.0
            DFN1P1     4      1.0        4.0
                   -----          ----------
             TOTAL   257               241.0


  IO Cell usage:
              cell count
             INBUF     2
            OUTBUF     3
                   -----
             TOTAL     5


Core Cells         : 241 of 24576 (1%)
IO Cells           : 5

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

