<?xml version="1.0" encoding="UTF-8"?>
<module hierarchy_delimiter="." name="" version="1" root_context_id="vsl: group8 tb2025 schematic vl: hspice hspiceD schematic spice veriloga" open_brace="&lt;" close_brace="&gt;">
    <scope name="ModuleDir">
        <forward>
            <mapping src="vsl: group8 tb2025 schematic vl: hspice hspiceD schematic spice veriloga" dst="tb2025"/>
            <mapping src="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga" dst="nor"/>
            <mapping src="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga" dst="demux"/>
            <mapping src="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_pos_ff"/>
            <mapping src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" dst="nand"/>
            <mapping src="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" dst="write_driver"/>
            <mapping src="vsl: group8 memory_array schematic vl: hspice hspiceD schematic spice veriloga" dst="memory_array"/>
            <mapping src="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga" dst="wlref_pc"/>
            <mapping src="vsl: group8 columnDecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="columndecoder"/>
            <mapping src="vsl: group8 inv_highdrive schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_highdrive"/>
            <mapping src="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="_2to4_decoder"/>
            <mapping src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" dst="static_row_decoder_3by8"/>
            <mapping src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" dst="inv"/>
            <mapping src="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga" dst="read_circuit"/>
            <mapping src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" dst="nand_i3"/>
            <mapping src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib res hspice" dst="res"/>
            <mapping src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" dst="precharge_logic"/>
            <mapping src="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga" dst="invx4"/>
            <mapping src="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga" dst="buffer"/>
            <mapping src="vsl: analogLib cap hspice" dst="cap"/>
            <mapping src="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga" dst="agen_unit"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga" dst="buffer_highdrive"/>
        </forward>
        <reverse>
            <mapping src="nor" dst="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="demux" dst="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="memory_array" dst="vsl: group8 memory_array schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="tspc_pos_ff" dst="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="read_circuit" dst="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="tb2025" dst="vsl: group8 tb2025 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="write_driver" dst="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="columndecoder" dst="vsl: group8 columnDecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="_2to4_decoder" dst="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="invx4" dst="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="wlref_pc" dst="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="buffer" dst="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="agen_unit" dst="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="precharge_logic" dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="buffer_highdrive" dst="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="cap" dst="vsl: analogLib cap hspice"/>
            <mapping src="static_row_decoder_3by8" dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv_highdrive" dst="vsl: group8 inv_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="nand_i3" dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="res" dst="vsl: analogLib res hspice"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping src="vsl: group8 tb2025 schematic vl: hspice hspiceD schematic spice veriloga" dst="tb2025"/>
            <mapping src="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga" dst="nor"/>
            <mapping src="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga" dst="demux"/>
            <mapping src="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_pos_ff"/>
            <mapping src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" dst="nand"/>
            <mapping src="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" dst="write_driver"/>
            <mapping src="vsl: group8 memory_array schematic vl: hspice hspiceD schematic spice veriloga" dst="memory_array"/>
            <mapping src="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga" dst="wlref_pc"/>
            <mapping src="vsl: group8 columnDecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="columndecoder"/>
            <mapping src="vsl: group8 inv_highdrive schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_highdrive"/>
            <mapping src="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="_2to4_decoder"/>
            <mapping src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" dst="static_row_decoder_3by8"/>
            <mapping src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" dst="inv"/>
            <mapping src="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga" dst="read_circuit"/>
            <mapping src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" dst="nand_i3"/>
            <mapping src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib res hspice" dst="res"/>
            <mapping src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" dst="precharge_logic"/>
            <mapping src="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga" dst="invx4"/>
            <mapping src="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga" dst="buffer"/>
            <mapping src="vsl: analogLib cap hspice" dst="cap"/>
            <mapping src="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga" dst="agen_unit"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga" dst="buffer_highdrive"/>
        </forward>
        <reverse>
            <mapping src="nor" dst="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="demux" dst="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="memory_array" dst="vsl: group8 memory_array schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="tspc_pos_ff" dst="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="read_circuit" dst="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="tb2025" dst="vsl: group8 tb2025 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="write_driver" dst="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="columndecoder" dst="vsl: group8 columnDecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="_2to4_decoder" dst="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="invx4" dst="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="wlref_pc" dst="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="buffer" dst="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="agen_unit" dst="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="precharge_logic" dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="buffer_highdrive" dst="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="cap" dst="vsl: analogLib cap hspice"/>
            <mapping src="static_row_decoder_3by8" dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv_highdrive" dst="vsl: group8 inv_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="nand_i3" dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="res" dst="vsl: analogLib res hspice"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>tb2025</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
