# ðŸ“† Course Schedule

```{note}
This schedule is subject to change as appropriate.
```
**Last Updated: 9 April 2024**


| Lsn    | Topic                                               | Reading Assignment   | Homework: default due BOC        | Handouts                                                 |
|:------:|-----------------------------------------------------|----------------------|--------------------------|---------------------------------------------------------|
| 1   | Course Introduction                                    | 1.1 - 1.5            | Skills Review (due lsn 4) | <ul><li>Slides on Team's Site</li><li>[Syllabus](Syllabus.md)</li></ul>              |      
| 2   | Skill Review Day [Single-Cycle RISC-V architecture]                 | ECE281-34_36-Microarchitecture.pdf         | CPH1                                                                                          | ECE281-14-RV32I R and I.pdf; Registers; Branching; Microarchitecture |                                          |
| 3   | Trends in Computer Technology                                       | 1.6 - 1.7                                  | CPH2                                                                                          |                                                         |                                          |
| 4   | Price vs Performance                                                | 1.8 - 1.9                                  | Skills review                                                                                 |                                                         |                                          |
| 5   | Performance, Metrics, Benchmarks, Amdahl's Law                      | 1.10-1.12; benchmarking articles in CPH4   | CPH4                                                                                          | article_1; article_2; article_3                        |                                          |
| 6   | Metrics and Benchmarks                                              | 1.10-1.12; Quiz Today?                     | CPH5                                                                                          |                                                         |                                          |
| 7   | Instruction Set design, memory addressing, operations, operands     | A.1 - A.9                                  | CPH6                                                                                          | The Case for the Reduced Instruction Set Computer      |                                          |
| 8   | CISC vs RISC Debate                                                 |                                             | CPH7                                                                                          | RISC vs CISC Debate                                    |                                          |
| 9   | Compiler Technology, RISC-V architecture                            | A.8 - A.9                                  | Sorry, no CPH8 this year                                                                      |                                                         |                                          |
| 10  | Pipeline Introduction & Hazards                                     | C.1 - C.5, C.8                             | CPH9                                                                                          |                                                         |                                          |
| 11  | Data Hazards, Control Hazards, Pipeline Implementation, ILP         | C.3 - C.5, C.8, 3.1                        | CPH10                                                                                         | Lesson 10 Worksheet                                    |                                          |
| 12  | Overcoming Hazards: forwarding and branch fix                       | C.3 - C.5, C.8, 3.1                        | CPH11                                                                                         | RISC-V assignment (due lesson 13); Lesson 11 Worksheet |                                          |
| 13  | Work on RISC-V Exercise (due lesson 13)                             |                                             | CPH12                                                                                         | See RISC-V assignment                                   |                                          |
| 14  | Dependencies: Data, Name, Control                                   | C.7, 3.4                                   | Sorry, no CPH13 this year                                                                     | Understanding Pipelining and Superscalar Execution; Lesson 12 Worksheet |                                          |
| 15  | Overcoming Hazards - Dynamic Scheduling & Tomasulo's Algorithm      | 3.5; An Efficient Algorithm for Exploiting Multiple Arithmetic Units.pdf | CPH14                                                                                         | Lesson 14 Worksheet; Lesson 15 Worksheet; Tamasulo ppt; Supplemental Tamasulo PPT |                                          |
| 16  | Tomasulo's Algorithm & Dynamic Branch Prediction                    | 3.3, 3.6                                   | CPH16; Sorry, no CPH15 this year                                                              | Lesson 15 Worksheet; Tamasulo ppt; Supplemental Tamasulo ppt |                                          |
| 17  | Branch Target Buffers, Speculation                                  | 3.7 - 3.9, 3.12-3.14, 5.8                  | CPH17                                                                                         | Lesson 17 Worksheet                                    |                                          |
| 18  | GR#1                                                                 |                                             |                                                                                                |                                                         |                                          |
| 19  | Final Project Stage 1                                               |                                             |                                                                                                |                                                         |                                          |
| 20  | Final Project Stage 1                                               |                                             | Final Project Stage 1, due lesson 21                                                          |                                                         |                                          |
| 21  | VLIW & Superscalar, SIMD?                                           | 4.3; Morphology on VLIW MAP1000.pdf        |                                                                                                | Data-Level Parallelism in Vector, SIMD, GPU Architectures; Morphology on VLIW MAP1000.pdf |                                          |
| 22  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2                              | CPH20                                                                                         | Lesson 20 Worksheet                                    |                                          |
| 23  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2                              | CPH21                                                                                         | Lesson 21 Worksheet                                    |                                          |
| 24  | Improving Cache Performance; QUIZ TODAY!                            | 2.1, B.1, B.2, B.3, B.4                    | CPH22                                                                                         |                                                         |                                          |
| 25  | Improving Cache Performance; Main Memory                            | 2.2, B.3, B.4                              | CPH25                                                                                         | Lesson 22 Worksheet                                    |                                          |
| 26  | Final Project Stage 2                                               |                                             |                                                                                                |                                                         |                                          |
| 27  | Final Project Stage 2                                               |                                             | Final Project Stage 2, due lesson 27                                                          |                                                         |                                          |
| 28  | Virtual Memory                                                      | 2.4                                        | CPH26                                                                                         |                                                         |                                          |
| 29  | Storage Devices: RAID                                               | D.1 - D.3; skim D.4, D.7                   | CPH27                                                                                         |                                                         |                                          |
| 30  | I/O Interfacing & Performance, Interconnection Networks             | F.1, F.2; skim F.5, F.6                    | CPH29                                                                                         | Online Appendices                                      |                                          |
| 31  | LAN Topologies, Routers/Gateways, Flynn's Taxonomy                 | F.1, F.2; skim F.5, F.6                    | CPH30                                                                                         | L29 Worksheet                                          |                                          |
| 32  | Introduction to Multiprocessors                                     | page 10; 5.1                               |                                                                                                | L30 Worksheet; IEEE word paper template                |                                          |
| 33  | Symmetric Shared Memory Architectures                               | 5.2                                        | CPH31                                                                                         | L31 Worksheet                                          |                                          |
| 34  | Distributed Memory Coherence                                        | 5.4 (maybe 5.5, 5.6)                       | CPH32                                                                                         | L32 Worksheet                                          |                                          |
| 35  | GR#2; Lead a 6-minute discussion on computing laws                  | Moore's Law, Metcalfe's Law, etc.          |                                                                                                | IEEE Spectrum; 11 Myths About AI Processors            |                                          |
| 36  | Final Project Stage 3                                               |                                             |                                                                                                |                                                         |                                          |
| 37  | Final Project Stage 3                                               |                                             | Final Project Stage 3, due lesson 38                                                          |                                                         |                                          |
| 38  | Final Project Stage 4                                               |                                             |                                                                                                |                                                         |                                          |
| 39  | Final Project Stage 4                                               |                                             |                                                                                                |                                                         |                                          |
| 40  | Final Project Quiz (worth 2 quiz grades)                            |                                             | Final Project Stage 4, due lesson 40                                                          |                                                         |                                         

