// Seed: 1707828856
module module_0 ();
  reg   id_0 = 1;
  logic id_1;
  reg   id_2;
  logic id_3 = id_1;
  initial begin
    id_2 <= id_0;
  end
endmodule
