// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Benjamin Chao <benjamin.chao@mediatek.com>
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/seq_file.h>
#include <linux/spinlock.h>

#include <dt-bindings/power/mt6897-power.h>

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
#include <devapc_public.h>
#endif

#if IS_ENABLED(CONFIG_MTK_DVFSRC_HELPER)
#include <mt-plat/dvfsrc-exp.h>
#endif

#include "clkchk.h"
#include "clkchk-mt6897.h"
#include "clk-fmeter.h"
#include "clk-mt6897-fmeter.h"

#define BUG_ON_CHK_ENABLE		0
#define CHECK_VCORE_FREQ		0
#define CG_CHK_PWRON_ENABLE		0

#define HWV_INT_PLL_TRIGGER		0x0004
#define HWV_INT_CG_TRIGGER		0x10001

#define HWV_DOMAIN_KEY			0x055C
#define HWV_IRQ_STATUS			0x0500
#define HWV_SECURE_KEY			0x10907
#define HWV_CG_SET(xpu, id)		((0x200 * (xpu)) + (id * 0x8))
#define HWV_CG_STA(id)			(0x1800 + (id * 0x4))
#define HWV_CG_EN(id)			(0x1900 + (id * 0x4))
#define HWV_CG_SET_STA(id)		(0x1A00 + (id * 0x4))
#define HWV_CG_CLR_STA(id)		(0x1B00 + (id * 0x4))
#define HWV_CG_DONE(id)			(0x1C00 + (id * 0x4))

#define EVT_LEN				40
#define CLK_ID_SHIFT			0
#define CLK_STA_SHIFT			11

static DEFINE_SPINLOCK(clk_trace_lock);
static unsigned int clk_event[EVT_LEN];
static unsigned int evt_cnt, suspend_cnt;

/* xpu*/
enum {
	APMCU = 0,
	MD,
	SSPM,
	MMUP,
	SCP,
	XPU_NUM,
};

static u32 xpu_id[XPU_NUM] = {
	[APMCU] = 0,
	[MD] = 2,
	[SSPM] = 4,
	[MMUP] = 7,
	[SCP] = 9,
};

/* trace all subsys cgs */
enum {
	CLK_AFE_DL1_DAC_TML_CG = 0,
	CLK_AFE_DL1_DAC_HIRES_CG = 1,
	CLK_AFE_DL1_DAC_CG = 2,
	CLK_AFE_DL1_PREDIS_CG = 3,
	CLK_AFE_DL1_NLE_CG = 4,
	CLK_AFE_DL0_DAC_TML_CG = 5,
	CLK_AFE_DL0_DAC_HIRES_CG = 6,
	CLK_AFE_DL0_DAC_CG = 7,
	CLK_AFE_DL0_PREDIS_CG = 8,
	CLK_AFE_DL0_NLE_CG = 9,
	CLK_AFE_PCM1_CG = 10,
	CLK_AFE_PCM0_CG = 11,
	CLK_AFE_CM1_CG = 12,
	CLK_AFE_CM0_CG = 13,
	CLK_AFE_STF_CG = 14,
	CLK_AFE_HW_GAIN23_CG = 15,
	CLK_AFE_HW_GAIN01_CG = 16,
	CLK_AFE_FM_I2S_CG = 17,
	CLK_AFE_AUDIO_HOPPING_CG = 18,
	CLK_AFE_AUDIO_F26M_CG = 19,
	CLK_AFE_APLL1_CG = 20,
	CLK_AFE_APLL2_CG = 21,
	CLK_AFE_H208M_CG = 22,
	CLK_AFE_APLL_TUNER2_CG = 23,
	CLK_AFE_APLL_TUNER1_CG = 24,
	CLK_AFE_DMIC1_ADC_HIRES_TML_CG = 25,
	CLK_AFE_DMIC1_ADC_HIRES_CG = 26,
	CLK_AFE_DMIC1_TML_CG = 27,
	CLK_AFE_DMIC1_ADC_CG = 28,
	CLK_AFE_DMIC0_ADC_HIRES_TML_CG = 29,
	CLK_AFE_DMIC0_ADC_HIRES_CG = 30,
	CLK_AFE_DMIC0_TML_CG = 31,
	CLK_AFE_DMIC0_ADC_CG = 32,
	CLK_AFE_UL1_ADC_HIRES_TML_CG = 33,
	CLK_AFE_UL1_ADC_HIRES_CG = 34,
	CLK_AFE_UL1_TML_CG = 35,
	CLK_AFE_UL1_ADC_CG = 36,
	CLK_AFE_UL0_ADC_HIRES_TML_CG = 37,
	CLK_AFE_UL0_ADC_HIRES_CG = 38,
	CLK_AFE_UL0_TML_CG = 39,
	CLK_AFE_UL0_ADC_CG = 40,
	CLK_AFE_DPRX_CG = 41,
	CLK_AFE_DPTX_CG = 42,
	CLK_AFE_ETDM_IN6_CG = 43,
	CLK_AFE_ETDM_IN5_CG = 44,
	CLK_AFE_ETDM_IN4_CG = 45,
	CLK_AFE_ETDM_IN3_CG = 46,
	CLK_AFE_ETDM_IN2_CG = 47,
	CLK_AFE_ETDM_IN1_CG = 48,
	CLK_AFE_ETDM_IN0_CG = 49,
	CLK_AFE_ETDM_OUT6_CG = 50,
	CLK_AFE_ETDM_OUT5_CG = 51,
	CLK_AFE_ETDM_OUT4_CG = 52,
	CLK_AFE_ETDM_OUT3_CG = 53,
	CLK_AFE_ETDM_OUT2_CG = 54,
	CLK_AFE_ETDM_OUT1_CG = 55,
	CLK_AFE_ETDM_OUT0_CG = 56,
	CLK_AFE_GENERAL24_ASRC_CG = 57,
	CLK_AFE_GENERAL23_ASRC_CG = 58,
	CLK_AFE_GENERAL22_ASRC_CG = 59,
	CLK_AFE_GENERAL21_ASRC_CG = 60,
	CLK_AFE_GENERAL20_ASRC_CG = 61,
	CLK_AFE_GENERAL19_ASRC_CG = 62,
	CLK_AFE_GENERAL18_ASRC_CG = 63,
	CLK_AFE_GENERAL17_ASRC_CG = 64,
	CLK_AFE_GENERAL16_ASRC_CG = 65,
	CLK_AFE_GENERAL15_ASRC_CG = 66,
	CLK_AFE_GENERAL14_ASRC_CG = 67,
	CLK_AFE_GENERAL13_ASRC_CG = 68,
	CLK_AFE_GENERAL12_ASRC_CG = 69,
	CLK_AFE_GENERAL11_ASRC_CG = 70,
	CLK_AFE_GENERAL10_ASRC_CG = 71,
	CLK_AFE_GENERAL9_ASRC_CG = 72,
	CLK_AFE_GENERAL8_ASRC_CG = 73,
	CLK_AFE_GENERAL7_ASRC_CG = 74,
	CLK_AFE_GENERAL6_ASRC_CG = 75,
	CLK_AFE_GENERAL5_ASRC_CG = 76,
	CLK_AFE_GENERAL4_ASRC_CG = 77,
	CLK_AFE_GENERAL3_ASRC_CG = 78,
	CLK_AFE_GENERAL2_ASRC_CG = 79,
	CLK_AFE_GENERAL1_ASRC_CG = 80,
	CLK_AFE_GENERAL0_ASRC_CG = 81,
	CLK_AFE_CONNSYS_I2S_ASRC_CG = 82,
	CLK_CAMSYS_IPE_LARB19_CG = 83,
	CLK_CAMSYS_IPE_DPE_CG = 84,
	CLK_CAMSYS_IPE_FUS_CG = 85,
	CLK_CAMSYS_IPE_DHZE_CG = 86,
	CLK_CAMSYS_IPE_GALS_CG = 87,
	CLK_CAM_MAIN_LARB13_CON_0_CG = 88,
	CLK_CAM_MAIN_LARB14_CON_0_CG = 89,
	CLK_CAM_MAIN_LARB27_CON_0_CG = 90,
	CLK_CAM_MAIN_LARB29_CON_0_CG = 91,
	CLK_CAM_MAIN_CAM_CON_0_CG = 92,
	CLK_CAM_MAIN_CAM_SUBA_CON_0_CG = 93,
	CLK_CAM_MAIN_CAM_SUBB_CON_0_CG = 94,
	CLK_CAM_MAIN_CAM_SUBC_CON_0_CG = 95,
	CLK_CAM_MAIN_CAM_MRAW_CON_0_CG = 96,
	CLK_CAM_MAIN_CAMTG_CON_0_CG = 97,
	CLK_CAM_MAIN_SENINF_CON_0_CG = 98,
	CLK_CAM_MAIN_CAMSV_TOP_CON_0_CG = 99,
	CLK_CAM_MAIN_ADLRD_CON_0_CG = 100,
	CLK_CAM_MAIN_ADLWR_CON_0_CG = 101,
	CLK_CAM_MAIN_UISP_CON_0_CG = 102,
	CLK_CAM_MAIN_FAKE_ENG_CON_0_CG = 103,
	CLK_CAM_MAIN_CAM2MM0_GALS_CON_0_CG = 104,
	CLK_CAM_MAIN_CAM2MM1_GALS_CON_0_CG = 105,
	CLK_CAM_MAIN_CAM2SYS_GALS_CON_0_CG = 106,
	CLK_CAM_MAIN_CAM2MM2_GALS_CON_0_CG = 107,
	CLK_CAM_MAIN_CCUSYS_CON_0_CG = 108,
	CLK_CAM_MAIN_IPS_CON_0_CG = 109,
	CLK_CAM_MAIN_CAM_DPE_CON_0_CG = 110,
	CLK_CAM_MAIN_CAM_ASG_CON_0_CG = 111,
	CLK_CAM_MAIN_CAMSV_A_CON_1_CG = 112,
	CLK_CAM_MAIN_CAMSV_B_CON_1_CG = 113,
	CLK_CAM_MAIN_CAMSV_C_CON_1_CG = 114,
	CLK_CAM_MAIN_CAMSV_D_CON_1_CG = 115,
	CLK_CAM_MAIN_CAMSV_E_CON_1_CG = 116,
	CLK_CAM_MAIN_CAMSV_CON_1_CG = 117,
	CLK_CAM_MR_LARBX_CG = 118,
	CLK_CAM_MR_GALS_CG = 119,
	CLK_CAM_MR_CAMTG_CG = 120,
	CLK_CAM_MR_MRAW0_CG = 121,
	CLK_CAM_MR_MRAW1_CG = 122,
	CLK_CAM_MR_MRAW2_CG = 123,
	CLK_CAM_MR_MRAW3_CG = 124,
	CLK_CAM_MR_PDA0_CG = 125,
	CLK_CAM_MR_PDA1_CG = 126,
	CLK_CAM_RA_LARBX_CG = 127,
	CLK_CAM_RA_CAM_CG = 128,
	CLK_CAM_RA_CAMTG_CG = 129,
	CLK_CAM_RA_RAW2MM_GALS_CG = 130,
	CLK_CAM_RA_YUV2RAW2MM_GALS_CG = 131,
	CLK_CAM_RB_LARBX_CG = 132,
	CLK_CAM_RB_CAM_CG = 133,
	CLK_CAM_RB_CAMTG_CG = 134,
	CLK_CAM_RB_RAW2MM_GALS_CG = 135,
	CLK_CAM_RB_YUV2RAW2MM_GALS_CG = 136,
	CLK_CAM_RC_LARBX_CG = 137,
	CLK_CAM_RC_CAM_CG = 138,
	CLK_CAM_RC_CAMTG_CG = 139,
	CLK_CAM_RC_RAW2MM_GALS_CG = 140,
	CLK_CAM_RC_YUV2RAW2MM_GALS_CG = 141,
	CLK_CAM_YA_LARBX_CG = 142,
	CLK_CAM_YA_CAM_CG = 143,
	CLK_CAM_YA_CAMTG_CG = 144,
	CLK_CAM_YB_LARBX_CG = 145,
	CLK_CAM_YB_CAM_CG = 146,
	CLK_CAM_YB_CAMTG_CG = 147,
	CLK_CAM_YC_LARBX_CG = 148,
	CLK_CAM_YC_CAM_CG = 149,
	CLK_CAM_YC_CAMTG_CG = 150,
	CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS_CG = 151,
	CLK_DIP_NR1_DIP1_LARB_CG = 152,
	CLK_DIP_NR1_DIP1_DIP_NR1_CG = 153,
	CLK_DIP_NR2_DIP1_LARB15_CG = 154,
	CLK_DIP_NR2_DIP1_DIP_NR_CG = 155,
	CLK_DIP_TOP_DIP1_DIP_TOP_CG = 156,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CG = 157,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CG = 158,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CG = 159,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CG = 160,
	CLK_DIP_TOP_DIP1_LARB10_CG = 161,
	CLK_DIP_TOP_DIP1_LARB15_CG = 162,
	CLK_DIP_TOP_DIP1_LARB38_CG = 163,
	CLK_DIP_TOP_DIP1_LARB39_CG = 164,
	CLK_IMG_LARB9_CG = 165,
	CLK_IMG_TRAW0_CG = 166,
	CLK_IMG_TRAW1_CG = 167,
	CLK_IMG_DIP0_CG = 168,
	CLK_IMG_WPE0_CG = 169,
	CLK_IMG_IPE_CG = 170,
	CLK_IMG_WPE1_CG = 171,
	CLK_IMG_WPE2_CG = 172,
	CLK_IMG_ADL_LARB_CG = 173,
	CLK_IMG_ADLRD_CG = 174,
	CLK_IMG_AVS_CG = 175,
	CLK_IMG_IPS_CG = 176,
	CLK_IMG_SUB_COMMON0_CG = 177,
	CLK_IMG_SUB_COMMON1_CG = 178,
	CLK_IMG_SUB_COMMON2_CG = 179,
	CLK_IMG_SUB_COMMON3_CG = 180,
	CLK_IMG_SUB_COMMON4_CG = 181,
	CLK_IMG_GALS_RX_DIP0_CG = 182,
	CLK_IMG_GALS_RX_DIP1_CG = 183,
	CLK_IMG_GALS_RX_TRAW0_CG = 184,
	CLK_IMG_GALS_RX_WPE0_CG = 185,
	CLK_IMG_GALS_RX_WPE1_CG = 186,
	CLK_IMG_GALS_RX_WPE2_CG = 187,
	CLK_IMG_GALS_RX_IPE0_CG = 188,
	CLK_IMG_GALS_TX_IPE0_CG = 189,
	CLK_IMG_GALS_RX_IPE1_CG = 190,
	CLK_IMG_GALS_TX_IPE1_CG = 191,
	CLK_IMG_GALS_CG = 192,
	CLK_IMG_FDVT_CG = 193,
	CLK_IMG_ME_CG = 194,
	CLK_IMG_MMG_CG = 195,
	CLK_IMG_LARB12_CG = 196,
	CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0_CG = 197,
	CLK_IMGV_IMG_VCORE_MAIN_CON_0_CG = 198,
	CLK_IMGV_IMG_VCORE_SUB0_CON_0_CG = 199,
	CLK_IMGV_IMG_VCORE_SUB1_CON_0_CG = 200,
	CLK_TRAW_DIP1_LARB28_CG = 201,
	CLK_TRAW_DIP1_LARB40_CG = 202,
	CLK_TRAW_DIP1_TRAW_CG = 203,
	CLK_TRAW_DIP1_GALS_CG = 204,
	CLK_WPE1_DIP1_LARB11_CG = 205,
	CLK_WPE1_DIP1_WPE_CG = 206,
	CLK_WPE1_DIP1_GALS0_CG = 207,
	CLK_WPE2_DIP1_LARB11_CG = 208,
	CLK_WPE2_DIP1_WPE_CG = 209,
	CLK_WPE2_DIP1_GALS0_CG = 210,
	CLK_WPE3_DIP1_LARB11_CG = 211,
	CLK_WPE3_DIP1_WPE_CG = 212,
	CLK_WPE3_DIP1_GALS0_CG = 213,
	CLK_DISPSYS0_DISPSYS_CONFIG_CG = 214,
	CLK_DISPSYS0_DISP_MUTEX0_CG = 215,
	CLK_DISPSYS0_DISP_AAL0_CG = 216,
	CLK_DISPSYS0_DISP_C3D0_CG = 217,
	CLK_DISPSYS0_DISP_CCORR0_CG = 218,
	CLK_DISPSYS0_DISP_CCORR1_CG = 219,
	CLK_DISPSYS0_DISP_CHIST0_CG = 220,
	CLK_DISPSYS0_DISP_CHIST1_CG = 221,
	CLK_DISPSYS0_DISP_COLOR0_CG = 222,
	CLK_DISPSYS0_DISP_DITHER0_CG = 223,
	CLK_DISPSYS0_DISP_DITHER1_CG = 224,
	CLK_DISPSYS0_DISP_DLI_ASYNC0_CG = 225,
	CLK_DISPSYS0_DISP_DLI_ASYNC1_CG = 226,
	CLK_DISPSYS0_DISP_DLI_ASYNC2_CG = 227,
	CLK_DISPSYS0_DISP_DLI_ASYNC3_CG = 228,
	CLK_DISPSYS0_DISP_DLI_ASYNC4_CG = 229,
	CLK_DISPSYS0_DISP_DLI_ASYNC5_CG = 230,
	CLK_DISPSYS0_DISP_DLO_ASYNC0_CG = 231,
	CLK_DISPSYS0_DISP_DLO_ASYNC1_CG = 232,
	CLK_DISPSYS0_DISP_DP_INTF0_CG = 233,
	CLK_DISPSYS0_DISP_DSC_WRAP0_CG = 234,
	CLK_DISPSYS0_DISP_DSI0_CG = 235,
	CLK_DISPSYS0_DISP_GAMMA0_CG = 236,
	CLK_DISPSYS0_MDP_AAL0_CG = 237,
	CLK_DISPSYS0_MDP_RDMA0_CG = 238,
	CLK_DISPSYS0_DISP_MERGE0_CG = 239,
	CLK_DISPSYS0_DISP_MERGE1_CG = 240,
	CLK_DISPSYS0_DISP_ODDMR0_CG = 241,
	CLK_DISPSYS0_DISP_POSTALIGN0_CG = 242,
	CLK_DISPSYS0_DISP_POSTMASK0_CG = 243,
	CLK_DISPSYS0_DISP_RELAY0_CG = 244,
	CLK_DISPSYS0_DISP_RSZ0_CG = 245,
	CLK_DISPSYS0_DISP_SPR0_CG = 246,
	CLK_DISPSYS0_DISP_TDSHP0_CG = 247,
	CLK_DISPSYS0_DISP_TDSHP1_CG = 248,
	CLK_DISPSYS0_DISP_UFBC_WDMA1_CG = 249,
	CLK_DISPSYS0_DISP_VDCM0_CG = 250,
	CLK_DISPSYS0_DISP_WDMA1_CG = 251,
	CLK_DISPSYS0_SMI_SUB_COMM0_CG = 252,
	CLK_DISPSYS0_DISP_Y2R0_CG = 253,
	CLK_DISPSYS0_DISP_CCORR2_CG = 254,
	CLK_DISPSYS0_DISP_CCORR3_CG = 255,
	CLK_DISPSYS0_DISP_GAMMA1_CG = 256,
	CLK_DISPSYS0_DSI_CLK_CG = 257,
	CLK_DISPSYS0_DP_CLK_CG = 258,
	CLK_DISPSYS0_26M_CLK_CG = 259,
	CLK_DISPSYS1_DISPSYS_CONFIG_CG = 260,
	CLK_DISPSYS1_DISP_MUTEX0_CG = 261,
	CLK_DISPSYS1_DISP_AAL0_CG = 262,
	CLK_DISPSYS1_DISP_C3D0_CG = 263,
	CLK_DISPSYS1_DISP_CCORR0_CG = 264,
	CLK_DISPSYS1_DISP_CCORR1_CG = 265,
	CLK_DISPSYS1_DISP_CHIST0_CG = 266,
	CLK_DISPSYS1_DISP_CHIST1_CG = 267,
	CLK_DISPSYS1_DISP_COLOR0_CG = 268,
	CLK_DISPSYS1_DISP_DITHER0_CG = 269,
	CLK_DISPSYS1_DISP_DITHER1_CG = 270,
	CLK_DISPSYS1_DISP_DLI_ASYNC0_CG = 271,
	CLK_DISPSYS1_DISP_DLI_ASYNC1_CG = 272,
	CLK_DISPSYS1_DISP_DLI_ASYNC2_CG = 273,
	CLK_DISPSYS1_DISP_DLI_ASYNC3_CG = 274,
	CLK_DISPSYS1_DISP_DLI_ASYNC4_CG = 275,
	CLK_DISPSYS1_DISP_DLI_ASYNC5_CG = 276,
	CLK_DISPSYS1_DISP_DLO_ASYNC0_CG = 277,
	CLK_DISPSYS1_DISP_DLO_ASYNC1_CG = 278,
	CLK_DISPSYS1_DISP_DP_INTF0_CG = 279,
	CLK_DISPSYS1_DISP_DSC_WRAP0_CG = 280,
	CLK_DISPSYS1_DISP_DSI0_CG = 281,
	CLK_DISPSYS1_DISP_GAMMA0_CG = 282,
	CLK_DISPSYS1_MDP_AAL0_CG = 283,
	CLK_DISPSYS1_MDP_RDMA0_CG = 284,
	CLK_DISPSYS1_DISP_MERGE0_CG = 285,
	CLK_DISPSYS1_DISP_MERGE1_CG = 286,
	CLK_DISPSYS1_DISP_ODDMR0_CG = 287,
	CLK_DISPSYS1_DISP_POSTALIGN0_CG = 288,
	CLK_DISPSYS1_DISP_POSTMASK0_CG = 289,
	CLK_DISPSYS1_DISP_RELAY0_CG = 290,
	CLK_DISPSYS1_DISP_RSZ0_CG = 291,
	CLK_DISPSYS1_DISP_SPR0_CG = 292,
	CLK_DISPSYS1_DISP_TDSHP0_CG = 293,
	CLK_DISPSYS1_DISP_TDSHP1_CG = 294,
	CLK_DISPSYS1_DISP_UFBC_WDMA1_CG = 295,
	CLK_DISPSYS1_DISP_VDCM0_CG = 296,
	CLK_DISPSYS1_DISP_WDMA1_CG = 297,
	CLK_DISPSYS1_SMI_SUB_COMM0_CG = 298,
	CLK_DISPSYS1_DISP_Y2R0_CG = 299,
	CLK_DISPSYS1_DISP_CCORR2_CG = 300,
	CLK_DISPSYS1_DISP_CCORR3_CG = 301,
	CLK_DISPSYS1_DISP_GAMMA1_CG = 302,
	CLK_DISPSYS1_DSI_CLK_CG = 303,
	CLK_DISPSYS1_DP_CLK_CG = 304,
	CLK_DISPSYS1_26M_CLK_CG = 305,
	CLK_MMINFRA_GCE_D_CG = 306,
	CLK_MMINFRA_GCE_M_CG = 307,
	CLK_MMINFRA_SMI_CG = 308,
	CLK_MMINFRA_GCE_26M_CG = 309,
	CLK_OVLSYS0_CONFIG_CG = 310,
	CLK_OVLSYS0_DISP_FAKE_ENG0_CG = 311,
	CLK_OVLSYS0_DISP_FAKE_ENG1_CG = 312,
	CLK_OVLSYS0_DISP_MUTEX0_CG = 313,
	CLK_OVLSYS0_OVL0_2L_CG = 314,
	CLK_OVLSYS0_OVL1_2L_CG = 315,
	CLK_OVLSYS0_OVL2_2L_CG = 316,
	CLK_OVLSYS0_OVL3_2L_CG = 317,
	CLK_OVLSYS0_DISP_RSZ1_CG = 318,
	CLK_OVLSYS0_MDP_RSZ0_CG = 319,
	CLK_OVLSYS0_DISP_WDMA0_CG = 320,
	CLK_OVLSYS0_DISP_UFBC_WDMA0_CG = 321,
	CLK_OVLSYS0_DISP_WDMA2_CG = 322,
	CLK_OVLSYS0_DISP_DLI_ASYNC0_CG = 323,
	CLK_OVLSYS0_DISP_DLI_ASYNC1_CG = 324,
	CLK_OVLSYS0_DISP_DLI_ASYNC2_CG = 325,
	CLK_OVLSYS0_DISP_DLO_ASYNC0_CG = 326,
	CLK_OVLSYS0_DISP_DLO_ASYNC1_CG = 327,
	CLK_OVLSYS0_DISP_DLO_ASYNC2_CG = 328,
	CLK_OVLSYS0_DISP_DLO_ASYNC3_CG = 329,
	CLK_OVLSYS0_DISP_DLO_ASYNC4_CG = 330,
	CLK_OVLSYS0_DISP_DLO_ASYNC5_CG = 331,
	CLK_OVLSYS0_DISP_DLO_ASYNC6_CG = 332,
	CLK_OVLSYS0_INLINEROT_CG = 333,
	CLK_OVLSYS0_SMI_SUB_COMMON0_CG = 334,
	CLK_OVLSYS0_DISP_Y2R0_CG = 335,
	CLK_OVLSYS0_DISP_Y2R1_CG = 336,
	CLK_OVLSYS1_CONFIG_CG = 337,
	CLK_OVLSYS1_DISP_FAKE_ENG0_CG = 338,
	CLK_OVLSYS1_DISP_FAKE_ENG1_CG = 339,
	CLK_OVLSYS1_DISP_MUTEX0_CG = 340,
	CLK_OVLSYS1_OVL0_2L_CG = 341,
	CLK_OVLSYS1_OVL1_2L_CG = 342,
	CLK_OVLSYS1_OVL2_2L_CG = 343,
	CLK_OVLSYS1_OVL3_2L_CG = 344,
	CLK_OVLSYS1_DISP_RSZ1_CG = 345,
	CLK_OVLSYS1_MDP_RSZ0_CG = 346,
	CLK_OVLSYS1_DISP_WDMA0_CG = 347,
	CLK_OVLSYS1_DISP_UFBC_WDMA0_CG = 348,
	CLK_OVLSYS1_DISP_WDMA2_CG = 349,
	CLK_OVLSYS1_DISP_DLI_ASYNC0_CG = 350,
	CLK_OVLSYS1_DISP_DLI_ASYNC1_CG = 351,
	CLK_OVLSYS1_DISP_DLI_ASYNC2_CG = 352,
	CLK_OVLSYS1_DISP_DLO_ASYNC0_CG = 353,
	CLK_OVLSYS1_DISP_DLO_ASYNC1_CG = 354,
	CLK_OVLSYS1_DISP_DLO_ASYNC2_CG = 355,
	CLK_OVLSYS1_DISP_DLO_ASYNC3_CG = 356,
	CLK_OVLSYS1_DISP_DLO_ASYNC4_CG = 357,
	CLK_OVLSYS1_DISP_DLO_ASYNC5_CG = 358,
	CLK_OVLSYS1_DISP_DLO_ASYNC6_CG = 359,
	CLK_OVLSYS1_INLINEROT_CG = 360,
	CLK_OVLSYS1_SMI_SUB_COMMON0_CG = 361,
	CLK_OVLSYS1_DISP_Y2R0_CG = 362,
	CLK_OVLSYS1_DISP_Y2R1_CG = 363,
	CLK_IMPC_AP_CLOCK_CG = 364,
	CLK_IMPEN_AP_CLOCK_I2C2_CG = 365,
	CLK_IMPEN_AP_CLOCK_I2C4_CG = 366,
	CLK_IMPEN_AP_CLOCK_I2C10_CG = 367,
	CLK_IMPEN_AP_CLOCK_I2C11_CG = 368,
	CLK_IMPES_AP_CLOCK_I2C8_CG = 369,
	CLK_IMPES_AP_CLOCK_I2C9_CG = 370,
	CLK_IMPES_AP_CLOCK_I2C12_CG = 371,
	CLK_IMPES_AP_CLOCK_I2C13_CG = 372,
	CLK_IMPN_AP_CLOCK_I2C3_CG = 373,
	CLK_IMPN_AP_CLOCK_I2C5_CG = 374,
	CLK_IMPS_AP_CLOCK_I2C0_CG = 375,
	CLK_IMPS_AP_CLOCK_I2C1_CG = 376,
	CLK_IMPS_AP_CLOCK_I2C7_CG = 377,
	CLK_PERAOP_UART0_CG = 378,
	CLK_PERAOP_UART1_CG = 379,
	CLK_PERAOP_UART2_CG = 380,
	CLK_PERAOP_UART3_CG = 381,
	CLK_PERAOP_PWM_HCLK_CG = 382,
	CLK_PERAOP_PWM_BCLK_CG = 383,
	CLK_PERAOP_PWM_FBCLK1_CG = 384,
	CLK_PERAOP_PWM_FBCLK2_CG = 385,
	CLK_PERAOP_PWM_FBCLK3_CG = 386,
	CLK_PERAOP_PWM_FBCLK4_CG = 387,
	CLK_PERAOP_DISP_PWM0_CG = 388,
	CLK_PERAOP_DISP_PWM1_CG = 389,
	CLK_PERAOP_SPI0_BCLK_CG = 390,
	CLK_PERAOP_SPI1_BCLK_CG = 391,
	CLK_PERAOP_SPI2_BCLK_CG = 392,
	CLK_PERAOP_SPI3_BCLK_CG = 393,
	CLK_PERAOP_SPI4_BCLK_CG = 394,
	CLK_PERAOP_SPI5_BCLK_CG = 395,
	CLK_PERAOP_SPI6_BCLK_CG = 396,
	CLK_PERAOP_SPI7_BCLK_CG = 397,
	CLK_PERAOP_DMA_BCLK_CG = 398,
	CLK_PERAOP_SSUSB0_FRMCNT_CG = 399,
	CLK_PERAOP_MSDC1_CG = 400,
	CLK_PERAOP_MSDC1_FCLK_CG = 401,
	CLK_PERAOP_MSDC1_HCLK_CG = 402,
	CLK_PERAOP_MSDC2_CG = 403,
	CLK_PERAOP_MSDC2_FCLK_CG = 404,
	CLK_PERAOP_MSDC2_HCLK_CG = 405,
	CLK_PERAOP_AUDIO_SLV_CK_CG = 406,
	CLK_PERAOP_AUDIO_MST_CK_CG = 407,
	CLK_PERAOP_AUDIO_INTBUS_CK_CG = 408,
	CLK_PEXTPCFG_AO_PEXTP_P0_MAC_REF_CG = 409,
	CLK_PEXTPCFG_AO_PEXTP_P0_MAC_PL_PCLK_CG = 410,
	CLK_PEXTPCFG_AO_PEXTP_P0_MAC_TL_CG = 411,
	CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AXI_CG = 412,
	CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AHB_APB_CG = 413,
	CLK_PEXTPCFG_AO_PEXTP_P0_PHY_REF_CK_CG = 414,
	CLK_SCP_FAST_IIC_AP_CLOCK_I2C0_CG = 415,
	CLK_UFSCFG_AO_UNIPRO_TX_SYMBOLCLK_CG = 416,
	CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK0_CG = 417,
	CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK1_CG = 418,
	CLK_UFSCFG_AO_UNIPRO_SYSCLK_CG = 419,
	CLK_UFSCFG_UFSHCI_UFS_CG = 420,
	CLK_UFSCFG_UFSHCI_AES_CG = 421,
	CLK_IFRAO_CQ_DMA_FPC_CG = 422,
	CLK_IFRAO_CCIF1_AP_CG = 423,
	CLK_IFRAO_CCIF1_MD_CG = 424,
	CLK_IFRAO_CCIF_AP_CG = 425,
	CLK_IFRAO_CCIF_MD_CG = 426,
	CLK_IFRAO_CLDMA_BCLK_CG = 427,
	CLK_IFRAO_CQ_DMA_CG = 428,
	CLK_IFRAO_CCIF5_MD_CG = 429,
	CLK_IFRAO_CCIF2_AP_CG = 430,
	CLK_IFRAO_CCIF2_MD_CG = 431,
	CLK_IFRAO_DPMAIF_MAIN_CG = 432,
	CLK_IFRAO_CCIF4_MD_CG = 433,
	CLK_IFRAO_RG_MMW_DPMAIF26M_CK_CG = 434,
	CLK_MDP0_MDP_MUTEX0_CG = 435,
	CLK_MDP0_APB_BUS_CG = 436,
	CLK_MDP0_SMI0_CG = 437,
	CLK_MDP0_MDP_RDMA0_CG = 438,
	CLK_MDP0_MDP_RDMA2_CG = 439,
	CLK_MDP0_MDP_HDR0_CG = 440,
	CLK_MDP0_MDP_AAL0_CG = 441,
	CLK_MDP0_MDP_RSZ0_CG = 442,
	CLK_MDP0_MDP_TDSHP0_CG = 443,
	CLK_MDP0_MDP_COLOR0_CG = 444,
	CLK_MDP0_MDP_WROT0_CG = 445,
	CLK_MDP0_MDP_FAKE_ENG0_CG = 446,
	CLK_MDP0_MDP_DLI_ASYNC0_CG = 447,
	CLK_MDP0_MDP_DLI_ASYNC1_CG = 448,
	CLK_MDP0_MDPSYS_CONFIG_CG = 449,
	CLK_MDP0_MDP_RDMA1_CG = 450,
	CLK_MDP0_MDP_RDMA3_CG = 451,
	CLK_MDP0_MDP_HDR1_CG = 452,
	CLK_MDP0_MDP_AAL1_CG = 453,
	CLK_MDP0_MDP_RSZ1_CG = 454,
	CLK_MDP0_MDP_TDSHP1_CG = 455,
	CLK_MDP0_MDP_COLOR1_CG = 456,
	CLK_MDP0_MDP_WROT1_CG = 457,
	CLK_MDP0_MDP_FG0_CG = 458,
	CLK_MDP0_MDP_RSZ2_CG = 459,
	CLK_MDP0_MDP_WROT2_CG = 460,
	CLK_MDP0_MDP_DLO_ASYNC0_CG = 461,
	CLK_MDP0_MDP_FG1_CG = 462,
	CLK_MDP0_MDP_RSZ3_CG = 463,
	CLK_MDP0_MDP_WROT3_CG = 464,
	CLK_MDP0_MDP_DLO_ASYNC1_CG = 465,
	CLK_MDP0_MDP_DLI_ASYNC2_CG = 466,
	CLK_MDP0_MDP_DLI_ASYNC3_CG = 467,
	CLK_MDP0_MDP_DLO_ASYNC2_CG = 468,
	CLK_MDP0_MDP_DLO_ASYNC3_CG = 469,
	CLK_MDP0_MDP_BIRSZ0_CG = 470,
	CLK_MDP0_MDP_BIRSZ1_CG = 471,
	CLK_MDP0_IMG_DL_ASYNC0_CG = 472,
	CLK_MDP0_IMG_DL_ASYNC1_CG = 473,
	CLK_MDP0_HRE_TOP_MDPSYS_CG = 474,
	CLK_MDP1_MDP_MUTEX0_CG = 475,
	CLK_MDP1_APB_BUS_CG = 476,
	CLK_MDP1_SMI0_CG = 477,
	CLK_MDP1_MDP_RDMA0_CG = 478,
	CLK_MDP1_MDP_RDMA2_CG = 479,
	CLK_MDP1_MDP_HDR0_CG = 480,
	CLK_MDP1_MDP_AAL0_CG = 481,
	CLK_MDP1_MDP_RSZ0_CG = 482,
	CLK_MDP1_MDP_TDSHP0_CG = 483,
	CLK_MDP1_MDP_COLOR0_CG = 484,
	CLK_MDP1_MDP_WROT0_CG = 485,
	CLK_MDP1_MDP_FAKE_ENG0_CG = 486,
	CLK_MDP1_MDP_DLI_ASYNC0_CG = 487,
	CLK_MDP1_MDP_DLI_ASYNC1_CG = 488,
	CLK_MDP1_MDPSYS_CONFIG_CG = 489,
	CLK_MDP1_MDP_RDMA1_CG = 490,
	CLK_MDP1_MDP_RDMA3_CG = 491,
	CLK_MDP1_MDP_HDR1_CG = 492,
	CLK_MDP1_MDP_AAL1_CG = 493,
	CLK_MDP1_MDP_RSZ1_CG = 494,
	CLK_MDP1_MDP_TDSHP1_CG = 495,
	CLK_MDP1_MDP_COLOR1_CG = 496,
	CLK_MDP1_MDP_WROT1_CG = 497,
	CLK_MDP1_MDP_FG0_CG = 498,
	CLK_MDP1_MDP_RSZ2_CG = 499,
	CLK_MDP1_MDP_WROT2_CG = 500,
	CLK_MDP1_MDP_DLO_ASYNC0_CG = 501,
	CLK_MDP1_MDP_FG1_CG = 502,
	CLK_MDP1_MDP_RSZ3_CG = 503,
	CLK_MDP1_MDP_WROT3_CG = 504,
	CLK_MDP1_MDP_DLO_ASYNC1_CG = 505,
	CLK_MDP1_MDP_DLI_ASYNC2_CG = 506,
	CLK_MDP1_MDP_DLI_ASYNC3_CG = 507,
	CLK_MDP1_MDP_DLO_ASYNC2_CG = 508,
	CLK_MDP1_MDP_DLO_ASYNC3_CG = 509,
	CLK_MDP1_MDP_BIRSZ0_CG = 510,
	CLK_MDP1_MDP_BIRSZ1_CG = 511,
	CLK_MDP1_IMG_DL_ASYNC0_CG = 512,
	CLK_MDP1_IMG_DL_ASYNC1_CG = 513,
	CLK_MDP1_HRE_TOP_MDPSYS_CG = 514,
	CLK_SCP_SET_SPI0_CG = 515,
	CLK_SCP_SET_SPI1_CG = 516,
	CLK_SCP_SET_SPI2_CG = 517,
	CLK_SCP_SET_SPI3_CG = 518,
	CLK_SCP_IIC_AP_CLOCK_I2C1_CG = 519,
	CLK_SCP_IIC_AP_CLOCK_I2C2_CG = 520,
	CLK_SCP_IIC_AP_CLOCK_I2C3_CG = 521,
	CLK_SCP_IIC_AP_CLOCK_I2C4_CG = 522,
	CLK_SCP_IIC_AP_CLOCK_I2C5_CG = 523,
	CLK_SCP_IIC_AP_CLOCK_I2C6_CG = 524,
	CLK_VDE2_VDEC_CKEN_CG = 525,
	CLK_VDE2_VDEC_ACTIVE_CG = 526,
	CLK_VDE2_VDEC_CKEN_ENG_CG = 527,
	CLK_VDE2_LAT_CKEN_CG = 528,
	CLK_VDE2_LAT_ACTIVE_CG = 529,
	CLK_VDE2_LAT_CKEN_ENG_CG = 530,
	CLK_VDE1_VDEC_CKEN_CG = 531,
	CLK_VDE1_VDEC_ACTIVE_CG = 532,
	CLK_VDE1_VDEC_CKEN_ENG_CG = 533,
	CLK_VDE1_LAT_CKEN_CG = 534,
	CLK_VDE1_LAT_ACTIVE_CG = 535,
	CLK_VDE1_LAT_CKEN_ENG_CG = 536,
	CLK_VEN1_CKE0_LARB_CG = 537,
	CLK_VEN1_CKE1_VENC_CG = 538,
	CLK_VEN1_CKE2_JPGENC_CG = 539,
	CLK_VEN1_CKE3_JPGDEC_CG = 540,
	CLK_VEN1_CKE4_JPGDEC_C1_CG = 541,
	CLK_VEN1_CKE5_GALS_CG = 542,
	CLK_VEN1_CKE6_GALS_SRAM_CG = 543,
	CLK_VEN2_CKE0_LARB_CG = 544,
	CLK_VEN2_CKE1_VENC_CG = 545,
	CLK_VEN2_CKE2_JPGENC_CG = 546,
	CLK_VEN2_CKE3_JPGDEC_CG = 547,
	CLK_VEN2_CKE4_JPGDEC_C1_CG = 548,
	CLK_VEN2_CKE5_GALS_CG = 549,
	CLK_VEN2_CKE6_GALS_SRAM_CG = 550,
	TRACE_CLK_NUM = 551,
};

const char *trace_subsys_cgs[] = {
	[CLK_AFE_DL1_DAC_TML_CG] = "afe_dl1_dac_tml",
	[CLK_AFE_DL1_DAC_HIRES_CG] = "afe_dl1_dac_hires",
	[CLK_AFE_DL1_DAC_CG] = "afe_dl1_dac",
	[CLK_AFE_DL1_PREDIS_CG] = "afe_dl1_predis",
	[CLK_AFE_DL1_NLE_CG] = "afe_dl1_nle",
	[CLK_AFE_DL0_DAC_TML_CG] = "afe_dl0_dac_tml",
	[CLK_AFE_DL0_DAC_HIRES_CG] = "afe_dl0_dac_hires",
	[CLK_AFE_DL0_DAC_CG] = "afe_dl0_dac",
	[CLK_AFE_DL0_PREDIS_CG] = "afe_dl0_predis",
	[CLK_AFE_DL0_NLE_CG] = "afe_dl0_nle",
	[CLK_AFE_PCM1_CG] = "afe_pcm1",
	[CLK_AFE_PCM0_CG] = "afe_pcm0",
	[CLK_AFE_CM1_CG] = "afe_cm1",
	[CLK_AFE_CM0_CG] = "afe_cm0",
	[CLK_AFE_STF_CG] = "afe_stf",
	[CLK_AFE_HW_GAIN23_CG] = "afe_hw_gain23",
	[CLK_AFE_HW_GAIN01_CG] = "afe_hw_gain01",
	[CLK_AFE_FM_I2S_CG] = "afe_fm_i2s",
	[CLK_AFE_AUDIO_HOPPING_CG] = "afe_audio_hopping_ck",
	[CLK_AFE_AUDIO_F26M_CG] = "afe_audio_f26m_ck",
	[CLK_AFE_APLL1_CG] = "afe_apll1_ck",
	[CLK_AFE_APLL2_CG] = "afe_apll2_ck",
	[CLK_AFE_H208M_CG] = "afe_h208m_ck",
	[CLK_AFE_APLL_TUNER2_CG] = "afe_apll_tuner2",
	[CLK_AFE_APLL_TUNER1_CG] = "afe_apll_tuner1",
	[CLK_AFE_DMIC1_ADC_HIRES_TML_CG] = "afe_dmic1_adc_tml",
	[CLK_AFE_DMIC1_ADC_HIRES_CG] = "afe_dmic1_adc_hires",
	[CLK_AFE_DMIC1_TML_CG] = "afe_dmic1_tml",
	[CLK_AFE_DMIC1_ADC_CG] = "afe_dmic1_adc",
	[CLK_AFE_DMIC0_ADC_HIRES_TML_CG] = "afe_dmic0_adc_tml",
	[CLK_AFE_DMIC0_ADC_HIRES_CG] = "afe_dmic0_adc_hires",
	[CLK_AFE_DMIC0_TML_CG] = "afe_dmic0_tml",
	[CLK_AFE_DMIC0_ADC_CG] = "afe_dmic0_adc",
	[CLK_AFE_UL1_ADC_HIRES_TML_CG] = "afe_ul1_adc_tml",
	[CLK_AFE_UL1_ADC_HIRES_CG] = "afe_ul1_adc_hires",
	[CLK_AFE_UL1_TML_CG] = "afe_ul1_tml",
	[CLK_AFE_UL1_ADC_CG] = "afe_ul1_adc",
	[CLK_AFE_UL0_ADC_HIRES_TML_CG] = "afe_ul0_adc_tml",
	[CLK_AFE_UL0_ADC_HIRES_CG] = "afe_ul0_adc_hires",
	[CLK_AFE_UL0_TML_CG] = "afe_ul0_tml",
	[CLK_AFE_UL0_ADC_CG] = "afe_ul0_adc",
	[CLK_AFE_DPRX_CG] = "afe_dprx_ck",
	[CLK_AFE_DPTX_CG] = "afe_dptx_ck",
	[CLK_AFE_ETDM_IN6_CG] = "afe_etdm_in6",
	[CLK_AFE_ETDM_IN5_CG] = "afe_etdm_in5",
	[CLK_AFE_ETDM_IN4_CG] = "afe_etdm_in4",
	[CLK_AFE_ETDM_IN3_CG] = "afe_etdm_in3",
	[CLK_AFE_ETDM_IN2_CG] = "afe_etdm_in2",
	[CLK_AFE_ETDM_IN1_CG] = "afe_etdm_in1",
	[CLK_AFE_ETDM_IN0_CG] = "afe_etdm_in0",
	[CLK_AFE_ETDM_OUT6_CG] = "afe_etdm_out6",
	[CLK_AFE_ETDM_OUT5_CG] = "afe_etdm_out5",
	[CLK_AFE_ETDM_OUT4_CG] = "afe_etdm_out4",
	[CLK_AFE_ETDM_OUT3_CG] = "afe_etdm_out3",
	[CLK_AFE_ETDM_OUT2_CG] = "afe_etdm_out2",
	[CLK_AFE_ETDM_OUT1_CG] = "afe_etdm_out1",
	[CLK_AFE_ETDM_OUT0_CG] = "afe_etdm_out0",
	[CLK_AFE_GENERAL24_ASRC_CG] = "afe_general24_asrc",
	[CLK_AFE_GENERAL23_ASRC_CG] = "afe_general23_asrc",
	[CLK_AFE_GENERAL22_ASRC_CG] = "afe_general22_asrc",
	[CLK_AFE_GENERAL21_ASRC_CG] = "afe_general21_asrc",
	[CLK_AFE_GENERAL20_ASRC_CG] = "afe_general20_asrc",
	[CLK_AFE_GENERAL19_ASRC_CG] = "afe_general19_asrc",
	[CLK_AFE_GENERAL18_ASRC_CG] = "afe_general18_asrc",
	[CLK_AFE_GENERAL17_ASRC_CG] = "afe_general17_asrc",
	[CLK_AFE_GENERAL16_ASRC_CG] = "afe_general16_asrc",
	[CLK_AFE_GENERAL15_ASRC_CG] = "afe_general15_asrc",
	[CLK_AFE_GENERAL14_ASRC_CG] = "afe_general14_asrc",
	[CLK_AFE_GENERAL13_ASRC_CG] = "afe_general13_asrc",
	[CLK_AFE_GENERAL12_ASRC_CG] = "afe_general12_asrc",
	[CLK_AFE_GENERAL11_ASRC_CG] = "afe_general11_asrc",
	[CLK_AFE_GENERAL10_ASRC_CG] = "afe_general10_asrc",
	[CLK_AFE_GENERAL9_ASRC_CG] = "afe_general9_asrc",
	[CLK_AFE_GENERAL8_ASRC_CG] = "afe_general8_asrc",
	[CLK_AFE_GENERAL7_ASRC_CG] = "afe_general7_asrc",
	[CLK_AFE_GENERAL6_ASRC_CG] = "afe_general6_asrc",
	[CLK_AFE_GENERAL5_ASRC_CG] = "afe_general5_asrc",
	[CLK_AFE_GENERAL4_ASRC_CG] = "afe_general4_asrc",
	[CLK_AFE_GENERAL3_ASRC_CG] = "afe_general3_asrc",
	[CLK_AFE_GENERAL2_ASRC_CG] = "afe_general2_asrc",
	[CLK_AFE_GENERAL1_ASRC_CG] = "afe_general1_asrc",
	[CLK_AFE_GENERAL0_ASRC_CG] = "afe_general0_asrc",
	[CLK_AFE_CONNSYS_I2S_ASRC_CG] = "afe_connsys_i2s_asrc",
	[CLK_CAMSYS_IPE_LARB19_CG] = "camsys_ipe_larb19",
	[CLK_CAMSYS_IPE_DPE_CG] = "camsys_ipe_dpe",
	[CLK_CAMSYS_IPE_FUS_CG] = "camsys_ipe_fus",
	[CLK_CAMSYS_IPE_DHZE_CG] = "camsys_ipe_dhze",
	[CLK_CAMSYS_IPE_GALS_CG] = "camsys_ipe_gals",
	[CLK_CAM_MAIN_LARB13_CON_0_CG] = "cam_m_larb13_ck",
	[CLK_CAM_MAIN_LARB14_CON_0_CG] = "cam_m_larb14_ck",
	[CLK_CAM_MAIN_LARB27_CON_0_CG] = "cam_m_larb27_ck",
	[CLK_CAM_MAIN_LARB29_CON_0_CG] = "cam_m_larb29_ck",
	[CLK_CAM_MAIN_CAM_CON_0_CG] = "cam_m_cam_ck",
	[CLK_CAM_MAIN_CAM_SUBA_CON_0_CG] = "cam_m_cam_suba_ck",
	[CLK_CAM_MAIN_CAM_SUBB_CON_0_CG] = "cam_m_cam_subb_ck",
	[CLK_CAM_MAIN_CAM_SUBC_CON_0_CG] = "cam_m_cam_subc_ck",
	[CLK_CAM_MAIN_CAM_MRAW_CON_0_CG] = "cam_m_cam_mraw_ck",
	[CLK_CAM_MAIN_CAMTG_CON_0_CG] = "cam_m_camtg_ck",
	[CLK_CAM_MAIN_SENINF_CON_0_CG] = "cam_m_seninf_ck",
	[CLK_CAM_MAIN_CAMSV_TOP_CON_0_CG] = "cam_m_camsv_ck",
	[CLK_CAM_MAIN_ADLRD_CON_0_CG] = "cam_m_adlrd_ck",
	[CLK_CAM_MAIN_ADLWR_CON_0_CG] = "cam_m_adlwr_ck",
	[CLK_CAM_MAIN_UISP_CON_0_CG] = "cam_m_uisp_ck",
	[CLK_CAM_MAIN_FAKE_ENG_CON_0_CG] = "cam_m_fake_eng_ck",
	[CLK_CAM_MAIN_CAM2MM0_GALS_CON_0_CG] = "cam_m_cam2mm0_gcon_0",
	[CLK_CAM_MAIN_CAM2MM1_GALS_CON_0_CG] = "cam_m_cam2mm1_gcon_0",
	[CLK_CAM_MAIN_CAM2SYS_GALS_CON_0_CG] = "cam_m_cam2sys_gcon_0",
	[CLK_CAM_MAIN_CAM2MM2_GALS_CON_0_CG] = "cam_m_cam2mm2_gcon_0",
	[CLK_CAM_MAIN_CCUSYS_CON_0_CG] = "cam_m_ccusys_ck",
	[CLK_CAM_MAIN_IPS_CON_0_CG] = "cam_m_ips_ck",
	[CLK_CAM_MAIN_CAM_DPE_CON_0_CG] = "cam_m_cam_dpe_ck",
	[CLK_CAM_MAIN_CAM_ASG_CON_0_CG] = "cam_m_cam_asg_ck",
	[CLK_CAM_MAIN_CAMSV_A_CON_1_CG] = "cam_m_camsv_a_con_1",
	[CLK_CAM_MAIN_CAMSV_B_CON_1_CG] = "cam_m_camsv_b_con_1",
	[CLK_CAM_MAIN_CAMSV_C_CON_1_CG] = "cam_m_camsv_c_con_1",
	[CLK_CAM_MAIN_CAMSV_D_CON_1_CG] = "cam_m_camsv_d_con_1",
	[CLK_CAM_MAIN_CAMSV_E_CON_1_CG] = "cam_m_camsv_e_con_1",
	[CLK_CAM_MAIN_CAMSV_CON_1_CG] = "cam_m_camsv_con_1",
	[CLK_CAM_MR_LARBX_CG] = "cam_mr_larbx",
	[CLK_CAM_MR_GALS_CG] = "cam_mr_gals",
	[CLK_CAM_MR_CAMTG_CG] = "cam_mr_camtg",
	[CLK_CAM_MR_MRAW0_CG] = "cam_mr_mraw0",
	[CLK_CAM_MR_MRAW1_CG] = "cam_mr_mraw1",
	[CLK_CAM_MR_MRAW2_CG] = "cam_mr_mraw2",
	[CLK_CAM_MR_MRAW3_CG] = "cam_mr_mraw3",
	[CLK_CAM_MR_PDA0_CG] = "cam_mr_pda0",
	[CLK_CAM_MR_PDA1_CG] = "cam_mr_pda1",
	[CLK_CAM_RA_LARBX_CG] = "cam_ra_larbx",
	[CLK_CAM_RA_CAM_CG] = "cam_ra_cam",
	[CLK_CAM_RA_CAMTG_CG] = "cam_ra_camtg",
	[CLK_CAM_RA_RAW2MM_GALS_CG] = "cam_ra_raw2mm_gals",
	[CLK_CAM_RA_YUV2RAW2MM_GALS_CG] = "cam_ra_yuv2mm_gals",
	[CLK_CAM_RB_LARBX_CG] = "cam_rb_larbx",
	[CLK_CAM_RB_CAM_CG] = "cam_rb_cam",
	[CLK_CAM_RB_CAMTG_CG] = "cam_rb_camtg",
	[CLK_CAM_RB_RAW2MM_GALS_CG] = "cam_rb_raw2mm_gals",
	[CLK_CAM_RB_YUV2RAW2MM_GALS_CG] = "cam_rb_yuv2mm_gals",
	[CLK_CAM_RC_LARBX_CG] = "cam_rc_larbx",
	[CLK_CAM_RC_CAM_CG] = "cam_rc_cam",
	[CLK_CAM_RC_CAMTG_CG] = "cam_rc_camtg",
	[CLK_CAM_RC_RAW2MM_GALS_CG] = "cam_rc_raw2mm_gals",
	[CLK_CAM_RC_YUV2RAW2MM_GALS_CG] = "cam_rc_yuv2mm_gals",
	[CLK_CAM_YA_LARBX_CG] = "cam_ya_larbx",
	[CLK_CAM_YA_CAM_CG] = "cam_ya_cam",
	[CLK_CAM_YA_CAMTG_CG] = "cam_ya_camtg",
	[CLK_CAM_YB_LARBX_CG] = "cam_yb_larbx",
	[CLK_CAM_YB_CAM_CG] = "cam_yb_cam",
	[CLK_CAM_YB_CAMTG_CG] = "cam_yb_camtg",
	[CLK_CAM_YC_LARBX_CG] = "cam_yc_larbx",
	[CLK_CAM_YC_CAM_CG] = "cam_yc_cam",
	[CLK_CAM_YC_CAMTG_CG] = "cam_yc_camtg",
	[CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS_CG] = "camv_subc_dis",
	[CLK_DIP_NR1_DIP1_LARB_CG] = "dip_nr1_dip1_larb",
	[CLK_DIP_NR1_DIP1_DIP_NR1_CG] = "dip_nr1_dip1_dip_nr1",
	[CLK_DIP_NR2_DIP1_LARB15_CG] = "dip_nr2_dip1_larb15",
	[CLK_DIP_NR2_DIP1_DIP_NR_CG] = "dip_nr2_dip1_dip_nr",
	[CLK_DIP_TOP_DIP1_DIP_TOP_CG] = "dip_dip1_dip_top",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CG] = "dip_dip1_dip_gals0",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CG] = "dip_dip1_dip_gals1",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CG] = "dip_dip1_dip_gals2",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CG] = "dip_dip1_dip_gals3",
	[CLK_DIP_TOP_DIP1_LARB10_CG] = "dip_dip1_larb10",
	[CLK_DIP_TOP_DIP1_LARB15_CG] = "dip_dip1_larb15",
	[CLK_DIP_TOP_DIP1_LARB38_CG] = "dip_dip1_larb38",
	[CLK_DIP_TOP_DIP1_LARB39_CG] = "dip_dip1_larb39",
	[CLK_IMG_LARB9_CG] = "img_larb9",
	[CLK_IMG_TRAW0_CG] = "img_traw0",
	[CLK_IMG_TRAW1_CG] = "img_traw1",
	[CLK_IMG_DIP0_CG] = "img_dip0",
	[CLK_IMG_WPE0_CG] = "img_wpe0",
	[CLK_IMG_IPE_CG] = "img_ipe",
	[CLK_IMG_WPE1_CG] = "img_wpe1",
	[CLK_IMG_WPE2_CG] = "img_wpe2",
	[CLK_IMG_ADL_LARB_CG] = "img_adl_larb",
	[CLK_IMG_ADLRD_CG] = "img_adlrd",
	[CLK_IMG_AVS_CG] = "img_avs",
	[CLK_IMG_IPS_CG] = "img_ips",
	[CLK_IMG_SUB_COMMON0_CG] = "img_sub_common0",
	[CLK_IMG_SUB_COMMON1_CG] = "img_sub_common1",
	[CLK_IMG_SUB_COMMON2_CG] = "img_sub_common2",
	[CLK_IMG_SUB_COMMON3_CG] = "img_sub_common3",
	[CLK_IMG_SUB_COMMON4_CG] = "img_sub_common4",
	[CLK_IMG_GALS_RX_DIP0_CG] = "img_gals_rx_dip0",
	[CLK_IMG_GALS_RX_DIP1_CG] = "img_gals_rx_dip1",
	[CLK_IMG_GALS_RX_TRAW0_CG] = "img_gals_rx_traw0",
	[CLK_IMG_GALS_RX_WPE0_CG] = "img_gals_rx_wpe0",
	[CLK_IMG_GALS_RX_WPE1_CG] = "img_gals_rx_wpe1",
	[CLK_IMG_GALS_RX_WPE2_CG] = "img_gals_rx_wpe2",
	[CLK_IMG_GALS_RX_IPE0_CG] = "img_gals_rx_ipe0",
	[CLK_IMG_GALS_TX_IPE0_CG] = "img_gals_tx_ipe0",
	[CLK_IMG_GALS_RX_IPE1_CG] = "img_gals_rx_ipe1",
	[CLK_IMG_GALS_TX_IPE1_CG] = "img_gals_tx_ipe1",
	[CLK_IMG_GALS_CG] = "img_gals",
	[CLK_IMG_FDVT_CG] = "img_fdvt",
	[CLK_IMG_ME_CG] = "img_me",
	[CLK_IMG_MMG_CG] = "img_mmg",
	[CLK_IMG_LARB12_CG] = "img_larb12",
	[CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0_CG] = "imgv_imgv_g_disp_ck",
	[CLK_IMGV_IMG_VCORE_MAIN_CON_0_CG] = "imgv_imgv_main_ck",
	[CLK_IMGV_IMG_VCORE_SUB0_CON_0_CG] = "imgv_imgv_sub0_ck",
	[CLK_IMGV_IMG_VCORE_SUB1_CON_0_CG] = "imgv_imgv_sub1_ck",
	[CLK_TRAW_DIP1_LARB28_CG] = "traw_dip1_larb28",
	[CLK_TRAW_DIP1_LARB40_CG] = "traw_dip1_larb40",
	[CLK_TRAW_DIP1_TRAW_CG] = "traw_dip1_traw",
	[CLK_TRAW_DIP1_GALS_CG] = "traw_dip1_gals",
	[CLK_WPE1_DIP1_LARB11_CG] = "wpe1_dip1_larb11",
	[CLK_WPE1_DIP1_WPE_CG] = "wpe1_dip1_wpe",
	[CLK_WPE1_DIP1_GALS0_CG] = "wpe1_dip1_gals0",
	[CLK_WPE2_DIP1_LARB11_CG] = "wpe2_dip1_larb11",
	[CLK_WPE2_DIP1_WPE_CG] = "wpe2_dip1_wpe",
	[CLK_WPE2_DIP1_GALS0_CG] = "wpe2_dip1_gals0",
	[CLK_WPE3_DIP1_LARB11_CG] = "wpe3_dip1_larb11",
	[CLK_WPE3_DIP1_WPE_CG] = "wpe3_dip1_wpe",
	[CLK_WPE3_DIP1_GALS0_CG] = "wpe3_dip1_gals0",
	[CLK_DISPSYS0_DISPSYS_CONFIG_CG] = "dispsys0_disp_cfg",
	[CLK_DISPSYS0_DISP_MUTEX0_CG] = "dispsys0_disp_mutex0",
	[CLK_DISPSYS0_DISP_AAL0_CG] = "dispsys0_disp_aal0",
	[CLK_DISPSYS0_DISP_C3D0_CG] = "dispsys0_disp_c3d0",
	[CLK_DISPSYS0_DISP_CCORR0_CG] = "dispsys0_disp_ccorr0",
	[CLK_DISPSYS0_DISP_CCORR1_CG] = "dispsys0_disp_ccorr1",
	[CLK_DISPSYS0_DISP_CHIST0_CG] = "dispsys0_disp_chist0",
	[CLK_DISPSYS0_DISP_CHIST1_CG] = "dispsys0_disp_chist1",
	[CLK_DISPSYS0_DISP_COLOR0_CG] = "dispsys0_disp_color0",
	[CLK_DISPSYS0_DISP_DITHER0_CG] = "dispsys0_di0",
	[CLK_DISPSYS0_DISP_DITHER1_CG] = "dispsys0_di1",
	[CLK_DISPSYS0_DISP_DLI_ASYNC0_CG] = "dispsys0_dli0",
	[CLK_DISPSYS0_DISP_DLI_ASYNC1_CG] = "dispsys0_dli1",
	[CLK_DISPSYS0_DISP_DLI_ASYNC2_CG] = "dispsys0_dli2",
	[CLK_DISPSYS0_DISP_DLI_ASYNC3_CG] = "dispsys0_dli3",
	[CLK_DISPSYS0_DISP_DLI_ASYNC4_CG] = "dispsys0_dli4",
	[CLK_DISPSYS0_DISP_DLI_ASYNC5_CG] = "dispsys0_dli5",
	[CLK_DISPSYS0_DISP_DLO_ASYNC0_CG] = "dispsys0_dlo0",
	[CLK_DISPSYS0_DISP_DLO_ASYNC1_CG] = "dispsys0_dlo1",
	[CLK_DISPSYS0_DISP_DP_INTF0_CG] = "dispsys0_dp_intclk",
	[CLK_DISPSYS0_DISP_DSC_WRAP0_CG] = "dispsys0_dscw0",
	[CLK_DISPSYS0_DISP_DSI0_CG] = "dispsys0_clk0",
	[CLK_DISPSYS0_DISP_GAMMA0_CG] = "dispsys0_disp_gamma0",
	[CLK_DISPSYS0_MDP_AAL0_CG] = "dispsys0_mdp_aal0",
	[CLK_DISPSYS0_MDP_RDMA0_CG] = "dispsys0_mdp_rdma0",
	[CLK_DISPSYS0_DISP_MERGE0_CG] = "dispsys0_disp_merge0",
	[CLK_DISPSYS0_DISP_MERGE1_CG] = "dispsys0_disp_merge1",
	[CLK_DISPSYS0_DISP_ODDMR0_CG] = "dispsys0_disp_oddmr0",
	[CLK_DISPSYS0_DISP_POSTALIGN0_CG] = "dispsys0_palign0",
	[CLK_DISPSYS0_DISP_POSTMASK0_CG] = "dispsys0_pmask0",
	[CLK_DISPSYS0_DISP_RELAY0_CG] = "dispsys0_disp_relay0",
	[CLK_DISPSYS0_DISP_RSZ0_CG] = "dispsys0_disp_rsz0",
	[CLK_DISPSYS0_DISP_SPR0_CG] = "dispsys0_disp_spr0",
	[CLK_DISPSYS0_DISP_TDSHP0_CG] = "dispsys0_disp_tdshp0",
	[CLK_DISPSYS0_DISP_TDSHP1_CG] = "dispsys0_disp_tdshp1",
	[CLK_DISPSYS0_DISP_UFBC_WDMA1_CG] = "dispsys0_wdma1",
	[CLK_DISPSYS0_DISP_VDCM0_CG] = "dispsys0_disp_vdcm0",
	[CLK_DISPSYS0_DISP_WDMA1_CG] = "dispsys0_disp_wdma1",
	[CLK_DISPSYS0_SMI_SUB_COMM0_CG] = "dispsys0_smi_comm0",
	[CLK_DISPSYS0_DISP_Y2R0_CG] = "dispsys0_disp_y2r0",
	[CLK_DISPSYS0_DISP_CCORR2_CG] = "dispsys0_disp_ccorr2",
	[CLK_DISPSYS0_DISP_CCORR3_CG] = "dispsys0_disp_ccorr3",
	[CLK_DISPSYS0_DISP_GAMMA1_CG] = "dispsys0_disp_gamma1",
	[CLK_DISPSYS0_DSI_CLK_CG] = "dispsys0_dsi_clk",
	[CLK_DISPSYS0_DP_CLK_CG] = "dispsys0_dp_clk",
	[CLK_DISPSYS0_26M_CLK_CG] = "dispsys0_26m_clk",
	[CLK_DISPSYS1_DISPSYS_CONFIG_CG] = "dispsys1_disp_cfg",
	[CLK_DISPSYS1_DISP_MUTEX0_CG] = "dispsys1_disp_mutex0",
	[CLK_DISPSYS1_DISP_AAL0_CG] = "dispsys1_disp_aal0",
	[CLK_DISPSYS1_DISP_C3D0_CG] = "dispsys1_disp_c3d0",
	[CLK_DISPSYS1_DISP_CCORR0_CG] = "dispsys1_disp_ccorr0",
	[CLK_DISPSYS1_DISP_CCORR1_CG] = "dispsys1_disp_ccorr1",
	[CLK_DISPSYS1_DISP_CHIST0_CG] = "dispsys1_disp_chist0",
	[CLK_DISPSYS1_DISP_CHIST1_CG] = "dispsys1_disp_chist1",
	[CLK_DISPSYS1_DISP_COLOR0_CG] = "dispsys1_disp_color0",
	[CLK_DISPSYS1_DISP_DITHER0_CG] = "dispsys1_di0",
	[CLK_DISPSYS1_DISP_DITHER1_CG] = "dispsys1_di1",
	[CLK_DISPSYS1_DISP_DLI_ASYNC0_CG] = "dispsys1_dli0",
	[CLK_DISPSYS1_DISP_DLI_ASYNC1_CG] = "dispsys1_dli1",
	[CLK_DISPSYS1_DISP_DLI_ASYNC2_CG] = "dispsys1_dli2",
	[CLK_DISPSYS1_DISP_DLI_ASYNC3_CG] = "dispsys1_dli3",
	[CLK_DISPSYS1_DISP_DLI_ASYNC4_CG] = "dispsys1_dli4",
	[CLK_DISPSYS1_DISP_DLI_ASYNC5_CG] = "dispsys1_dli5",
	[CLK_DISPSYS1_DISP_DLO_ASYNC0_CG] = "dispsys1_dlo0",
	[CLK_DISPSYS1_DISP_DLO_ASYNC1_CG] = "dispsys1_dlo1",
	[CLK_DISPSYS1_DISP_DP_INTF0_CG] = "dispsys1_dp_intclk",
	[CLK_DISPSYS1_DISP_DSC_WRAP0_CG] = "dispsys1_dscw0",
	[CLK_DISPSYS1_DISP_DSI0_CG] = "dispsys1_clk0",
	[CLK_DISPSYS1_DISP_GAMMA0_CG] = "dispsys1_disp_gamma0",
	[CLK_DISPSYS1_MDP_AAL0_CG] = "dispsys1_mdp_aal0",
	[CLK_DISPSYS1_MDP_RDMA0_CG] = "dispsys1_mdp_rdma0",
	[CLK_DISPSYS1_DISP_MERGE0_CG] = "dispsys1_disp_merge0",
	[CLK_DISPSYS1_DISP_MERGE1_CG] = "dispsys1_disp_merge1",
	[CLK_DISPSYS1_DISP_ODDMR0_CG] = "dispsys1_disp_oddmr0",
	[CLK_DISPSYS1_DISP_POSTALIGN0_CG] = "dispsys1_palign0",
	[CLK_DISPSYS1_DISP_POSTMASK0_CG] = "dispsys1_pmask0",
	[CLK_DISPSYS1_DISP_RELAY0_CG] = "dispsys1_disp_relay0",
	[CLK_DISPSYS1_DISP_RSZ0_CG] = "dispsys1_disp_rsz0",
	[CLK_DISPSYS1_DISP_SPR0_CG] = "dispsys1_disp_spr0",
	[CLK_DISPSYS1_DISP_TDSHP0_CG] = "dispsys1_disp_tdshp0",
	[CLK_DISPSYS1_DISP_TDSHP1_CG] = "dispsys1_disp_tdshp1",
	[CLK_DISPSYS1_DISP_UFBC_WDMA1_CG] = "dispsys1_wdma1",
	[CLK_DISPSYS1_DISP_VDCM0_CG] = "dispsys1_disp_vdcm0",
	[CLK_DISPSYS1_DISP_WDMA1_CG] = "dispsys1_disp_wdma1",
	[CLK_DISPSYS1_SMI_SUB_COMM0_CG] = "dispsys1_smi_comm0",
	[CLK_DISPSYS1_DISP_Y2R0_CG] = "dispsys1_disp_y2r0",
	[CLK_DISPSYS1_DISP_CCORR2_CG] = "dispsys1_disp_ccorr2",
	[CLK_DISPSYS1_DISP_CCORR3_CG] = "dispsys1_disp_ccorr3",
	[CLK_DISPSYS1_DISP_GAMMA1_CG] = "dispsys1_disp_gamma1",
	[CLK_DISPSYS1_DSI_CLK_CG] = "dispsys1_dsi_clk",
	[CLK_DISPSYS1_DP_CLK_CG] = "dispsys1_dp_clk",
	[CLK_DISPSYS1_26M_CLK_CG] = "dispsys1_26m_clk",
	[CLK_MMINFRA_GCE_D_CG] = "mminfra_gce_d",
	[CLK_MMINFRA_GCE_M_CG] = "mminfra_gce_m",
	[CLK_MMINFRA_SMI_CG] = "mminfra_smi",
	[CLK_MMINFRA_GCE_26M_CG] = "mminfra_gce_26m",
	[CLK_OVLSYS0_CONFIG_CG] = "ovlsys0_ovl_config",
	[CLK_OVLSYS0_DISP_FAKE_ENG0_CG] = "ovlsys0_ovl_fake_e0",
	[CLK_OVLSYS0_DISP_FAKE_ENG1_CG] = "ovlsys0_ovl_fake_e1",
	[CLK_OVLSYS0_DISP_MUTEX0_CG] = "ovlsys0_ovl_mutex0",
	[CLK_OVLSYS0_OVL0_2L_CG] = "ovlsys0_disp_ovl0_2l",
	[CLK_OVLSYS0_OVL1_2L_CG] = "ovlsys0_disp_ovl1_2l",
	[CLK_OVLSYS0_OVL2_2L_CG] = "ovlsys0_disp_ovl2_2l",
	[CLK_OVLSYS0_OVL3_2L_CG] = "ovlsys0_disp_ovl3_2l",
	[CLK_OVLSYS0_DISP_RSZ1_CG] = "ovlsys0_ovl_rsz1",
	[CLK_OVLSYS0_MDP_RSZ0_CG] = "ovlsys0_ovl_mdp",
	[CLK_OVLSYS0_DISP_WDMA0_CG] = "ovlsys0_ovl_wdma0",
	[CLK_OVLSYS0_DISP_UFBC_WDMA0_CG] = "ovlsys0_wdma0",
	[CLK_OVLSYS0_DISP_WDMA2_CG] = "ovlsys0_ovl_wdma2",
	[CLK_OVLSYS0_DISP_DLI_ASYNC0_CG] = "ovlsys0_dli0",
	[CLK_OVLSYS0_DISP_DLI_ASYNC1_CG] = "ovlsys0_dli1",
	[CLK_OVLSYS0_DISP_DLI_ASYNC2_CG] = "ovlsys0_dli2",
	[CLK_OVLSYS0_DISP_DLO_ASYNC0_CG] = "ovlsys0_dlo0",
	[CLK_OVLSYS0_DISP_DLO_ASYNC1_CG] = "ovlsys0_dlo1",
	[CLK_OVLSYS0_DISP_DLO_ASYNC2_CG] = "ovlsys0_dlo2",
	[CLK_OVLSYS0_DISP_DLO_ASYNC3_CG] = "ovlsys0_dlo3",
	[CLK_OVLSYS0_DISP_DLO_ASYNC4_CG] = "ovlsys0_dlo4",
	[CLK_OVLSYS0_DISP_DLO_ASYNC5_CG] = "ovlsys0_dlo5",
	[CLK_OVLSYS0_DISP_DLO_ASYNC6_CG] = "ovlsys0_dlo6",
	[CLK_OVLSYS0_INLINEROT_CG] = "ovlsys0_ovl_irot",
	[CLK_OVLSYS0_SMI_SUB_COMMON0_CG] = "ovlsys0_cg0_smi_com0",
	[CLK_OVLSYS0_DISP_Y2R0_CG] = "ovlsys0_ovl_y2r0",
	[CLK_OVLSYS0_DISP_Y2R1_CG] = "ovlsys0_ovl_y2r1",
	[CLK_OVLSYS1_CONFIG_CG] = "ovlsys1_ovl_config",
	[CLK_OVLSYS1_DISP_FAKE_ENG0_CG] = "ovlsys1_ovl_fake_e0",
	[CLK_OVLSYS1_DISP_FAKE_ENG1_CG] = "ovlsys1_ovl_fake_e1",
	[CLK_OVLSYS1_DISP_MUTEX0_CG] = "ovlsys1_ovl_mutex0",
	[CLK_OVLSYS1_OVL0_2L_CG] = "ovlsys1_disp_ovl0_2l",
	[CLK_OVLSYS1_OVL1_2L_CG] = "ovlsys1_disp_ovl1_2l",
	[CLK_OVLSYS1_OVL2_2L_CG] = "ovlsys1_disp_ovl2_2l",
	[CLK_OVLSYS1_OVL3_2L_CG] = "ovlsys1_disp_ovl3_2l",
	[CLK_OVLSYS1_DISP_RSZ1_CG] = "ovlsys1_ovl_rsz1",
	[CLK_OVLSYS1_MDP_RSZ0_CG] = "ovlsys1_ovl_mdp",
	[CLK_OVLSYS1_DISP_WDMA0_CG] = "ovlsys1_ovl_wdma0",
	[CLK_OVLSYS1_DISP_UFBC_WDMA0_CG] = "ovlsys1_wdma0",
	[CLK_OVLSYS1_DISP_WDMA2_CG] = "ovlsys1_ovl_wdma2",
	[CLK_OVLSYS1_DISP_DLI_ASYNC0_CG] = "ovlsys1_dli0",
	[CLK_OVLSYS1_DISP_DLI_ASYNC1_CG] = "ovlsys1_dli1",
	[CLK_OVLSYS1_DISP_DLI_ASYNC2_CG] = "ovlsys1_dli2",
	[CLK_OVLSYS1_DISP_DLO_ASYNC0_CG] = "ovlsys1_dlo0",
	[CLK_OVLSYS1_DISP_DLO_ASYNC1_CG] = "ovlsys1_dlo1",
	[CLK_OVLSYS1_DISP_DLO_ASYNC2_CG] = "ovlsys1_dlo2",
	[CLK_OVLSYS1_DISP_DLO_ASYNC3_CG] = "ovlsys1_dlo3",
	[CLK_OVLSYS1_DISP_DLO_ASYNC4_CG] = "ovlsys1_dlo4",
	[CLK_OVLSYS1_DISP_DLO_ASYNC5_CG] = "ovlsys1_dlo5",
	[CLK_OVLSYS1_DISP_DLO_ASYNC6_CG] = "ovlsys1_dlo6",
	[CLK_OVLSYS1_INLINEROT_CG] = "ovlsys1_ovl_irot",
	[CLK_OVLSYS1_SMI_SUB_COMMON0_CG] = "ovlsys1_cg0_smi_com0",
	[CLK_OVLSYS1_DISP_Y2R0_CG] = "ovlsys1_ovl_y2r0",
	[CLK_OVLSYS1_DISP_Y2R1_CG] = "ovlsys1_ovl_y2r1",
	[CLK_IMPC_AP_CLOCK_CG] = "impc_ap_clock",
	[CLK_IMPEN_AP_CLOCK_I2C2_CG] = "impen_api2c2",
	[CLK_IMPEN_AP_CLOCK_I2C4_CG] = "impen_api2c4",
	[CLK_IMPEN_AP_CLOCK_I2C10_CG] = "impen_api2c10",
	[CLK_IMPEN_AP_CLOCK_I2C11_CG] = "impen_api2c11",
	[CLK_IMPES_AP_CLOCK_I2C8_CG] = "impes_api2c8",
	[CLK_IMPES_AP_CLOCK_I2C9_CG] = "impes_api2c9",
	[CLK_IMPES_AP_CLOCK_I2C12_CG] = "impes_api2c12",
	[CLK_IMPES_AP_CLOCK_I2C13_CG] = "impes_api2c13",
	[CLK_IMPN_AP_CLOCK_I2C3_CG] = "impn_api2c3",
	[CLK_IMPN_AP_CLOCK_I2C5_CG] = "impn_api2c5",
	[CLK_IMPS_AP_CLOCK_I2C0_CG] = "imps_api2c0",
	[CLK_IMPS_AP_CLOCK_I2C1_CG] = "imps_api2c1",
	[CLK_IMPS_AP_CLOCK_I2C7_CG] = "imps_api2c7",
	[CLK_PERAOP_UART0_CG] = "peraop_uart0",
	[CLK_PERAOP_UART1_CG] = "peraop_uart1",
	[CLK_PERAOP_UART2_CG] = "peraop_uart2",
	[CLK_PERAOP_UART3_CG] = "peraop_uart3",
	[CLK_PERAOP_PWM_HCLK_CG] = "peraop_pwm_hclk",
	[CLK_PERAOP_PWM_BCLK_CG] = "peraop_pwm_bclk",
	[CLK_PERAOP_PWM_FBCLK1_CG] = "peraop_pwm_fbclk1",
	[CLK_PERAOP_PWM_FBCLK2_CG] = "peraop_pwm_fbclk2",
	[CLK_PERAOP_PWM_FBCLK3_CG] = "peraop_pwm_fbclk3",
	[CLK_PERAOP_PWM_FBCLK4_CG] = "peraop_pwm_fbclk4",
	[CLK_PERAOP_DISP_PWM0_CG] = "peraop_disp_pwm0",
	[CLK_PERAOP_DISP_PWM1_CG] = "peraop_disp_pwm1",
	[CLK_PERAOP_SPI0_BCLK_CG] = "peraop_spi0_bclk",
	[CLK_PERAOP_SPI1_BCLK_CG] = "peraop_spi1_bclk",
	[CLK_PERAOP_SPI2_BCLK_CG] = "peraop_spi2_bclk",
	[CLK_PERAOP_SPI3_BCLK_CG] = "peraop_spi3_bclk",
	[CLK_PERAOP_SPI4_BCLK_CG] = "peraop_spi4_bclk",
	[CLK_PERAOP_SPI5_BCLK_CG] = "peraop_spi5_bclk",
	[CLK_PERAOP_SPI6_BCLK_CG] = "peraop_spi6_bclk",
	[CLK_PERAOP_SPI7_BCLK_CG] = "peraop_spi7_bclk",
	[CLK_PERAOP_DMA_BCLK_CG] = "peraop_dma_bclk",
	[CLK_PERAOP_SSUSB0_FRMCNT_CG] = "peraop_ssusb0_frmcnt",
	[CLK_PERAOP_MSDC1_CG] = "peraop_msdc1",
	[CLK_PERAOP_MSDC1_FCLK_CG] = "peraop_msdc1_fclk",
	[CLK_PERAOP_MSDC1_HCLK_CG] = "peraop_msdc1_hclk",
	[CLK_PERAOP_MSDC2_CG] = "peraop_msdc2",
	[CLK_PERAOP_MSDC2_FCLK_CG] = "peraop_msdc2_fclk",
	[CLK_PERAOP_MSDC2_HCLK_CG] = "peraop_msdc2_hclk",
	[CLK_PERAOP_AUDIO_SLV_CK_CG] = "peraop_audio_slv_ck",
	[CLK_PERAOP_AUDIO_MST_CK_CG] = "peraop_audio_mst_ck",
	[CLK_PERAOP_AUDIO_INTBUS_CK_CG] = "peraop_aud_intbusck",
	[CLK_PEXTPCFG_AO_PEXTP_P0_MAC_REF_CG] = "pextpcfg_ao_mac_rclk",
	[CLK_PEXTPCFG_AO_PEXTP_P0_MAC_PL_PCLK_CG] = "pextpcfg_ao_mac_pclk",
	[CLK_PEXTPCFG_AO_PEXTP_P0_MAC_TL_CG] = "pextpcfg_ao_m_tck",
	[CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AXI_CG] = "pextpcfg_ao_m_axck",
	[CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AHB_APB_CG] = "pextpcfg_ao_m_ahck",
	[CLK_PEXTPCFG_AO_PEXTP_P0_PHY_REF_CK_CG] = "pextpcfg_ao_m_pck",
	[CLK_SCP_FAST_IIC_AP_CLOCK_I2C0_CG] = "scp_fast_iic_api2c0",
	[CLK_UFSCFG_AO_UNIPRO_TX_SYMBOLCLK_CG] = "ufs_uni_tx_symbolclk",
	[CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK0_CG] = "ufscfg_ao_ufx_rx0",
	[CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK1_CG] = "ufscfg_ao_ufx_rx1",
	[CLK_UFSCFG_AO_UNIPRO_SYSCLK_CG] = "ufs_uni_sysclk",
	[CLK_UFSCFG_UFSHCI_UFS_CG] = "ufscfg_ufshci_u_clk",
	[CLK_UFSCFG_UFSHCI_AES_CG] = "ufscfg_ufshci_ck",
	[CLK_IFRAO_CQ_DMA_FPC_CG] = "ifrao_dma",
	[CLK_IFRAO_CCIF1_AP_CG] = "ifrao_ccif1_ap",
	[CLK_IFRAO_CCIF1_MD_CG] = "ifrao_ccif1_md",
	[CLK_IFRAO_CCIF_AP_CG] = "ifrao_ccif_ap",
	[CLK_IFRAO_CCIF_MD_CG] = "ifrao_ccif_md",
	[CLK_IFRAO_CLDMA_BCLK_CG] = "ifrao_cldmabclk",
	[CLK_IFRAO_CQ_DMA_CG] = "ifrao_cq_dma",
	[CLK_IFRAO_CCIF5_MD_CG] = "ifrao_ccif5_md",
	[CLK_IFRAO_CCIF2_AP_CG] = "ifrao_ccif2_ap",
	[CLK_IFRAO_CCIF2_MD_CG] = "ifrao_ccif2_md",
	[CLK_IFRAO_DPMAIF_MAIN_CG] = "ifrao_dpmaif_main",
	[CLK_IFRAO_CCIF4_MD_CG] = "ifrao_ccif4_md",
	[CLK_IFRAO_RG_MMW_DPMAIF26M_CK_CG] = "ifrao_dpmaif_26m",
	[CLK_MDP0_MDP_MUTEX0_CG] = "mdp0_mdp_mutex0",
	[CLK_MDP0_APB_BUS_CG] = "mdp0_apb_bus",
	[CLK_MDP0_SMI0_CG] = "mdp0_smi0",
	[CLK_MDP0_MDP_RDMA0_CG] = "mdp0_mdp_rdma0",
	[CLK_MDP0_MDP_RDMA2_CG] = "mdp0_mdp_rdma2",
	[CLK_MDP0_MDP_HDR0_CG] = "mdp0_mdp_hdr0",
	[CLK_MDP0_MDP_AAL0_CG] = "mdp0_mdp_aal0",
	[CLK_MDP0_MDP_RSZ0_CG] = "mdp0_mdp_rsz0",
	[CLK_MDP0_MDP_TDSHP0_CG] = "mdp0_mdp_tdshp0",
	[CLK_MDP0_MDP_COLOR0_CG] = "mdp0_mdp_color0",
	[CLK_MDP0_MDP_WROT0_CG] = "mdp0_mdp_wrot0",
	[CLK_MDP0_MDP_FAKE_ENG0_CG] = "mdp0_mdp_fake_eng0",
	[CLK_MDP0_MDP_DLI_ASYNC0_CG] = "mdp0_mdp_dli_async0",
	[CLK_MDP0_MDP_DLI_ASYNC1_CG] = "mdp0_mdp_dli_async1",
	[CLK_MDP0_MDPSYS_CONFIG_CG] = "mdp0_mdpsys_config",
	[CLK_MDP0_MDP_RDMA1_CG] = "mdp0_mdp_rdma1",
	[CLK_MDP0_MDP_RDMA3_CG] = "mdp0_mdp_rdma3",
	[CLK_MDP0_MDP_HDR1_CG] = "mdp0_mdp_hdr1",
	[CLK_MDP0_MDP_AAL1_CG] = "mdp0_mdp_aal1",
	[CLK_MDP0_MDP_RSZ1_CG] = "mdp0_mdp_rsz1",
	[CLK_MDP0_MDP_TDSHP1_CG] = "mdp0_mdp_tdshp1",
	[CLK_MDP0_MDP_COLOR1_CG] = "mdp0_mdp_color1",
	[CLK_MDP0_MDP_WROT1_CG] = "mdp0_mdp_wrot1",
	[CLK_MDP0_MDP_FG0_CG] = "mdp0_mdp_fg0",
	[CLK_MDP0_MDP_RSZ2_CG] = "mdp0_mdp_rsz2",
	[CLK_MDP0_MDP_WROT2_CG] = "mdp0_mdp_wrot2",
	[CLK_MDP0_MDP_DLO_ASYNC0_CG] = "mdp0_mdp_dlo_async0",
	[CLK_MDP0_MDP_FG1_CG] = "mdp0_mdp_fg1",
	[CLK_MDP0_MDP_RSZ3_CG] = "mdp0_mdp_rsz3",
	[CLK_MDP0_MDP_WROT3_CG] = "mdp0_mdp_wrot3",
	[CLK_MDP0_MDP_DLO_ASYNC1_CG] = "mdp0_mdp_dlo_async1",
	[CLK_MDP0_MDP_DLI_ASYNC2_CG] = "mdp0_mdp_dli_async2",
	[CLK_MDP0_MDP_DLI_ASYNC3_CG] = "mdp0_mdp_dli_async3",
	[CLK_MDP0_MDP_DLO_ASYNC2_CG] = "mdp0_mdp_dlo_async2",
	[CLK_MDP0_MDP_DLO_ASYNC3_CG] = "mdp0_mdp_dlo_async3",
	[CLK_MDP0_MDP_BIRSZ0_CG] = "mdp0_mdp_birsz0",
	[CLK_MDP0_MDP_BIRSZ1_CG] = "mdp0_mdp_birsz1",
	[CLK_MDP0_IMG_DL_ASYNC0_CG] = "mdp0_img_dl_async0",
	[CLK_MDP0_IMG_DL_ASYNC1_CG] = "mdp0_img_dl_async1",
	[CLK_MDP0_HRE_TOP_MDPSYS_CG] = "mdp0_hre_mdpsys",
	[CLK_MDP1_MDP_MUTEX0_CG] = "mdp1_mdp_mutex0",
	[CLK_MDP1_APB_BUS_CG] = "mdp1_apb_bus",
	[CLK_MDP1_SMI0_CG] = "mdp1_smi0",
	[CLK_MDP1_MDP_RDMA0_CG] = "mdp1_mdp_rdma0",
	[CLK_MDP1_MDP_RDMA2_CG] = "mdp1_mdp_rdma2",
	[CLK_MDP1_MDP_HDR0_CG] = "mdp1_mdp_hdr0",
	[CLK_MDP1_MDP_AAL0_CG] = "mdp1_mdp_aal0",
	[CLK_MDP1_MDP_RSZ0_CG] = "mdp1_mdp_rsz0",
	[CLK_MDP1_MDP_TDSHP0_CG] = "mdp1_mdp_tdshp0",
	[CLK_MDP1_MDP_COLOR0_CG] = "mdp1_mdp_color0",
	[CLK_MDP1_MDP_WROT0_CG] = "mdp1_mdp_wrot0",
	[CLK_MDP1_MDP_FAKE_ENG0_CG] = "mdp1_mdp_fake_eng0",
	[CLK_MDP1_MDP_DLI_ASYNC0_CG] = "mdp1_mdp_dli_async0",
	[CLK_MDP1_MDP_DLI_ASYNC1_CG] = "mdp1_mdp_dli_async1",
	[CLK_MDP1_MDPSYS_CONFIG_CG] = "mdp1_mdpsys_config",
	[CLK_MDP1_MDP_RDMA1_CG] = "mdp1_mdp_rdma1",
	[CLK_MDP1_MDP_RDMA3_CG] = "mdp1_mdp_rdma3",
	[CLK_MDP1_MDP_HDR1_CG] = "mdp1_mdp_hdr1",
	[CLK_MDP1_MDP_AAL1_CG] = "mdp1_mdp_aal1",
	[CLK_MDP1_MDP_RSZ1_CG] = "mdp1_mdp_rsz1",
	[CLK_MDP1_MDP_TDSHP1_CG] = "mdp1_mdp_tdshp1",
	[CLK_MDP1_MDP_COLOR1_CG] = "mdp1_mdp_color1",
	[CLK_MDP1_MDP_WROT1_CG] = "mdp1_mdp_wrot1",
	[CLK_MDP1_MDP_FG0_CG] = "mdp1_mdp_fg0",
	[CLK_MDP1_MDP_RSZ2_CG] = "mdp1_mdp_rsz2",
	[CLK_MDP1_MDP_WROT2_CG] = "mdp1_mdp_wrot2",
	[CLK_MDP1_MDP_DLO_ASYNC0_CG] = "mdp1_mdp_dlo_async0",
	[CLK_MDP1_MDP_FG1_CG] = "mdp1_mdp_fg1",
	[CLK_MDP1_MDP_RSZ3_CG] = "mdp1_mdp_rsz3",
	[CLK_MDP1_MDP_WROT3_CG] = "mdp1_mdp_wrot3",
	[CLK_MDP1_MDP_DLO_ASYNC1_CG] = "mdp1_mdp_dlo_async1",
	[CLK_MDP1_MDP_DLI_ASYNC2_CG] = "mdp1_mdp_dli_async2",
	[CLK_MDP1_MDP_DLI_ASYNC3_CG] = "mdp1_mdp_dli_async3",
	[CLK_MDP1_MDP_DLO_ASYNC2_CG] = "mdp1_mdp_dlo_async2",
	[CLK_MDP1_MDP_DLO_ASYNC3_CG] = "mdp1_mdp_dlo_async3",
	[CLK_MDP1_MDP_BIRSZ0_CG] = "mdp1_mdp_birsz0",
	[CLK_MDP1_MDP_BIRSZ1_CG] = "mdp1_mdp_birsz1",
	[CLK_MDP1_IMG_DL_ASYNC0_CG] = "mdp1_img_dl_async0",
	[CLK_MDP1_IMG_DL_ASYNC1_CG] = "mdp1_img_dl_async1",
	[CLK_MDP1_HRE_TOP_MDPSYS_CG] = "mdp1_hre_mdpsys",
	[CLK_SCP_SET_SPI0_CG] = "scp_set_spi0",
	[CLK_SCP_SET_SPI1_CG] = "scp_set_spi1",
	[CLK_SCP_SET_SPI2_CG] = "scp_set_spi2",
	[CLK_SCP_SET_SPI3_CG] = "scp_set_spi3",
	[CLK_SCP_IIC_AP_CLOCK_I2C1_CG] = "scp_iic_api2c1",
	[CLK_SCP_IIC_AP_CLOCK_I2C2_CG] = "scp_iic_api2c2",
	[CLK_SCP_IIC_AP_CLOCK_I2C3_CG] = "scp_iic_api2c3",
	[CLK_SCP_IIC_AP_CLOCK_I2C4_CG] = "scp_iic_api2c4",
	[CLK_SCP_IIC_AP_CLOCK_I2C5_CG] = "scp_iic_api2c5",
	[CLK_SCP_IIC_AP_CLOCK_I2C6_CG] = "scp_iic_api2c6",
	[CLK_VDE2_VDEC_CKEN_CG] = "vde2_vdec_cken",
	[CLK_VDE2_VDEC_ACTIVE_CG] = "vde2_vdec_active",
	[CLK_VDE2_VDEC_CKEN_ENG_CG] = "vde2_vdec_cken_eng",
	[CLK_VDE2_LAT_CKEN_CG] = "vde2_lat_cken",
	[CLK_VDE2_LAT_ACTIVE_CG] = "vde2_lat_active",
	[CLK_VDE2_LAT_CKEN_ENG_CG] = "vde2_lat_cken_eng",
	[CLK_VDE1_VDEC_CKEN_CG] = "vde1_vdec_cken",
	[CLK_VDE1_VDEC_ACTIVE_CG] = "vde1_vdec_active",
	[CLK_VDE1_VDEC_CKEN_ENG_CG] = "vde1_vdec_cken_eng",
	[CLK_VDE1_LAT_CKEN_CG] = "vde1_lat_cken",
	[CLK_VDE1_LAT_ACTIVE_CG] = "vde1_lat_active",
	[CLK_VDE1_LAT_CKEN_ENG_CG] = "vde1_lat_cken_eng",
	[CLK_VEN1_CKE0_LARB_CG] = "ven1_cke0_larb",
	[CLK_VEN1_CKE1_VENC_CG] = "ven1_cke1_venc",
	[CLK_VEN1_CKE2_JPGENC_CG] = "ven1_cke2_jpgenc",
	[CLK_VEN1_CKE3_JPGDEC_CG] = "ven1_cke3_jpgdec",
	[CLK_VEN1_CKE4_JPGDEC_C1_CG] = "ven1_cke4_jpgdec_c1",
	[CLK_VEN1_CKE5_GALS_CG] = "ven1_cke5_gals",
	[CLK_VEN1_CKE6_GALS_SRAM_CG] = "ven1_cke6_gals_sram",
	[CLK_VEN2_CKE0_LARB_CG] = "ven2_cke0_larb",
	[CLK_VEN2_CKE1_VENC_CG] = "ven2_cke1_venc",
	[CLK_VEN2_CKE2_JPGENC_CG] = "ven2_cke2_jpgenc",
	[CLK_VEN2_CKE3_JPGDEC_CG] = "ven2_cke3_jpgdec",
	[CLK_VEN2_CKE4_JPGDEC_C1_CG] = "ven2_cke4_jpgdec_c1",
	[CLK_VEN2_CKE5_GALS_CG] = "ven2_cke5_gals",
	[CLK_VEN2_CKE6_GALS_SRAM_CG] = "ven2_cke6_gals_sram",
	[TRACE_CLK_NUM] = "NULL",
};

struct clkchk_fm {
	const char *fm_name;
	unsigned int fm_id;
	unsigned int fm_type;
};

enum {
	CHK_FM_MMPLL = 0,
	CHK_FM_UNIVPLL,
	CHK_FM_IMGPLL,
	CHK_FM_TVDPLL,
	CHK_FM_UFS,
	CHK_FM_IMG1,
	CHK_FM_IPE,
	CHK_FM_DISP0,
	CHK_FM_DISP1,
	CHK_FM_OVL0,
	CHK_FM_OVL1,
	CHK_FM_MDP0,
	CHK_FM_MDP1,
	CHK_FM_MMINFRA,
	CHK_FM_VENC,
	CHK_FM_VDEC,
	CHK_FM_CAM,
	CHK_FM_NUM,
};

struct  clkchk_fm chk_fm_list[] = {
	[CHK_FM_MMPLL] = {"mmpll", FM_MMPLL_CK, ABIST},
	[CHK_FM_UNIVPLL] = {"univpll", FM_UNIVPLL_CK, ABIST},
	[CHK_FM_IMGPLL] = {"imgpll", FM_IMGPLL_CK, ABIST},
	[CHK_FM_TVDPLL] = {"tvdpll", FM_TVDPLL_CK, ABIST},
	[CHK_FM_UFS] = {"ufs sel", FM_U_CK, CKGEN},
	[CHK_FM_IMG1] = {"img1 sel", FM_IMG1_CK, CKGEN},
	[CHK_FM_IPE] = {"ipe sel", FM_IPE_CK, CKGEN},
	[CHK_FM_DISP0] = {"disp0 sel", FM_DISP0_CK, CKGEN},
	[CHK_FM_DISP1] = {"disp1 sel", FM_DISP1_CK, CKGEN},
	[CHK_FM_OVL0] = {"ovl0 sel", FM_OVL0_CK, CKGEN},
	[CHK_FM_OVL1] = {"ovl1 sel", FM_OVL1_CK, CKGEN},
	[CHK_FM_MDP0] = {"mdp0 sel", FM_MDP0_CK, CKGEN},
	[CHK_FM_MDP1] = {"mdp1 sel", FM_MDP1_CK, CKGEN},
	[CHK_FM_MMINFRA] = {"mminfra sel", FM_MMINFRA_CK, CKGEN},
	[CHK_FM_VENC] = {"venc sel", FM_VENC_CK, CKGEN},
	[CHK_FM_VDEC] = {"vdec sel", FM_VDEC_CK, CKGEN},
	[CHK_FM_CAM] = {"cam sel", FM_CAM_CK, CKGEN},
	{},
};

static void trace_clk_event(const char *name, unsigned int clk_sta)
{
	unsigned long flags = 0;
	int i;

	spin_lock_irqsave(&clk_trace_lock, flags);

	if (!name)
		goto OUT;

	for (i = 0; i < TRACE_CLK_NUM; i++) {
		if (!strcmp(trace_subsys_cgs[i], name))
			break;
	}

	if (i == TRACE_CLK_NUM)
		goto OUT;

	clk_event[evt_cnt] = (i << CLK_ID_SHIFT) | (clk_sta << CLK_STA_SHIFT);
	evt_cnt++;
	if (evt_cnt >= EVT_LEN)
		evt_cnt = 0;

OUT:
	spin_unlock_irqrestore(&clk_trace_lock, flags);
}

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
void dump_clk_event(void)
{
	unsigned long flags = 0;
	int i;

	spin_lock_irqsave(&clk_trace_lock, flags);

	pr_notice("first idx: %d\n", evt_cnt);
	for (i = 0; i < EVT_LEN; i += 5)
		pr_notice("clk_evt[%d] = 0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
				i,
				clk_event[i],
				clk_event[i + 1],
				clk_event[i + 2],
				clk_event[i + 3],
				clk_event[i + 4]);

	spin_unlock_irqrestore(&clk_trace_lock, flags);
}
EXPORT_SYMBOL_GPL(dump_clk_event);
#endif

/*
 * clkchk dump_regs
 */

#define REGBASE_V(_phys, _id_name, _pg, _pn) { .phys = _phys, .id = _id_name,	\
		.name = #_id_name, .pg = _pg, .pn = _pn}

static struct regbase rb[] = {
	[top] = REGBASE_V(0x10000000, top, PD_NULL, CLK_NULL),
	[ifrao] = REGBASE_V(0x10001000, ifrao, PD_NULL, CLK_NULL),
	[apmixed] = REGBASE_V(0x1000C000, apmixed, PD_NULL, CLK_NULL),
	[ifrbus_ao_reg_bus] = REGBASE_V(0x1002C000, ifrbus_ao_reg_bus, PD_NULL, CLK_NULL),
	[emi_reg] = REGBASE_V(0x10219000, emi_reg, PD_NULL, CLK_NULL),
	[semi_reg] = REGBASE_V(0x1021d000, semi_reg, PD_NULL, CLK_NULL),
	[nemicfg_ao_mem_reg_bus] = REGBASE_V(0x10270000, nemicfg_ao_mem_reg_bus, PD_NULL, CLK_NULL),
	[semicfg_ao_mem_reg_bus] = REGBASE_V(0x1030E000, semicfg_ao_mem_reg_bus, PD_NULL, CLK_NULL),
	[perao] = REGBASE_V(0x11036000, perao, PD_NULL, CLK_NULL),
	[afe] = REGBASE_V(0x11050000, afe, MT6897_CHK_PD_AUDIO, CLK_NULL),
	[impc] = REGBASE_V(0x11281000, impc, PD_NULL, CLK_NULL),
	[ufscfg_ao_bus] = REGBASE_V(0x112B8000, ufscfg_ao_bus, PD_NULL, CLK_NULL),
	[ufscfg_ao] = REGBASE_V(0x112b8000, ufscfg_ao, PD_NULL, CLK_NULL),
	[ufscfg_pdn] = REGBASE_V(0x112bb000, ufscfg_pdn, PD_NULL, CLK_NULL),
	[pextpcfg_ao] = REGBASE_V(0x112e0000, pextpcfg_ao, PD_NULL, CLK_NULL),
	[impen] = REGBASE_V(0x11B74000, impen, PD_NULL, CLK_NULL),
	[impes] = REGBASE_V(0x11CC4000, impes, PD_NULL, CLK_NULL),
	[imps] = REGBASE_V(0x11D03000, imps, PD_NULL, CLK_NULL),
	[impn] = REGBASE_V(0x11F02000, impn, PD_NULL, CLK_NULL),
	[gpu_eb_rpc] = REGBASE_V(0x13F91000, gpu_eb_rpc, PD_NULL, CLK_NULL),
	[mfg_ao] = REGBASE_V(0x13fa0000, mfg_ao, PD_NULL, CLK_NULL),
	[mfgsc_ao] = REGBASE_V(0x13fa0c00, mfgsc_ao, PD_NULL, CLK_NULL),
	[dispsys0_config] = REGBASE_V(0x14000000, dispsys0_config, MT6897_CHK_PD_DIS0, CLK_NULL),
	[dispsys1_config] = REGBASE_V(0x14200000, dispsys1_config, MT6897_CHK_PD_DIS1, CLK_NULL),
	[ovlsys0_config] = REGBASE_V(0x14400000, ovlsys0_config, MT6897_CHK_PD_OVL0, CLK_NULL),
	[ovlsys1_config] = REGBASE_V(0x14600000, ovlsys1_config, MT6897_CHK_PD_OVL1, CLK_NULL),
	[img] = REGBASE_V(0x15000000, img, MT6897_CHK_PD_ISP_MAIN, CLK_NULL),
	[dip_top_dip1] = REGBASE_V(0x15110000, dip_top_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[dip_nr1_dip1] = REGBASE_V(0x15130000, dip_nr1_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[dip_nr2_dip1] = REGBASE_V(0x15170000, dip_nr2_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[wpe1_dip1] = REGBASE_V(0x15220000, wpe1_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[wpe2_dip1] = REGBASE_V(0x15520000, wpe2_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[wpe3_dip1] = REGBASE_V(0x15620000, wpe3_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[traw_dip1] = REGBASE_V(0x15710000, traw_dip1, MT6897_CHK_PD_ISP_DIP1, CLK_NULL),
	[imgv] = REGBASE_V(0x15780000, imgv, MT6897_CHK_PD_ISP_VCORE, CLK_NULL),
	[vde1] = REGBASE_V(0x1600f000, vde1, MT6897_CHK_PD_VDE0, CLK_NULL),
	[vde2] = REGBASE_V(0x1602f000, vde2, MT6897_CHK_PD_VDE1, CLK_NULL),
	[ven1] = REGBASE_V(0x17000000, ven1, MT6897_CHK_PD_VEN0, CLK_NULL),
	[ven2] = REGBASE_V(0x17800000, ven2, MT6897_CHK_PD_VEN1, CLK_NULL),
	[spm] = REGBASE_V(0x1C001000, spm, PD_NULL, CLK_NULL),
	[vlpcfg] = REGBASE_V(0x1C00C000, vlpcfg, PD_NULL, CLK_NULL),
	[vlp_ck] = REGBASE_V(0x1C013000, vlp_ck, PD_NULL, CLK_NULL),
	[scp] = REGBASE_V(0x1CB21000, scp, PD_NULL, CLK_NULL),
	[scp_iic] = REGBASE_V(0x1CBB8000, scp_iic, PD_NULL, CLK_NULL),
	[scp_fast_iic] = REGBASE_V(0x1CBE1000, scp_fast_iic, PD_NULL, CLK_NULL),
	[cam_m] = REGBASE_V(0x1a000000, cam_m, MT6897_CHK_PD_CAM_MAIN, CLK_NULL),
	[cam_ra] = REGBASE_V(0x1a04f000, cam_ra, MT6897_CHK_PD_CAM_SUBA, CLK_NULL),
	[cam_ya] = REGBASE_V(0x1a06f000, cam_ya, MT6897_CHK_PD_CAM_SUBA, CLK_NULL),
	[cam_rb] = REGBASE_V(0x1a08f000, cam_rb, MT6897_CHK_PD_CAM_SUBB, CLK_NULL),
	[cam_yb] = REGBASE_V(0x1a0af000, cam_yb, MT6897_CHK_PD_CAM_SUBB, CLK_NULL),
	[cam_rc] = REGBASE_V(0x1a0cf000, cam_rc, MT6897_CHK_PD_CAM_SUBC, CLK_NULL),
	[cam_yc] = REGBASE_V(0x1a0ef000, cam_yc, MT6897_CHK_PD_CAM_SUBC, CLK_NULL),
	[cam_mr] = REGBASE_V(0x1a170000, cam_mr, MT6897_CHK_PD_CAM_MRAW, CLK_NULL),
	[camsys_ipe] = REGBASE_V(0x1a1d0000, camsys_ipe, MT6897_CHK_PD_CAM_MRAW, CLK_NULL),
	[ccu] = REGBASE_V(0x1b200000, ccu, MT6897_CHK_PD_CAM_CCU, CLK_NULL),
	[cam_vcore] = REGBASE_V(0x1b204000, cam_vcore, MT6897_CHK_PD_CAM_VCORE, CLK_NULL),
	[dvfsrc_apb] = REGBASE_V(0x1c00f000, dvfsrc_apb, PD_NULL, CLK_NULL),
	[mminfra_config] = REGBASE_V(0x1e800000, mminfra_config, MT6897_CHK_PD_MM_INFRA, CLK_NULL),
	[mdp0] = REGBASE_V(0x1f000000, mdp0, MT6897_CHK_PD_MDP0, CLK_NULL),
	[mdp1] = REGBASE_V(0x1f800000, mdp1, MT6897_CHK_PD_MDP1, CLK_NULL),
	[ccipll_pll_ctrl] = REGBASE_V(0xc030000, ccipll_pll_ctrl, PD_NULL, CLK_NULL),
	[armpll_ll_pll_ctrl] = REGBASE_V(0xc030400, armpll_ll_pll_ctrl, PD_NULL, CLK_NULL),
	[armpll_bl_pll_ctrl] = REGBASE_V(0xc030800, armpll_bl_pll_ctrl, PD_NULL, CLK_NULL),
	[armpll_b_pll_ctrl] = REGBASE_V(0xc030c00, armpll_b_pll_ctrl, PD_NULL, CLK_NULL),
	[ptppll_pll_ctrl] = REGBASE_V(0xc034000, ptppll_pll_ctrl, PD_NULL, CLK_NULL),
	[hwv] = REGBASE_V(0x10320000, hwv, PD_NULL, CLK_NULL),
	[hwv_ext] = REGBASE_V(0x10321000, hwv_ext, PD_NULL, CLK_NULL),
	[hwv_wrt] = REGBASE_V(0x10321000, hwv_wrt, PD_NULL, CLK_NULL),
	{},
};

#define REGNAME(_base, _ofs, _name)	\
	{ .base = &rb[_base], .id = _base, .ofs = _ofs, .name = #_name }

static struct regname rn[] = {
	/* TOPCKGEN register */
	REGNAME(top, 0x0010, CLK_CFG_0),
	REGNAME(top, 0x0020, CLK_CFG_1),
	REGNAME(top, 0x0030, CLK_CFG_2),
	REGNAME(top, 0x0040, CLK_CFG_3),
	REGNAME(top, 0x0050, CLK_CFG_4),
	REGNAME(top, 0x0060, CLK_CFG_5),
	REGNAME(top, 0x0070, CLK_CFG_6),
	REGNAME(top, 0x0080, CLK_CFG_7),
	REGNAME(top, 0x0090, CLK_CFG_8),
	REGNAME(top, 0x00A0, CLK_CFG_9),
	REGNAME(top, 0x00B0, CLK_CFG_10),
	REGNAME(top, 0x00C0, CLK_CFG_11),
	REGNAME(top, 0x00D0, CLK_CFG_12),
	REGNAME(top, 0x00E0, CLK_CFG_13),
	REGNAME(top, 0x00F0, CLK_CFG_14),
	REGNAME(top, 0x0100, CLK_CFG_15),
	REGNAME(top, 0x0110, CLK_CFG_16),
	REGNAME(top, 0x0120, CLK_CFG_17),
	REGNAME(top, 0x0130, CLK_CFG_18),
	REGNAME(top, 0x0140, CLK_CFG_19),
	REGNAME(top, 0x0150, CLK_CFG_20),
	REGNAME(top, 0x0160, CLK_CFG_21),
	REGNAME(top, 0x01f0, CLK_CFG_30),
	REGNAME(top, 0x0230, CKSTA_REG0),
	REGNAME(top, 0x0234, CKSTA_REG1),
	REGNAME(top, 0x0238, CKSTA_REG2),
	REGNAME(top, 0x0240, CLK_MISC_CFG_0),
	REGNAME(top, 0x0320, CLK_AUDDIV_0),
	REGNAME(top, 0x0328, CLK_AUDDIV_2),
	REGNAME(top, 0x0334, CLK_AUDDIV_3),
	REGNAME(top, 0x0338, CLK_AUDDIV_4),
	REGNAME(top, 0x033C, CLK_AUDDIV_5),
	REGNAME(top, 0x240, CLK_MISC_CFG_0),
	REGNAME(top, 0x0, CLK_MODE),
	/* INFRACFG_AO register */
	REGNAME(ifrao, 0x6C, HRE_INFRA_BUS_CTRL),
	REGNAME(ifrao, 0x90, MODULE_CG_0),
	/* APMIXEDSYS register */
	REGNAME(apmixed, 0x350, MAINPLL_CON0),
	REGNAME(apmixed, 0x354, MAINPLL_CON1),
	REGNAME(apmixed, 0x358, MAINPLL_CON2),
	REGNAME(apmixed, 0x35c, MAINPLL_CON3),
	REGNAME(apmixed, 0x308, UNIVPLL_CON0),
	REGNAME(apmixed, 0x30c, UNIVPLL_CON1),
	REGNAME(apmixed, 0x310, UNIVPLL_CON2),
	REGNAME(apmixed, 0x314, UNIVPLL_CON3),
	REGNAME(apmixed, 0x360, MSDCPLL_CON0),
	REGNAME(apmixed, 0x364, MSDCPLL_CON1),
	REGNAME(apmixed, 0x368, MSDCPLL_CON2),
	REGNAME(apmixed, 0x36c, MSDCPLL_CON3),
	REGNAME(apmixed, 0x3a0, MMPLL_CON0),
	REGNAME(apmixed, 0x3a4, MMPLL_CON1),
	REGNAME(apmixed, 0x3a8, MMPLL_CON2),
	REGNAME(apmixed, 0x3ac, MMPLL_CON3),
	REGNAME(apmixed, 0x380, ADSPPLL_CON0),
	REGNAME(apmixed, 0x384, ADSPPLL_CON1),
	REGNAME(apmixed, 0x388, ADSPPLL_CON2),
	REGNAME(apmixed, 0x38c, ADSPPLL_CON3),
	REGNAME(apmixed, 0x248, TVDPLL_CON0),
	REGNAME(apmixed, 0x24c, TVDPLL_CON1),
	REGNAME(apmixed, 0x250, TVDPLL_CON2),
	REGNAME(apmixed, 0x254, TVDPLL_CON3),
	REGNAME(apmixed, 0x328, APLL1_CON0),
	REGNAME(apmixed, 0x32c, APLL1_CON1),
	REGNAME(apmixed, 0x330, APLL1_CON2),
	REGNAME(apmixed, 0x334, APLL1_CON3),
	REGNAME(apmixed, 0x338, APLL1_CON4),
	REGNAME(apmixed, 0x0040, APLL1_TUNER_CON0),
	REGNAME(apmixed, 0x000C, AP_PLL_CON3),
	REGNAME(apmixed, 0x33c, APLL2_CON0),
	REGNAME(apmixed, 0x340, APLL2_CON1),
	REGNAME(apmixed, 0x344, APLL2_CON2),
	REGNAME(apmixed, 0x348, APLL2_CON3),
	REGNAME(apmixed, 0x34c, APLL2_CON4),
	REGNAME(apmixed, 0x0044, APLL2_TUNER_CON0),
	REGNAME(apmixed, 0x000C, AP_PLL_CON3),
	REGNAME(apmixed, 0x390, MPLL_CON0),
	REGNAME(apmixed, 0x394, MPLL_CON1),
	REGNAME(apmixed, 0x398, MPLL_CON2),
	REGNAME(apmixed, 0x39c, MPLL_CON3),
	REGNAME(apmixed, 0x3b0, EMIPLL_CON0),
	REGNAME(apmixed, 0x3b4, EMIPLL_CON1),
	REGNAME(apmixed, 0x3b8, EMIPLL_CON2),
	REGNAME(apmixed, 0x3bc, EMIPLL_CON3),
	REGNAME(apmixed, 0x370, IMGPLL_CON0),
	REGNAME(apmixed, 0x374, IMGPLL_CON1),
	REGNAME(apmixed, 0x378, IMGPLL_CON2),
	REGNAME(apmixed, 0x37c, IMGPLL_CON3),
	/* IFRBUS_AO_REG_BUS register */
	REGNAME(ifrbus_ao_reg_bus, 0x020, INFRASYS_PROTECT_EN_1),
	REGNAME(ifrbus_ao_reg_bus, 0x02c, INFRASYS_PROTECT_RDY_STA_1),
	REGNAME(ifrbus_ao_reg_bus, 0x000, INFRASYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x00c, INFRASYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x120, EMISYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x12c, EMISYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x100, EMISYS_PROTECT_EN_1),
	REGNAME(ifrbus_ao_reg_bus, 0x10c, EMISYS_PROTECT_RDY_STA_1),
	REGNAME(ifrbus_ao_reg_bus, 0x1c0, CONNSYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x1cc, CONNSYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x0e0, PERISYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x0ec, PERISYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x1e0, MMSYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x1ec, MMSYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x220, MMSYS_PROTECT_EN_2),
	REGNAME(ifrbus_ao_reg_bus, 0x22c, MMSYS_PROTECT_RDY_STA_2),
	REGNAME(ifrbus_ao_reg_bus, 0x200, MMSYS_PROTECT_EN_1),
	REGNAME(ifrbus_ao_reg_bus, 0x20c, MMSYS_PROTECT_RDY_STA_1),
	REGNAME(ifrbus_ao_reg_bus, 0x260, CCUSYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x26c, CCUSYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x280, APUSYS_PROTECT_EN),
	REGNAME(ifrbus_ao_reg_bus, 0x160, MCUSYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x16c, MCUSYS_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x800, SSR_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x80c, SSR_PROTECT_RDY_STA_0),
	REGNAME(ifrbus_ao_reg_bus, 0x1a0, MFGSYS_PROTECT_EN_0),
	REGNAME(ifrbus_ao_reg_bus, 0x1ac, MFGSYS_PROTECT_RDY_STA_0),
	/* EMI_REG register */
	REGNAME(emi_reg, 0x858, EMI_THRO_CTRL1),
	/* SEMI_REG register */
	REGNAME(semi_reg, 0x858, EMI_THRO_CTRL1),
	/* NEMICFG_AO_MEM_REG_BUS register */
	REGNAME(nemicfg_ao_mem_reg_bus, 0x80, GLITCH_PROT_EN),
	REGNAME(nemicfg_ao_mem_reg_bus, 0x8c, GLITCH_PROT_RDY),
	/* SEMICFG_AO_MEM_REG_BUS register */
	REGNAME(semicfg_ao_mem_reg_bus, 0x80, GLITCH_PROT_EN),
	REGNAME(semicfg_ao_mem_reg_bus, 0x8c, GLITCH_PROT_RDY),
	/* PERICFG_AO register */
	REGNAME(perao, 0x10, PERI_CG_0),
	REGNAME(perao, 0x14, PERI_CG_1),
	REGNAME(perao, 0x18, PERI_CG_2),
	/* AFE register */
	REGNAME(afe, 0x0, AUDIO_TOP_0),
	REGNAME(afe, 0x4, AUDIO_TOP_1),
	REGNAME(afe, 0x8, AUDIO_TOP_2),
	REGNAME(afe, 0xC, AUDIO_TOP_3),
	REGNAME(afe, 0x10, AUDIO_TOP_4),
	/* IMP_IIC_WRAP_C register */
	REGNAME(impc, 0xE00, AP_CLOCK_CG),
	/* UFSCFG_AO_BUS register */
	REGNAME(ufscfg_ao_bus, 0x50, UFS_AO2FE_SLPPROT_EN),
	REGNAME(ufscfg_ao_bus, 0x5c, UFS_AO2FE_SLPPROT_RDY_STA),
	/* UFSCFG_AO register */
	REGNAME(ufscfg_ao, 0x4, UFS_AO_CG_0),
	/* UFSCFG_PDN register */
	REGNAME(ufscfg_pdn, 0x4, UFS_PDN_CG_0),
	/* PEXTPCFG_AO register */
	REGNAME(pextpcfg_ao, 0x14, PEXTP_CG_0),
	/* IMP_IIC_WRAP_EN register */
	REGNAME(impen, 0xE00, AP_CLOCK_CG),
	/* IMP_IIC_WRAP_ES register */
	REGNAME(impes, 0xE00, AP_CLOCK_CG),
	/* IMP_IIC_WRAP_S register */
	REGNAME(imps, 0xE00, AP_CLOCK_CG),
	/* IMP_IIC_WRAP_N register */
	REGNAME(impn, 0xE00, AP_CLOCK_CG),
	/* GPU_EB_RPC register */
	REGNAME(gpu_eb_rpc, 0x70, MFG_GPU_EB_CLONED_SC_MFG1_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xFC0, XPU_PWR_STATUS),
	REGNAME(gpu_eb_rpc, 0xFC4, XPU_PWR_STATUS_2ND),
	REGNAME(gpu_eb_rpc, 0xA0, MFG_RPC_MFG2_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xA4, MFG_RPC_MFG3_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xA8, MFG_RPC_MFG4_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xB0, MFG_RPC_MFG6_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xB4, MFG_RPC_MFG7_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xBC, MFG_RPC_MFG9_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xC0, MFG_RPC_MFG10_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xC4, MFG_RPC_MFG11_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xC8, MFG_RPC_MFG12_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xCC, MFG_RPC_MFG13_PWR_CON),
	REGNAME(gpu_eb_rpc, 0xD0, MFG_RPC_MFG14_PWR_CON),
	REGNAME(gpu_eb_rpc, 0x40, MFGSYS_RPC_PROTECT_EN_SET_0),
	REGNAME(gpu_eb_rpc, 0x48, MFGSYS_RPC_PROTECT_RDY_STA_0),
	/* MFGPLL_PLL_CTRL register */
	REGNAME(mfg_ao, 0x8, MFGPLL_CON0),
	REGNAME(mfg_ao, 0xc, MFGPLL_CON1),
	REGNAME(mfg_ao, 0x10, MFGPLL_CON2),
	REGNAME(mfg_ao, 0x14, MFGPLL_CON3),
	/* MFGSCPLL_PLL_CTRL register */
	REGNAME(mfgsc_ao, 0x8, MFGSCPLL_CON0),
	REGNAME(mfgsc_ao, 0xc, MFGSCPLL_CON1),
	REGNAME(mfgsc_ao, 0x10, MFGSCPLL_CON2),
	REGNAME(mfgsc_ao, 0x14, MFGSCPLL_CON3),
	/* DISPSYS0_CONFIG register */
	REGNAME(dispsys0_config, 0x100, MMSYS_CG_0),
	REGNAME(dispsys0_config, 0x110, MMSYS_CG_1),
	REGNAME(dispsys0_config, 0x1A0, MMSYS_CG_2),
	/* DISPSYS1_CONFIG register */
	REGNAME(dispsys1_config, 0x100, MMSYS_CG_0),
	REGNAME(dispsys1_config, 0x110, MMSYS_CG_1),
	REGNAME(dispsys1_config, 0x1A0, MMSYS_CG_2),
	/* OVLSYS0_CONFIG register */
	REGNAME(ovlsys0_config, 0x100, OVLSYS_CG_0),
	/* OVLSYS1_CONFIG register */
	REGNAME(ovlsys1_config, 0x100, OVLSYS_CG_0),
	/* IMGSYS_MAIN register */
	REGNAME(img, 0x50, IMG_IPE_CG),
	REGNAME(img, 0x0, IMG_MAIN_CG),
	/* DIP_TOP_DIP1 register */
	REGNAME(dip_top_dip1, 0x0, MACRO_CG),
	/* DIP_NR1_DIP1 register */
	REGNAME(dip_nr1_dip1, 0x0, MACRO_CG),
	/* DIP_NR2_DIP1 register */
	REGNAME(dip_nr2_dip1, 0x0, MACRO_CG),
	/* WPE1_DIP1 register */
	REGNAME(wpe1_dip1, 0x0, MACRO_CG),
	/* WPE2_DIP1 register */
	REGNAME(wpe2_dip1, 0x0, MACRO_CG),
	/* WPE3_DIP1 register */
	REGNAME(wpe3_dip1, 0x0, MACRO_CG),
	/* TRAW_DIP1 register */
	REGNAME(traw_dip1, 0x0, MACRO_CG),
	/* IMG_VCORE_D1A register */
	REGNAME(imgv, 0x0, IMG_VCORE_CG_0),
	/* VDEC_SOC_GCON_BASE register */
	REGNAME(vde1, 0x200, LAT_CKEN),
	REGNAME(vde1, 0x0, VDEC_CKEN),
	/* VDEC_GCON_BASE register */
	REGNAME(vde2, 0x200, LAT_CKEN),
	REGNAME(vde2, 0x0, VDEC_CKEN),
	/* VENC_GCON register */
	REGNAME(ven1, 0x0, VENCSYS_CG),
	/* VENC_GCON_CORE1 register */
	REGNAME(ven2, 0x0, VENCSYS_CG),
	/* SPM register */
	REGNAME(spm, 0xE00, MD1_PWR_CON),
	REGNAME(spm, 0xFB0, PWR_STATUS),
	REGNAME(spm, 0xFB4, PWR_STATUS_2ND),
	REGNAME(spm, 0xFA0, MD_BUCK_ISO_CON),
	REGNAME(spm, 0xFA4, SOC_BUCK_ISO_CON),
	REGNAME(spm, 0xE04, CONN_PWR_CON),
	REGNAME(spm, 0xE10, UFS0_PWR_CON),
	REGNAME(spm, 0xE14, UFS0_PHY_PWR_CON),
	REGNAME(spm, 0xE18, PEXTP_MAC0_PWR_CON),
	REGNAME(spm, 0xE20, PEXTP_PHY0_PWR_CON),
	REGNAME(spm, 0xE2C, AUDIO_PWR_CON),
	REGNAME(spm, 0xE30, ADSP_TOP_PWR_CON),
	REGNAME(spm, 0xE38, ADSP_AO_PWR_CON),
	REGNAME(spm, 0xE3C, ISP_MAIN_PWR_CON),
	REGNAME(spm, 0xE40, ISP_DIP1_PWR_CON),
	REGNAME(spm, 0xE48, ISP_VCORE_PWR_CON),
	REGNAME(spm, 0xE4C, VDE0_PWR_CON),
	REGNAME(spm, 0xE50, VDE1_PWR_CON),
	REGNAME(spm, 0xE5C, VEN0_PWR_CON),
	REGNAME(spm, 0xE60, VEN1_PWR_CON),
	REGNAME(spm, 0xE68, CAM_MAIN_PWR_CON),
	REGNAME(spm, 0xE6C, CAM_MRAW_PWR_CON),
	REGNAME(spm, 0xE70, CAM_SUBA_PWR_CON),
	REGNAME(spm, 0xE74, CAM_SUBB_PWR_CON),
	REGNAME(spm, 0xE78, CAM_SUBC_PWR_CON),
	REGNAME(spm, 0xE84, CAM_VCORE_PWR_CON),
	REGNAME(spm, 0xE88, CAM_CCU_PWR_CON),
	REGNAME(spm, 0xE8C, CAM_CCU_AO_PWR_CON),
	REGNAME(spm, 0xE94, MDP0_PWR_CON),
	REGNAME(spm, 0xE98, MDP1_PWR_CON),
	REGNAME(spm, 0xE9C, DIS0_PWR_CON),
	REGNAME(spm, 0xEA0, DIS1_PWR_CON),
	REGNAME(spm, 0xEA4, OVL0_PWR_CON),
	REGNAME(spm, 0xEA8, OVL1_PWR_CON),
	REGNAME(spm, 0xEAC, MM_INFRA_PWR_CON),
	REGNAME(spm, 0xEB0, MM_PROC_PWR_CON),
	REGNAME(spm, 0xEB4, DP_TX_PWR_CON),
	REGNAME(spm, 0xEF4, CSI_RX_PWR_CON),
	REGNAME(spm, 0xEF8, SSRSYS_PWR_CON),
	REGNAME(spm, 0xF00, MFG0_PWR_CON),
	REGNAME(spm, 0xFC0, XPU_PWR_STATUS),
	REGNAME(spm, 0xFC4, XPU_PWR_STATUS_2ND),
	/* VLPCFG_BUS register */
	REGNAME(vlpcfg, 0x0210, VLP_TOPAXI_PROTECTEN),
	REGNAME(vlpcfg, 0x0220, VLP_TOPAXI_PROTECTEN_STA1),
	REGNAME(vlpcfg, 0x0230, VLP_TOPAXI_PROTECTEN1),
	REGNAME(vlpcfg, 0x0240, VLP_TOPAXI_PROTECTEN1_STA1),
	/* VLP_CKSYS register */
	REGNAME(vlp_ck, 0x0010, VLP_CLK_CFG_0),
	REGNAME(vlp_ck, 0x0020, VLP_CLK_CFG_1),
	REGNAME(vlp_ck, 0x0030, VLP_CLK_CFG_2),
	REGNAME(vlp_ck, 0x0040, VLP_CLK_CFG_3),
	REGNAME(vlp_ck, 0x0050, VLP_CLK_CFG_4),
	REGNAME(vlp_ck, 0x0060, VLP_CLK_CFG_5),
	/* SCP register */
	REGNAME(scp, 0x154, AP_SPI_CG),
	/* SCP_IIC register */
	REGNAME(scp_iic, 0xE10, CCU_CLOCK_CG_CEN),
	/* SCP_FAST_IIC register */
	REGNAME(scp_fast_iic, 0xE10, CCU_CLOCK_CG_CEN),
	/* CAMSYS_MAIN register */
	REGNAME(cam_m, 0x0, CAM_MAIN_CG_0),
	REGNAME(cam_m, 0x4C, CAM_MAIN_CG_1),
	/* CAMSYS_RAWA register */
	REGNAME(cam_ra, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVA register */
	REGNAME(cam_ya, 0x0, CAMSYS_CG),
	/* CAMSYS_RAWB register */
	REGNAME(cam_rb, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVB register */
	REGNAME(cam_yb, 0x0, CAMSYS_CG),
	/* CAMSYS_RAWC register */
	REGNAME(cam_rc, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVC register */
	REGNAME(cam_yc, 0x0, CAMSYS_CG),
	/* CAMSYS_MRAW register */
	REGNAME(cam_mr, 0x0, CAMSYS_CG),
	/* CAMSYS_IPE register */
	REGNAME(camsys_ipe, 0x0, CAMSYS_IPE_CG),
	/* CCU_MAIN register */
	REGNAME(ccu, 0x0, CCUSYS_CG),
	/* CAM_VCORE register */
	REGNAME(cam_vcore, 0x2C, CAM_VCORE_SUBCOMM_DCM_DIS),
	/* DVFSRC_APB register */
	REGNAME(dvfsrc_apb, 0x0, DVFSRC_BASIC_CONTROL),
	/* MMINFRA_CONFIG register */
	REGNAME(mminfra_config, 0x100, MMINFRA_CG_0),
	REGNAME(mminfra_config, 0x110, MMINFRA_CG_1),
	/* MDPSYS0_CONFIG register */
	REGNAME(mdp0, 0x100, MDPSYS_CG_0),
	REGNAME(mdp0, 0x110, MDPSYS_CG_1),
	/* MDPSYS1_CONFIG register */
	REGNAME(mdp1, 0x100, MDPSYS_CG_0),
	REGNAME(mdp1, 0x110, MDPSYS_CG_1),
	/* CCIPLL_PLL_CTRL register */
	REGNAME(ccipll_pll_ctrl, 0x8, CCIPLL_CON0),
	REGNAME(ccipll_pll_ctrl, 0xc, CCIPLL_CON1),
	REGNAME(ccipll_pll_ctrl, 0x10, CCIPLL_CON2),
	REGNAME(ccipll_pll_ctrl, 0x14, CCIPLL_CON3),
	/* ARMPLL_LL_PLL_CTRL register */
	REGNAME(armpll_ll_pll_ctrl, 0x8, ARMPLL_LL_CON0),
	REGNAME(armpll_ll_pll_ctrl, 0xc, ARMPLL_LL_CON1),
	REGNAME(armpll_ll_pll_ctrl, 0x10, ARMPLL_LL_CON2),
	REGNAME(armpll_ll_pll_ctrl, 0x14, ARMPLL_LL_CON3),
	/* ARMPLL_BL_PLL_CTRL register */
	REGNAME(armpll_bl_pll_ctrl, 0x8, ARMPLL_BL_CON0),
	REGNAME(armpll_bl_pll_ctrl, 0xc, ARMPLL_BL_CON1),
	REGNAME(armpll_bl_pll_ctrl, 0x10, ARMPLL_BL_CON2),
	REGNAME(armpll_bl_pll_ctrl, 0x14, ARMPLL_BL_CON3),
	/* ARMPLL_B_PLL_CTRL register */
	REGNAME(armpll_b_pll_ctrl, 0x8, ARMPLL_B_CON0),
	REGNAME(armpll_b_pll_ctrl, 0xc, ARMPLL_B_CON1),
	REGNAME(armpll_b_pll_ctrl, 0x10, ARMPLL_B_CON2),
	REGNAME(armpll_b_pll_ctrl, 0x14, ARMPLL_B_CON3),
	/* PTPPLL_PLL_CTRL register */
	REGNAME(ptppll_pll_ctrl, 0x8, PTPPLL_CON0),
	REGNAME(ptppll_pll_ctrl, 0xc, PTPPLL_CON1),
	REGNAME(ptppll_pll_ctrl, 0x10, PTPPLL_CON2),
	REGNAME(ptppll_pll_ctrl, 0x14, PTPPLL_CON3),
	REGNAME(hwv, 0xf90, HW_CCF_MMUP_PLL_SET),
	REGNAME(hwv, 0xf98, HW_CCF_MMUP_MTCMOS_SET),
	REGNAME(hwv, 0x790, HW_CCF_GPU_PLL_SET),
	REGNAME(hwv, 0x990, HW_CCF_SSPM_PLL_SET),
	REGNAME(hwv, 0x190, HW_CCF_AP_PLL_SET),
	REGNAME(hwv, 0xb90, HW_CCF_APU_PLL_SET),
	REGNAME(hwv, 0x590, HW_CCF_MD_PLL_SET),
	REGNAME(hwv, 0x798, HW_CCF_GPU_MTCMOS_SET),
	REGNAME(hwv, 0x998, HW_CCF_SSPM_MTCMOS_SET),
	REGNAME(hwv, 0xb98, HW_CCF_APU_MTCMOS_SET),
	REGNAME(hwv, 0x598, HW_CCF_MD_MTCMOS_SET),
	REGNAME(hwv, 0x198, HW_CCF_AP_MTCMOS_SET),
	REGNAME(hwv_ext, 0xf64, HWV_DATA_HISTORY_8),
	REGNAME(hwv_ext, 0xf68, HWV_DATA_HISTORY_9),
	REGNAME(hwv_ext, 0x464, HW_CCF_PLL_SET_STATUS),
	REGNAME(hwv_ext, 0xf44, HWV_DATA_HISTORY_0),
	REGNAME(hwv_ext, 0xf48, HWV_DATA_HISTORY_1),
	REGNAME(hwv_ext, 0xf4c, HWV_DATA_HISTORY_2),
	REGNAME(hwv_ext, 0xf50, HWV_DATA_HISTORY_3),
	REGNAME(hwv_ext, 0xf54, HWV_DATA_HISTORY_4),
	REGNAME(hwv_ext, 0xf58, HWV_DATA_HISTORY_5),
	REGNAME(hwv_ext, 0xf5c, HWV_DATA_HISTORY_6),
	REGNAME(hwv_ext, 0xf60, HWV_DATA_HISTORY_7),
	REGNAME(hwv_ext, 0xf84, HWV_IDX_POINTER),
	REGNAME(hwv_ext, 0x500, HW_CCF_INT_STATUS),
	REGNAME(hwv_ext, 0x454, HW_CCF_MTCMOS_STATUS_CLR),
	REGNAME(hwv_ext, 0x400, HW_CCF_PLL_ENABLE),
	REGNAME(hwv_ext, 0x414, HW_CCF_MTCMOS_STATUS),
	REGNAME(hwv_ext, 0x46c, HW_CCF_MTCMOS_SET_STATUS),
	REGNAME(hwv_ext, 0xf24, HWV_ADDR_HISTORY_8),
	REGNAME(hwv_ext, 0xf74, HWV_DATA_HISTORY_12),
	REGNAME(hwv_ext, 0xf78, HWV_DATA_HISTORY_13),
	REGNAME(hwv_ext, 0xf6c, HWV_DATA_HISTORY_10),
	REGNAME(hwv_ext, 0xf70, HWV_DATA_HISTORY_11),
	REGNAME(hwv_ext, 0xf7c, HWV_DATA_HISTORY_14),
	REGNAME(hwv_ext, 0xf80, HWV_DATA_HISTORY_15),
	REGNAME(hwv_ext, 0x41c, HW_CCF_MTCMOS_DONE),
	REGNAME(hwv_ext, 0x410, HW_CCF_MTCMOS_ENABLE),
	REGNAME(hwv_ext, 0x404, HW_CCF_PLL_STATUS),
	REGNAME(hwv_ext, 0xf18, HWV_ADDR_HISTORY_5),
	REGNAME(hwv_ext, 0xf14, HWV_ADDR_HISTORY_4),
	REGNAME(hwv_ext, 0xf20, HWV_ADDR_HISTORY_7),
	REGNAME(hwv_ext, 0xf1c, HWV_ADDR_HISTORY_6),
	REGNAME(hwv_ext, 0xf08, HWV_ADDR_HISTORY_1),
	REGNAME(hwv_ext, 0xf04, HWV_ADDR_HISTORY_0),
	REGNAME(hwv_ext, 0xf10, HWV_ADDR_HISTORY_3),
	REGNAME(hwv_ext, 0xf0c, HWV_ADDR_HISTORY_2),
	REGNAME(hwv_ext, 0xf28, HWV_ADDR_HISTORY_9),
	REGNAME(hwv_ext, 0x198, HW_CCF_SCP_MTCMOS_SET),
	REGNAME(hwv_ext, 0x468, HW_CCF_PLL_CLR_STATUS),
	REGNAME(hwv_ext, 0x190, HW_CCF_SCP_PLL_SET),
	REGNAME(hwv_ext, 0xf30, HWV_ADDR_HISTORY_11),
	REGNAME(hwv_ext, 0xf2c, HWV_ADDR_HISTORY_10),
	REGNAME(hwv_ext, 0xf38, HWV_ADDR_HISTORY_13),
	REGNAME(hwv_ext, 0xf34, HWV_ADDR_HISTORY_12),
	REGNAME(hwv_ext, 0xf40, HWV_ADDR_HISTORY_15),
	REGNAME(hwv_ext, 0xf3c, HWV_ADDR_HISTORY_14),
	REGNAME(hwv_ext, 0x450, HW_CCF_PLL_STATUS_CLR),
	REGNAME(hwv_ext, 0x470, HW_CCF_MTCMOS_CLR_STATUS),
	REGNAME(hwv_ext, 0x40c, HW_CCF_PLL_DONE),
	REGNAME(hwv_wrt, 0x55c, HWV_DOMAIN_KEY),
	{},
};

static const struct regname *get_all_mt6897_regnames(void)
{
	return rn;
}

static void init_regbase(void)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(rb) - 1; i++) {
		if (!rb[i].phys)
			continue;

		rb[i].virt = ioremap(rb[i].phys, 0x1000);
	}
}

u32 get_mt6897_reg_value(u32 id, u32 ofs)
{
	if (id >= chk_sys_num)
		return 0;

	return clk_readl(rb[id].virt + ofs);
}
EXPORT_SYMBOL_GPL(get_mt6897_reg_value);

static void set_mt6897_reg_value(u32 id, u32 ofs, u32 val)
{
	if (id >= chk_sys_num)
		return;

	clk_writel(rb[id].virt + ofs, val);
}

void release_mt6897_hwv_secure(void)
{
	set_mt6897_reg_value(hwv_wrt, HWV_DOMAIN_KEY, HWV_SECURE_KEY);
}
EXPORT_SYMBOL_GPL(release_mt6897_hwv_secure);

struct pwr_data {
	const char *pvdname;
	enum chk_sys_id id;
	u32 base;
	u32 ofs;
};

/*
 * clkchk pwr_data
 */
static struct pwr_data pvd_pwr_data[] = {
	{"audiosys", afe, spm, 0x0E2C},
	{"camsys_ipe", camsys_ipe, spm, 0x0E6C},
	{"camsys_main", cam_m, spm, 0x0E68},
	{"camsys_mraw", cam_mr, spm, 0x0E6C},
	{"camsys_rawa", cam_ra, spm, 0x0E70},
	{"camsys_rawb", cam_rb, spm, 0x0E74},
	{"camsys_rawc", cam_rc, spm, 0x0E78},
	{"camsys_yuva", cam_ya, spm, 0x0E70},
	{"camsys_yuvb", cam_yb, spm, 0x0E74},
	{"camsys_yuvc", cam_yc, spm, 0x0E78},
	{"cam_vcore", cam_vcore, spm, 0x0E84},
	{"ccu", ccu, spm, 0x0E88},
	{"dip_nr1_dip1", dip_nr1_dip1, spm, 0x0E40},
	{"dip_nr2_dip1", dip_nr2_dip1, spm, 0x0E40},
	{"dip_top_dip1", dip_top_dip1, spm, 0x0E40},
	{"dispsys0_config", dispsys0_config, spm, 0x0E9C},
	{"mmsys1", dispsys1_config, spm, 0x0EA0},
	{"imgsys_main", img, spm, 0x0E3C},
	{"img_vcore_d1a", imgv, spm, 0x0E48},
	{"mdpsys0_config", mdp0, spm, 0x0E94},
	{"mdpsys1", mdp1, spm, 0x0E98},
	{"mminfra_config", mminfra_config, spm, 0x0EAC},
	{"ovlsys0_config", ovlsys0_config, spm, 0x0EA4},
	{"ovlsys1_config", ovlsys1_config, spm, 0x0EA8},
	{"traw_dip1", traw_dip1, spm, 0x0E40},
	{"vdecsys", vde2, spm, 0x0E50},
	{"vdecsys_soc", vde1, spm, 0x0E4C},
	{"vencsys", ven1, spm, 0x0E5C},
	{"vencsys_c1", ven2, spm, 0x0E60},
	{"wpe1_dip1", wpe1_dip1, spm, 0x0E40},
	{"wpe2_dip1", wpe2_dip1, spm, 0x0E40},
	{"wpe3_dip1", wpe3_dip1, spm, 0x0E40},
};

static int get_pvd_pwr_data_idx(const char *pvdname)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(pvd_pwr_data); i++) {
		if (pvd_pwr_data[i].pvdname == NULL)
			continue;
		if (!strcmp(pvdname, pvd_pwr_data[i].pvdname))
			return i;
	}

	return -1;
}

/*
 * clkchk pwr_status
 */
static u32 get_pwr_status(s32 idx)
{
	if (idx < 0 || idx >= ARRAY_SIZE(pvd_pwr_data))
		return 0;

	if (pvd_pwr_data[idx].id >= chk_sys_num)
		return 0;

	return  clk_readl(rb[pvd_pwr_data[idx].base].virt + pvd_pwr_data[idx].ofs);
}

static bool is_cg_chk_pwr_on(void)
{
#if CG_CHK_PWRON_ENABLE
	return true;
#endif
	return false;
}

#if CHECK_VCORE_FREQ
/*
 * clkchk vf table
 */

struct mtk_vf {
	const char *name;
	int freq_table[6];
};

#define MTK_VF_TABLE(_n, _freq0, _freq1, _freq2, _freq3, _freq4, _freq5) {		\
		.name = _n,		\
		.freq_table = {_freq0, _freq1, _freq2, _freq3, _freq4, _freq5},	\
	}

/*
 * Opp0 : 0p8v
 * Opp1 : 0p75v
 * Opp2 : 0p725v
 * Opp3 : 0p65v
 * Opp4 : 0p60v
 * Opp5 : 0p55v
 */
static struct mtk_vf vf_table[] = {
	/* Opp0, Opp1, Opp2, Opp3, Opp4, Opp5 */
	MTK_VF_TABLE("axi_sel", 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("peri_faxi_sel", 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ufs_faxi_sel", 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("bus_aximem_sel", 364000, 364000, 364000, 273000, 273000, 218400),
	MTK_VF_TABLE("disp0_sel", 687500, 687500, 624000, 458333, 364000, 242667),
	MTK_VF_TABLE("disp1_sel", 687500, 687500, 624000, 458333, 364000, 242667),
	MTK_VF_TABLE("ovl0_sel", 687500, 687500, 624000, 458333, 364000, 242667),
	MTK_VF_TABLE("ovl1_sel", 687500, 687500, 624000, 458333, 364000, 242667),
	MTK_VF_TABLE("mdp0_sel", 687500, 687500, 624000, 458333, 364000, 249600),
	MTK_VF_TABLE("mdp1_sel", 687500, 687500, 624000, 458333, 356571, 249600),
	MTK_VF_TABLE("mminfra_sel", 687500, 687500, 624000, 458333, 343750, 218400),
	MTK_VF_TABLE("dsp_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("mfg_ref_sel", 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("camtg2_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg3_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg4_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg5_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg6_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg7_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("camtg8_sel", 52000, 52000, 52000, 52000, 52000, 52000),
	MTK_VF_TABLE("uart_sel", 104000, 104000, 104000, 104000, 104000, 104000),
	MTK_VF_TABLE("msdc_macro_1p_sel", 384000, 384000, 384000, 384000, 384000, 384000),
	MTK_VF_TABLE("msdc_macro_2p_sel", 384000, 384000, 384000, 384000, 384000, 384000),
	MTK_VF_TABLE("msdc30_1_sel", 192000, 192000, 192000, 192000, 192000, 192000),
	MTK_VF_TABLE("msdc30_2_sel", 192000, 192000, 192000, 192000, 192000, 192000),
	MTK_VF_TABLE("aud_intbus_sel", 136500, 136500, 136500, 136500, 136500, 136500),
	MTK_VF_TABLE("atb_sel", 273000, 273000, 273000, 273000, 273000, 273000),
	MTK_VF_TABLE("dp_sel", 148500, 148500, 148500, 148500, 148500, 148500),
	MTK_VF_TABLE("disp_pwm_sel", 147000, 147000, 147000, 147000, 147000, 147000),
	MTK_VF_TABLE("usb_sel", 124800, 124800, 124800, 124800, 124800, 124800),
	MTK_VF_TABLE("ssusb_xhci_sel", 124800, 124800, 124800, 124800, 124800, 124800),
	MTK_VF_TABLE("i2c_sel", 136500, 136500, 136500, 136500, 136500, 136500),
	MTK_VF_TABLE("seninf_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("seninf1_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("seninf2_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("seninf3_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("seninf4_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("seninf5_sel", 499200, 499200, 499200, 416000, 356571, 312000),
	MTK_VF_TABLE("aud_engen1_sel", 45158, 45158, 45158, 45158, 45158, 45158),
	MTK_VF_TABLE("aud_engen2_sel", 49152, 49152, 49152, 49152, 49152, 49152),
	MTK_VF_TABLE("aes_ufsfde_sel", 546000, 546000, 546000, 546000, 416000, 416000),
	MTK_VF_TABLE("ufs_sel", 458333, 458333, 458333, 458333, 273000, 273000),
	MTK_VF_TABLE("pextp_mbist_sel", 249600, 249600, 249600, 249600, 249600, 249600),
	MTK_VF_TABLE("aud_1_sel", 180634, 180634, 180634, 180634, 180634, 180634),
	MTK_VF_TABLE("aud_2_sel", 196608, 196608, 196608, 196608, 196608, 196608),
	MTK_VF_TABLE("adsp_sel", 800000, 800000, 800000, 800000, 800000, 800000),
	MTK_VF_TABLE("audio_local_bus_sel", 624000, 624000, 624000, 499200, 416000, 218400),
	MTK_VF_TABLE("dpmaif_main_sel", 499200, 499200, 436800, 416000, 364000, 273000),
	MTK_VF_TABLE("venc_sel", 687500, 624000, 624000, 458333, 312000, 249600),
	MTK_VF_TABLE("vdec_sel", 660000, 660000, 594000, 436800, 273000, 218400),
	MTK_VF_TABLE("pwm_sel", 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("audio_h_sel", 98304, 98304, 98304, 98304, 98304, 98304),
	MTK_VF_TABLE("mcupm_sel", 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("mem_sub_sel", 728000, 660000, 624000, 458333, 364000, 218400),
	MTK_VF_TABLE("peri_fmem_sub_sel", 624000, 624000, 546000, 458333, 364000, 218400),
	MTK_VF_TABLE("ufs_fmem_sub_sel", 546000, 546000, 546000, 458333, 364000, 218400),
	MTK_VF_TABLE("emi_n_sel", 728000, 728000, 728000, 728000, 728000, 728000),
	MTK_VF_TABLE("emi_s_sel", 728000, 728000, 728000, 728000, 728000, 728000),
	MTK_VF_TABLE("ccu_ahb_sel", 275000, 275000, 275000, 275000, 275000, 275000),
	MTK_VF_TABLE("ap2conn_host_sel", 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("mcu_acp_sel", 624000, 546000, 546000, 364000, 273000, 156000),
	MTK_VF_TABLE("mcu_l3gic_sel", 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("mcu_infra_sel", 364000, 364000, 364000, 273000, 273000, 218400),
	MTK_VF_TABLE("tl_sel", 136500, 136500, 136500, 136500, 136500, 136500),
	MTK_VF_TABLE("pextp_faxi_sel", 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("pextp_fmem_sub_sel", 546000, 546000, 546000, 458333, 364000, 218400),
	MTK_VF_TABLE("emi_if_546_sel", 546000, 546000, 546000, 546000, 546000, 546000),
	MTK_VF_TABLE("spi0_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi1_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi2_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi3_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi4_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi5_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi6_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("spi7_sel", 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("mmup_sel", 728000, 728000, 728000, 728000, 728000, 728000),
	MTK_VF_TABLE("dbgao_26m_sel", 26000, 26000, 26000, 26000, 26000, 26000),
	{},
};
#endif

static const char *get_vf_name(int id)
{
#if CHECK_VCORE_FREQ
	if (id < 0) {
		pr_err("%s: Negative index detected.\n", __func__);
		return NULL;
	} else {
		return vf_table[id].name;
}
#else
	return NULL;
#endif
}

static int get_vf_opp(int id, int opp)
{
#if CHECK_VCORE_FREQ
	if (id < 0 || opp < 0) {
		pr_err("%s: Negative index detected.\n", __func__);
		return 0;
	} else {
		return vf_table[id].freq_table[opp];
	}
#else
	return 0;
#endif
}

static u32 get_vf_num(void)
{
#if CHECK_VCORE_FREQ
	return ARRAY_SIZE(vf_table) - 1;
#else
	return 0;
#endif
}

static int get_vcore_opp(void)
{
#if IS_ENABLED(CONFIG_MTK_DVFSRC_HELPER) && CHECK_VCORE_FREQ
	return mtk_dvfsrc_query_opp_info(MTK_DVFSRC_SW_REQ_VCORE_OPP);
#else
	return VCORE_NULL;
#endif
}

static unsigned int reg_dump_addr[ARRAY_SIZE(rn) - 1];
static unsigned int reg_dump_val[ARRAY_SIZE(rn) - 1];
static bool reg_dump_valid[ARRAY_SIZE(rn) - 1];

void set_subsys_reg_dump_mt6897(enum chk_sys_id id[])
{
	const struct regname *rns = &rn[0];
	int i, j, k;

	for (i = 0; i < ARRAY_SIZE(rn) - 1; i++, rns++) {
		int pwr_idx = PD_NULL;

		if (!is_valid_reg(ADDR(rns)))
			continue;

		for (j = 0; id[j] != chk_sys_num; j++) {
			/* filter out the subsys that we don't want */
			if (rns->id == id[j])
				break;
		}

		if (id[j] == chk_sys_num)
			continue;

		for (k = 0; k < ARRAY_SIZE(pvd_pwr_data); k++) {
			if (pvd_pwr_data[k].id == id[j]) {
				pwr_idx = k;
				break;
			}
		}

		if (pwr_idx != PD_NULL)
			if (!pwr_hw_is_on(PWR_CON_STA, pwr_idx))
				continue;

		reg_dump_addr[i] = PHYSADDR(rns);
		reg_dump_val[i] = clk_readl(ADDR(rns));
		/* record each register dump index validation */
		reg_dump_valid[i] = true;
	}
}
EXPORT_SYMBOL_GPL(set_subsys_reg_dump_mt6897);

void get_subsys_reg_dump_mt6897(void)
{
	const struct regname *rns = &rn[0];
	int i;

	for (i = 0; i < ARRAY_SIZE(rn) - 1; i++, rns++) {
		if (reg_dump_valid[i])
			pr_info("%-18s: [0x%08x] = 0x%08x\n",
					rns->name, reg_dump_addr[i], reg_dump_val[i]);
	}
}
EXPORT_SYMBOL_GPL(get_subsys_reg_dump_mt6897);

void print_subsys_reg_mt6897(enum chk_sys_id id)
{
	struct regbase *rb_dump;
	const struct regname *rns = &rn[0];
	int pwr_idx = PD_NULL;
	int i;

	if (id >= chk_sys_num || id < 0) {
		pr_info("wrong id:%d\n", id);
		return;
	}

	for (i = 0; i < ARRAY_SIZE(pvd_pwr_data); i++) {
		if (pvd_pwr_data[i].id == id) {
			pwr_idx = i;
			break;
		}
	}

	rb_dump = &rb[id];

	for (i = 0; i < ARRAY_SIZE(rn) - 1; i++, rns++) {
		if (!is_valid_reg(ADDR(rns)))
			return;

		/* filter out the subsys that we don't want */
		if (rns->base != rb_dump)
			continue;

		if (pwr_idx != PD_NULL) {
			if (!pwr_hw_is_on(PWR_CON_STA, pwr_idx))
				return;
		}

		pr_info("%-18s: [0x%08x] = 0x%08x\n",
			rns->name, PHYSADDR(rns), clk_readl(ADDR(rns)));
	}
}
EXPORT_SYMBOL_GPL(print_subsys_reg_mt6897);

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
static enum chk_sys_id devapc_dump_id[] = {
	spm,
	top,
	apmixed,
	ifrbus_ao_reg_bus,
	ufscfg_ao_bus,
	gpu_eb_rpc,
	mfg_ao,
	mfgsc_ao,
	vlpcfg,
	vlp_ck,
	ccipll_pll_ctrl,
	armpll_ll_pll_ctrl,
	armpll_bl_pll_ctrl,
	armpll_b_pll_ctrl,
	ptppll_pll_ctrl,
	hwv,
	hwv_ext,
	chk_sys_num,
};

static void devapc_dump(void)
{
	release_mt6897_hwv_secure();
	set_subsys_reg_dump_mt6897(devapc_dump_id);
	get_subsys_reg_dump_mt6897();

	dump_clk_event();
	pdchk_dump_trace_evt();
}

static void serror_dump(void)
{
	u32 freq[CHK_FM_NUM];
	int i;

	for (i = 0; i < CHK_FM_NUM; i++)
		freq[i] = mt_get_fmeter_freq(chk_fm_list[i].fm_id, chk_fm_list[i].fm_type);

	release_mt6897_hwv_secure();
	set_subsys_reg_dump_mt6897(devapc_dump_id);
	for (i = 0; i < CHK_FM_NUM; i++)
		pr_notice("[%s] %d khz\n", chk_fm_list[i].fm_name, freq[i]);

	get_subsys_reg_dump_mt6897();

	dump_clk_event();
	pdchk_dump_trace_evt();
}

static struct devapc_vio_callbacks devapc_vio_handle = {
	.id = DEVAPC_SUBSYS_CLKMGR,
	.debug_dump = devapc_dump,
};

static struct devapc_vio_callbacks serror_handle = {
	.id = DEVAPC_SUBSYS_CLKM,
	.debug_dump = serror_dump,
};

#endif

static const char * const off_pll_names[] = {
	"univpll",
	"msdcpll",
	"mmpll",
	"tvdpll",
	"imgpll",
	"mfg-ao-mfgpll",
	"mfgsc-ao-mfgscpll",
	NULL
};

static const char * const notice_pll_names[] = {
	"adsppll",
	"apll1",
	"apll2",
	NULL
};

static const char * const bypass_pll_name[] = {
	"univpll",
	NULL
};

static const char * const *get_off_pll_names(void)
{
	return off_pll_names;
}

static const char * const *get_notice_pll_names(void)
{
	return notice_pll_names;
}

static const char * const *get_bypass_pll_name(void)
{
	return bypass_pll_name;
}

static bool is_pll_chk_bug_on(void)
{
#if (BUG_ON_CHK_ENABLE) || (IS_ENABLED(CONFIG_MTK_CLKMGR_DEBUG))
	return true;
#endif
	return false;
}

static bool is_suspend_retry_stop(bool reset_cnt)
{
	if (reset_cnt == true) {
		suspend_cnt = 0;
		return true;
	}

	suspend_cnt++;
	pr_notice("%s: suspend cnt: %d\n", __func__, suspend_cnt);

	if (suspend_cnt < 2)
		return false;

	return true;
}

static enum chk_sys_id history_dump_id[] = {
	top,
	apmixed,
	hwv,
	hwv_ext,
	chk_sys_num,
};

static void dump_hwv_history(struct regmap *regmap, u32 id)
{
	u32 set[XPU_NUM] = {0}, sta = 0, set_sta = 0, clr_sta = 0, en = 0, done = 0;
	int i;

	release_mt6897_hwv_secure();
	set_subsys_reg_dump_mt6897(history_dump_id);

	if (regmap != NULL) {
		for (i = 0; i < XPU_NUM; i++)
			regmap_read(regmap, HWV_CG_SET(xpu_id[i], id), &set[i]);

		regmap_read(regmap, HWV_CG_STA(id), &sta);
		regmap_read(regmap, HWV_CG_SET_STA(id), &set_sta);
		regmap_read(regmap, HWV_CG_CLR_STA(id), &clr_sta);
		regmap_read(regmap, HWV_CG_EN(id), &en);
		regmap_read(regmap, HWV_CG_DONE(id), &done);


		for (i = 0; i < XPU_NUM; i++)
			pr_notice("set: (%x)%x", HWV_CG_SET(xpu_id[i], id), set[i]);
		pr_notice("[%d] (%x)%x, (%x)%x, (%x)%x, (%x)%x, (%x)%x\n",
				id,
				HWV_CG_STA(id), sta,
				HWV_CG_SET_STA(id), set_sta,
				HWV_CG_CLR_STA(id), clr_sta,
				HWV_CG_EN(id), en,
				HWV_CG_DONE(id), done);
	}

	get_subsys_reg_dump_mt6897();
}

static enum chk_sys_id bus_dump_id[] = {
	top,
	apmixed,
	chk_sys_num,
};

static void get_bus_reg(void)
{
	set_subsys_reg_dump_mt6897(bus_dump_id);
}

static void dump_bus_reg(struct regmap *regmap, u32 ofs)
{
	set_subsys_reg_dump_mt6897(bus_dump_id);
	get_subsys_reg_dump_mt6897();
	/* sspm need some time to run isr */
	mdelay(1000);

	BUG_ON(1);
}

static enum chk_sys_id pll_dump_id[] = {
	apmixed,
	top,
	hwv,
	hwv_ext,
	chk_sys_num,
};

static void dump_pll_reg(bool bug_on)
{
	release_mt6897_hwv_secure();
	set_subsys_reg_dump_mt6897(pll_dump_id);
	get_subsys_reg_dump_mt6897();

	if (bug_on) {
		mdelay(100);
		BUG_ON(1);
	}
}

static void check_hwv_irq_sta(void)
{
	u32 irq_sta;

	irq_sta = get_mt6897_reg_value(hwv_ext, HWV_IRQ_STATUS);

	if ((irq_sta & HWV_INT_CG_TRIGGER) == HWV_INT_CG_TRIGGER) {
		dump_hwv_history(NULL, 0);
		dump_bus_reg(NULL, 0);
	}
	if ((irq_sta & HWV_INT_PLL_TRIGGER) == HWV_INT_PLL_TRIGGER)
		dump_pll_reg(true);
}

/*
 * init functions
 */

static struct clkchk_ops clkchk_mt6897_ops = {
	.get_all_regnames = get_all_mt6897_regnames,
	.get_pvd_pwr_data_idx = get_pvd_pwr_data_idx,
	.get_pwr_status = get_pwr_status,
	.is_cg_chk_pwr_on = is_cg_chk_pwr_on,
	.get_off_pll_names = get_off_pll_names,
	.get_notice_pll_names = get_notice_pll_names,
	.get_bypass_pll_name = get_bypass_pll_name,
	.is_pll_chk_bug_on = is_pll_chk_bug_on,
	.get_vf_name = get_vf_name,
	.get_vf_opp = get_vf_opp,
	.get_vf_num = get_vf_num,
	.get_vcore_opp = get_vcore_opp,
#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
	.devapc_dump = devapc_dump,
#endif
	.dump_hwv_history = dump_hwv_history,
	.get_bus_reg = get_bus_reg,
	.dump_bus_reg = dump_bus_reg,
	.dump_pll_reg = dump_pll_reg,
	.trace_clk_event = trace_clk_event,
	.check_hwv_irq_sta = check_hwv_irq_sta,
	.is_suspend_retry_stop = is_suspend_retry_stop,
};

static int clk_chk_mt6897_probe(struct platform_device *pdev)
{
	suspend_cnt = 0;

	init_regbase();

	set_clkchk_notify();

	set_clkchk_ops(&clkchk_mt6897_ops);

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
	register_devapc_vio_callback(&devapc_vio_handle);
	register_devapc_vio_callback(&serror_handle);
#endif

#if CHECK_VCORE_FREQ
	mtk_clk_check_muxes();
#endif

	clkchk_hwv_irq_init(pdev);

	return 0;
}

static const struct of_device_id of_match_clkchk_mt6897[] = {
	{
		.compatible = "mediatek,mt6897-clkchk",
	}, {
		/* sentinel */
	}
};

static struct platform_driver clk_chk_mt6897_drv = {
	.probe = clk_chk_mt6897_probe,
	.driver = {
		.name = "clk-chk-mt6897",
		.owner = THIS_MODULE,
		.pm = &clk_chk_dev_pm_ops,
		.of_match_table = of_match_clkchk_mt6897,
	},
};

/*
 * init functions
 */

static int __init clkchk_mt6897_init(void)
{
	return platform_driver_register(&clk_chk_mt6897_drv);
}

static void __exit clkchk_mt6897_exit(void)
{
	platform_driver_unregister(&clk_chk_mt6897_drv);
}

subsys_initcall(clkchk_mt6897_init);
module_exit(clkchk_mt6897_exit);
MODULE_LICENSE("GPL");
