$date
	Sat May 27 01:17:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_D_Latch_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # Clk $end
$var reg 1 $ D $end
$scope module FF $end
$var wire 1 # Clk $end
$var wire 1 $ D $end
$var wire 1 % doublenot $end
$var wire 1 & notclk $end
$var wire 1 ' one2to $end
$var wire 1 ( nouse $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$scope module FF1 $end
$var wire 1 $ D $end
$var wire 1 ) D_inv $end
$var wire 1 & E $end
$var wire 1 ' Q $end
$var wire 1 ( Qb $end
$var wire 1 * and_result1 $end
$var wire 1 + and_result2 $end
$upscope $end
$scope module FF2 $end
$var wire 1 ' D $end
$var wire 1 , D_inv $end
$var wire 1 % E $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 - and_result1 $end
$var wire 1 . and_result2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
0$
0#
x"
x!
$end
#1
1)
0+
1&
#2
0%
1*
#3
0-
0.
0'
#4
1(
1,
#5
1#
#6
0&
#7
1%
0*
1$
#8
1-
0)
#9
0"
#10
1!
0#
#11
1&
#12
0%
1+
#13
0-
0(
#14
1'
#15
0,
1#
#16
0&
#17
1%
0+
0$
#18
1.
1)
#19
0!
#20
1"
0#
#21
1&
#22
0%
1*
#23
0.
0'
#24
1(
1,
#25
1#
#26
0&
#27
1%
0*
#28
1-
#29
0"
#30
1!
0#
#31
1&
#32
0%
1*
#33
0-
#35
1#
#36
0&
#37
1%
0*
1$
#38
1-
0)
#40
0#
#41
1&
#42
0%
1+
#43
0-
0(
#44
1'
#45
0,
1#
#46
0&
#47
1%
0+
0$
#48
1.
1)
#49
0!
#50
1"
0#
#51
1&
#52
0%
1*
#53
0.
0'
#54
1(
1,
#55
1#
#56
0&
#57
1%
0*
1$
#58
1-
0)
#59
0"
#60
1!
0#
#61
1&
#62
0%
1+
#63
0-
0(
#64
1'
#65
0,
1#
#66
0&
#67
1%
0+
#68
1.
#69
0!
#70
1"
0#
#71
1&
#72
0%
1+
#73
0.
#75
1#
#76
0&
#77
1%
0+
0$
#78
1.
1)
#80
0#
#81
1&
1$
#82
0%
1*
0)
1+
#83
0.
0'
0*
#84
1,
1'
#85
0,
1#
#86
0&
#87
1%
0+
#88
1.
#90
0#
#91
1&
#92
0%
1+
#93
0.
#95
1#
#96
0&
#97
1%
0+
#98
1.
#100
0#
