# Project Part 1 DV Essential
This repo contains layered test bench of AMBA AHB bus slave model the using systemverilog






### AUTHOR
<hr>
Saleem Raza


You can get in touch with me on my LinkedIn Profile:



<a href = "https://www.linkedin.com/in/saleemraza1/"><img src="https://img.icons8.com/fluent/48/000000/linkedin.png"/></a>







You can also follow my GitHub Profile to stay updated about my latest projects:


<a href = "https://github.com/RazaSaleem"><img src="https://img.icons8.com/fluent/48/000000/github.png"/></a>


If you liked the repo then kindly support it by giving it a star ‚≠ê.
