{"vcs1":{"timestamp_begin":1699300052.698452997, "rt":0.92, "ut":0.41, "st":0.29}}
{"vcselab":{"timestamp_begin":1699300053.708141582, "rt":1.00, "ut":0.57, "st":0.27}}
{"link":{"timestamp_begin":1699300054.765872391, "rt":0.54, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699300051.855883741}
{"VCS_COMP_START_TIME": 1699300051.855883741}
{"VCS_COMP_END_TIME": 1699300055.404231245}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog testfile.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338056}}
{"stitch_vcselab": {"peak_mem": 222604}}
