#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e6e78f09d0 .scope module, "mux_4_to_1_2" "mux_4_to_1_2" 2 5;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "c";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel2";
    .port_info 6 /OUTPUT 2 "y";
o000001e6e79020c8 .functor BUFZ 1, C4<z>; HiZ drive
o000001e6e79020f8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001e6e78e7690 .functor AND 1, o000001e6e79020c8, o000001e6e79020f8, C4<1>, C4<1>;
v000001e6e78ec500_0 .net *"_ivl_0", 0 0, L_000001e6e78e7690;  1 drivers
v000001e6e78ec640_0 .net *"_ivl_2", 1 0, L_000001e6e79527a0;  1 drivers
v000001e6e78ebf60_0 .net *"_ivl_4", 1 0, L_000001e6e7952b60;  1 drivers
o000001e6e7902008 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e6e78ec6e0_0 .net "a", 1 0, o000001e6e7902008;  0 drivers
o000001e6e7902038 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e6e78ec0a0_0 .net "b", 1 0, o000001e6e7902038;  0 drivers
o000001e6e7902068 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e6e78ec1e0_0 .net "c", 1 0, o000001e6e7902068;  0 drivers
o000001e6e7902098 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e6e78ec320_0 .net "d", 1 0, o000001e6e7902098;  0 drivers
v000001e6e78ec960_0 .net "sel1", 0 0, o000001e6e79020c8;  0 drivers
v000001e6e78ecb40_0 .net "sel2", 0 0, o000001e6e79020f8;  0 drivers
v000001e6e78ebd80_0 .net "y", 1 0, L_000001e6e7952ca0;  1 drivers
L_000001e6e79527a0 .functor MUXZ 2, o000001e6e7902008, o000001e6e7902038, o000001e6e79020f8, C4<>;
L_000001e6e7952b60 .functor MUXZ 2, L_000001e6e79527a0, o000001e6e7902068, o000001e6e79020c8, C4<>;
L_000001e6e7952ca0 .functor MUXZ 2, L_000001e6e7952b60, o000001e6e7902098, L_000001e6e78e7690, C4<>;
S_000001e6e78fcfa0 .scope module, "mux_4_to_1_3" "mux_4_to_1_3" 2 9;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /INPUT 10 "c";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 10 "y";
P_000001e6e78eba30 .param/l "size" 0 2 9, +C4<00000000000000000000000000001010>;
o000001e6e79022a8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e6e78ec000_0 .net "a", 9 0, o000001e6e79022a8;  0 drivers
o000001e6e79022d8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e6e78ebc40_0 .net "b", 9 0, o000001e6e79022d8;  0 drivers
o000001e6e7902308 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e6e78ec3c0_0 .net "c", 9 0, o000001e6e7902308;  0 drivers
o000001e6e7902338 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e6e78ec280_0 .net "d", 9 0, o000001e6e7902338;  0 drivers
o000001e6e7902368 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e6e78ebce0_0 .net "sel", 1 0, o000001e6e7902368;  0 drivers
v000001e6e7952700_0 .var "y", 9 0;
E_000001e6e78eba70/0 .event anyedge, v000001e6e78ebce0_0, v000001e6e78ec000_0, v000001e6e78ebc40_0, v000001e6e78ec3c0_0;
E_000001e6e78eba70/1 .event anyedge, v000001e6e78ec280_0;
E_000001e6e78eba70 .event/or E_000001e6e78eba70/0, E_000001e6e78eba70/1;
S_000001e6e78fd130 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -9;
v000001e6e79525c0_0 .var "a", 7 0;
v000001e6e79520c0_0 .var "sel", 2 0;
v000001e6e7953240_0 .net "y", 0 0, L_000001e6e7957730;  1 drivers
S_000001e6e78ad740 .scope module, "uut" "mux_8_to_1" 3 9, 4 2 0, S_000001e6e78fd130;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 1 "y";
v000001e6e7953380_0 .net *"_ivl_25", 0 0, L_000001e6e7958310;  1 drivers
v000001e6e7952840_0 .net "a", 7 0, v000001e6e79525c0_0;  1 drivers
v000001e6e7952980_0 .net "sel", 2 0, v000001e6e79520c0_0;  1 drivers
v000001e6e7952200_0 .net "y", 0 0, L_000001e6e7957730;  alias, 1 drivers
v000001e6e7953060_0 .net "y1", 0 0, L_000001e6e79536a0;  1 drivers
v000001e6e7952520_0 .net "y2", 0 0, L_000001e6e79539c0;  1 drivers
L_000001e6e79537e0 .part v000001e6e79525c0_0, 0, 1;
L_000001e6e7952a20 .part v000001e6e79525c0_0, 1, 1;
L_000001e6e7952fc0 .part v000001e6e79525c0_0, 2, 1;
L_000001e6e7953100 .part v000001e6e79525c0_0, 3, 1;
L_000001e6e7953880 .part v000001e6e79520c0_0, 1, 1;
L_000001e6e7953b00 .part v000001e6e79520c0_0, 0, 1;
L_000001e6e7953a60 .part v000001e6e79525c0_0, 4, 1;
L_000001e6e7953ba0 .part v000001e6e79525c0_0, 5, 1;
L_000001e6e7953c40 .part v000001e6e79525c0_0, 6, 1;
L_000001e6e7953ce0 .part v000001e6e79525c0_0, 7, 1;
L_000001e6e7953d80 .part v000001e6e79520c0_0, 1, 1;
L_000001e6e7957550 .part v000001e6e79520c0_0, 0, 1;
L_000001e6e7958310 .part v000001e6e79520c0_0, 2, 1;
L_000001e6e7957730 .functor MUXZ 1, L_000001e6e79536a0, L_000001e6e79539c0, L_000001e6e7958310, C4<>;
S_000001e6e78ad8d0 .scope module, "m1" "mux_4_to_1_1" 4 4, 2 1 0, S_000001e6e78ad740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel2";
    .port_info 6 /OUTPUT 1 "y";
L_000001e6e78e73f0 .functor AND 1, L_000001e6e7953880, L_000001e6e7953b00, C4<1>, C4<1>;
v000001e6e7953e20_0 .net *"_ivl_0", 0 0, L_000001e6e78e73f0;  1 drivers
v000001e6e79532e0_0 .net *"_ivl_2", 0 0, L_000001e6e7952160;  1 drivers
v000001e6e79528e0_0 .net *"_ivl_4", 0 0, L_000001e6e79534c0;  1 drivers
v000001e6e7952de0_0 .net "a", 0 0, L_000001e6e79537e0;  1 drivers
v000001e6e7953ec0_0 .net "b", 0 0, L_000001e6e7952a20;  1 drivers
v000001e6e7952ac0_0 .net "c", 0 0, L_000001e6e7952fc0;  1 drivers
v000001e6e7952340_0 .net "d", 0 0, L_000001e6e7953100;  1 drivers
v000001e6e7952d40_0 .net "sel1", 0 0, L_000001e6e7953880;  1 drivers
v000001e6e7952c00_0 .net "sel2", 0 0, L_000001e6e7953b00;  1 drivers
v000001e6e79523e0_0 .net "y", 0 0, L_000001e6e79536a0;  alias, 1 drivers
L_000001e6e7952160 .functor MUXZ 1, L_000001e6e79537e0, L_000001e6e7952a20, L_000001e6e7953b00, C4<>;
L_000001e6e79534c0 .functor MUXZ 1, L_000001e6e7952160, L_000001e6e7952fc0, L_000001e6e7953880, C4<>;
L_000001e6e79536a0 .functor MUXZ 1, L_000001e6e79534c0, L_000001e6e7953100, L_000001e6e78e73f0, C4<>;
S_000001e6e78f5d80 .scope module, "m2" "mux_4_to_1_1" 4 5, 2 1 0, S_000001e6e78ad740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel2";
    .port_info 6 /OUTPUT 1 "y";
L_000001e6e78e74d0 .functor AND 1, L_000001e6e7953d80, L_000001e6e7957550, C4<1>, C4<1>;
v000001e6e7952e80_0 .net *"_ivl_0", 0 0, L_000001e6e78e74d0;  1 drivers
v000001e6e7953f60_0 .net *"_ivl_2", 0 0, L_000001e6e7953560;  1 drivers
v000001e6e79522a0_0 .net *"_ivl_4", 0 0, L_000001e6e7953600;  1 drivers
v000001e6e7952f20_0 .net "a", 0 0, L_000001e6e7953a60;  1 drivers
v000001e6e7952660_0 .net "b", 0 0, L_000001e6e7953ba0;  1 drivers
v000001e6e7952480_0 .net "c", 0 0, L_000001e6e7953c40;  1 drivers
v000001e6e7953740_0 .net "d", 0 0, L_000001e6e7953ce0;  1 drivers
v000001e6e7953920_0 .net "sel1", 0 0, L_000001e6e7953d80;  1 drivers
v000001e6e7953420_0 .net "sel2", 0 0, L_000001e6e7957550;  1 drivers
v000001e6e79531a0_0 .net "y", 0 0, L_000001e6e79539c0;  alias, 1 drivers
L_000001e6e7953560 .functor MUXZ 1, L_000001e6e7953a60, L_000001e6e7953ba0, L_000001e6e7957550, C4<>;
L_000001e6e7953600 .functor MUXZ 1, L_000001e6e7953560, L_000001e6e7953c40, L_000001e6e7953d80, C4<>;
L_000001e6e79539c0 .functor MUXZ 1, L_000001e6e7953600, L_000001e6e7953ce0, L_000001e6e78e74d0, C4<>;
    .scope S_000001e6e78fcfa0;
T_0 ;
    %wait E_000001e6e78eba70;
    %load/vec4 v000001e6e78ebce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001e6e7952700_0, 0, 10;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001e6e78ec000_0;
    %store/vec4 v000001e6e7952700_0, 0, 10;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001e6e78ebc40_0;
    %store/vec4 v000001e6e7952700_0, 0, 10;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001e6e78ec3c0_0;
    %store/vec4 v000001e6e7952700_0, 0, 10;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001e6e78ec280_0;
    %store/vec4 v000001e6e7952700_0, 0, 10;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e6e78fd130;
T_1 ;
    %vpi_call 3 12 "$monitor", "a = %b, sel = %b, y = %b", v000001e6e79525c0_0, v000001e6e79520c0_0, v000001e6e7953240_0 {0 0 0};
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001e6e79525c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e6e79520c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001e6e79525c0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e6e79520c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001e6e79525c0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e6e79520c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001e6e79525c0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e6e79520c0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 3 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./mux_4_to_1.v";
    "mux_8_to_1_tb.v";
    "./mux_8_to_1.v";
