<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- Copyright (c) 2021 ArSysOp
 
  This program and the accompanying materials are made available under the
  terms of the Eclipse Public License 2.0 which is available at
  https://www.eclipse.org/legal/epl-2.0/.
 
  SPDX-License-Identifier: EPL-2.0
 
  Contributors:
      ArSysOp - initial API and implementation -->
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <title>root.xhtml</title>
  <link rel="stylesheet" href="styles/root.css" type="text/css" />
</head>

<body>
  <div class="content">
    <p>
    <h3>Welcome to CORE-V IDE!</h3>
    </p>
    <p>CORE-V is a series of RISC-V based open-source cores with associated processor subsystem IP, tools and software for electronic system designers. The CORE-V family provides quality core IP in line with industry best practices in both silicon and FPGA optimized implementations. These cores can be used to facilitate rapid design innovation and ensure effective manufacturability of production SoCs.</p>
  </div>
</body>
</html>