Analysis for QUEUE_SIZE = 15, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 49s -> 169s
Frequency: 100 MHz -> Power: 5.832 W
Frequency: 100 MHz -> CLB LUTs Used: 483
Frequency: 100 MHz -> CLB LUTs Util%: 0.01 %
Frequency: 100 MHz -> CLB Registers Used: 213
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 4.962 ns
Frequency: 100 MHz -> Achieved Frequency: 198.491 MHz


Frequency: 150 MHz -> Synthesis: 9s -> 9s
Frequency: 150 MHz -> Implementation: 2m 23s -> 143s
Frequency: 150 MHz -> Power: 5.838 W
Frequency: 150 MHz -> CLB LUTs Used: 483
Frequency: 150 MHz -> CLB LUTs Util%: 0.01 %
Frequency: 150 MHz -> CLB Registers Used: 213
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 1.863 ns
Frequency: 150 MHz -> Achieved Frequency: 208.174 MHz


Frequency: 200 MHz -> Synthesis: 9s -> 9s
Frequency: 200 MHz -> Implementation: 2m 27s -> 147s
Frequency: 200 MHz -> Power: 5.845 W
Frequency: 200 MHz -> CLB LUTs Used: 483
Frequency: 200 MHz -> CLB LUTs Util%: 0.01 %
Frequency: 200 MHz -> CLB Registers Used: 213
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 0.929 ns
Frequency: 200 MHz -> Achieved Frequency: 245.640 MHz


Frequency: 250 MHz -> Synthesis: 9s -> 9s
Frequency: 250 MHz -> Implementation: 2m 32s -> 152s
Frequency: 250 MHz -> Power: 5.853 W
Frequency: 250 MHz -> CLB LUTs Used: 486
Frequency: 250 MHz -> CLB LUTs Util%: 0.01 %
Frequency: 250 MHz -> CLB Registers Used: 213
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.341 ns
Frequency: 250 MHz -> Achieved Frequency: 273.299 MHz


Frequency: 300 MHz -> Synthesis: 11s -> 11s
Frequency: 300 MHz -> Implementation: 2m 47s -> 167s
Frequency: 300 MHz -> Power: 5.857 W
Frequency: 300 MHz -> CLB LUTs Used: 493
Frequency: 300 MHz -> CLB LUTs Util%: 0.01 %
Frequency: 300 MHz -> CLB Registers Used: 213
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.260 ns
Frequency: 300 MHz -> Achieved Frequency: 325.380 MHz


Frequency: 350 MHz -> Synthesis: 10s -> 10s
Frequency: 350 MHz -> Implementation: 3m 22s -> 202s
Frequency: 350 MHz -> Power: 5.863 W
Frequency: 350 MHz -> CLB LUTs Used: 642
Frequency: 350 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 350 MHz -> CLB Registers Used: 213
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.089 ns
Frequency: 350 MHz -> Achieved Frequency: 361.253 MHz


Frequency: 400 MHz -> Synthesis: 11s -> 11s
Frequency: 400 MHz -> Implementation: 5m 6s -> 306s
Frequency: 400 MHz -> Power: 5.869 W
Frequency: 400 MHz -> CLB LUTs Used: 621
Frequency: 400 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 400 MHz -> CLB Registers Used: 213
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.129 ns
Frequency: 400 MHz -> Achieved Frequency: 380.373 MHz


Frequency: 450 MHz -> Synthesis: 10s -> 10s
Frequency: 450 MHz -> Implementation: 4m 33s -> 273s
Frequency: 450 MHz -> Power: 5.875 W
Frequency: 450 MHz -> CLB LUTs Used: 627
Frequency: 450 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 450 MHz -> CLB Registers Used: 214
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.305 ns
Frequency: 450 MHz -> Achieved Frequency: 395.691 MHz


Frequency: 500 MHz -> Synthesis: 10s -> 10s
Frequency: 500 MHz -> Implementation: 5m 3s -> 303s
Frequency: 500 MHz -> Power: 5.881 W
Frequency: 500 MHz -> CLB LUTs Used: 632
Frequency: 500 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 500 MHz -> CLB Registers Used: 214
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.588 ns
Frequency: 500 MHz -> Achieved Frequency: 386.399 MHz


Frequency: 550 MHz -> Synthesis: 11s -> 11s
Frequency: 550 MHz -> Implementation: 4m 48s -> 288s
Frequency: 550 MHz -> Power: 5.888 W
Frequency: 550 MHz -> CLB LUTs Used: 627
Frequency: 550 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 550 MHz -> CLB Registers Used: 214
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.585 ns
Frequency: 550 MHz -> Achieved Frequency: 416.115 MHz


Frequency: 600 MHz -> Synthesis: 10s -> 10s
Frequency: 600 MHz -> Implementation: 4m 37s -> 277s
Frequency: 600 MHz -> Power: 5.893 W
Frequency: 600 MHz -> CLB LUTs Used: 630
Frequency: 600 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 600 MHz -> CLB Registers Used: 214
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.746 ns
Frequency: 600 MHz -> Achieved Frequency: 414.479 MHz


Frequency: 650 MHz -> Synthesis: 10s -> 10s
Frequency: 650 MHz -> Implementation: 5m 38s -> 338s
Frequency: 650 MHz -> Power: 5.899 W
Frequency: 650 MHz -> CLB LUTs Used: 627
Frequency: 650 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 650 MHz -> CLB Registers Used: 213
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.931 ns
Frequency: 650 MHz -> Achieved Frequency: 404.947 MHz


Frequency: 700 MHz -> Synthesis: 11s -> 11s
Frequency: 700 MHz -> Implementation: 4m 38s -> 278s
Frequency: 700 MHz -> Power: 5.906 W
Frequency: 700 MHz -> CLB LUTs Used: 631
Frequency: 700 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 700 MHz -> CLB Registers Used: 214
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -1.044 ns
Frequency: 700 MHz -> Achieved Frequency: 404.437 MHz


WNS exceeded -1 ns, finished

