Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon.qsys --block-symbol-file --output-directory=/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading picorv32_fast_serial/picorv32_soc_avalon.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module fpga_ram
Progress: Adding fpga_rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module fpga_rom
Progress: Adding led_gpio_0 [led_gpio 1.0]
Progress: Parameterizing module led_gpio_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding picorv32_avalon_0 [picorv32_avalon 1.0]
Progress: Parameterizing module picorv32_avalon_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: picorv32_soc_avalon.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon.qsys --synthesis=VERILOG --output-directory=/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading picorv32_fast_serial/picorv32_soc_avalon.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module fpga_ram
Progress: Adding fpga_rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module fpga_rom
Progress: Adding led_gpio_0 [led_gpio 1.0]
Progress: Parameterizing module led_gpio_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding picorv32_avalon_0 [picorv32_avalon 1.0]
Progress: Parameterizing module picorv32_avalon_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: picorv32_soc_avalon.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: picorv32_soc_avalon: Generating picorv32_soc_avalon "picorv32_soc_avalon" for QUARTUS_SYNTH
Info: fpga_ram: Starting RTL generation for module 'picorv32_soc_avalon_fpga_ram'
Info: fpga_ram:   Generation command is [exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=picorv32_soc_avalon_fpga_ram --dir=/tmp/alt8327_2597987108585843939.dir/0002_fpga_ram_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8327_2597987108585843939.dir/0002_fpga_ram_gen//picorv32_soc_avalon_fpga_ram_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_ram: Done RTL generation for module 'picorv32_soc_avalon_fpga_ram'
Info: fpga_ram: "picorv32_soc_avalon" instantiated altera_avalon_onchip_memory2 "fpga_ram"
Info: fpga_rom: Starting RTL generation for module 'picorv32_soc_avalon_fpga_rom'
Info: fpga_rom:   Generation command is [exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=picorv32_soc_avalon_fpga_rom --dir=/tmp/alt8327_2597987108585843939.dir/0003_fpga_rom_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8327_2597987108585843939.dir/0003_fpga_rom_gen//picorv32_soc_avalon_fpga_rom_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_rom: Done RTL generation for module 'picorv32_soc_avalon_fpga_rom'
Info: fpga_rom: "picorv32_soc_avalon" instantiated altera_avalon_onchip_memory2 "fpga_rom"
Info: led_gpio_0: "picorv32_soc_avalon" instantiated led_gpio "led_gpio_0"
Info: mutex_0: Starting RTL generation for module 'picorv32_soc_avalon_mutex_0'
Info: mutex_0:   Generation command is [exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=picorv32_soc_avalon_mutex_0 --dir=/tmp/alt8327_2597987108585843939.dir/0005_mutex_0_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8327_2597987108585843939.dir/0005_mutex_0_gen//picorv32_soc_avalon_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'picorv32_soc_avalon_mutex_0'
Info: mutex_0: "picorv32_soc_avalon" instantiated altera_avalon_mutex "mutex_0"
Info: picorv32_avalon_0: "picorv32_soc_avalon" instantiated picorv32_avalon "picorv32_avalon_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "picorv32_soc_avalon" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "picorv32_soc_avalon" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "picorv32_soc_avalon" instantiated altera_reset_controller "rst_controller"
Info: picorv32_avalon_0_avm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "picorv32_avalon_0_avm_m0_translator"
Info: led_gpio_0_avs_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_gpio_0_avs_s0_translator"
Info: picorv32_avalon_0_avm_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "picorv32_avalon_0_avm_m0_agent"
Info: led_gpio_0_avs_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_gpio_0_avs_s0_agent"
Info: led_gpio_0_avs_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_gpio_0_avs_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: picorv32_avalon_0_avm_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "picorv32_avalon_0_avm_m0_limiter"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: picorv32_soc_avalon: Done "picorv32_soc_avalon" with 23 modules, 29 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
