<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BitAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_flip_flop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bit_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bit_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bit_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bit_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bit_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bit_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bit_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bit_adder_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bit_adder_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bit_adder_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_adder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_Register_sipo_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_registerpiso_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shr_piso_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1633889612" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633889612" xil_pn:in_ck="4099294676368270295" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flip_flop.v"/>
      <outfile xil_pn:name="bit_adder.v"/>
      <outfile xil_pn:name="bit_adder_tb.v"/>
      <outfile xil_pn:name="full_Adder.v"/>
      <outfile xil_pn:name="shift_Register_sipo.v"/>
      <outfile xil_pn:name="shift_register.v"/>
      <outfile xil_pn:name="shr_piso_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1633889612" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7083397900824148746" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633889612" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8131673413689973720" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633889612" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8526714946630238681" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633889613" xil_pn:in_ck="4099294676368270295" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1633889612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flip_flop.v"/>
      <outfile xil_pn:name="bit_adder.v"/>
      <outfile xil_pn:name="bit_adder_tb.v"/>
      <outfile xil_pn:name="full_Adder.v"/>
      <outfile xil_pn:name="shift_Register_sipo.v"/>
      <outfile xil_pn:name="shift_register.v"/>
      <outfile xil_pn:name="shr_piso_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1633889615" xil_pn:in_ck="4099294676368270295" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-13248944478764541" xil_pn:start_ts="1633889613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bit_adder_tb_beh.prj"/>
      <outfile xil_pn:name="bit_adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1633889616" xil_pn:in_ck="4172052423199300671" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="807168763541423974" xil_pn:start_ts="1633889615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bit_adder_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8460989685382632525" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8526714946630238681" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2688748363127439851" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633861466" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-917267815126899293" xil_pn:start_ts="1633861466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633889597" xil_pn:in_ck="8766203048808061536" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4641365982670264458" xil_pn:start_ts="1633889578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bit_adder.lso"/>
      <outfile xil_pn:name="bit_adder.ngc"/>
      <outfile xil_pn:name="bit_adder.ngr"/>
      <outfile xil_pn:name="bit_adder.prj"/>
      <outfile xil_pn:name="bit_adder.stx"/>
      <outfile xil_pn:name="bit_adder.syr"/>
      <outfile xil_pn:name="bit_adder.xst"/>
      <outfile xil_pn:name="bit_adder_tb_stx_beh.prj"/>
      <outfile xil_pn:name="bit_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
