///////////////////////////////////////////////////////////////////////////////
//
// Copyright 2020 OpenHW Group
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
///////////////////////////////////////////////////////////////////////////////
//
// Manifest for the CV32E40P RTL model.
//   - Intended to be used by both synthesis and simulation.
//   - Relevent synthesis and simulation scripts/Makefiles must set the shell
//     ENV variable DESIGN_RTL_DIR as required.
//
///////////////////////////////////////////////////////////////////////////////

// includes
-i ${DESIGN_RTL_DIR}/include
-i ${DESIGN_RTL_DIR}/../bhv
-i ${DESIGN_RTL_DIR}/../bhv/include
-i ${DESIGN_RTL_DIR}/../sva
-i ${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/include/axi
-i ${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/include/common_cells

// ${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/include/axi/typedef.svh
// ${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/include/axi/assign.svh
// ${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/include/common_cells/registers.svh
// ${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/include/axi/port.svh

// Common Cells
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/addr_decode.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/counter.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/delta_counter.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/fifo_v3.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/lzc.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/mem_to_banks_detailed.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/spill_register.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_fifo.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_fork.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_join.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_mux.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_register.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/id_queue.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_common_cells/src/stream_intf.sv

// Axi
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_pkg.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_atop_filter.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_cut.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_demux.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_demux_simple.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_err_slv.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_from_mem.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_id_prepend.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_id_remap.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_intf.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_lite_from_mem.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_multicut.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_mux.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_to_detailed_mem.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_to_mem.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_xbar.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_xp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_axi/src/axi_burst_splitter.sv

// Implementation
${DESIGN_RTL_DIR}/impl/axi_exit_dec.sv
${DESIGN_RTL_DIR}/impl/axi_mem.sv
${DESIGN_RTL_DIR}/impl/axi_mm_ram.sv
${DESIGN_RTL_DIR}/impl/axi_uart.sv
${DESIGN_RTL_DIR}/impl/clk_divisor.sv
${DESIGN_RTL_DIR}/impl/core2axi.sv
${DESIGN_RTL_DIR}/impl/impl_xbar.sv
${DESIGN_RTL_DIR}/impl/axi_ram.sv
${DESIGN_RTL_DIR}/impl/uart.sv
${DESIGN_RTL_DIR}/impl/axi_subsystem.sv
${DESIGN_RTL_DIR}/impl/cv32e40p_axi.sv

// Fpnew
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/src/fpnew_top.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v

// Core
${DESIGN_RTL_DIR}/include/cv32e40p_pkg.sv
${DESIGN_RTL_DIR}/include/cv32e40p_apu_core_pkg.sv
${DESIGN_RTL_DIR}/include/cv32e40p_fpu_pkg.sv
${DESIGN_RTL_DIR}/cv32e40p_aligner.sv
${DESIGN_RTL_DIR}/cv32e40p_alu.sv
${DESIGN_RTL_DIR}/cv32e40p_alu_div.sv
${DESIGN_RTL_DIR}/cv32e40p_apu_disp.sv
${DESIGN_RTL_DIR}/cv32e40p_compressed_decoder.sv
${DESIGN_RTL_DIR}/cv32e40p_controller.sv
${DESIGN_RTL_DIR}/cv32e40p_core.sv
${DESIGN_RTL_DIR}/cv32e40p_cs_registers.sv
${DESIGN_RTL_DIR}/cv32e40p_decoder.sv
${DESIGN_RTL_DIR}/cv32e40p_ex_stage.sv
${DESIGN_RTL_DIR}/cv32e40p_ff_one.sv
${DESIGN_RTL_DIR}/cv32e40p_fifo.sv
${DESIGN_RTL_DIR}/cv32e40p_hwloop_regs.sv
${DESIGN_RTL_DIR}/cv32e40p_id_stage.sv
${DESIGN_RTL_DIR}/cv32e40p_if_stage.sv
${DESIGN_RTL_DIR}/cv32e40p_int_controller.sv
${DESIGN_RTL_DIR}/cv32e40p_load_store_unit.sv
${DESIGN_RTL_DIR}/cv32e40p_mult.sv
${DESIGN_RTL_DIR}/cv32e40p_obi_interface.sv
${DESIGN_RTL_DIR}/cv32e40p_popcnt.sv
${DESIGN_RTL_DIR}/cv32e40p_prefetch_buffer.sv
${DESIGN_RTL_DIR}/cv32e40p_prefetch_controller.sv
${DESIGN_RTL_DIR}/cv32e40p_register_file_ff.sv
${DESIGN_RTL_DIR}/cv32e40p_sleep_unit.sv
${DESIGN_RTL_DIR}/cv32e40p_top.sv

// fpu div_sqrt_mvp
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${DESIGN_RTL_DIR}/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv

// Behav

${DESIGN_RTL_DIR}/../bhv/cv32e40p_sim_clock_gate.sv
${DESIGN_RTL_DIR}/../bhv/include/cv32e40p_tracer_pkg.sv
