//
// File created by:  ncxlmode
// Do not modify this file
//
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/testfixture.template
/softwares/Common/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v
/softwares/Common/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds0/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds1/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds2/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds3/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds4/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds5/netlist
/home/grads/l/lchenjie/lchenjie/cadence/8-bit-pipelined-adder_simulate_run1/ihnl/cds6/netlist
