
-- Parsing `absval_ref.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: absval_ref.v
Parsing Verilog input from `absval_ref.v' to AST representation.
Generating RTLIL representation for module `\absval_ref'.
Successfully finished Verilog frontend.

-- Running command `my_cmd foo bar' --
Arguments to my_cmd:
  my_cmd
  foo
  bar
Modules in current design:
  absval_ref (4 wires, 2 cells)
