{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424382822587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424382822587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 16:53:42 2015 " "Processing started: Thu Feb 19 16:53:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424382822587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424382822587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Negator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Negator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424382822588 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424382823517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8.v 1 1 " "Found 1 design units, including 1 entities, in source file rca8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA8 " "Found entity 1: RCA8" {  } { { "RCA8.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/RCA8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_testbench.v 3 3 " "Found 3 design units, including 3 entities, in source file bin2bcd_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD4_testbench " "Found entity 1: Bin2BCD4_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823701 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bin2BCD8_testbench " "Found entity 2: Bin2BCD8_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823701 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bin2BCD16_testbench " "Found entity 3: Bin2BCD16_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 3 3 " "Found 3 design units, including 3 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD4 " "Found entity 1: Bin2BCD4" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823713 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bin2BCD8 " "Found entity 2: Bin2BCD8" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823713 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bin2BCD16 " "Found entity 3: Bin2BCD16" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_testbench " "Found entity 1: AddSub_testbench" {  } { { "AddSub_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AddSub_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 2 2 " "Found 2 design units, including 2 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add3 " "Found entity 1: Add3" {  } { { "Add3.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823735 ""} { "Info" "ISGN_ENTITY_NAME" "2 Add3b " "Found entity 2: Add3b" {  } { { "Add3.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Add3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negator.v 1 1 " "Found 1 design units, including 1 entities, in source file negator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negator " "Found entity 1: Negator" {  } { { "Negator.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Negator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negatortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file negatortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NegatorTestBench " "Found entity 1: NegatorTestBench" {  } { { "NegatorTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/NegatorTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823753 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.v " "Entity \"BusMux\" obtained from \"BusMux.v\" instead of from Quartus II megafunction library" {  } { { "BusMux.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1424382823762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMuxTestBench " "Found entity 1: BusMuxTestBench" {  } { { "BusMuxTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMuxTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abssign.v 1 1 " "Found 1 design units, including 1 entities, in source file abssign.v" { { "Info" "ISGN_ENTITY_NAME" "1 AbsSign " "Found entity 1: AbsSign" {  } { { "AbsSign.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424382823778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424382823778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AbsSign " "Elaborating entity \"AbsSign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424382823871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negator Negator:neg " "Elaborating entity \"Negator\" for hierarchy \"Negator:neg\"" {  } { { "AbsSign.v" "neg" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSign.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424382823916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA8 Negator:neg\|RCA8:rca8 " "Elaborating entity \"RCA8\" for hierarchy \"Negator:neg\|RCA8:rca8\"" {  } { { "Negator.v" "rca8" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Negator.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424382823921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Negator:neg\|RCA8:rca8\|FullAdder:fa0 " "Elaborating entity \"FullAdder\" for hierarchy \"Negator:neg\|RCA8:rca8\|FullAdder:fa0\"" {  } { { "RCA8.v" "fa0" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/RCA8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424382823926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux BusMux:bm " "Elaborating entity \"BusMux\" for hierarchy \"BusMux:bm\"" {  } { { "AbsSign.v" "bm" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSign.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424382823949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "AbsSign.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSign.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424382825363 "|AbsSign|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424382825363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424382825807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424382826607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424382826607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424382826702 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424382826702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424382826702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424382826702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424382826765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 16:53:46 2015 " "Processing ended: Thu Feb 19 16:53:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424382826765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424382826765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424382826765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424382826765 ""}
