ADDRESS_SPACE PE_inst_mem RAMB36 [0x00000:0x0008FFFF]
    BUS_BLOCK
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X3Y12;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X2Y11;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X3Y9;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X3Y10;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X2Y10;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X3Y11;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X2Y9;
    torus16/PE00/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X2Y12;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X0Y9;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X0Y10;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X0Y11;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X0Y12;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X0Y13;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X1Y11;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X1Y13;
    torus16/PE01/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X1Y12;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X1Y38;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X1Y37;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X2Y39;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X1Y36;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X2Y35;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X2Y38;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X2Y36;
    torus16/PE02/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X2Y37;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X1Y33;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X1Y31;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X1Y29;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X1Y30;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X1Y32;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X2Y31;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X2Y30;
    torus16/PE03/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X2Y32;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X1Y2;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X1Y1;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X2Y1;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X2Y2;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X1Y3;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X1Y4;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X2Y3;
    torus16/PE10/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X2Y4;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X2Y17;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X1Y19;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X1Y18;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X0Y16;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X1Y15;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X1Y16;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X0Y17;
    torus16/PE11/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X1Y17;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X3Y47;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X2Y46;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X4Y46;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X3Y46;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X2Y45;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X3Y43;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X3Y44;
    torus16/PE12/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X3Y45;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X2Y42;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X2Y41;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X2Y40;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X3Y41;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X3Y39;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X3Y42;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X3Y40;
    torus16/PE13/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X3Y38;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X7Y22;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X7Y21;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X8Y21;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X8Y22;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X7Y18;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X7Y20;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X8Y23;
    torus16/PE20/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X8Y20;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X7Y6;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X7Y7;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X6Y7;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X8Y7;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X7Y10;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X7Y8;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X7Y9;
    torus16/PE21/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X7Y11;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X7Y43;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X8Y43;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X8Y42;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X8Y41;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X8Y40;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X7Y39;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X7Y40;
    torus16/PE22/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X7Y41;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X7Y27;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X8Y28;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X7Y25;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X7Y26;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X7Y30;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X7Y28;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X7Y29;
    torus16/PE23/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X6Y28;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X5Y8;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X5Y7;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X5Y10;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X5Y6;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X4Y7;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X6Y9;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X6Y8;
    torus16/PE30/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X5Y9;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X5Y2;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X7Y2;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X7Y4;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X7Y3;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X6Y3;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X6Y1;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X6Y2;
    torus16/PE31/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X6Y4;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X6Y45;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X6Y44;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X6Y46;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X5Y47;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X5Y44;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X5Y46;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X5Y45;
    torus16/PE32/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X6Y43;
    END_BUS_BLOCK;

    BUS_BLOCK
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [71:63] PLACED = X0Y26;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [62:54] PLACED = X1Y25;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [53:45] PLACED = X0Y27;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [44:36] PLACED = X1Y27;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [35:27] PLACED = X1Y28;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [26:18] PLACED = X1Y26;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [17:9] PLACED = X2Y27;
    torus16/PE33/inst_mem/rom4096/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram [8:0] PLACED = X2Y25;
    END_BUS_BLOCK;

END_ADDRESS_SPACE;
