#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16abf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f8340 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x16aa270 .functor NOT 1, L_0x1722900, C4<0>, C4<0>, C4<0>;
L_0x16c3c70 .functor XOR 8, L_0x1722490, L_0x1722650, C4<00000000>, C4<00000000>;
L_0x16f9760 .functor XOR 8, L_0x16c3c70, L_0x1722790, C4<00000000>, C4<00000000>;
v0x1720070_0 .net *"_ivl_10", 7 0, L_0x1722790;  1 drivers
v0x1720170_0 .net *"_ivl_12", 7 0, L_0x16f9760;  1 drivers
v0x1720250_0 .net *"_ivl_2", 7 0, L_0x17223f0;  1 drivers
v0x1720310_0 .net *"_ivl_4", 7 0, L_0x1722490;  1 drivers
v0x17203f0_0 .net *"_ivl_6", 7 0, L_0x1722650;  1 drivers
v0x1720520_0 .net *"_ivl_8", 7 0, L_0x16c3c70;  1 drivers
v0x1720600_0 .net "areset", 0 0, L_0x16aa680;  1 drivers
v0x17206a0_0 .var "clk", 0 0;
v0x1720740_0 .net "predict_history_dut", 6 0, v0x171f400_0;  1 drivers
v0x1720890_0 .net "predict_history_ref", 6 0, L_0x1722260;  1 drivers
v0x1720930_0 .net "predict_pc", 6 0, L_0x17214f0;  1 drivers
v0x17209d0_0 .net "predict_taken_dut", 0 0, v0x171f640_0;  1 drivers
v0x1720a70_0 .net "predict_taken_ref", 0 0, L_0x17220a0;  1 drivers
v0x1720b10_0 .net "predict_valid", 0 0, v0x171c7e0_0;  1 drivers
v0x1720bb0_0 .var/2u "stats1", 223 0;
v0x1720c50_0 .var/2u "strobe", 0 0;
v0x1720d10_0 .net "tb_match", 0 0, L_0x1722900;  1 drivers
v0x1720ec0_0 .net "tb_mismatch", 0 0, L_0x16aa270;  1 drivers
v0x1720f60_0 .net "train_history", 6 0, L_0x1721aa0;  1 drivers
v0x1721020_0 .net "train_mispredicted", 0 0, L_0x1721940;  1 drivers
v0x17210c0_0 .net "train_pc", 6 0, L_0x1721c30;  1 drivers
v0x1721180_0 .net "train_taken", 0 0, L_0x1721720;  1 drivers
v0x1721220_0 .net "train_valid", 0 0, v0x171d160_0;  1 drivers
v0x17212c0_0 .net "wavedrom_enable", 0 0, v0x171d230_0;  1 drivers
v0x1721360_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x171d2d0_0;  1 drivers
v0x1721400_0 .net "wavedrom_title", 511 0, v0x171d3b0_0;  1 drivers
L_0x17223f0 .concat [ 7 1 0 0], L_0x1722260, L_0x17220a0;
L_0x1722490 .concat [ 7 1 0 0], L_0x1722260, L_0x17220a0;
L_0x1722650 .concat [ 7 1 0 0], v0x171f400_0, v0x171f640_0;
L_0x1722790 .concat [ 7 1 0 0], L_0x1722260, L_0x17220a0;
L_0x1722900 .cmp/eeq 8, L_0x17223f0, L_0x16f9760;
S_0x16a95f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x16f8340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x16f6c30 .param/l "LNT" 0 3 22, C4<01>;
P_0x16f6c70 .param/l "LT" 0 3 22, C4<10>;
P_0x16f6cb0 .param/l "SNT" 0 3 22, C4<00>;
P_0x16f6cf0 .param/l "ST" 0 3 22, C4<11>;
P_0x16f6d30 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x16aab60 .functor XOR 7, v0x171a980_0, L_0x17214f0, C4<0000000>, C4<0000000>;
L_0x16d4f00 .functor XOR 7, L_0x1721aa0, L_0x1721c30, C4<0000000>, C4<0000000>;
v0x16e7830_0 .net *"_ivl_11", 0 0, L_0x1721fb0;  1 drivers
L_0x7f62de2da1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16e7b00_0 .net *"_ivl_12", 0 0, L_0x7f62de2da1c8;  1 drivers
L_0x7f62de2da210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16aa2e0_0 .net *"_ivl_16", 6 0, L_0x7f62de2da210;  1 drivers
v0x16aa520_0 .net *"_ivl_4", 1 0, L_0x1721dc0;  1 drivers
v0x16aa6f0_0 .net *"_ivl_6", 8 0, L_0x1721ec0;  1 drivers
L_0x7f62de2da180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x16aac50_0 .net *"_ivl_9", 1 0, L_0x7f62de2da180;  1 drivers
v0x171a660_0 .net "areset", 0 0, L_0x16aa680;  alias, 1 drivers
v0x171a720_0 .net "clk", 0 0, v0x17206a0_0;  1 drivers
v0x171a7e0 .array "pht", 0 127, 1 0;
v0x171a8a0_0 .net "predict_history", 6 0, L_0x1722260;  alias, 1 drivers
v0x171a980_0 .var "predict_history_r", 6 0;
v0x171aa60_0 .net "predict_index", 6 0, L_0x16aab60;  1 drivers
v0x171ab40_0 .net "predict_pc", 6 0, L_0x17214f0;  alias, 1 drivers
v0x171ac20_0 .net "predict_taken", 0 0, L_0x17220a0;  alias, 1 drivers
v0x171ace0_0 .net "predict_valid", 0 0, v0x171c7e0_0;  alias, 1 drivers
v0x171ada0_0 .net "train_history", 6 0, L_0x1721aa0;  alias, 1 drivers
v0x171ae80_0 .net "train_index", 6 0, L_0x16d4f00;  1 drivers
v0x171af60_0 .net "train_mispredicted", 0 0, L_0x1721940;  alias, 1 drivers
v0x171b020_0 .net "train_pc", 6 0, L_0x1721c30;  alias, 1 drivers
v0x171b100_0 .net "train_taken", 0 0, L_0x1721720;  alias, 1 drivers
v0x171b1c0_0 .net "train_valid", 0 0, v0x171d160_0;  alias, 1 drivers
E_0x16ba8f0 .event posedge, v0x171a660_0, v0x171a720_0;
L_0x1721dc0 .array/port v0x171a7e0, L_0x1721ec0;
L_0x1721ec0 .concat [ 7 2 0 0], L_0x16aab60, L_0x7f62de2da180;
L_0x1721fb0 .part L_0x1721dc0, 1, 1;
L_0x17220a0 .functor MUXZ 1, L_0x7f62de2da1c8, L_0x1721fb0, v0x171c7e0_0, C4<>;
L_0x1722260 .functor MUXZ 7, L_0x7f62de2da210, v0x171a980_0, v0x171c7e0_0, C4<>;
S_0x16af9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x16a95f0;
 .timescale -12 -12;
v0x16e7410_0 .var/i "i", 31 0;
S_0x171b3e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x16f8340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x171b590 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x16aa680 .functor BUFZ 1, v0x171c8b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f62de2da0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x171c070_0 .net *"_ivl_10", 0 0, L_0x7f62de2da0a8;  1 drivers
L_0x7f62de2da0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x171c150_0 .net *"_ivl_14", 6 0, L_0x7f62de2da0f0;  1 drivers
L_0x7f62de2da138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x171c230_0 .net *"_ivl_18", 6 0, L_0x7f62de2da138;  1 drivers
L_0x7f62de2da018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x171c2f0_0 .net *"_ivl_2", 6 0, L_0x7f62de2da018;  1 drivers
L_0x7f62de2da060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x171c3d0_0 .net *"_ivl_6", 0 0, L_0x7f62de2da060;  1 drivers
v0x171c500_0 .net "areset", 0 0, L_0x16aa680;  alias, 1 drivers
v0x171c5a0_0 .net "clk", 0 0, v0x17206a0_0;  alias, 1 drivers
v0x171c670_0 .net "predict_pc", 6 0, L_0x17214f0;  alias, 1 drivers
v0x171c740_0 .var "predict_pc_r", 6 0;
v0x171c7e0_0 .var "predict_valid", 0 0;
v0x171c8b0_0 .var "reset", 0 0;
v0x171c950_0 .net "tb_match", 0 0, L_0x1722900;  alias, 1 drivers
v0x171ca10_0 .net "train_history", 6 0, L_0x1721aa0;  alias, 1 drivers
v0x171cb00_0 .var "train_history_r", 6 0;
v0x171cbc0_0 .net "train_mispredicted", 0 0, L_0x1721940;  alias, 1 drivers
v0x171cc90_0 .var "train_mispredicted_r", 0 0;
v0x171cd30_0 .net "train_pc", 6 0, L_0x1721c30;  alias, 1 drivers
v0x171cf30_0 .var "train_pc_r", 6 0;
v0x171cff0_0 .net "train_taken", 0 0, L_0x1721720;  alias, 1 drivers
v0x171d0c0_0 .var "train_taken_r", 0 0;
v0x171d160_0 .var "train_valid", 0 0;
v0x171d230_0 .var "wavedrom_enable", 0 0;
v0x171d2d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x171d3b0_0 .var "wavedrom_title", 511 0;
E_0x16b9d90/0 .event negedge, v0x171a720_0;
E_0x16b9d90/1 .event posedge, v0x171a720_0;
E_0x16b9d90 .event/or E_0x16b9d90/0, E_0x16b9d90/1;
L_0x17214f0 .functor MUXZ 7, L_0x7f62de2da018, v0x171c740_0, v0x171c7e0_0, C4<>;
L_0x1721720 .functor MUXZ 1, L_0x7f62de2da060, v0x171d0c0_0, v0x171d160_0, C4<>;
L_0x1721940 .functor MUXZ 1, L_0x7f62de2da0a8, v0x171cc90_0, v0x171d160_0, C4<>;
L_0x1721aa0 .functor MUXZ 7, L_0x7f62de2da0f0, v0x171cb00_0, v0x171d160_0, C4<>;
L_0x1721c30 .functor MUXZ 7, L_0x7f62de2da138, v0x171cf30_0, v0x171d160_0, C4<>;
S_0x171b650 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x171b3e0;
 .timescale -12 -12;
v0x171b8b0_0 .var/2u "arfail", 0 0;
v0x171b990_0 .var "async", 0 0;
v0x171ba50_0 .var/2u "datafail", 0 0;
v0x171baf0_0 .var/2u "srfail", 0 0;
E_0x16b9b40 .event posedge, v0x171a720_0;
E_0x169c9f0 .event negedge, v0x171a720_0;
TD_tb.stim1.reset_test ;
    %wait E_0x16b9b40;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9b40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x169c9f0;
    %load/vec4 v0x171c950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x171ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %wait E_0x16b9b40;
    %load/vec4 v0x171c950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x171b8b0_0, 0, 1;
    %wait E_0x16b9b40;
    %load/vec4 v0x171c950_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x171baf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %load/vec4 v0x171baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x171b8b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x171b990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x171ba50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x171b990_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x171bbb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x171b3e0;
 .timescale -12 -12;
v0x171bdb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x171be90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x171b3e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x171d630 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x16f8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x171e080_0 .net "areset", 0 0, L_0x16aa680;  alias, 1 drivers
v0x171e190_0 .net "clk", 0 0, v0x17206a0_0;  alias, 1 drivers
v0x171e2a0_0 .var "global_history", 6 0;
v0x171e340 .array "pht", 0 127, 1 0;
v0x171f400_0 .var "predict_history", 6 0;
v0x171f530_0 .net "predict_pc", 6 0, L_0x17214f0;  alias, 1 drivers
v0x171f640_0 .var "predict_taken", 0 0;
v0x171f700_0 .net "predict_valid", 0 0, v0x171c7e0_0;  alias, 1 drivers
v0x171f7f0_0 .net "train_history", 6 0, L_0x1721aa0;  alias, 1 drivers
v0x171f8b0_0 .net "train_mispredicted", 0 0, L_0x1721940;  alias, 1 drivers
v0x171f9a0_0 .net "train_pc", 6 0, L_0x1721c30;  alias, 1 drivers
v0x171fab0_0 .net "train_taken", 0 0, L_0x1721720;  alias, 1 drivers
v0x171fba0_0 .net "train_valid", 0 0, v0x171d160_0;  alias, 1 drivers
v0x171e340_0 .array/port v0x171e340, 0;
E_0x17001c0/0 .event anyedge, v0x171ace0_0, v0x171ab40_0, v0x171e2a0_0, v0x171e340_0;
v0x171e340_1 .array/port v0x171e340, 1;
v0x171e340_2 .array/port v0x171e340, 2;
v0x171e340_3 .array/port v0x171e340, 3;
v0x171e340_4 .array/port v0x171e340, 4;
E_0x17001c0/1 .event anyedge, v0x171e340_1, v0x171e340_2, v0x171e340_3, v0x171e340_4;
v0x171e340_5 .array/port v0x171e340, 5;
v0x171e340_6 .array/port v0x171e340, 6;
v0x171e340_7 .array/port v0x171e340, 7;
v0x171e340_8 .array/port v0x171e340, 8;
E_0x17001c0/2 .event anyedge, v0x171e340_5, v0x171e340_6, v0x171e340_7, v0x171e340_8;
v0x171e340_9 .array/port v0x171e340, 9;
v0x171e340_10 .array/port v0x171e340, 10;
v0x171e340_11 .array/port v0x171e340, 11;
v0x171e340_12 .array/port v0x171e340, 12;
E_0x17001c0/3 .event anyedge, v0x171e340_9, v0x171e340_10, v0x171e340_11, v0x171e340_12;
v0x171e340_13 .array/port v0x171e340, 13;
v0x171e340_14 .array/port v0x171e340, 14;
v0x171e340_15 .array/port v0x171e340, 15;
v0x171e340_16 .array/port v0x171e340, 16;
E_0x17001c0/4 .event anyedge, v0x171e340_13, v0x171e340_14, v0x171e340_15, v0x171e340_16;
v0x171e340_17 .array/port v0x171e340, 17;
v0x171e340_18 .array/port v0x171e340, 18;
v0x171e340_19 .array/port v0x171e340, 19;
v0x171e340_20 .array/port v0x171e340, 20;
E_0x17001c0/5 .event anyedge, v0x171e340_17, v0x171e340_18, v0x171e340_19, v0x171e340_20;
v0x171e340_21 .array/port v0x171e340, 21;
v0x171e340_22 .array/port v0x171e340, 22;
v0x171e340_23 .array/port v0x171e340, 23;
v0x171e340_24 .array/port v0x171e340, 24;
E_0x17001c0/6 .event anyedge, v0x171e340_21, v0x171e340_22, v0x171e340_23, v0x171e340_24;
v0x171e340_25 .array/port v0x171e340, 25;
v0x171e340_26 .array/port v0x171e340, 26;
v0x171e340_27 .array/port v0x171e340, 27;
v0x171e340_28 .array/port v0x171e340, 28;
E_0x17001c0/7 .event anyedge, v0x171e340_25, v0x171e340_26, v0x171e340_27, v0x171e340_28;
v0x171e340_29 .array/port v0x171e340, 29;
v0x171e340_30 .array/port v0x171e340, 30;
v0x171e340_31 .array/port v0x171e340, 31;
v0x171e340_32 .array/port v0x171e340, 32;
E_0x17001c0/8 .event anyedge, v0x171e340_29, v0x171e340_30, v0x171e340_31, v0x171e340_32;
v0x171e340_33 .array/port v0x171e340, 33;
v0x171e340_34 .array/port v0x171e340, 34;
v0x171e340_35 .array/port v0x171e340, 35;
v0x171e340_36 .array/port v0x171e340, 36;
E_0x17001c0/9 .event anyedge, v0x171e340_33, v0x171e340_34, v0x171e340_35, v0x171e340_36;
v0x171e340_37 .array/port v0x171e340, 37;
v0x171e340_38 .array/port v0x171e340, 38;
v0x171e340_39 .array/port v0x171e340, 39;
v0x171e340_40 .array/port v0x171e340, 40;
E_0x17001c0/10 .event anyedge, v0x171e340_37, v0x171e340_38, v0x171e340_39, v0x171e340_40;
v0x171e340_41 .array/port v0x171e340, 41;
v0x171e340_42 .array/port v0x171e340, 42;
v0x171e340_43 .array/port v0x171e340, 43;
v0x171e340_44 .array/port v0x171e340, 44;
E_0x17001c0/11 .event anyedge, v0x171e340_41, v0x171e340_42, v0x171e340_43, v0x171e340_44;
v0x171e340_45 .array/port v0x171e340, 45;
v0x171e340_46 .array/port v0x171e340, 46;
v0x171e340_47 .array/port v0x171e340, 47;
v0x171e340_48 .array/port v0x171e340, 48;
E_0x17001c0/12 .event anyedge, v0x171e340_45, v0x171e340_46, v0x171e340_47, v0x171e340_48;
v0x171e340_49 .array/port v0x171e340, 49;
v0x171e340_50 .array/port v0x171e340, 50;
v0x171e340_51 .array/port v0x171e340, 51;
v0x171e340_52 .array/port v0x171e340, 52;
E_0x17001c0/13 .event anyedge, v0x171e340_49, v0x171e340_50, v0x171e340_51, v0x171e340_52;
v0x171e340_53 .array/port v0x171e340, 53;
v0x171e340_54 .array/port v0x171e340, 54;
v0x171e340_55 .array/port v0x171e340, 55;
v0x171e340_56 .array/port v0x171e340, 56;
E_0x17001c0/14 .event anyedge, v0x171e340_53, v0x171e340_54, v0x171e340_55, v0x171e340_56;
v0x171e340_57 .array/port v0x171e340, 57;
v0x171e340_58 .array/port v0x171e340, 58;
v0x171e340_59 .array/port v0x171e340, 59;
v0x171e340_60 .array/port v0x171e340, 60;
E_0x17001c0/15 .event anyedge, v0x171e340_57, v0x171e340_58, v0x171e340_59, v0x171e340_60;
v0x171e340_61 .array/port v0x171e340, 61;
v0x171e340_62 .array/port v0x171e340, 62;
v0x171e340_63 .array/port v0x171e340, 63;
v0x171e340_64 .array/port v0x171e340, 64;
E_0x17001c0/16 .event anyedge, v0x171e340_61, v0x171e340_62, v0x171e340_63, v0x171e340_64;
v0x171e340_65 .array/port v0x171e340, 65;
v0x171e340_66 .array/port v0x171e340, 66;
v0x171e340_67 .array/port v0x171e340, 67;
v0x171e340_68 .array/port v0x171e340, 68;
E_0x17001c0/17 .event anyedge, v0x171e340_65, v0x171e340_66, v0x171e340_67, v0x171e340_68;
v0x171e340_69 .array/port v0x171e340, 69;
v0x171e340_70 .array/port v0x171e340, 70;
v0x171e340_71 .array/port v0x171e340, 71;
v0x171e340_72 .array/port v0x171e340, 72;
E_0x17001c0/18 .event anyedge, v0x171e340_69, v0x171e340_70, v0x171e340_71, v0x171e340_72;
v0x171e340_73 .array/port v0x171e340, 73;
v0x171e340_74 .array/port v0x171e340, 74;
v0x171e340_75 .array/port v0x171e340, 75;
v0x171e340_76 .array/port v0x171e340, 76;
E_0x17001c0/19 .event anyedge, v0x171e340_73, v0x171e340_74, v0x171e340_75, v0x171e340_76;
v0x171e340_77 .array/port v0x171e340, 77;
v0x171e340_78 .array/port v0x171e340, 78;
v0x171e340_79 .array/port v0x171e340, 79;
v0x171e340_80 .array/port v0x171e340, 80;
E_0x17001c0/20 .event anyedge, v0x171e340_77, v0x171e340_78, v0x171e340_79, v0x171e340_80;
v0x171e340_81 .array/port v0x171e340, 81;
v0x171e340_82 .array/port v0x171e340, 82;
v0x171e340_83 .array/port v0x171e340, 83;
v0x171e340_84 .array/port v0x171e340, 84;
E_0x17001c0/21 .event anyedge, v0x171e340_81, v0x171e340_82, v0x171e340_83, v0x171e340_84;
v0x171e340_85 .array/port v0x171e340, 85;
v0x171e340_86 .array/port v0x171e340, 86;
v0x171e340_87 .array/port v0x171e340, 87;
v0x171e340_88 .array/port v0x171e340, 88;
E_0x17001c0/22 .event anyedge, v0x171e340_85, v0x171e340_86, v0x171e340_87, v0x171e340_88;
v0x171e340_89 .array/port v0x171e340, 89;
v0x171e340_90 .array/port v0x171e340, 90;
v0x171e340_91 .array/port v0x171e340, 91;
v0x171e340_92 .array/port v0x171e340, 92;
E_0x17001c0/23 .event anyedge, v0x171e340_89, v0x171e340_90, v0x171e340_91, v0x171e340_92;
v0x171e340_93 .array/port v0x171e340, 93;
v0x171e340_94 .array/port v0x171e340, 94;
v0x171e340_95 .array/port v0x171e340, 95;
v0x171e340_96 .array/port v0x171e340, 96;
E_0x17001c0/24 .event anyedge, v0x171e340_93, v0x171e340_94, v0x171e340_95, v0x171e340_96;
v0x171e340_97 .array/port v0x171e340, 97;
v0x171e340_98 .array/port v0x171e340, 98;
v0x171e340_99 .array/port v0x171e340, 99;
v0x171e340_100 .array/port v0x171e340, 100;
E_0x17001c0/25 .event anyedge, v0x171e340_97, v0x171e340_98, v0x171e340_99, v0x171e340_100;
v0x171e340_101 .array/port v0x171e340, 101;
v0x171e340_102 .array/port v0x171e340, 102;
v0x171e340_103 .array/port v0x171e340, 103;
v0x171e340_104 .array/port v0x171e340, 104;
E_0x17001c0/26 .event anyedge, v0x171e340_101, v0x171e340_102, v0x171e340_103, v0x171e340_104;
v0x171e340_105 .array/port v0x171e340, 105;
v0x171e340_106 .array/port v0x171e340, 106;
v0x171e340_107 .array/port v0x171e340, 107;
v0x171e340_108 .array/port v0x171e340, 108;
E_0x17001c0/27 .event anyedge, v0x171e340_105, v0x171e340_106, v0x171e340_107, v0x171e340_108;
v0x171e340_109 .array/port v0x171e340, 109;
v0x171e340_110 .array/port v0x171e340, 110;
v0x171e340_111 .array/port v0x171e340, 111;
v0x171e340_112 .array/port v0x171e340, 112;
E_0x17001c0/28 .event anyedge, v0x171e340_109, v0x171e340_110, v0x171e340_111, v0x171e340_112;
v0x171e340_113 .array/port v0x171e340, 113;
v0x171e340_114 .array/port v0x171e340, 114;
v0x171e340_115 .array/port v0x171e340, 115;
v0x171e340_116 .array/port v0x171e340, 116;
E_0x17001c0/29 .event anyedge, v0x171e340_113, v0x171e340_114, v0x171e340_115, v0x171e340_116;
v0x171e340_117 .array/port v0x171e340, 117;
v0x171e340_118 .array/port v0x171e340, 118;
v0x171e340_119 .array/port v0x171e340, 119;
v0x171e340_120 .array/port v0x171e340, 120;
E_0x17001c0/30 .event anyedge, v0x171e340_117, v0x171e340_118, v0x171e340_119, v0x171e340_120;
v0x171e340_121 .array/port v0x171e340, 121;
v0x171e340_122 .array/port v0x171e340, 122;
v0x171e340_123 .array/port v0x171e340, 123;
v0x171e340_124 .array/port v0x171e340, 124;
E_0x17001c0/31 .event anyedge, v0x171e340_121, v0x171e340_122, v0x171e340_123, v0x171e340_124;
v0x171e340_125 .array/port v0x171e340, 125;
v0x171e340_126 .array/port v0x171e340, 126;
v0x171e340_127 .array/port v0x171e340, 127;
E_0x17001c0/32 .event anyedge, v0x171e340_125, v0x171e340_126, v0x171e340_127;
E_0x17001c0 .event/or E_0x17001c0/0, E_0x17001c0/1, E_0x17001c0/2, E_0x17001c0/3, E_0x17001c0/4, E_0x17001c0/5, E_0x17001c0/6, E_0x17001c0/7, E_0x17001c0/8, E_0x17001c0/9, E_0x17001c0/10, E_0x17001c0/11, E_0x17001c0/12, E_0x17001c0/13, E_0x17001c0/14, E_0x17001c0/15, E_0x17001c0/16, E_0x17001c0/17, E_0x17001c0/18, E_0x17001c0/19, E_0x17001c0/20, E_0x17001c0/21, E_0x17001c0/22, E_0x17001c0/23, E_0x17001c0/24, E_0x17001c0/25, E_0x17001c0/26, E_0x17001c0/27, E_0x17001c0/28, E_0x17001c0/29, E_0x17001c0/30, E_0x17001c0/31, E_0x17001c0/32;
S_0x171dd80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x171d630;
 .timescale 0 0;
v0x171df80_0 .var/2s "i", 31 0;
S_0x171fe50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x16f8340;
 .timescale -12 -12;
E_0x17004b0 .event anyedge, v0x1720c50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1720c50_0;
    %nor/r;
    %assign/vec4 v0x1720c50_0, 0;
    %wait E_0x17004b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x171b3e0;
T_4 ;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171cc90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x171cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c7e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x171c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x171b990_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x171b650;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x171be90;
    %join;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c7e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x171c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c7e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x171cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171cc90_0, 0;
    %wait E_0x169c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9b40;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9b40;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x171be90;
    %join;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x171c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171c7e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x171cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171cc90_0, 0;
    %wait E_0x169c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171c8b0_0, 0;
    %wait E_0x16b9b40;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9b40;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x171cb00_0, 0;
    %wait E_0x16b9b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171d160_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9b40;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x171be90;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b9d90;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x171d160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171d0c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x171cf30_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x171c740_0, 0;
    %assign/vec4 v0x171c7e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x171cb00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x171cc90_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x16a95f0;
T_5 ;
    %wait E_0x16ba8f0;
    %load/vec4 v0x171a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x16af9b0;
    %jmp t_0;
    .scope S_0x16af9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16e7410_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x16e7410_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x16e7410_0;
    %store/vec4a v0x171a7e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x16e7410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16e7410_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x16a95f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x171a980_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x171ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x171a980_0;
    %load/vec4 v0x171ac20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x171a980_0, 0;
T_5.5 ;
    %load/vec4 v0x171b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171a7e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x171b100_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171a7e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x171a7e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171a7e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x171b100_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171a7e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x171ae80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x171a7e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x171af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x171ada0_0;
    %load/vec4 v0x171b100_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x171a980_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x171d630;
T_6 ;
    %wait E_0x17001c0;
    %load/vec4 v0x171f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x171f530_0;
    %load/vec4 v0x171e2a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171e340, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x171f640_0, 0, 1;
    %load/vec4 v0x171e2a0_0;
    %store/vec4 v0x171f400_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171f640_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x171f400_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x171d630;
T_7 ;
    %wait E_0x16ba8f0;
    %load/vec4 v0x171e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x171e2a0_0, 0;
    %fork t_3, S_0x171dd80;
    %jmp t_2;
    .scope S_0x171dd80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171df80_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x171df80_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x171df80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x171e340, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171df80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171df80_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x171d630;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x171fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x171fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171e340, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171e340, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %pad/u 1;
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x171e340, 4, 5;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171e340, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x171e340, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %subi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %pad/u 1;
    %load/vec4 v0x171f9a0_0;
    %load/vec4 v0x171f7f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x171e340, 4, 5;
T_7.8 ;
    %load/vec4 v0x171f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x171f7f0_0;
    %assign/vec4 v0x171e2a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x171e2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x171fab0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x171e2a0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16f8340;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17206a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1720c50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x16f8340;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x17206a0_0;
    %inv;
    %store/vec4 v0x17206a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x16f8340;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x171c5a0_0, v0x1720ec0_0, v0x17206a0_0, v0x1720600_0, v0x1720b10_0, v0x1720930_0, v0x1721220_0, v0x1721180_0, v0x1721020_0, v0x1720f60_0, v0x17210c0_0, v0x1720a70_0, v0x17209d0_0, v0x1720890_0, v0x1720740_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x16f8340;
T_11 ;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x16f8340;
T_12 ;
    %wait E_0x16b9d90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1720bb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
    %load/vec4 v0x1720d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1720bb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1720a70_0;
    %load/vec4 v0x1720a70_0;
    %load/vec4 v0x17209d0_0;
    %xor;
    %load/vec4 v0x1720a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1720890_0;
    %load/vec4 v0x1720890_0;
    %load/vec4 v0x1720740_0;
    %xor;
    %load/vec4 v0x1720890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1720bb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720bb0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response24/top_module.sv";
