<map id="lib/Target/AMDGPU/SIFrameLowering.h" name="lib/Target/AMDGPU/SIFrameLowering.h">
<area shape="rect" id="node1" title=" " alt="" coords="6853,5,7056,47"/>
<area shape="rect" id="node2" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6747,95,7000,121"/>
<area shape="rect" id="node33" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="12213,169,12416,211"/>
<area shape="rect" id="node3" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5,169,272,211"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="296,169,533,211"/>
<area shape="rect" id="node5" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="558,169,813,211"/>
<area shape="rect" id="node6" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="837,177,1133,203"/>
<area shape="rect" id="node7" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="1158,169,1429,211"/>
<area shape="rect" id="node8" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1453,169,1752,211"/>
<area shape="rect" id="node9" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1776,169,2008,211"/>
<area shape="rect" id="node10" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="2032,169,2264,211"/>
<area shape="rect" id="node11" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="2288,169,2520,211"/>
<area shape="rect" id="node12" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="2544,169,2771,211"/>
<area shape="rect" id="node13" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="2795,169,3042,211"/>
<area shape="rect" id="node14" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="3066,169,3329,211"/>
<area shape="rect" id="node15" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="3353,177,3676,203"/>
<area shape="rect" id="node16" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="3701,169,3937,211"/>
<area shape="rect" id="node17" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="3961,169,4191,211"/>
<area shape="rect" id="node18" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4215,169,4478,211"/>
<area shape="rect" id="node19" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4502,169,4735,211"/>
<area shape="rect" id="node20" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4759,169,5022,211"/>
<area shape="rect" id="node21" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="5046,169,5306,211"/>
<area shape="rect" id="node22" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="5330,169,5598,211"/>
<area shape="rect" id="node23" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="5623,169,5871,211"/>
<area shape="rect" id="node24" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="5895,177,6185,203"/>
<area shape="rect" id="node25" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="6209,169,6433,211"/>
<area shape="rect" id="node26" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6458,177,6750,203"/>
<area shape="rect" id="node27" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="6774,169,6973,211"/>
<area shape="rect" id="node28" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="6997,169,7200,211"/>
<area shape="rect" id="node29" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="7225,169,7445,211"/>
<area shape="rect" id="node30" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="7469,177,7755,203"/>
<area shape="rect" id="node31" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="7779,177,8066,203"/>
<area shape="rect" id="node32" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="8090,169,8278,211"/>
<area shape="rect" id="node34" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="8302,169,8501,211"/>
<area shape="rect" id="node35" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8525,169,8723,211"/>
<area shape="rect" id="node36" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8747,169,8938,211"/>
<area shape="rect" id="node37" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8963,169,9152,211"/>
<area shape="rect" id="node38" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="9176,169,9368,211"/>
<area shape="rect" id="node39" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="9392,169,9592,211"/>
<area shape="rect" id="node40" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="9616,169,9816,211"/>
<area shape="rect" id="node41" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="9840,169,10040,211"/>
<area shape="rect" id="node42" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="10065,169,10279,211"/>
<area shape="rect" id="node43" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="10304,169,10501,211"/>
<area shape="rect" id="node44" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="10526,169,10746,211"/>
<area shape="rect" id="node45" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="10770,169,10990,211"/>
<area shape="rect" id="node46" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="11014,169,11234,211"/>
<area shape="rect" id="node47" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="11259,169,11480,211"/>
<area shape="rect" id="node48" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from being resc..." alt="" coords="11504,169,11693,211"/>
<area shape="rect" id="node49" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="11717,169,11952,211"/>
<area shape="rect" id="node50" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="11977,169,12189,211"/>
</map>
