{
  "module_name": "fimc-lite-reg.h",
  "hash_id": "be83ce0a83a813d785f091a25f6fac7d6fa29f7ba70c40496b22eb70df6416b6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/exynos4-is/fimc-lite-reg.h",
  "human_readable_source": " \n \n\n#ifndef FIMC_LITE_REG_H_\n#define FIMC_LITE_REG_H_\n\n#include <linux/bitops.h>\n\n#include \"fimc-lite.h\"\n\n \n#define FLITE_REG_CISRCSIZE\t\t\t0x00\n#define FLITE_REG_CISRCSIZE_ORDER422_IN_YCBYCR\t(0 << 14)\n#define FLITE_REG_CISRCSIZE_ORDER422_IN_YCRYCB\t(1 << 14)\n#define FLITE_REG_CISRCSIZE_ORDER422_IN_CBYCRY\t(2 << 14)\n#define FLITE_REG_CISRCSIZE_ORDER422_IN_CRYCBY\t(3 << 14)\n#define FLITE_REG_CISRCSIZE_ORDER422_MASK\t(0x3 << 14)\n#define FLITE_REG_CISRCSIZE_SIZE_CAM_MASK\t(0x3fff << 16 | 0x3fff)\n\n \n#define FLITE_REG_CIGCTRL\t\t\t0x04\n#define FLITE_REG_CIGCTRL_YUV422_1P\t\t(0x1e << 24)\n#define FLITE_REG_CIGCTRL_RAW8\t\t\t(0x2a << 24)\n#define FLITE_REG_CIGCTRL_RAW10\t\t\t(0x2b << 24)\n#define FLITE_REG_CIGCTRL_RAW12\t\t\t(0x2c << 24)\n#define FLITE_REG_CIGCTRL_RAW14\t\t\t(0x2d << 24)\n \n#define FLITE_REG_CIGCTRL_USER(x)\t\t((0x30 + x - 1) << 24)\n#define FLITE_REG_CIGCTRL_FMT_MASK\t\t(0x3f << 24)\n#define FLITE_REG_CIGCTRL_SHADOWMASK_DISABLE\tBIT(21)\n#define FLITE_REG_CIGCTRL_ODMA_DISABLE\t\tBIT(20)\n#define FLITE_REG_CIGCTRL_SWRST_REQ\t\tBIT(19)\n#define FLITE_REG_CIGCTRL_SWRST_RDY\t\tBIT(18)\n#define FLITE_REG_CIGCTRL_SWRST\t\t\tBIT(17)\n#define FLITE_REG_CIGCTRL_TEST_PATTERN_COLORBAR\tBIT(15)\n#define FLITE_REG_CIGCTRL_INVPOLPCLK\t\tBIT(14)\n#define FLITE_REG_CIGCTRL_INVPOLVSYNC\t\tBIT(13)\n#define FLITE_REG_CIGCTRL_INVPOLHREF\t\tBIT(12)\n \n#define FLITE_REG_CIGCTRL_IRQ_LASTEN\t\tBIT(8)\n#define FLITE_REG_CIGCTRL_IRQ_ENDEN\t\tBIT(7)\n#define FLITE_REG_CIGCTRL_IRQ_STARTEN\t\tBIT(6)\n#define FLITE_REG_CIGCTRL_IRQ_OVFEN\t\tBIT(5)\n#define FLITE_REG_CIGCTRL_IRQ_DISABLE_MASK\t(0xf << 5)\n#define FLITE_REG_CIGCTRL_SELCAM_MIPI\t\tBIT(3)\n\n \n#define FLITE_REG_CIIMGCPT\t\t\t0x08\n#define FLITE_REG_CIIMGCPT_IMGCPTEN\t\tBIT(31)\n#define FLITE_REG_CIIMGCPT_CPT_FREN\t\tBIT(25)\n#define FLITE_REG_CIIMGCPT_CPT_MOD_FRCNT\t(1 << 18)\n#define FLITE_REG_CIIMGCPT_CPT_MOD_FREN\t\t(0 << 18)\n\n \n#define FLITE_REG_CICPTSEQ\t\t\t0x0c\n\n \n#define FLITE_REG_CIWDOFST\t\t\t0x10\n#define FLITE_REG_CIWDOFST_WINOFSEN\t\tBIT(31)\n#define FLITE_REG_CIWDOFST_CLROVIY\t\tBIT(31)\n#define FLITE_REG_CIWDOFST_CLROVFICB\t\tBIT(15)\n#define FLITE_REG_CIWDOFST_CLROVFICR\t\tBIT(14)\n#define FLITE_REG_CIWDOFST_OFST_MASK\t\t((0x1fff << 16) | 0x1fff)\n\n \n#define FLITE_REG_CIWDOFST2\t\t\t0x14\n\n \n#define FLITE_REG_CIODMAFMT\t\t\t0x18\n#define FLITE_REG_CIODMAFMT_RAW_CON\t\tBIT(15)\n#define FLITE_REG_CIODMAFMT_PACK12\t\tBIT(14)\n#define FLITE_REG_CIODMAFMT_YCBYCR\t\t(0 << 4)\n#define FLITE_REG_CIODMAFMT_YCRYCB\t\t(1 << 4)\n#define FLITE_REG_CIODMAFMT_CBYCRY\t\t(2 << 4)\n#define FLITE_REG_CIODMAFMT_CRYCBY\t\t(3 << 4)\n#define FLITE_REG_CIODMAFMT_YCBCR_ORDER_MASK\t(0x3 << 4)\n\n \n#define FLITE_REG_CIOCAN\t\t\t0x20\n#define FLITE_REG_CIOCAN_MASK\t\t\t((0x3fff << 16) | 0x3fff)\n\n \n#define FLITE_REG_CIOOFF\t\t\t0x24\n#define FLITE_REG_CIOOFF_MASK\t\t\t((0x3fff << 16) | 0x3fff)\n\n \n#define FLITE_REG_CIOSA\t\t\t\t0x30\n\n \n#define FLITE_REG_CISTATUS\t\t\t0x40\n#define FLITE_REG_CISTATUS_MIPI_VVALID\t\tBIT(22)\n#define FLITE_REG_CISTATUS_MIPI_HVALID\t\tBIT(21)\n#define FLITE_REG_CISTATUS_MIPI_DVALID\t\tBIT(20)\n#define FLITE_REG_CISTATUS_ITU_VSYNC\t\tBIT(14)\n#define FLITE_REG_CISTATUS_ITU_HREFF\t\tBIT(13)\n#define FLITE_REG_CISTATUS_OVFIY\t\tBIT(10)\n#define FLITE_REG_CISTATUS_OVFICB\t\tBIT(9)\n#define FLITE_REG_CISTATUS_OVFICR\t\tBIT(8)\n#define FLITE_REG_CISTATUS_IRQ_SRC_OVERFLOW\tBIT(7)\n#define FLITE_REG_CISTATUS_IRQ_SRC_LASTCAPEND\tBIT(6)\n#define FLITE_REG_CISTATUS_IRQ_SRC_FRMSTART\tBIT(5)\n#define FLITE_REG_CISTATUS_IRQ_SRC_FRMEND\tBIT(4)\n#define FLITE_REG_CISTATUS_IRQ_CAM\t\tBIT(0)\n#define FLITE_REG_CISTATUS_IRQ_MASK\t\t(0xf << 4)\n\n \n#define FLITE_REG_CISTATUS2\t\t\t0x44\n#define FLITE_REG_CISTATUS2_LASTCAPEND\t\tBIT(1)\n#define FLITE_REG_CISTATUS2_FRMEND\t\tBIT(0)\n\n \n#define FLITE_REG_CITHOLD\t\t\t0xf0\n#define FLITE_REG_CITHOLD_W_QOS_EN\t\tBIT(30)\n\n \n#define FLITE_REG_CIGENERAL\t\t\t0xfc\n \n#define FLITE_REG_CIGENERAL_CAM_B\t\tBIT(0)\n\n#define FLITE_REG_CIFCNTSEQ\t\t\t0x100\n#define FLITE_REG_CIOSAN(x)\t\t\t(0x200 + (4 * (x)))\n\n \nvoid flite_hw_reset(struct fimc_lite *dev);\nvoid flite_hw_clear_pending_irq(struct fimc_lite *dev);\nu32 flite_hw_get_interrupt_source(struct fimc_lite *dev);\nvoid flite_hw_clear_last_capture_end(struct fimc_lite *dev);\nvoid flite_hw_set_interrupt_mask(struct fimc_lite *dev);\nvoid flite_hw_capture_start(struct fimc_lite *dev);\nvoid flite_hw_capture_stop(struct fimc_lite *dev);\nvoid flite_hw_set_camera_bus(struct fimc_lite *dev,\n\t\t\t     struct fimc_source_info *s_info);\nvoid flite_hw_set_camera_polarity(struct fimc_lite *dev,\n\t\t\t\t  struct fimc_source_info *cam);\nvoid flite_hw_set_window_offset(struct fimc_lite *dev, struct flite_frame *f);\nvoid flite_hw_set_source_format(struct fimc_lite *dev, struct flite_frame *f);\n\nvoid flite_hw_set_output_dma(struct fimc_lite *dev, struct flite_frame *f,\n\t\t\t     bool enable);\nvoid flite_hw_set_dma_window(struct fimc_lite *dev, struct flite_frame *f);\nvoid flite_hw_set_test_pattern(struct fimc_lite *dev, bool on);\nvoid flite_hw_dump_regs(struct fimc_lite *dev, const char *label);\nvoid flite_hw_set_dma_buffer(struct fimc_lite *dev, struct flite_buffer *buf);\nvoid flite_hw_mask_dma_buffer(struct fimc_lite *dev, u32 index);\n\nstatic inline void flite_hw_set_dma_buf_mask(struct fimc_lite *dev, u32 mask)\n{\n\twritel(mask, dev->regs + FLITE_REG_CIFCNTSEQ);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}