Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan 16 21:39:50 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file miniRV_SoC_control_sets_placed.rpt
| Design       : miniRV_SoC
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   161 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           26 |
| No           | No                    | Yes                    |             612 |          258 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |             992 |          481 |
| Yes          | No                    | Yes                    |             776 |          270 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+
|                Clock Signal               |                                         Enable Signal                                         |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+
|  Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0 |                                                                                               | Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             | UART_0/uart_tx_i_1_n_0                                                                        | fpga_rst_IBUF                            |                1 |              1 |
|  cpu_clk_BUFG                             | Digital_LED_0/cnt_end                                                                         | Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             | Digital_LED_0/cnt_end                                                                         | Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             | Digital_LED_0/cnt_end                                                                         | Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             | Digital_LED_0/cnt_end                                                                         | Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             |                                                                                               | Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             |                                                                                               | Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             |                                                                                               | Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0 |                                                                                               | Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0 |                                                                                               | Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0 |                                                                                               | Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             |                                                                                               | Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  cpu_clk_BUFG                             | UART_0/rx_bit_cnt[3]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                1 |              4 |
|  cpu_clk_BUFG                             | UART_0/tx_bit_cnt[3]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                1 |              4 |
|  cpu_clk_BUFG                             | Keypad4x4_0/stable_frames[2]_i_1_n_0                                                          | fpga_rst_IBUF                            |                2 |              4 |
|  cpu_clk_BUFG                             | Keypad4x4_0/frame_code                                                                        | fpga_rst_IBUF                            |                2 |              4 |
|  cpu_clk_BUFG                             | Keypad4x4_0/last_frame_code                                                                   | fpga_rst_IBUF                            |                1 |              4 |
|  cpu_clk_BUFG                             | Keypad4x4_0/idle_line                                                                         | fpga_rst_IBUF                            |                1 |              5 |
|  cpu_clk_BUFG                             | UART_0/rx_wr_ptr                                                                              | fpga_rst_IBUF                            |                3 |              5 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/keyvalue_latched_reg[31][0]                                                 | fpga_rst_IBUF                            |                2 |              5 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/rx_rd_ptr_reg[4][0]                                                         | fpga_rst_IBUF                            |                1 |              5 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[0][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[10][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[12][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[13][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_shift_reg                                                                           | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[9][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                4 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[8][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                4 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[6][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[5][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[7][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                5 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[4][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[3][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[2][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[15][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[14][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                3 |              8 |
|  cpu_clk_BUFG                             | UART_0/tx_shift_reg[7]_i_1_n_0                                                                | fpga_rst_IBUF                            |                3 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[1][7]_i_1_n_0                                                                  | fpga_rst_IBUF                            |                1 |              8 |
|  cpu_clk_BUFG                             | UART_0/rx_fifo[11][7]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                2 |              8 |
|  cpu_clk_BUFG                             | Keypad4x4_0/row_dbg_latched                                                                   | fpga_rst_IBUF                            |                4 |             12 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/baud_div_reg[15][0]                                                         | fpga_rst_IBUF                            |                6 |             16 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/cmp_reg_reg[0][0]                                                           | WDT_0/AR[0]                              |                6 |             16 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/ctrl_reg_reg[15][0]                                                         | WDT_0/AR[0]                              |                8 |             16 |
|  cpu_clk_BUFG                             | Digital_LED_0/cnt_end                                                                         | fpga_rst_IBUF                            |                4 |             16 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/max_reg_reg[15][0]                                                          | WDT_0/AR[0]                              |                5 |             16 |
|  cpu_clk_BUFG                             | UART_0/rx_clk_cnt[15]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                3 |             16 |
|  cpu_clk_BUFG                             |                                                                                               | WDT_0/AR[0]                              |                2 |             16 |
|  cpu_clk_BUFG                             | UART_0/tx_clk_cnt[15]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                3 |             16 |
|  cpu_clk_BUFG                             | Button_0/timer[1][18]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                4 |             19 |
|  cpu_clk_BUFG                             | Button_0/timer[3][18]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                4 |             19 |
|  cpu_clk_BUFG                             | Button_0/timer[0][18]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                4 |             19 |
|  cpu_clk_BUFG                             | Button_0/timer[2][18]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                4 |             19 |
|  cpu_clk_BUFG                             | Button_0/timer[4][18]_i_1_n_0                                                                 | fpga_rst_IBUF                            |                4 |             19 |
|  cpu_clk_BUFG                             | WDT_0/counter[23]_i_1_n_0                                                                     | fpga_rst_IBUF                            |                6 |             24 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/led_reg[23][0]                                                              | fpga_rst_IBUF                            |               17 |             24 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[15][31]                                                              |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[16][31]                                                              |                                          |               15 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[21][31]                                                              |                                          |               19 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[20][31]                                                              |                                          |               13 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[8][31]                                                               |                                          |               17 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[9][31]                                                               |                                          |               19 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[1][31]                                                               |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[19][31]                                                              |                                          |               12 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[18][31]                                                              |                                          |               15 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[17][31]                                                              |                                          |               16 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[31][31]                                                              |                                          |               19 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[12][31]                                                              |                                          |               12 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[26][31]                                                              |                                          |               15 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[27][31]                                                              |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[28][31]                                                              |                                          |               16 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[29][31]                                                              |                                          |               17 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[2][31]                                                               |                                          |               13 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[25][31]                                                              |                                          |               16 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[30][31]                                                              |                                          |               20 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[22][31]                                                              |                                          |               20 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[3][31]                                                               |                                          |               13 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[4][31]                                                               |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[5][31]                                                               |                                          |               12 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[6][31]                                                               |                                          |               19 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[7][31]                                                               |                                          |               18 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[24][31]                                                              |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[23][31]                                                              |                                          |               21 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[13][31]                                                              |                                          |               13 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[11][31]                                                              |                                          |               12 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[10][31]                                                              |                                          |               15 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_MEM_WB/rf_reg[14][31]                                                              |                                          |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/vector_reg_reg[31][0]                                                       | fpga_rst_IBUF                            |               23 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/epc_reg_reg[31][0]                                                          | fpga_rst_IBUF                            |                5 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/cause_reg_reg[31][0]                                                        | fpga_rst_IBUF                            |               20 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/FRE_reg[31][0]                                                              | fpga_rst_IBUF                            |               14 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/E[0]                                                                        | fpga_rst_IBUF                            |                9 |             32 |
|  cpu_clk_BUFG                             | Core_cpu/U_EX_MEM/CMP_reg[31][0]                                                              | fpga_rst_IBUF                            |               11 |             32 |
|  cpu_clk_BUFG                             | Timer_0/CNT0[0]_i_1_n_0                                                                       | fpga_rst_IBUF                            |                8 |             32 |
| ~cpu_clk_BUFG                             |                                                                                               |                                          |               26 |             64 |
|  cpu_clk_BUFG                             | Core_cpu/U_ID_EX/E[0]                                                                         | fpga_rst_IBUF                            |               40 |             96 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                                          |               32 |            128 |
|  cpu_clk_BUFG                             | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                                          |               32 |            128 |
|  cpu_clk_BUFG                             |                                                                                               | fpga_rst_IBUF                            |              252 |            592 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 4      |                     5 |
| 5      |                     4 |
| 8      |                    18 |
| 12     |                     1 |
| 16+    |                   120 |
+--------+-----------------------+


