[{"post_class":"system-knowledge","post_class_tag":"Technical Posts","modules":[{"post_module_name":"计算机体系架构","post_module_url_prefix":"Architecture","posts":[{"post_name_url":"1_Architecture_Intro_And_ISA/index.html","external_link":"","post_title":"Chapter 1: 体系架构 (Architecture) 导论 与 指令集体系结构 (ISA)","post_brief":"简要介绍了体系架构的基本内容，以及 ISA 的基本概念，作为导论","keyword":["isa","architecture","架构","体系"]},{"post_name_url":"2_Quantify/index.html","external_link":"","post_title":"Chapter 2: 量化研究方法","post_brief":"讨论了基本的量化计算机运行性能的研究方法","keyword":["quantify","量化"]},{"post_name_url":"3_MIPS_ISA/index.html","external_link":"","post_title":"Chapter 3: MIPS 精简指令集","post_brief":"为了后面能够理解 MIPS 处理器的设计，我们需要先过一遍 MIPS 精简指令集的大致组成","keyword":["mips","isa","指令集"]},{"post_name_url":"4_MIPS_Single_Cycle/index.html","external_link":"","post_title":"Chapter 4: 单周期 MIPS 处理器的设计","post_brief":"描述了单周期 MIPS 处理器的构建原理","keyword":["mips","isa","指令集","单周期","处理器"]},{"post_name_url":"5_MIPS_Multiple_Cycle/index.html","external_link":"","post_title":"Chapter 5: 多周期 MIPS 处理器的设计","post_brief":"描述了多周期 MIPS 处理器的构建原理","keyword":["mips","isa","指令集","多周期","处理器"]},{"post_name_url":"6_MIPS_Pipeline/index.html","external_link":"","post_title":"Chapter 6: 流水线 MIPS 处理器的设计","post_brief":"描述了流水线 MIPS 处理器的构建原理","keyword":["mips","isa","指令集","流水线","pipeline","处理器"]},{"post_name_url":"7_MIPS_Out_of_Order/index.html","external_link":"","post_title":"Chapter 7: 指令级并行技术与 MIPS 指令乱序执行","post_brief":"描述了流水线 MIPS 处理器的构建原理","keyword":["mips","isa","乱序","并行","处理器"]}]},{"post_module_name":"数字逻辑电路基础","post_module_url_prefix":"Digtal_And_Compter_Arch_Basic","posts":[{"post_name_url":"1_Combinational_Circuit/index.html","external_link":"","post_title":"Chapter 1: 组合逻辑电路","post_brief":"介绍组合逻辑电路的功能规范和时序规范","keyword":["组合逻辑","数字电路"]},{"post_name_url":"2_Sequential_Circuit/index.html","external_link":"","post_title":"Chapter 2: 时序逻辑电路","post_brief":"介绍时序逻辑电路的功能规范和时序规范","keyword":["时序逻辑","数字电路"]},{"post_name_url":"3_Number_System/index.html","external_link":"","post_title":"Chapter 3: 数值系统","post_brief":"介绍计算机底层所使用的数值系统","keyword":["数值","补码","二进制","浮点","数字电路"]},{"post_name_url":"4_Digtal_Module/index.html","external_link":"","post_title":"Chapter 4: 数字模块","post_brief":"基于组合逻辑电路和时序逻辑电路基础，介绍各种数字模块，作为介绍计算机体系结构的铺垫","keyword":["数字模块","数字电路","加法器","全加器","ALU","减法器"]},{"post_name_url":"5_Verilog_Language/index.html","external_link":"","post_title":"Verilog HDL 基础知识","post_brief":"介绍了 Verilog HDL 的基本知识","keyword":["数字模块","数字电路","verilog","hdl","fpga","hdlbits"]},{"post_name_url":"FPGA_PCIe_Development/index.html","external_link":"","post_title":"如何在 FPGA 板卡实现 PCIe 功能以及在 Linux 上开发设备驱动","post_brief":"介绍了如何在 Xilinx K7 FPGA 上添加 PCIe 功能，以及在 Linux 端开发了相应的设备驱动","keyword":["pcie","fpga","linux","module","driver","ip","xilinx","vivado","驱动"]},{"post_name_url":"Vivado_Ubuntu_Installation/index.html","external_link":"","post_title":"在 Ubuntu 20.04 上安装 Vivado","post_brief":"介绍了如何在 Ubuntu 20.04 操作系统上安装 Vivado，以及介绍了如何将其作为远程的服务器进行远程接入，以实现本地综合和编译完成后 bitstream 的上传","keyword":["vivado","ubuntu","install","installation","安装"]}]},{"post_module_name":"协议","post_module_url_prefix":"Protocol","posts":[{"post_name_url":"PCIe_Turtorial_1/file.pdf","external_link":"","post_title":"存储随笔 - PCIe 科普教程","post_brief":"介绍了 PCIe 总线的基础知识","origin":false,"keyword":["pcie","pci","bus","总线"]},{"post_name_url":"Ethernet_Basic_Architecture/index.html","external_link":"","post_title":"Ethernet 基本架构解析","post_brief":"介绍了 Ethernet 的基本结构，包括数据链路层和物理层的相关接口等","origin":true,"keyword":["ethernet","eth","net","network","mii","gmii","xmii","mdi","sfp","10g","pcs","pma","pmd","phy","packet","frame","以太"]}]},{"post_module_name":"Corundum 开源 NIC 硬件","post_module_url_prefix":"Corundum","posts":[{"post_name_url":"1_Env_Setup/index.html","external_link":"","post_title":"1. 搭建 Corundum CR/仿真/综合/构建 环境","post_brief":"阐述了为 Corundum 搭建 CR/仿真/综合/构建 环境的过程","origin":true,"date":"May.28, 2023","language":"cn","keyword":["fpga","corundum","nic","smart","xilinx","vivado","verilog","hdl"]},{"post_name_url":"2_Top_Overview/index.html","external_link":"","post_title":"2. Corundum Hierarchy Overview","post_brief":"对 Corundum 中包含的 Modules 之间的关系进行 Top-down 阐述","origin":true,"date":"May.28, 2023","language":"cn","keyword":["fpga","corundum","nic","smart","xilinx","vivado","verilog","hdl"]},{"post_name_url":"3_Level_1_FPGA_V/index.html","external_link":"","post_title":"3. Level 1 - fpga.v","post_brief":"以 U250 板卡为例，对 Corundum 在顶层的模块组成进行了分析","origin":true,"date":"July 15, 2023","language":"cn","keyword":["fpga","corundum","xilinx","hdl","nic","smart","verilog"]},{"post_name_url":"3_1_CMAC_GTY/index.html","external_link":"","post_title":"3.1 Corundum Ethernet PHY & MAC","post_brief":"对 Corundum 在物理层和链路层数据帧处理部分的逻辑进行了学习","origin":true,"date":"May.28, 2023","language":"cn","keyword":["fpga","corundum","xilinx","hdl","nic","smart","verilog","eth","ethernet","phy","gty","qsfp","cmac","mac"]}]},{"post_module_name":"Xilinx FPGA","post_module_url_prefix":"Xilinx_FPGA","posts":[{"post_name_url":"UltraScale_Clock_Resource/index.html","external_link":"","post_title":"Ultrascale 时钟资源","post_brief":"探讨了Ultrascale 时钟资源","origin":true,"date":"July 16, 2023","language":"cn","keyword":["fpga","xilinx","clock","primitive","pin","ultra","scale","+"]}]}]},{"post_class":"paper-reading","post_class_tag":"Paper Reading Notes","modules":[]},{"post_class":"non-archived-knowledge","post_class_tag":"Non-archived Posts","modules":[]}]