// Seed: 1892185054
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_9 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd87
) (
    input supply0 id_0,
    input wire _id_1,
    logic id_7,
    input tri0 _id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5
);
  logic id_8[-1 : id_2  -  1];
  assign id_7[id_1 : 1] = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  reg id_9;
  initial
    id_9 <= id_7#(
        .id_4(-1'd0),
        .id_5(-1)
    );
endmodule
