INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/sim/pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/sim/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangqx/shanghaitech/FPGA/Lab/Lab 4/Systolic_Matrix_Multiplier/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
