TimeQuest Timing Analyzer report for oled_test
Wed May 29 03:34:41 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter[1]'
 12. Slow Model Setup: 'CLK_50'
 13. Slow Model Setup: 'spi_oled_control:oled|shifter_reset'
 14. Slow Model Hold: 'CLK_50'
 15. Slow Model Hold: 'counter[1]'
 16. Slow Model Hold: 'spi_oled_control:oled|shifter_reset'
 17. Slow Model Recovery: 'counter[1]'
 18. Slow Model Removal: 'counter[1]'
 19. Slow Model Minimum Pulse Width: 'CLK_50'
 20. Slow Model Minimum Pulse Width: 'counter[1]'
 21. Slow Model Minimum Pulse Width: 'spi_oled_control:oled|shifter_reset'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'counter[1]'
 32. Fast Model Setup: 'CLK_50'
 33. Fast Model Setup: 'spi_oled_control:oled|shifter_reset'
 34. Fast Model Hold: 'CLK_50'
 35. Fast Model Hold: 'counter[1]'
 36. Fast Model Hold: 'spi_oled_control:oled|shifter_reset'
 37. Fast Model Recovery: 'counter[1]'
 38. Fast Model Removal: 'counter[1]'
 39. Fast Model Minimum Pulse Width: 'CLK_50'
 40. Fast Model Minimum Pulse Width: 'counter[1]'
 41. Fast Model Minimum Pulse Width: 'spi_oled_control:oled|shifter_reset'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; oled_test                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; CLK_50                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50 }                              ;
; counter[1]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter[1] }                          ;
; spi_oled_control:oled|shifter_reset ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_oled_control:oled|shifter_reset } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 186.57 MHz ; 186.57 MHz      ; counter[1] ;                                                       ;
; 324.89 MHz ; 195.01 MHz      ; CLK_50     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; counter[1]                          ; -4.360 ; -100.343      ;
; CLK_50                              ; -2.078 ; -16.624       ;
; spi_oled_control:oled|shifter_reset ; -0.225 ; -1.286        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK_50                              ; -2.694 ; -2.694        ;
; counter[1]                          ; -1.131 ; -5.000        ;
; spi_oled_control:oled|shifter_reset ; -0.022 ; -0.071        ;
+-------------------------------------+--------+---------------+


+-------------------------------------+
; Slow Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; counter[1] ; -0.794 ; -9.741        ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; counter[1] ; 0.641 ; 0.000         ;
+------------+-------+---------------+


+--------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK_50                              ; -2.064 ; -152.683      ;
; counter[1]                          ; -2.064 ; -152.214      ;
; spi_oled_control:oled|shifter_reset ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter[1]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.360 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.320      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.212 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.171      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.193 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.079     ; 5.152      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -4.157 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 5.117      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.846 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.800      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.722 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.078     ; 4.682      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.579 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.533      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -3.436 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.084     ; 4.390      ;
; -2.851 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.006     ; 3.883      ;
; -2.851 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.006     ; 3.883      ;
; -2.588 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.612      ;
; -2.588 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.612      ;
; -2.527 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.551      ;
; -2.527 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.551      ;
; -2.513 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; 0.002      ; 3.553      ;
; -2.440 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.001     ; 3.477      ;
; -2.250 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.006     ; 3.282      ;
; -2.195 ; spi_oled_control:oled|state.wait4                                                                                                   ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.009     ; 3.224      ;
; -2.189 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.006     ; 3.221      ;
; -2.187 ; spi_oled_control:oled|state.wait3                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.211      ;
; -2.187 ; spi_oled_control:oled|state.wait3                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.211      ;
; -2.177 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.009     ; 3.206      ;
; -2.116 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.009     ; 3.145      ;
; -2.029 ; spi_oled_control:oled|state.wait5                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.053      ;
; -2.029 ; spi_oled_control:oled|state.wait5                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.014     ; 3.053      ;
; -2.015 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.010     ; 3.043      ;
; -2.015 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.010     ; 3.043      ;
; -2.015 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.010     ; 3.043      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.037     ; 3.001      ;
; 0.140  ; counter[0]                                                                                                                         ; counter[1]                                                                                                                         ; CLK_50       ; CLK_50      ; 1.000        ; 0.000      ; 0.898      ;
; 0.307  ; counter[0]                                                                                                                         ; counter[0]                                                                                                                         ; CLK_50       ; CLK_50      ; 1.000        ; 0.000      ; 0.731      ;
; 2.946  ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 0.500        ; 2.862      ; 0.731      ;
; 3.446  ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 1.000        ; 2.862      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'spi_oled_control:oled|shifter_reset'                                                                                                                                   ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                    ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.225 ; spi_oled_control:oled|shifter_data[7] ; spi_oled_control:oled|shifter_data_s[7]~1  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.803      ; 0.826      ;
; -0.194 ; spi_oled_control:oled|shifter_data[6] ; spi_oled_control:oled|shifter_data_s[6]~5  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.813      ; 0.814      ;
; -0.177 ; spi_oled_control:oled|shifter_data[5] ; spi_oled_control:oled|shifter_data_s[5]~9  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.788      ; 0.809      ;
; -0.151 ; spi_oled_control:oled|shifter_data[4] ; spi_oled_control:oled|shifter_data_s[4]~13 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.813      ; 0.812      ;
; -0.144 ; spi_oled_control:oled|shifter_data[3] ; spi_oled_control:oled|shifter_data_s[3]~17 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.837      ; 0.816      ;
; -0.142 ; spi_oled_control:oled|shifter_data[1] ; spi_oled_control:oled|shifter_data_s[1]~25 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.838      ; 0.816      ;
; -0.132 ; spi_oled_control:oled|shifter_data[0] ; spi_oled_control:oled|shifter_data_s[0]~29 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.830      ; 0.822      ;
; -0.121 ; spi_oled_control:oled|shifter_data[2] ; spi_oled_control:oled|shifter_data_s[2]~21 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.829      ; 0.810      ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.694 ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 0.000        ; 2.862      ; 0.731      ;
; -2.194 ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; -0.500       ; 2.862      ; 0.731      ;
; 0.445  ; counter[0]                                                                                                                         ; counter[0]                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; counter[0]                                                                                                                         ; counter[1]                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 0.898      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
; 2.788  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.037     ; 3.001      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter[1]'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.131 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_reset                                                                                                 ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.295      ; 1.727      ;
; -0.631 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_reset                                                                                                 ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.295      ; 1.727      ;
; -0.554 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 2.292      ;
; -0.553 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 2.293      ;
; -0.551 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 2.286      ;
; -0.540 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 2.297      ;
; -0.528 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|spi_mosi                                                                                                      ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 2.318      ;
; -0.404 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 2.442      ;
; -0.287 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 2.559      ;
; -0.236 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 2.601      ;
; -0.216 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 2.621      ;
; -0.054 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 2.292      ;
; -0.053 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 2.293      ;
; -0.051 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 2.286      ;
; -0.040 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 2.297      ;
; -0.028 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|spi_mosi                                                                                                      ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 2.318      ;
; 0.096  ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 2.442      ;
; 0.213  ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 2.559      ;
; 0.264  ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 2.601      ;
; 0.284  ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 2.621      ;
; 0.445  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|count[0]               ; spi_oled_control:oled|count[0]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|state.wait5            ; spi_oled_control:oled|state.wait5                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|state.wait1            ; spi_oled_control:oled|state.wait1                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|state.wait2            ; spi_oled_control:oled|state.wait2                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|state.wait3            ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|state.wait4            ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[1]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[0]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[1]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_counter[3]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_counter[2]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|vram_addr[0]           ; spi_oled_control:oled|vram_addr[0]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|spi_clk                ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_data[6]        ; spi_oled_control:oled|shifter_data[6]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_data[4]        ; spi_oled_control:oled|shifter_data[4]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|shifter_data[3]        ; spi_oled_control:oled|shifter_data[3]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|spi_mosi               ; spi_oled_control:oled|spi_mosi                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; spi_oled_control:oled|spi_data_or_command    ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.731      ;
; 0.620  ; spi_oled_control:oled|count[6]               ; spi_oled_control:oled|count[6]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.906      ;
; 0.630  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.916      ;
; 0.639  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[1]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.925      ;
; 0.639  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.925      ;
; 0.641  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.927      ;
; 0.652  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.938      ;
; 0.652  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.938      ;
; 0.654  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.940      ;
; 0.780  ; spi_oled_control:oled|state.wait4            ; spi_oled_control:oled|state.load_data                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.066      ;
; 0.805  ; spi_oled_control:oled|vram_addr[0]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.139      ;
; 0.816  ; spi_oled_control:oled|vram_addr[2]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.150      ;
; 0.818  ; spi_oled_control:oled|vram_addr[1]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.152      ;
; 0.922  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.set_page_column3                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.207      ;
; 0.922  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.load_data                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.207      ;
; 0.923  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.set_page_column2                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.208      ;
; 0.923  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait5                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.208      ;
; 0.924  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.209      ;
; 0.925  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.210      ;
; 0.926  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait2                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.211      ;
; 0.942  ; spi_oled_control:oled|state.wait2            ; spi_oled_control:oled|state.set_page_column2                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.228      ;
; 0.954  ; spi_oled_control:oled|state.set_page_column3 ; spi_oled_control:oled|shifter_data[7]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.240      ;
; 0.969  ; spi_oled_control:oled|state.wait1            ; spi_oled_control:oled|state.set_page_column                                                                                         ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.255      ;
; 0.970  ; spi_oled_control:oled|count[0]               ; spi_oled_control:oled|count[1]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.256      ;
; 0.972  ; spi_oled_control:oled|count[4]               ; spi_oled_control:oled|count[4]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; spi_oled_control:oled|vram_addr[1]           ; spi_oled_control:oled|vram_addr[1]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; spi_oled_control:oled|vram_addr[4]           ; spi_oled_control:oled|vram_addr[4]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.258      ;
; 0.973  ; spi_oled_control:oled|state.transfer_data    ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.259      ;
; 0.975  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; spi_oled_control:oled|vram_addr[6]           ; spi_oled_control:oled|vram_addr[6]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|state.wait1                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.266      ;
; 0.984  ; spi_oled_control:oled|state.set_page_column3 ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.270      ;
; 0.986  ; spi_oled_control:oled|vram_addr[8]           ; spi_oled_control:oled|vram_addr[8]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.272      ;
; 0.990  ; spi_oled_control:oled|state.wait3            ; spi_oled_control:oled|state.set_page_column3                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.276      ;
; 0.999  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.285      ;
; 1.000  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[1]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.286      ;
; 1.000  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.286      ;
; 1.002  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.288      ;
; 1.003  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.289      ;
; 1.003  ; spi_oled_control:oled|state.set_page_column2 ; spi_oled_control:oled|shifter_data[7]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.289      ;
; 1.006  ; spi_oled_control:oled|count[5]               ; spi_oled_control:oled|count[5]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.292      ;
; 1.012  ; spi_oled_control:oled|vram_addr[2]           ; spi_oled_control:oled|vram_addr[2]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; spi_oled_control:oled|vram_addr[3]           ; spi_oled_control:oled|vram_addr[3]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; spi_oled_control:oled|shifter_counter[2]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.298      ;
; 1.015  ; spi_oled_control:oled|count[3]               ; spi_oled_control:oled|count[3]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; spi_oled_control:oled|count[2]               ; spi_oled_control:oled|count[2]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; spi_oled_control:oled|vram_addr[5]           ; spi_oled_control:oled|vram_addr[5]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; spi_oled_control:oled|vram_addr[7]           ; spi_oled_control:oled|vram_addr[7]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; spi_oled_control:oled|vram_addr[9]           ; spi_oled_control:oled|vram_addr[9]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.305      ;
; 1.031  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|shifter_data[1]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 1.316      ;
; 1.035  ; spi_oled_control:oled|state.set_page_column2 ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.321      ;
; 1.042  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.328      ;
; 1.042  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.328      ;
; 1.043  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.329      ;
; 1.109  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_state[1]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 1.395      ;
; 1.118  ; spi_oled_control:oled|vram_addr[8]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.452      ;
; 1.118  ; spi_oled_control:oled|vram_addr[6]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.452      ;
; 1.124  ; spi_oled_control:oled|vram_addr[7]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.084      ; 1.458      ;
; 1.167  ; spi_oled_control:oled|vram_addr[2]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.076      ; 1.493      ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'spi_oled_control:oled|shifter_reset'                                                                                                                                    ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                    ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.022 ; spi_oled_control:oled|shifter_data[1] ; spi_oled_control:oled|shifter_data_s[1]~25 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.838      ; 0.816      ;
; -0.021 ; spi_oled_control:oled|shifter_data[3] ; spi_oled_control:oled|shifter_data_s[3]~17 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.837      ; 0.816      ;
; -0.019 ; spi_oled_control:oled|shifter_data[2] ; spi_oled_control:oled|shifter_data_s[2]~21 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.829      ; 0.810      ;
; -0.008 ; spi_oled_control:oled|shifter_data[0] ; spi_oled_control:oled|shifter_data_s[0]~29 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.830      ; 0.822      ;
; -0.001 ; spi_oled_control:oled|shifter_data[4] ; spi_oled_control:oled|shifter_data_s[4]~13 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.813      ; 0.812      ;
; 0.001  ; spi_oled_control:oled|shifter_data[6] ; spi_oled_control:oled|shifter_data_s[6]~5  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.813      ; 0.814      ;
; 0.021  ; spi_oled_control:oled|shifter_data[5] ; spi_oled_control:oled|shifter_data_s[5]~9  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.788      ; 0.809      ;
; 0.023  ; spi_oled_control:oled|shifter_data[7] ; spi_oled_control:oled|shifter_data_s[7]~1  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.803      ; 0.826      ;
+--------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter[1]'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.794 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.274      ; 3.883      ;
; -0.794 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.274      ; 3.883      ;
; -0.794 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.274      ; 3.883      ;
; -0.794 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.274      ; 3.883      ;
; -0.765 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.283      ; 3.863      ;
; -0.765 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.283      ; 3.863      ;
; -0.765 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.283      ; 3.863      ;
; -0.765 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.283      ; 3.863      ;
; -0.390 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.489      ;
; -0.390 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.489      ;
; -0.390 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.489      ;
; -0.390 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.489      ;
; -0.389 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.488      ;
; -0.389 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.488      ;
; -0.389 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.488      ;
; -0.389 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.488      ;
; -0.389 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 2.284      ; 3.488      ;
; -0.294 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.274      ; 3.883      ;
; -0.294 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.274      ; 3.883      ;
; -0.294 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.274      ; 3.883      ;
; -0.294 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.274      ; 3.883      ;
; -0.265 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.283      ; 3.863      ;
; -0.265 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.283      ; 3.863      ;
; -0.265 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.283      ; 3.863      ;
; -0.265 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.283      ; 3.863      ;
; 0.110  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.489      ;
; 0.110  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.489      ;
; 0.110  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.489      ;
; 0.110  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.489      ;
; 0.111  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.488      ;
; 0.111  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.488      ;
; 0.111  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.488      ;
; 0.111  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.488      ;
; 0.111  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 2.284      ; 3.488      ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter[1]'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.641 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.488      ;
; 0.641 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.488      ;
; 0.641 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.488      ;
; 0.641 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.488      ;
; 0.641 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.488      ;
; 0.642 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.489      ;
; 0.642 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.489      ;
; 0.642 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.489      ;
; 0.642 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.284      ; 3.489      ;
; 1.017 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 3.863      ;
; 1.017 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 3.863      ;
; 1.017 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 3.863      ;
; 1.017 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.283      ; 3.863      ;
; 1.046 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 3.883      ;
; 1.046 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 3.883      ;
; 1.046 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 3.883      ;
; 1.046 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 2.274      ; 3.883      ;
; 1.141 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.488      ;
; 1.141 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.488      ;
; 1.141 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.488      ;
; 1.141 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.488      ;
; 1.141 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.488      ;
; 1.142 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.489      ;
; 1.142 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.489      ;
; 1.142 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.489      ;
; 1.142 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.284      ; 3.489      ;
; 1.517 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 3.863      ;
; 1.517 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 3.863      ;
; 1.517 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 3.863      ;
; 1.517 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.283      ; 3.863      ;
; 1.546 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 3.883      ;
; 1.546 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 3.883      ;
; 1.546 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 3.883      ;
; 1.546 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 2.274      ; 3.883      ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLK_50 ; Rise       ; CLK_50                                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK_50 ; Rise       ; counter[0]                                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[0]                                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK_50 ; Rise       ; counter[1]                                                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[1]                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50|combout                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50|combout                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50~clkctrl|inclk[0]                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50~clkctrl|inclk[0]                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50~clkctrl|outclk                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50~clkctrl|outclk                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[0]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[0]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[1]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[1]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a4|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a4|clk1                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[0]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[0]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[1]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[1]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[2]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[2]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[3]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[3]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[4]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[4]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[5]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[5]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[6]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[6]                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[0]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[0]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[1]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[1]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[2]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[2]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[3]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[3]                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[0]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[0]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[1]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[1]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[2]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[2]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[3]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[3]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[4]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[4]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[5]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[5]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[6]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[6]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[7]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[7]                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_ready                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_ready                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_reset                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_reset                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_state[0]                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_state[0]                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'spi_oled_control:oled|shifter_reset'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[0]~29|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[0]~29|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[1]~25|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[1]~25|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[2]~21|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[2]~21|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[3]~17|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[3]~17|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[4]~13|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[4]~13|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[5]~9|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[5]~9|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[6]~5|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[6]~5|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[7]~1|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[7]~1|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~1  ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; counter[1] ; -1.265 ; -1.265 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; -1.265 ; -1.265 ; Rise       ; counter[1]      ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 8.362 ; 8.362 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 8.362 ; 8.362 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 7.829 ; 7.829 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 6.327 ; 6.327 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 8.339 ; 8.339 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 6.327 ; 6.327 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 8.362 ; 8.362 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 7.829 ; 7.829 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 6.327 ; 6.327 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 8.339 ; 8.339 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; counter[1]                          ; -1.705 ; -14.224       ;
; CLK_50                              ; -1.457 ; -11.656       ;
; spi_oled_control:oled|shifter_reset ; 0.476  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK_50                              ; -1.721 ; -1.721        ;
; counter[1]                          ; -1.099 ; -8.339        ;
; spi_oled_control:oled|shifter_reset ; 0.084  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------+
; Fast Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; counter[1] ; -0.070 ; -0.480        ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; counter[1] ; 0.257 ; 0.000         ;
+------------+-------+---------------+


+--------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK_50                              ; -1.880 ; -138.740      ;
; counter[1]                          ; -1.880 ; -132.200      ;
; spi_oled_control:oled|shifter_reset ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter[1]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.705 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[4]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.670      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.654 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[3]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.619      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[6]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.645 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.067     ; 2.610      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.550 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.511      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.478 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[7]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.066     ; 2.444      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.455 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.416      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -1.370 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.071     ; 2.331      ;
; -0.566 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.005     ; 1.593      ;
; -0.566 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.005     ; 1.593      ;
; -0.449 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.470      ;
; -0.449 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.470      ;
; -0.436 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; 0.001      ; 1.469      ;
; -0.429 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.450      ;
; -0.429 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.450      ;
; -0.319 ; spi_oled_control:oled|state.load_data                                                                                               ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.005     ; 1.346      ;
; -0.316 ; spi_oled_control:oled|state.wait3                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.337      ;
; -0.316 ; spi_oled_control:oled|state.wait3                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.337      ;
; -0.304 ; spi_oled_control:oled|state.wait1                                                                                                   ; spi_oled_control:oled|shifter_data[1]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.001     ; 1.335      ;
; -0.299 ; spi_oled_control:oled|state.wait2                                                                                                   ; spi_oled_control:oled|shifter_data[5]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.005     ; 1.326      ;
; -0.269 ; spi_oled_control:oled|state.wait5                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.290      ;
; -0.269 ; spi_oled_control:oled|state.wait5                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.290      ;
; -0.267 ; spi_oled_control:oled|state.wait4                                                                                                   ; spi_oled_control:oled|shifter_data[2]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.288      ;
; -0.267 ; spi_oled_control:oled|state.wait4                                                                                                   ; spi_oled_control:oled|shifter_data[0]             ; counter[1]   ; counter[1]  ; 1.000        ; -0.011     ; 1.288      ;
; -0.248 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.008     ; 1.272      ;
; -0.248 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.008     ; 1.272      ;
; -0.248 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.008     ; 1.272      ;
; -0.248 ; spi_oled_control:oled|shifter_state[1]                                                                                              ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; counter[1]   ; counter[1]  ; 1.000        ; -0.008     ; 1.272      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 1.000        ; -0.018     ; 2.438      ;
; 0.644  ; counter[0]                                                                                                                         ; counter[1]                                                                                                                         ; CLK_50       ; CLK_50      ; 1.000        ; 0.000      ; 0.388      ;
; 0.665  ; counter[0]                                                                                                                         ; counter[0]                                                                                                                         ; CLK_50       ; CLK_50      ; 1.000        ; 0.000      ; 0.367      ;
; 2.101  ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 0.500        ; 1.795      ; 0.367      ;
; 2.601  ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 1.000        ; 1.795      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'spi_oled_control:oled|shifter_reset'                                                                                                                                  ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                    ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.476 ; spi_oled_control:oled|shifter_data[7] ; spi_oled_control:oled|shifter_data_s[7]~1  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.243      ; 0.358      ;
; 0.491 ; spi_oled_control:oled|shifter_data[6] ; spi_oled_control:oled|shifter_data_s[6]~5  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.251      ; 0.353      ;
; 0.495 ; spi_oled_control:oled|shifter_data[5] ; spi_oled_control:oled|shifter_data_s[5]~9  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.235      ; 0.347      ;
; 0.504 ; spi_oled_control:oled|shifter_data[4] ; spi_oled_control:oled|shifter_data_s[4]~13 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.250      ; 0.352      ;
; 0.512 ; spi_oled_control:oled|shifter_data[3] ; spi_oled_control:oled|shifter_data_s[3]~17 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.267      ; 0.352      ;
; 0.513 ; spi_oled_control:oled|shifter_data[1] ; spi_oled_control:oled|shifter_data_s[1]~25 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.268      ; 0.352      ;
; 0.522 ; spi_oled_control:oled|shifter_data[0] ; spi_oled_control:oled|shifter_data_s[0]~29 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.263      ; 0.355      ;
; 0.527 ; spi_oled_control:oled|shifter_data[2] ; spi_oled_control:oled|shifter_data_s[2]~21 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 1.000        ; 0.262      ; 0.348      ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.721 ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; 0.000        ; 1.795      ; 0.367      ;
; -1.221 ; counter[1]                                                                                                                         ; counter[1]                                                                                                                         ; counter[1]   ; CLK_50      ; -0.500       ; 1.795      ; 0.367      ;
; 0.215  ; counter[0]                                                                                                                         ; counter[0]                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; counter[0]                                                                                                                         ; counter[1]                                                                                                                         ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 0.388      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3 ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLK_50       ; CLK_50      ; 0.000        ; -0.018     ; 2.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter[1]'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.099 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_reset                                                                                                 ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.481      ; 0.675      ;
; -0.851 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 0.905      ;
; -0.850 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 0.912      ;
; -0.849 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 0.913      ;
; -0.843 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 0.913      ;
; -0.837 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|spi_mosi                                                                                                      ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.470      ; 0.926      ;
; -0.797 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 0.965      ;
; -0.749 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 1.013      ;
; -0.738 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 1.018      ;
; -0.726 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 1.030      ;
; -0.599 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_reset                                                                                                 ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.481      ; 0.675      ;
; -0.351 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 0.905      ;
; -0.350 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 0.912      ;
; -0.349 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 0.913      ;
; -0.343 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 0.913      ;
; -0.337 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|spi_mosi                                                                                                      ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.470      ; 0.926      ;
; -0.297 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 0.965      ;
; -0.249 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 1.013      ;
; -0.238 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 1.018      ;
; -0.226 ; spi_oled_control:oled|shifter_reset          ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 1.030      ;
; 0.215  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|count[0]               ; spi_oled_control:oled|count[0]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|state.wait5            ; spi_oled_control:oled|state.wait5                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|state.wait1            ; spi_oled_control:oled|state.wait1                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|state.wait2            ; spi_oled_control:oled|state.wait2                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|state.wait3            ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|state.wait4            ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[1]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[0]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[1]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_counter[3]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_counter[2]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|vram_addr[0]           ; spi_oled_control:oled|vram_addr[0]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|spi_clk                ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_data[6]        ; spi_oled_control:oled|shifter_data[6]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_data[4]        ; spi_oled_control:oled|shifter_data[4]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|shifter_data[3]        ; spi_oled_control:oled|shifter_data[3]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|spi_mosi               ; spi_oled_control:oled|spi_mosi                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; spi_oled_control:oled|spi_data_or_command    ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; spi_oled_control:oled|count[6]               ; spi_oled_control:oled|count[6]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.390      ;
; 0.244  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.396      ;
; 0.252  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[1]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; spi_oled_control:oled|shifter_counter[0]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.406      ;
; 0.256  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.408      ;
; 0.256  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.409      ;
; 0.279  ; spi_oled_control:oled|vram_addr[0]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.488      ;
; 0.283  ; spi_oled_control:oled|vram_addr[2]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.492      ;
; 0.284  ; spi_oled_control:oled|vram_addr[1]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.493      ;
; 0.321  ; spi_oled_control:oled|state.wait4            ; spi_oled_control:oled|state.load_data                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.473      ;
; 0.358  ; spi_oled_control:oled|count[4]               ; spi_oled_control:oled|count[4]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; spi_oled_control:oled|vram_addr[4]           ; spi_oled_control:oled|vram_addr[4]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; spi_oled_control:oled|state.transfer_data    ; spi_oled_control:oled|spi_data_or_command                                                                                           ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; spi_oled_control:oled|vram_addr[6]           ; spi_oled_control:oled|vram_addr[6]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.set_page_column3                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.512      ;
; 0.361  ; spi_oled_control:oled|vram_addr[1]           ; spi_oled_control:oled|vram_addr[1]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.load_data                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.512      ;
; 0.362  ; spi_oled_control:oled|state.wait1            ; spi_oled_control:oled|state.set_page_column                                                                                         ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.set_page_column2                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.513      ;
; 0.363  ; spi_oled_control:oled|count[0]               ; spi_oled_control:oled|count[1]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; spi_oled_control:oled|vram_addr[8]           ; spi_oled_control:oled|vram_addr[8]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait5                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.514      ;
; 0.363  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[2]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; spi_oled_control:oled|shifter_data_s[6]~5    ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; -0.251     ; 0.264      ;
; 0.364  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait2                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.515      ;
; 0.365  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|state.wait1                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.516      ;
; 0.365  ; spi_oled_control:oled|shifter_ready          ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.516      ;
; 0.365  ; spi_oled_control:oled|shifter_counter[1]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; spi_oled_control:oled|count[5]               ; spi_oled_control:oled|count[5]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; spi_oled_control:oled|state.set_page_column3 ; spi_oled_control:oled|shifter_data[7]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; spi_oled_control:oled|state.wait2            ; spi_oled_control:oled|state.set_page_column2                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; spi_oled_control:oled|vram_addr[2]           ; spi_oled_control:oled|vram_addr[2]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; spi_oled_control:oled|vram_addr[3]           ; spi_oled_control:oled|vram_addr[3]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; spi_oled_control:oled|vram_addr[5]           ; spi_oled_control:oled|vram_addr[5]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; spi_oled_control:oled|vram_addr[7]           ; spi_oled_control:oled|vram_addr[7]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; spi_oled_control:oled|state.set_page_column3 ; spi_oled_control:oled|state.wait4                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; spi_oled_control:oled|shifter_counter[2]     ; spi_oled_control:oled|shifter_counter[3]                                                                                            ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; spi_oled_control:oled|vram_addr[9]           ; spi_oled_control:oled|vram_addr[9]                                                                                                  ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; spi_oled_control:oled|count[3]               ; spi_oled_control:oled|count[3]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; spi_oled_control:oled|count[2]               ; spi_oled_control:oled|count[2]                                                                                                      ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; spi_oled_control:oled|shifter_state[0]       ; spi_oled_control:oled|shifter_state[1]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|shifter_state[2]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; spi_oled_control:oled|shifter_state[1]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.529      ;
; 0.383  ; spi_oled_control:oled|state.set_page_column2 ; spi_oled_control:oled|shifter_data[7]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; spi_oled_control:oled|state.wait3            ; spi_oled_control:oled|state.set_page_column3                                                                                        ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_ready                                                                                                 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|shifter_state[0]                                                                                              ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; spi_oled_control:oled|shifter_state[2]       ; spi_oled_control:oled|spi_clk                                                                                                       ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.538      ;
; 0.390  ; spi_oled_control:oled|state.init             ; spi_oled_control:oled|shifter_data[1]                                                                                               ; counter[1]                          ; counter[1]  ; 0.000        ; -0.001     ; 0.541      ;
; 0.391  ; spi_oled_control:oled|state.set_page_column2 ; spi_oled_control:oled|state.wait3                                                                                                   ; counter[1]                          ; counter[1]  ; 0.000        ; 0.000      ; 0.543      ;
; 0.399  ; spi_oled_control:oled|vram_addr[8]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.608      ;
; 0.403  ; spi_oled_control:oled|vram_addr[6]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.612      ;
; 0.405  ; spi_oled_control:oled|vram_addr[7]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.071      ; 0.614      ;
; 0.417  ; spi_oled_control:oled|vram_addr[2]           ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ; counter[1]                          ; counter[1]  ; 0.000        ; 0.065      ; 0.620      ;
+--------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'spi_oled_control:oled|shifter_reset'                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                    ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.084 ; spi_oled_control:oled|shifter_data[1] ; spi_oled_control:oled|shifter_data_s[1]~25 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.268      ; 0.352      ;
; 0.085 ; spi_oled_control:oled|shifter_data[3] ; spi_oled_control:oled|shifter_data_s[3]~17 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.267      ; 0.352      ;
; 0.086 ; spi_oled_control:oled|shifter_data[2] ; spi_oled_control:oled|shifter_data_s[2]~21 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.262      ; 0.348      ;
; 0.092 ; spi_oled_control:oled|shifter_data[0] ; spi_oled_control:oled|shifter_data_s[0]~29 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.263      ; 0.355      ;
; 0.102 ; spi_oled_control:oled|shifter_data[6] ; spi_oled_control:oled|shifter_data_s[6]~5  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.251      ; 0.353      ;
; 0.102 ; spi_oled_control:oled|shifter_data[4] ; spi_oled_control:oled|shifter_data_s[4]~13 ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.250      ; 0.352      ;
; 0.112 ; spi_oled_control:oled|shifter_data[5] ; spi_oled_control:oled|shifter_data_s[5]~9  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.235      ; 0.347      ;
; 0.115 ; spi_oled_control:oled|shifter_data[7] ; spi_oled_control:oled|shifter_data_s[7]~1  ; counter[1]   ; spi_oled_control:oled|shifter_reset ; 0.000        ; 0.243      ; 0.358      ;
+-------+---------------------------------------+--------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter[1]'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.070 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.463      ; 2.206      ;
; -0.070 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.463      ; 2.206      ;
; -0.070 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.463      ; 2.206      ;
; -0.070 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.463      ; 2.206      ;
; -0.050 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.469      ; 2.192      ;
; -0.050 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.469      ; 2.192      ;
; -0.050 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.469      ; 2.192      ;
; -0.050 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.469      ; 2.192      ;
; 0.122  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.022      ;
; 0.122  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.022      ;
; 0.122  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.022      ;
; 0.122  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.022      ;
; 0.123  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.021      ;
; 0.123  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.021      ;
; 0.123  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.021      ;
; 0.123  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.021      ;
; 0.123  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.500        ; 1.471      ; 2.021      ;
; 0.430  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.463      ; 2.206      ;
; 0.430  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.463      ; 2.206      ;
; 0.430  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.463      ; 2.206      ;
; 0.430  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.463      ; 2.206      ;
; 0.450  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.469      ; 2.192      ;
; 0.450  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.469      ; 2.192      ;
; 0.450  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.469      ; 2.192      ;
; 0.450  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.469      ; 2.192      ;
; 0.622  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.022      ;
; 0.622  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.022      ;
; 0.622  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.022      ;
; 0.622  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.022      ;
; 0.623  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.021      ;
; 0.623  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.021      ;
; 0.623  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.021      ;
; 0.623  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.021      ;
; 0.623  ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 1.000        ; 1.471      ; 2.021      ;
+--------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter[1]'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.257 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.021      ;
; 0.257 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.021      ;
; 0.257 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.021      ;
; 0.257 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.021      ;
; 0.257 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.021      ;
; 0.258 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.022      ;
; 0.258 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.022      ;
; 0.258 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.022      ;
; 0.258 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.471      ; 2.022      ;
; 0.430 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 2.192      ;
; 0.430 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 2.192      ;
; 0.430 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 2.192      ;
; 0.430 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.469      ; 2.192      ;
; 0.450 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 2.206      ;
; 0.450 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 2.206      ;
; 0.450 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 2.206      ;
; 0.450 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; 0.000        ; 1.463      ; 2.206      ;
; 0.757 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_ready               ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.021      ;
; 0.757 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[1]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.021      ;
; 0.757 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[2]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.021      ;
; 0.757 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_state[0]            ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.021      ;
; 0.757 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|spi_clk                     ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.021      ;
; 0.758 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[0]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.022      ;
; 0.758 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[1]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.022      ;
; 0.758 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[3]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.022      ;
; 0.758 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_counter[2]          ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.471      ; 2.022      ;
; 0.930 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[0]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 2.192      ;
; 0.930 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[5]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 2.192      ;
; 0.930 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[6]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 2.192      ;
; 0.930 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[7]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.469      ; 2.192      ;
; 0.950 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[1]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 2.206      ;
; 0.950 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[2]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 2.206      ;
; 0.950 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[3]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 2.206      ;
; 0.950 ; spi_oled_control:oled|shifter_reset ; spi_oled_control:oled|shifter_data_s[4]~_emulated ; spi_oled_control:oled|shifter_reset ; counter[1]  ; -0.500       ; 1.463      ; 2.206      ;
+-------+-------------------------------------+---------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK_50 ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50 ; Rise       ; CLK_50                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[0]                                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[0]                                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[1]                                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[1]                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50|combout                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50|combout                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50~clkctrl|inclk[0]                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50~clkctrl|inclk[0]                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; CLK_50~clkctrl|outclk                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; CLK_50~clkctrl|outclk                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[0]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[0]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; counter[1]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; counter[1]|clk                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a4|clk1                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50 ; Rise       ; vram|altsyncram_component|auto_generated|altsyncram1|ram_block2a4|clk1                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter[1] ; Rise       ; ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[0]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[0]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[1]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[1]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[2]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[2]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[3]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[3]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[4]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[4]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[5]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[5]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|count[6]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|count[6]                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_counter[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[5]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[5]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[6]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[6]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[7]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data[7]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_ready                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_ready                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_reset                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_reset                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_state[0]                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter[1] ; Rise       ; spi_oled_control:oled|shifter_state[0]                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'spi_oled_control:oled|shifter_reset'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[0]~29|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[0]~29|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[1]~25|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[1]~25|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[2]~21|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[2]~21|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[3]~17|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[3]~17|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[4]~13|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[4]~13|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[5]~9|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[5]~9|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[6]~5|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[6]~5|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[7]~1|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_data_s[7]~1|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; oled|shifter_reset~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_oled_control:oled|shifter_reset ; Rise       ; spi_oled_control:oled|shifter_data_s[7]~1  ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; counter[1] ; 1.050 ; 1.050 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; 1.050 ; 1.050 ; Rise       ; counter[1]      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; counter[1] ; -0.183 ; -0.183 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; -0.183 ; -0.183 ; Rise       ; counter[1]      ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 4.336 ; 4.336 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 4.289 ; 4.289 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 4.110 ; 4.110 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 4.336 ; 4.336 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 4.289 ; 4.289 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 4.110 ; 4.110 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 4.336 ; 4.336 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -4.360   ; -2.694 ; -0.794   ; 0.257   ; -2.064              ;
;  CLK_50                              ; -2.078   ; -2.694 ; N/A      ; N/A     ; -2.064              ;
;  counter[1]                          ; -4.360   ; -1.131 ; -0.794   ; 0.257   ; -2.064              ;
;  spi_oled_control:oled|shifter_reset ; -0.225   ; -0.022 ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                      ; -118.253 ; -10.06 ; -9.741   ; 0.0     ; -304.897            ;
;  CLK_50                              ; -16.624  ; -2.694 ; N/A      ; N/A     ; -152.683            ;
;  counter[1]                          ; -100.343 ; -8.339 ; -9.741   ; 0.000   ; -152.214            ;
;  spi_oled_control:oled|shifter_reset ; -1.286   ; -0.071 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; counter[1] ; -0.183 ; -0.183 ; Rise       ; counter[1]      ;
;  SW[1]    ; counter[1] ; -0.183 ; -0.183 ; Rise       ; counter[1]      ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 8.362 ; 8.362 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 8.362 ; 8.362 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 7.829 ; 7.829 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 6.327 ; 6.327 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 8.339 ; 8.339 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  GPIO_0[0] ; counter[1] ; 4.289 ; 4.289 ; Rise       ; counter[1]      ;
;  GPIO_0[2] ; counter[1] ; 4.110 ; 4.110 ; Rise       ; counter[1]      ;
;  GPIO_0[4] ; counter[1] ; 3.462 ; 3.462 ; Rise       ; counter[1]      ;
;  GPIO_0[6] ; counter[1] ; 4.336 ; 4.336 ; Rise       ; counter[1]      ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK_50                              ; CLK_50                              ; 10       ; 0        ; 0        ; 0        ;
; counter[1]                          ; CLK_50                              ; 1        ; 1        ; 0        ; 0        ;
; counter[1]                          ; counter[1]                          ; 430      ; 0        ; 0        ; 0        ;
; spi_oled_control:oled|shifter_reset ; counter[1]                          ; 28       ; 11       ; 0        ; 0        ;
; counter[1]                          ; spi_oled_control:oled|shifter_reset ; 8        ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK_50                              ; CLK_50                              ; 10       ; 0        ; 0        ; 0        ;
; counter[1]                          ; CLK_50                              ; 1        ; 1        ; 0        ; 0        ;
; counter[1]                          ; counter[1]                          ; 430      ; 0        ; 0        ; 0        ;
; spi_oled_control:oled|shifter_reset ; counter[1]                          ; 28       ; 11       ; 0        ; 0        ;
; counter[1]                          ; spi_oled_control:oled|shifter_reset ; 8        ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                           ;
+-------------------------------------+------------+----------+----------+----------+----------+
; From Clock                          ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+------------+----------+----------+----------+----------+
; spi_oled_control:oled|shifter_reset ; counter[1] ; 17       ; 17       ; 0        ; 0        ;
+-------------------------------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                            ;
+-------------------------------------+------------+----------+----------+----------+----------+
; From Clock                          ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+------------+----------+----------+----------+----------+
; spi_oled_control:oled|shifter_reset ; counter[1] ; 17       ; 17       ; 0        ; 0        ;
+-------------------------------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 29 03:34:39 2019
Info: Command: quartus_sta oled_test -c oled_test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'oled_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50 CLK_50
    Info (332105): create_clock -period 1.000 -name counter[1] counter[1]
    Info (332105): create_clock -period 1.000 -name spi_oled_control:oled|shifter_reset spi_oled_control:oled|shifter_reset
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.360
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.360      -100.343 counter[1] 
    Info (332119):    -2.078       -16.624 CLK_50 
    Info (332119):    -0.225        -1.286 spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case hold slack is -2.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.694        -2.694 CLK_50 
    Info (332119):    -1.131        -5.000 counter[1] 
    Info (332119):    -0.022        -0.071 spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case recovery slack is -0.794
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.794        -9.741 counter[1] 
Info (332146): Worst-case removal slack is 0.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.641         0.000 counter[1] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -152.683 CLK_50 
    Info (332119):    -2.064      -152.214 counter[1] 
    Info (332119):     0.500         0.000 spi_oled_control:oled|shifter_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.705       -14.224 counter[1] 
    Info (332119):    -1.457       -11.656 CLK_50 
    Info (332119):     0.476         0.000 spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case hold slack is -1.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.721        -1.721 CLK_50 
    Info (332119):    -1.099        -8.339 counter[1] 
    Info (332119):     0.084         0.000 spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case recovery slack is -0.070
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.070        -0.480 counter[1] 
Info (332146): Worst-case removal slack is 0.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.257         0.000 counter[1] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -138.740 CLK_50 
    Info (332119):    -1.880      -132.200 counter[1] 
    Info (332119):     0.500         0.000 spi_oled_control:oled|shifter_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4565 megabytes
    Info: Processing ended: Wed May 29 03:34:41 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


