

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Wed Jul 16 23:39:01 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        chunkProcessor
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       99|       99|  0.990 us|  0.990 us|   98|   98|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |       97|       97|         4|          2|          1|    48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 16, i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 8 'store' 'store_ln10' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i, i7 64" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 11 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc24.i.split, void %for.inc.preheader.exitStub" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 12 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i7 %i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 13 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.60ns)   --->   "%add_ln12 = add i6 %trunc_ln10, i6 49" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 14 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %add_ln12" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 15 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = getelementptr i32 %wValues, i64 0, i64 %zext_ln12" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 16 'getelementptr' 'x' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.77ns)   --->   "%x_load = load i6 %x" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (1.60ns)   --->   "%add_ln13 = add i6 %trunc_ln10, i6 62" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 18 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %add_ln13" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 19 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1 = getelementptr i32 %wValues, i64 0, i64 %zext_ln13" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 20 'getelementptr' 'x_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%x_1_load = load i6 %x_1" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 21 'load' 'x_1_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (1.60ns)   --->   "%add_ln15 = add i6 %trunc_ln10, i6 57" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 22 'add' 'add_ln15' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %add_ln15" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 23 'zext' 'zext_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wValues_addr = getelementptr i32 %wValues, i64 0, i64 %zext_ln15" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 24 'getelementptr' 'wValues_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%wValues_load = load i6 %wValues_addr" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 25 'load' 'wValues_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%add_ln10 = add i7 %i, i7 1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 26 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 27 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 28 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_load = load i6 %x" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 28 'load' 'x_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %x_load, i32 7, i32 31" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln27 = trunc i32 %x_load" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 30 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %x_load, i32 18, i32 31" [../functions256.cpp:28->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln28 = trunc i32 %x_load" [../functions256.cpp:28->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 32 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%shr3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %x_load, i32 3, i32 31" [../functions256.cpp:29->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 33 'partselect' 'shr3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%zext_ln29 = zext i29 %shr3" [../functions256.cpp:29->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 34 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_1_load = load i6 %x_1" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 35 'load' 'x_1_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %x_1_load, i32 17, i32 31" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 36 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln37 = trunc i32 %x_1_load" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 37 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %x_1_load, i32 19, i32 31" [../functions256.cpp:38->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 38 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln38 = trunc i32 %x_1_load" [../functions256.cpp:38->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 39 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%shr10 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_1_load, i32 10, i32 31" [../functions256.cpp:39->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 40 'partselect' 'shr10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%zext_ln39 = zext i22 %shr10" [../functions256.cpp:39->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 41 'zext' 'zext_ln39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load = load i6 %wValues_addr" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 42 'load' 'wValues_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (1.60ns)   --->   "%add_ln15_1 = add i6 %trunc_ln10, i6 48" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 43 'add' 'add_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i6 %add_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 44 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%wValues_addr_1 = getelementptr i32 %wValues, i64 0, i64 %zext_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 45 'getelementptr' 'wValues_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.77ns)   --->   "%wValues_load_1 = load i6 %wValues_addr_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 46 'load' 'wValues_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln38, i13 %lshr_ln3" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37, i15 %lshr_ln2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 48 'bitconcatenate' 'or_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln28, i14 %lshr_ln1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 49 'bitconcatenate' 'or_ln15_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15 = xor i32 %zext_ln39, i32 %or_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 50 'xor' 'xor_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_1 = xor i32 %xor_ln15, i32 %or_ln" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 51 'xor' 'xor_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln27, i25 %lshr_ln" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 52 'bitconcatenate' 'or_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_2 = xor i32 %or_ln15_3, i32 %zext_ln29" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 53 'xor' 'xor_ln15_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_3 = xor i32 %xor_ln15_2, i32 %or_ln15_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 54 'xor' 'xor_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.14ns) (out node of the LUT)   --->   "%add_ln15_3 = add i32 %xor_ln15_3, i32 %xor_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 55 'add' 'add_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.32>
ST_3 : Operation 56 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load_1 = load i6 %wValues_addr_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 56 'load' 'wValues_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_2 = add i32 %wValues_load, i32 %wValues_load_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 57 'add' 'add_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (3.55ns) (root node of TernaryAdder)   --->   "%add_ln15_4 = add i32 %add_ln15_3, i32 %add_ln15_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 58 'add' 'add_ln15_4' <Predicate = true> <Delay = 3.55> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 59 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 60 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%wValues_addr_2 = getelementptr i32 %wValues, i64 0, i64 %zext_ln10" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 63 'getelementptr' 'wValues_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln15 = store i32 %add_ln15_4, i6 %wValues_addr_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 64 'store' 'store_ln15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc24.i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 65 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wValues]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21133333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 01000]
store_ln10             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i                      (load             ) [ 01111]
icmp_ln10              (icmp             ) [ 01100]
br_ln10                (br               ) [ 00000]
trunc_ln10             (trunc            ) [ 00100]
add_ln12               (add              ) [ 00000]
zext_ln12              (zext             ) [ 00000]
x                      (getelementptr    ) [ 00100]
add_ln13               (add              ) [ 00000]
zext_ln13              (zext             ) [ 00000]
x_1                    (getelementptr    ) [ 00100]
add_ln15               (add              ) [ 00000]
zext_ln15              (zext             ) [ 00000]
wValues_addr           (getelementptr    ) [ 00100]
add_ln10               (add              ) [ 00000]
store_ln10             (store            ) [ 00000]
x_load                 (load             ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
trunc_ln27             (trunc            ) [ 00000]
lshr_ln1               (partselect       ) [ 00000]
trunc_ln28             (trunc            ) [ 00000]
shr3                   (partselect       ) [ 00000]
zext_ln29              (zext             ) [ 00000]
x_1_load               (load             ) [ 00000]
lshr_ln2               (partselect       ) [ 00000]
trunc_ln37             (trunc            ) [ 00000]
lshr_ln3               (partselect       ) [ 00000]
trunc_ln38             (trunc            ) [ 00000]
shr10                  (partselect       ) [ 00000]
zext_ln39              (zext             ) [ 00000]
wValues_load           (load             ) [ 01010]
add_ln15_1             (add              ) [ 00000]
zext_ln15_1            (zext             ) [ 00000]
wValues_addr_1         (getelementptr    ) [ 01010]
or_ln                  (bitconcatenate   ) [ 00000]
or_ln15_1              (bitconcatenate   ) [ 00000]
or_ln15_2              (bitconcatenate   ) [ 00000]
xor_ln15               (xor              ) [ 00000]
xor_ln15_1             (xor              ) [ 00000]
or_ln15_3              (bitconcatenate   ) [ 00000]
xor_ln15_2             (xor              ) [ 00000]
xor_ln15_3             (xor              ) [ 00000]
add_ln15_3             (add              ) [ 01010]
wValues_load_1         (load             ) [ 00000]
add_ln15_2             (add              ) [ 00000]
add_ln15_4             (add              ) [ 00101]
zext_ln10              (zext             ) [ 00000]
specpipeline_ln10      (specpipeline     ) [ 00000]
speclooptripcount_ln10 (speclooptripcount) [ 00000]
specloopname_ln10      (specloopname     ) [ 00000]
wValues_addr_2         (getelementptr    ) [ 00000]
store_ln15             (store            ) [ 00000]
br_ln10                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wValues">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wValues"/><MemPortTyVec>2 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="0"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="91" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
<pin id="93" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/1 x_1_load/1 wValues_load/1 wValues_load_1/2 store_ln15/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="wValues_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wValues_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="wValues_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wValues_addr_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="wValues_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wValues_addr_2/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln10_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln10_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln12_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln12_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln13_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln13_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln15_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln15_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln10_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln10_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="lshr_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="25" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln27_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lshr_ln1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln28_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shr3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="29" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shr3/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln29_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="29" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="lshr_ln2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln37_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="lshr_ln3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln38_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shr10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="22" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shr10/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln39_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="22" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln15_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="1"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln15_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="19" slack="0"/>
<pin id="286" dir="0" index="2" bw="13" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln15_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="17" slack="0"/>
<pin id="294" dir="0" index="2" bw="15" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln15_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="18" slack="0"/>
<pin id="302" dir="0" index="2" bw="14" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln15_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln15_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln15_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="0" index="2" bw="25" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln15_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="29" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="xor_ln15_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln15_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln15_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln15_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln10_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="3"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="3"/>
<pin id="368" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln10_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln10_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="380" class="1005" name="x_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="385" class="1005" name="x_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="wValues_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="wValues_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="wValues_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wValues_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="wValues_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="1"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="wValues_addr_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln15_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln15_4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="94"><net_src comp="74" pin="3"/><net_sink comp="81" pin=5"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="160"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="171"><net_src comp="141" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="182"><net_src comp="132" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="81" pin="11"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="81" pin="11"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="81" pin="11"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="81" pin="11"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="81" pin="11"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="217" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="81" pin="7"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="81" pin="7"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="81" pin="7"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="81" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="81" pin="7"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="255" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="245" pin="4"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="241" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="231" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="213" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="203" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="269" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="291" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="283" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="199" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="189" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="227" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="299" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="313" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="81" pin="7"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="362"><net_src comp="70" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="369"><net_src comp="132" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="374"><net_src comp="135" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="141" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="383"><net_src comp="74" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="81" pin=5"/></net>

<net id="388"><net_src comp="95" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="393"><net_src comp="103" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="398"><net_src comp="81" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="403"><net_src comp="111" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="408"><net_src comp="339" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="413"><net_src comp="350" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wValues | {4 }
 - Input state : 
	Port: chunkProcessor_Pipeline_VITIS_LOOP_10_2 : wValues | {1 2 3 }
  - Chain level:
	State 1
		store_ln10 : 1
		i : 1
		icmp_ln10 : 2
		br_ln10 : 3
		trunc_ln10 : 2
		add_ln12 : 3
		zext_ln12 : 4
		x : 5
		x_load : 6
		add_ln13 : 3
		zext_ln13 : 4
		x_1 : 5
		x_1_load : 6
		add_ln15 : 3
		zext_ln15 : 4
		wValues_addr : 5
		wValues_load : 6
		add_ln10 : 2
		store_ln10 : 3
	State 2
		lshr_ln : 1
		trunc_ln27 : 1
		lshr_ln1 : 1
		trunc_ln28 : 1
		shr3 : 1
		zext_ln29 : 2
		lshr_ln2 : 1
		trunc_ln37 : 1
		lshr_ln3 : 1
		trunc_ln38 : 1
		shr10 : 1
		zext_ln39 : 2
		zext_ln15_1 : 1
		wValues_addr_1 : 2
		wValues_load_1 : 3
		or_ln : 2
		or_ln15_1 : 2
		or_ln15_2 : 2
		xor_ln15 : 3
		xor_ln15_1 : 3
		or_ln15_3 : 2
		xor_ln15_2 : 3
		xor_ln15_3 : 3
		add_ln15_3 : 3
	State 3
		add_ln15_2 : 1
		add_ln15_4 : 2
	State 4
		wValues_addr_2 : 1
		store_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln12_fu_145  |    0    |    14   |
|          |   add_ln13_fu_156  |    0    |    14   |
|          |   add_ln15_fu_167  |    0    |    14   |
|    add   |   add_ln10_fu_178  |    0    |    14   |
|          |  add_ln15_1_fu_273 |    0    |    14   |
|          |  add_ln15_3_fu_339 |    0    |    39   |
|          |  add_ln15_2_fu_345 |    0    |    32   |
|          |  add_ln15_4_fu_350 |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   xor_ln15_fu_307  |    0    |    32   |
|    xor   |  xor_ln15_1_fu_313 |    0    |    32   |
|          |  xor_ln15_2_fu_327 |    0    |    32   |
|          |  xor_ln15_3_fu_333 |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln10_fu_135  |    0    |    14   |
|----------|--------------------|---------|---------|
|          |  trunc_ln10_fu_141 |    0    |    0    |
|          |  trunc_ln27_fu_199 |    0    |    0    |
|   trunc  |  trunc_ln28_fu_213 |    0    |    0    |
|          |  trunc_ln37_fu_241 |    0    |    0    |
|          |  trunc_ln38_fu_255 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln12_fu_151  |    0    |    0    |
|          |  zext_ln13_fu_162  |    0    |    0    |
|          |  zext_ln15_fu_173  |    0    |    0    |
|   zext   |  zext_ln29_fu_227  |    0    |    0    |
|          |  zext_ln39_fu_269  |    0    |    0    |
|          | zext_ln15_1_fu_278 |    0    |    0    |
|          |  zext_ln10_fu_355  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   lshr_ln_fu_189   |    0    |    0    |
|          |   lshr_ln1_fu_203  |    0    |    0    |
|partselect|     shr3_fu_217    |    0    |    0    |
|          |   lshr_ln2_fu_231  |    0    |    0    |
|          |   lshr_ln3_fu_245  |    0    |    0    |
|          |    shr10_fu_259    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    or_ln_fu_283    |    0    |    0    |
|bitconcatenate|  or_ln15_1_fu_291  |    0    |    0    |
|          |  or_ln15_2_fu_299  |    0    |    0    |
|          |  or_ln15_3_fu_319  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   315   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln15_3_reg_405  |   32   |
|  add_ln15_4_reg_410  |   32   |
|      i_1_reg_359     |    7   |
|       i_reg_366      |    7   |
|   icmp_ln10_reg_371  |    1   |
|  trunc_ln10_reg_375  |    6   |
|wValues_addr_1_reg_400|    6   |
| wValues_addr_reg_390 |    6   |
| wValues_load_reg_395 |   32   |
|      x_1_reg_385     |    6   |
|       x_reg_380      |    6   |
+----------------------+--------+
|         Total        |   141  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_81 |  p0  |   3  |   6  |   18   ||    0    ||    15   |
| grp_access_fu_81 |  p2  |   4  |   0  |    0   ||    0    ||    21   |
| grp_access_fu_81 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   82   || 4.31325 ||    0    ||    45   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   315  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   45   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   141  |   360  |
+-----------+--------+--------+--------+
