<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>uni-stuttgart.de</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fpga_adc_max11198</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fpga_adc_max11198_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9d95e0c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fpga_adc_max11198_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9d95e0c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2f0376b1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0666b652</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_fpga_nmr_adc_max11198</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51cb6a0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_cnvst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_miso_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ov_analog_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_miso_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ov_analog_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_CLK_FREQENCY</spirit:name>
        <spirit:displayName>C S00 Clk Freqency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_CLK_FREQENCY">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_SCLK_FREQUENCY</spirit:name>
        <spirit:displayName>C S00 Sclk Frequency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_SCLK_FREQUENCY">50000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/fpga_nmr_adc_max11198.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_adc_max11198_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_adc_max11198_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cd448198</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/fpga_nmr_adc_max11198.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_adc_max11198_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_adc_max11198_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/data/fpga_adc_max11198.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/data/fpga_adc_max11198.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/src/fpga_adc_max11198.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/src/fpga_adc_max11198.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_adc_max11198_v1_0/src/fpga_adc_max11198_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/fpga_adc_max11198_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0666b652</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tb_fpga_nmr_adc_max11198.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">fpga_adc_max11198_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_CLK_FREQENCY</spirit:name>
      <spirit:displayName>C S00 Clk Freqency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_CLK_FREQENCY">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_SCLK_FREQUENCY</spirit:name>
      <spirit:displayName>C S00 Sclk Frequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_SCLK_FREQUENCY">50000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>fpga_adc_max11198_v1.0</xilinx:displayName>
      <xilinx:coreRevision>35</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-03-07T08:43:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e42d2ee_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62be773c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ae05c6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dd5f07_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1ebb97_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6312f087_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55eae21a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca54a2e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62862a49_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f18de76_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1b7fd5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115f79b7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52376bec_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464d26f9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc1ebb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e4487f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747a6bbe_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213ccba_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2511e585_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bf982c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240812f7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75afc4bf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dff073b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd1ced8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@875c7d6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7c4c8b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b04bffa_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140ad72b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31716c4c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2551458f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b250582_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/fpga_adc_max11198/ip_repo/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32de1d21_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117fa737_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb6eda5_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efd4ce8_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c70674_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69142d93_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff1e84e_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6a1209_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6034231e_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642295a8_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124e4934_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f4d99_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce18bba_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc67a85_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0665fb_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652343e5_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151d2d87_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13229e58_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439f2200_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61af43c9_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d860b7a_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aad0ca_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a145742_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70765cf8_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2e4c7_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4bdbd_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d933f01_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5978c207_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e83f46a_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5450dfb4_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440f7369_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737a8784_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b36fbd5_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586474c8_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e53e7f_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384cbcb7_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3c18bd_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6592b172_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b526e22_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ebe650_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29985df6_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f0cdf2_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33940496_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29010e6d_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187c6e9b_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7872f051_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b729cb2_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746c5c33_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db37913_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e13635_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7046f1_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149460d4_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d436fb4_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cce5c5d_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6587bf52_ARCHIVE_LOCATION">m:/FPGA_IP/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2320e4d9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e14ef0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f7dfc4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62097d6e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522b3a25_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230a8229_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24411b1b_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf1ce11_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18457c7f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbcc21e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e8027d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eba77ce_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c352139_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466241aa_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b380aa2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2185a00_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad18ce3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f24e2a7_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b74759_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed95a6f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f43f140_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360a8367_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1478958_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418e2402_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641ac459_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddd09f3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1073e058_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6967b183_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4ce882_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77797893_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca2ece8_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a33218_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b853b0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6105fa_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3c0f36_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f30372_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baa461a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46611e71_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64af6f4a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a01703a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b056348_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6b3aff_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554cb83d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2686749f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e4e564_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7d0723_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39577bd1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38201ef1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250ffc2f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5964e2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785d3cee_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da7ccb3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f26d84_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459ab98e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15979584_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d008014_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215da656_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77904e13_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff53845_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45008598_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a88bdd9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c094f29_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3765a6_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fce5876_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53be51e0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2423cc3a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2709ed9a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4316714d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36242558_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5c8ccb_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51df07b2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6b5be4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5b3f76_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e36a3ab_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51602ae1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fd76cd_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cae9d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfbedba_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f857115_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1a3953_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d505a3f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfec95a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a7e77_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40858492_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baa420f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a1dcd6_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f40a32_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338ab3be_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3234d22d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ca02ee_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e328c88_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eebb546_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11729ddd_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788b1153_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549c38fe_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1691dc6a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713084cb_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10286dd6_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1497d1c8_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517195e2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708d31ce_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d896b_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd6e9f0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124b81cc_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4525ac83_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1415178e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e03bf09_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef7908e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c3bb80_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46492d40_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1245cade_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65265369_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cd2eda_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adce84f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d6f3be_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f5485e_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0e7ce9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a315f10_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca88b21_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eefc664_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceffa9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179d7a94_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae0524_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3a5d60_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd381ee_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4687c4c9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179f4f14_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c93ccb6_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efcc93c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6340faff_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2c2d2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc5c95_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcc19c1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d26c6c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d067eb_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2a2c80_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf44ca3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754035d5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df642ac_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8cc750_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7385fea5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ecd2e5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7328891c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cc0c31_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d842ae_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424f9a4c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260b9f86_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb4345a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177b3405_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4e3bd5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d1b130_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb90489_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7bb551_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc2d056_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359191ea_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfdfa7d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6644f6d1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1190fd_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af9a1a9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b41ffb2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad76ae7_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619af511_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609e1648_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54868354_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f964992_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121f1288_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565f4e97_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c29ab_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503e0f8c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3940790c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b766e9a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fbd5ad_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2bab2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230de95_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3497e55f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35513ce2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ddda51_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710ac3cd_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598a5eb2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c33235_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3d9d8_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8fe621_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c44a4df_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687480d8_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83c7f68_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a44bec3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b341b47_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a84aef0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227f4387_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a08c4d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29197b9b_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165081a4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26aebbff_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5e8208_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a7602_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412472d2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec53308_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c44669_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1c49c0_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a68ba8_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fef63f7_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7a3da4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cab45a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d78e0f2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213f9476_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5775a4fe_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c8851c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cd3cb7_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8c9e99_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ecec1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27889216_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a85d1e1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfe2f2a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db2b54b_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2626cedc_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45241059_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f2e10c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ddc0d1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa0c2_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd25344_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd5d9af_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658b96d1_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b795108_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5067e55_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650dd30f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d4f76a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19441c99_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd2c5e4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706fce41_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5e2b_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e90ce05_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6ff80f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7baff2ce_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446f39b3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb95b9c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f52e4f9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb0ba5f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@849749f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ae751c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd5cb33_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db78acc_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5272222d_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f547917_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b7570c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b5e4c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b39529_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bbd29c_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d91bcd5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dae41a4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c468f33_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6ad798_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3900aaea_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350aeebf_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75329c28_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e0e6ee_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dca54d9_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132a6e5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9fd2d3_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c445e42_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424fc845_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4801ad0a_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cb76a5_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1830bf17_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769375d6_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e1c5bb_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9da223_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ef2536_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10203a7f_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b50b38_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44003fb4_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f33706_ARCHIVE_LOCATION">c:/Users/st146644/Desktop/FPGA/Zhibin_ip/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4922fc9c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8fb564_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f464be0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e293e7e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6836f165_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1dff71_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5133ca_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322f930b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdd9624_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6566cc4f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f30ce8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2268f506_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7f131_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea5b9b0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ea186d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d1f350_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3431be99_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9ac4df_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb105b8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69dcfe5d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfde5f1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebaab7e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e7a2ff_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b2f86c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5979a66e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77acef7f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521ffa1d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df22466_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28691439_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb983a7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb49a9d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e99a45_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430fa121_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4dea9a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2ab9c8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a092978_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f48dd81_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b690fcb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fca30d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d97869e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d05b3e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b750fe0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10760dc7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6417e94b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a54dab_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ee0ac_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c84d411_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377ec6af_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fedac2b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3a52bb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5666c3ce_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ec034d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fd0912_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86f24e7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc0b3d6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9d5fb5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a7075b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332dc58e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f81a4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640a011b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65807c3a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229b723_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71202ff7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4039eede_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd7605_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531b6485_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16879e19_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78766760_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772383e5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9e3eb1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc5e0c2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b90b8ef_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cdd772_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a32b4a0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4836de5b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c487b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6323d194_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a71d0e8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792d1c65_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ae6247_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe774d8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601badab_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315929c3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc1656b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6239dd05_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d90f059_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6654feaf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8870c2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c2bab_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecac2df_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7859307f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ed6e57_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2331e2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5b545e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cb6130_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cd1b37_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fbda41_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a58c58f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72da4c76_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c407097_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26eaa6e9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269b86b8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f9566a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711887fb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a63ab4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fcb7117_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6644e81d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caa7e51_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9643041_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e2dfbc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa51cb5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5d8c9a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508add94_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255c088e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0fbb61_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f69c06e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f3821d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b88bd96_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f0606a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48047eb0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2f8865_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a063dd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c637c30_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b81942_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba5cf86_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a887741_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d31e4ce_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff4ac71_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3e887b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6655ce0d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370f7731_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62609426_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fec758a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddd6dfa_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e662a06_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8f343_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329efdcc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161b72a6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf98f69_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5584a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a873407_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231e6a4e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67af4235_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a581b7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f50d58_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c86a57_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61875d97_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cedc67_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265f0052_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27af9440_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_adc_max11198_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="af3f7629"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="56f1a8a0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7e2a4dfd"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="43cc594f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
