
LAST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbf4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800cd08  0800cd08  0000dd08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1c4  0800d1c4  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d1c4  0800d1c4  0000e1c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1cc  0800d1cc  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1cc  0800d1cc  0000e1cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1d0  0800d1d0  0000e1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d1d4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000724  200001d8  0800d3a8  0000f1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008fc  0800d3a8  0000f8fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e2b  00000000  00000000  0000f1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c5  00000000  00000000  00022028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  000248f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1a  00000000  00000000  00025c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d43  00000000  00000000  00026b1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f2c  00000000  00000000  0004085d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092877  00000000  00000000  00056789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e9000  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000683c  00000000  00000000  000e9044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000ef880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ccec 	.word	0x0800ccec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800ccec 	.word	0x0800ccec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_ldivmod>:
 8001148:	b97b      	cbnz	r3, 800116a <__aeabi_ldivmod+0x22>
 800114a:	b972      	cbnz	r2, 800116a <__aeabi_ldivmod+0x22>
 800114c:	2900      	cmp	r1, #0
 800114e:	bfbe      	ittt	lt
 8001150:	2000      	movlt	r0, #0
 8001152:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001156:	e006      	blt.n	8001166 <__aeabi_ldivmod+0x1e>
 8001158:	bf08      	it	eq
 800115a:	2800      	cmpeq	r0, #0
 800115c:	bf1c      	itt	ne
 800115e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001162:	f04f 30ff 	movne.w	r0, #4294967295
 8001166:	f000 b9bf 	b.w	80014e8 <__aeabi_idiv0>
 800116a:	f1ad 0c08 	sub.w	ip, sp, #8
 800116e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001172:	2900      	cmp	r1, #0
 8001174:	db09      	blt.n	800118a <__aeabi_ldivmod+0x42>
 8001176:	2b00      	cmp	r3, #0
 8001178:	db1a      	blt.n	80011b0 <__aeabi_ldivmod+0x68>
 800117a:	f000 f835 	bl	80011e8 <__udivmoddi4>
 800117e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001182:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001186:	b004      	add	sp, #16
 8001188:	4770      	bx	lr
 800118a:	4240      	negs	r0, r0
 800118c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	db1b      	blt.n	80011cc <__aeabi_ldivmod+0x84>
 8001194:	f000 f828 	bl	80011e8 <__udivmoddi4>
 8001198:	f8dd e004 	ldr.w	lr, [sp, #4]
 800119c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a0:	b004      	add	sp, #16
 80011a2:	4240      	negs	r0, r0
 80011a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a8:	4252      	negs	r2, r2
 80011aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ae:	4770      	bx	lr
 80011b0:	4252      	negs	r2, r2
 80011b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011b6:	f000 f817 	bl	80011e8 <__udivmoddi4>
 80011ba:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c2:	b004      	add	sp, #16
 80011c4:	4240      	negs	r0, r0
 80011c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011ca:	4770      	bx	lr
 80011cc:	4252      	negs	r2, r2
 80011ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011d2:	f000 f809 	bl	80011e8 <__udivmoddi4>
 80011d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011de:	b004      	add	sp, #16
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	4770      	bx	lr

080011e8 <__udivmoddi4>:
 80011e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011ec:	9d08      	ldr	r5, [sp, #32]
 80011ee:	468e      	mov	lr, r1
 80011f0:	4604      	mov	r4, r0
 80011f2:	4688      	mov	r8, r1
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d14a      	bne.n	800128e <__udivmoddi4+0xa6>
 80011f8:	428a      	cmp	r2, r1
 80011fa:	4617      	mov	r7, r2
 80011fc:	d962      	bls.n	80012c4 <__udivmoddi4+0xdc>
 80011fe:	fab2 f682 	clz	r6, r2
 8001202:	b14e      	cbz	r6, 8001218 <__udivmoddi4+0x30>
 8001204:	f1c6 0320 	rsb	r3, r6, #32
 8001208:	fa01 f806 	lsl.w	r8, r1, r6
 800120c:	fa20 f303 	lsr.w	r3, r0, r3
 8001210:	40b7      	lsls	r7, r6
 8001212:	ea43 0808 	orr.w	r8, r3, r8
 8001216:	40b4      	lsls	r4, r6
 8001218:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800121c:	fbb8 f1fe 	udiv	r1, r8, lr
 8001220:	fa1f fc87 	uxth.w	ip, r7
 8001224:	fb0e 8811 	mls	r8, lr, r1, r8
 8001228:	fb01 f20c 	mul.w	r2, r1, ip
 800122c:	0c23      	lsrs	r3, r4, #16
 800122e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001232:	429a      	cmp	r2, r3
 8001234:	d909      	bls.n	800124a <__udivmoddi4+0x62>
 8001236:	18fb      	adds	r3, r7, r3
 8001238:	f101 30ff 	add.w	r0, r1, #4294967295
 800123c:	f080 80eb 	bcs.w	8001416 <__udivmoddi4+0x22e>
 8001240:	429a      	cmp	r2, r3
 8001242:	f240 80e8 	bls.w	8001416 <__udivmoddi4+0x22e>
 8001246:	3902      	subs	r1, #2
 8001248:	443b      	add	r3, r7
 800124a:	1a9a      	subs	r2, r3, r2
 800124c:	fbb2 f0fe 	udiv	r0, r2, lr
 8001250:	fb0e 2210 	mls	r2, lr, r0, r2
 8001254:	fb00 fc0c 	mul.w	ip, r0, ip
 8001258:	b2a3      	uxth	r3, r4
 800125a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800125e:	459c      	cmp	ip, r3
 8001260:	d909      	bls.n	8001276 <__udivmoddi4+0x8e>
 8001262:	18fb      	adds	r3, r7, r3
 8001264:	f100 32ff 	add.w	r2, r0, #4294967295
 8001268:	f080 80d7 	bcs.w	800141a <__udivmoddi4+0x232>
 800126c:	459c      	cmp	ip, r3
 800126e:	f240 80d4 	bls.w	800141a <__udivmoddi4+0x232>
 8001272:	443b      	add	r3, r7
 8001274:	3802      	subs	r0, #2
 8001276:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800127a:	2100      	movs	r1, #0
 800127c:	eba3 030c 	sub.w	r3, r3, ip
 8001280:	b11d      	cbz	r5, 800128a <__udivmoddi4+0xa2>
 8001282:	2200      	movs	r2, #0
 8001284:	40f3      	lsrs	r3, r6
 8001286:	e9c5 3200 	strd	r3, r2, [r5]
 800128a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800128e:	428b      	cmp	r3, r1
 8001290:	d905      	bls.n	800129e <__udivmoddi4+0xb6>
 8001292:	b10d      	cbz	r5, 8001298 <__udivmoddi4+0xb0>
 8001294:	e9c5 0100 	strd	r0, r1, [r5]
 8001298:	2100      	movs	r1, #0
 800129a:	4608      	mov	r0, r1
 800129c:	e7f5      	b.n	800128a <__udivmoddi4+0xa2>
 800129e:	fab3 f183 	clz	r1, r3
 80012a2:	2900      	cmp	r1, #0
 80012a4:	d146      	bne.n	8001334 <__udivmoddi4+0x14c>
 80012a6:	4573      	cmp	r3, lr
 80012a8:	d302      	bcc.n	80012b0 <__udivmoddi4+0xc8>
 80012aa:	4282      	cmp	r2, r0
 80012ac:	f200 8108 	bhi.w	80014c0 <__udivmoddi4+0x2d8>
 80012b0:	1a84      	subs	r4, r0, r2
 80012b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80012b6:	2001      	movs	r0, #1
 80012b8:	4690      	mov	r8, r2
 80012ba:	2d00      	cmp	r5, #0
 80012bc:	d0e5      	beq.n	800128a <__udivmoddi4+0xa2>
 80012be:	e9c5 4800 	strd	r4, r8, [r5]
 80012c2:	e7e2      	b.n	800128a <__udivmoddi4+0xa2>
 80012c4:	2a00      	cmp	r2, #0
 80012c6:	f000 8091 	beq.w	80013ec <__udivmoddi4+0x204>
 80012ca:	fab2 f682 	clz	r6, r2
 80012ce:	2e00      	cmp	r6, #0
 80012d0:	f040 80a5 	bne.w	800141e <__udivmoddi4+0x236>
 80012d4:	1a8a      	subs	r2, r1, r2
 80012d6:	2101      	movs	r1, #1
 80012d8:	0c03      	lsrs	r3, r0, #16
 80012da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012de:	b280      	uxth	r0, r0
 80012e0:	b2bc      	uxth	r4, r7
 80012e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80012e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80012ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012ee:	fb04 f20c 	mul.w	r2, r4, ip
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d907      	bls.n	8001306 <__udivmoddi4+0x11e>
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80012fc:	d202      	bcs.n	8001304 <__udivmoddi4+0x11c>
 80012fe:	429a      	cmp	r2, r3
 8001300:	f200 80e3 	bhi.w	80014ca <__udivmoddi4+0x2e2>
 8001304:	46c4      	mov	ip, r8
 8001306:	1a9b      	subs	r3, r3, r2
 8001308:	fbb3 f2fe 	udiv	r2, r3, lr
 800130c:	fb0e 3312 	mls	r3, lr, r2, r3
 8001310:	fb02 f404 	mul.w	r4, r2, r4
 8001314:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001318:	429c      	cmp	r4, r3
 800131a:	d907      	bls.n	800132c <__udivmoddi4+0x144>
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	f102 30ff 	add.w	r0, r2, #4294967295
 8001322:	d202      	bcs.n	800132a <__udivmoddi4+0x142>
 8001324:	429c      	cmp	r4, r3
 8001326:	f200 80cd 	bhi.w	80014c4 <__udivmoddi4+0x2dc>
 800132a:	4602      	mov	r2, r0
 800132c:	1b1b      	subs	r3, r3, r4
 800132e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001332:	e7a5      	b.n	8001280 <__udivmoddi4+0x98>
 8001334:	f1c1 0620 	rsb	r6, r1, #32
 8001338:	408b      	lsls	r3, r1
 800133a:	fa22 f706 	lsr.w	r7, r2, r6
 800133e:	431f      	orrs	r7, r3
 8001340:	fa2e fa06 	lsr.w	sl, lr, r6
 8001344:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001348:	fbba f8f9 	udiv	r8, sl, r9
 800134c:	fa0e fe01 	lsl.w	lr, lr, r1
 8001350:	fa20 f306 	lsr.w	r3, r0, r6
 8001354:	fb09 aa18 	mls	sl, r9, r8, sl
 8001358:	fa1f fc87 	uxth.w	ip, r7
 800135c:	ea43 030e 	orr.w	r3, r3, lr
 8001360:	fa00 fe01 	lsl.w	lr, r0, r1
 8001364:	fb08 f00c 	mul.w	r0, r8, ip
 8001368:	0c1c      	lsrs	r4, r3, #16
 800136a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800136e:	42a0      	cmp	r0, r4
 8001370:	fa02 f201 	lsl.w	r2, r2, r1
 8001374:	d90a      	bls.n	800138c <__udivmoddi4+0x1a4>
 8001376:	193c      	adds	r4, r7, r4
 8001378:	f108 3aff 	add.w	sl, r8, #4294967295
 800137c:	f080 809e 	bcs.w	80014bc <__udivmoddi4+0x2d4>
 8001380:	42a0      	cmp	r0, r4
 8001382:	f240 809b 	bls.w	80014bc <__udivmoddi4+0x2d4>
 8001386:	f1a8 0802 	sub.w	r8, r8, #2
 800138a:	443c      	add	r4, r7
 800138c:	1a24      	subs	r4, r4, r0
 800138e:	b298      	uxth	r0, r3
 8001390:	fbb4 f3f9 	udiv	r3, r4, r9
 8001394:	fb09 4413 	mls	r4, r9, r3, r4
 8001398:	fb03 fc0c 	mul.w	ip, r3, ip
 800139c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80013a0:	45a4      	cmp	ip, r4
 80013a2:	d909      	bls.n	80013b8 <__udivmoddi4+0x1d0>
 80013a4:	193c      	adds	r4, r7, r4
 80013a6:	f103 30ff 	add.w	r0, r3, #4294967295
 80013aa:	f080 8085 	bcs.w	80014b8 <__udivmoddi4+0x2d0>
 80013ae:	45a4      	cmp	ip, r4
 80013b0:	f240 8082 	bls.w	80014b8 <__udivmoddi4+0x2d0>
 80013b4:	3b02      	subs	r3, #2
 80013b6:	443c      	add	r4, r7
 80013b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013bc:	eba4 040c 	sub.w	r4, r4, ip
 80013c0:	fba0 8c02 	umull	r8, ip, r0, r2
 80013c4:	4564      	cmp	r4, ip
 80013c6:	4643      	mov	r3, r8
 80013c8:	46e1      	mov	r9, ip
 80013ca:	d364      	bcc.n	8001496 <__udivmoddi4+0x2ae>
 80013cc:	d061      	beq.n	8001492 <__udivmoddi4+0x2aa>
 80013ce:	b15d      	cbz	r5, 80013e8 <__udivmoddi4+0x200>
 80013d0:	ebbe 0203 	subs.w	r2, lr, r3
 80013d4:	eb64 0409 	sbc.w	r4, r4, r9
 80013d8:	fa04 f606 	lsl.w	r6, r4, r6
 80013dc:	fa22 f301 	lsr.w	r3, r2, r1
 80013e0:	431e      	orrs	r6, r3
 80013e2:	40cc      	lsrs	r4, r1
 80013e4:	e9c5 6400 	strd	r6, r4, [r5]
 80013e8:	2100      	movs	r1, #0
 80013ea:	e74e      	b.n	800128a <__udivmoddi4+0xa2>
 80013ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80013f0:	0c01      	lsrs	r1, r0, #16
 80013f2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80013f6:	b280      	uxth	r0, r0
 80013f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80013fc:	463b      	mov	r3, r7
 80013fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8001402:	4638      	mov	r0, r7
 8001404:	463c      	mov	r4, r7
 8001406:	46b8      	mov	r8, r7
 8001408:	46be      	mov	lr, r7
 800140a:	2620      	movs	r6, #32
 800140c:	eba2 0208 	sub.w	r2, r2, r8
 8001410:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001414:	e765      	b.n	80012e2 <__udivmoddi4+0xfa>
 8001416:	4601      	mov	r1, r0
 8001418:	e717      	b.n	800124a <__udivmoddi4+0x62>
 800141a:	4610      	mov	r0, r2
 800141c:	e72b      	b.n	8001276 <__udivmoddi4+0x8e>
 800141e:	f1c6 0120 	rsb	r1, r6, #32
 8001422:	fa2e fc01 	lsr.w	ip, lr, r1
 8001426:	40b7      	lsls	r7, r6
 8001428:	fa0e fe06 	lsl.w	lr, lr, r6
 800142c:	fa20 f101 	lsr.w	r1, r0, r1
 8001430:	ea41 010e 	orr.w	r1, r1, lr
 8001434:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001438:	fbbc f8fe 	udiv	r8, ip, lr
 800143c:	b2bc      	uxth	r4, r7
 800143e:	fb0e cc18 	mls	ip, lr, r8, ip
 8001442:	fb08 f904 	mul.w	r9, r8, r4
 8001446:	0c0a      	lsrs	r2, r1, #16
 8001448:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800144c:	40b0      	lsls	r0, r6
 800144e:	4591      	cmp	r9, r2
 8001450:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001454:	b280      	uxth	r0, r0
 8001456:	d93e      	bls.n	80014d6 <__udivmoddi4+0x2ee>
 8001458:	18ba      	adds	r2, r7, r2
 800145a:	f108 3cff 	add.w	ip, r8, #4294967295
 800145e:	d201      	bcs.n	8001464 <__udivmoddi4+0x27c>
 8001460:	4591      	cmp	r9, r2
 8001462:	d81f      	bhi.n	80014a4 <__udivmoddi4+0x2bc>
 8001464:	eba2 0209 	sub.w	r2, r2, r9
 8001468:	fbb2 f9fe 	udiv	r9, r2, lr
 800146c:	fb09 f804 	mul.w	r8, r9, r4
 8001470:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001474:	b28a      	uxth	r2, r1
 8001476:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800147a:	4542      	cmp	r2, r8
 800147c:	d229      	bcs.n	80014d2 <__udivmoddi4+0x2ea>
 800147e:	18ba      	adds	r2, r7, r2
 8001480:	f109 31ff 	add.w	r1, r9, #4294967295
 8001484:	d2c2      	bcs.n	800140c <__udivmoddi4+0x224>
 8001486:	4542      	cmp	r2, r8
 8001488:	d2c0      	bcs.n	800140c <__udivmoddi4+0x224>
 800148a:	f1a9 0102 	sub.w	r1, r9, #2
 800148e:	443a      	add	r2, r7
 8001490:	e7bc      	b.n	800140c <__udivmoddi4+0x224>
 8001492:	45c6      	cmp	lr, r8
 8001494:	d29b      	bcs.n	80013ce <__udivmoddi4+0x1e6>
 8001496:	ebb8 0302 	subs.w	r3, r8, r2
 800149a:	eb6c 0c07 	sbc.w	ip, ip, r7
 800149e:	3801      	subs	r0, #1
 80014a0:	46e1      	mov	r9, ip
 80014a2:	e794      	b.n	80013ce <__udivmoddi4+0x1e6>
 80014a4:	eba7 0909 	sub.w	r9, r7, r9
 80014a8:	444a      	add	r2, r9
 80014aa:	fbb2 f9fe 	udiv	r9, r2, lr
 80014ae:	f1a8 0c02 	sub.w	ip, r8, #2
 80014b2:	fb09 f804 	mul.w	r8, r9, r4
 80014b6:	e7db      	b.n	8001470 <__udivmoddi4+0x288>
 80014b8:	4603      	mov	r3, r0
 80014ba:	e77d      	b.n	80013b8 <__udivmoddi4+0x1d0>
 80014bc:	46d0      	mov	r8, sl
 80014be:	e765      	b.n	800138c <__udivmoddi4+0x1a4>
 80014c0:	4608      	mov	r0, r1
 80014c2:	e6fa      	b.n	80012ba <__udivmoddi4+0xd2>
 80014c4:	443b      	add	r3, r7
 80014c6:	3a02      	subs	r2, #2
 80014c8:	e730      	b.n	800132c <__udivmoddi4+0x144>
 80014ca:	f1ac 0c02 	sub.w	ip, ip, #2
 80014ce:	443b      	add	r3, r7
 80014d0:	e719      	b.n	8001306 <__udivmoddi4+0x11e>
 80014d2:	4649      	mov	r1, r9
 80014d4:	e79a      	b.n	800140c <__udivmoddi4+0x224>
 80014d6:	eba2 0209 	sub.w	r2, r2, r9
 80014da:	fbb2 f9fe 	udiv	r9, r2, lr
 80014de:	46c4      	mov	ip, r8
 80014e0:	fb09 f804 	mul.w	r8, r9, r4
 80014e4:	e7c4      	b.n	8001470 <__udivmoddi4+0x288>
 80014e6:	bf00      	nop

080014e8 <__aeabi_idiv0>:
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop

080014ec <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	@ 0x30
 80014f0:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	9302      	str	r3, [sp, #8]
 80014f8:	2319      	movs	r3, #25
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	463b      	mov	r3, r7
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2301      	movs	r3, #1
 8001502:	2288      	movs	r2, #136	@ 0x88
 8001504:	21ec      	movs	r1, #236	@ 0xec
 8001506:	485f      	ldr	r0, [pc, #380]	@ (8001684 <TrimRead+0x198>)
 8001508:	f004 fd8e 	bl	8006028 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 800150c:	463b      	mov	r3, r7
 800150e:	3319      	adds	r3, #25
 8001510:	f04f 32ff 	mov.w	r2, #4294967295
 8001514:	9202      	str	r2, [sp, #8]
 8001516:	2207      	movs	r2, #7
 8001518:	9201      	str	r2, [sp, #4]
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	2301      	movs	r3, #1
 800151e:	22e1      	movs	r2, #225	@ 0xe1
 8001520:	21ec      	movs	r1, #236	@ 0xec
 8001522:	4858      	ldr	r0, [pc, #352]	@ (8001684 <TrimRead+0x198>)
 8001524:	f004 fd80 	bl	8006028 <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 8001528:	787b      	ldrb	r3, [r7, #1]
 800152a:	b21b      	sxth	r3, r3
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	b21a      	sxth	r2, r3
 8001530:	783b      	ldrb	r3, [r7, #0]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	b29a      	uxth	r2, r3
 800153a:	4b53      	ldr	r3, [pc, #332]	@ (8001688 <TrimRead+0x19c>)
 800153c:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 800153e:	78fb      	ldrb	r3, [r7, #3]
 8001540:	b21b      	sxth	r3, r3
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b21a      	sxth	r2, r3
 8001546:	78bb      	ldrb	r3, [r7, #2]
 8001548:	b21b      	sxth	r3, r3
 800154a:	4313      	orrs	r3, r2
 800154c:	b21a      	sxth	r2, r3
 800154e:	4b4f      	ldr	r3, [pc, #316]	@ (800168c <TrimRead+0x1a0>)
 8001550:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001552:	797b      	ldrb	r3, [r7, #5]
 8001554:	b21b      	sxth	r3, r3
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	b21a      	sxth	r2, r3
 800155a:	793b      	ldrb	r3, [r7, #4]
 800155c:	b21b      	sxth	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b21a      	sxth	r2, r3
 8001562:	4b4b      	ldr	r3, [pc, #300]	@ (8001690 <TrimRead+0x1a4>)
 8001564:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	b21b      	sxth	r3, r3
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	b21a      	sxth	r2, r3
 800156e:	797b      	ldrb	r3, [r7, #5]
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	b21b      	sxth	r3, r3
 8001576:	b29a      	uxth	r2, r3
 8001578:	4b46      	ldr	r3, [pc, #280]	@ (8001694 <TrimRead+0x1a8>)
 800157a:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 800157c:	7a7b      	ldrb	r3, [r7, #9]
 800157e:	b21b      	sxth	r3, r3
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	b21a      	sxth	r2, r3
 8001584:	79bb      	ldrb	r3, [r7, #6]
 8001586:	b21b      	sxth	r3, r3
 8001588:	4313      	orrs	r3, r2
 800158a:	b21a      	sxth	r2, r3
 800158c:	4b42      	ldr	r3, [pc, #264]	@ (8001698 <TrimRead+0x1ac>)
 800158e:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001590:	7afb      	ldrb	r3, [r7, #11]
 8001592:	b21b      	sxth	r3, r3
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	7abb      	ldrb	r3, [r7, #10]
 800159a:	b21b      	sxth	r3, r3
 800159c:	4313      	orrs	r3, r2
 800159e:	b21a      	sxth	r2, r3
 80015a0:	4b3e      	ldr	r3, [pc, #248]	@ (800169c <TrimRead+0x1b0>)
 80015a2:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 80015a4:	7b7b      	ldrb	r3, [r7, #13]
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	7b3b      	ldrb	r3, [r7, #12]
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	4b3a      	ldr	r3, [pc, #232]	@ (80016a0 <TrimRead+0x1b4>)
 80015b6:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	b21b      	sxth	r3, r3
 80015bc:	021b      	lsls	r3, r3, #8
 80015be:	b21a      	sxth	r2, r3
 80015c0:	7bbb      	ldrb	r3, [r7, #14]
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	4b36      	ldr	r3, [pc, #216]	@ (80016a4 <TrimRead+0x1b8>)
 80015ca:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 80015cc:	7c7b      	ldrb	r3, [r7, #17]
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	021b      	lsls	r3, r3, #8
 80015d2:	b21a      	sxth	r2, r3
 80015d4:	7c3b      	ldrb	r3, [r7, #16]
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4313      	orrs	r3, r2
 80015da:	b21a      	sxth	r2, r3
 80015dc:	4b32      	ldr	r3, [pc, #200]	@ (80016a8 <TrimRead+0x1bc>)
 80015de:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80015e0:	7cfb      	ldrb	r3, [r7, #19]
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	b21a      	sxth	r2, r3
 80015e8:	7cbb      	ldrb	r3, [r7, #18]
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	4313      	orrs	r3, r2
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b2e      	ldr	r3, [pc, #184]	@ (80016ac <TrimRead+0x1c0>)
 80015f2:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80015f4:	7d7b      	ldrb	r3, [r7, #21]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	7d3b      	ldrb	r3, [r7, #20]
 80015fe:	b21b      	sxth	r3, r3
 8001600:	4313      	orrs	r3, r2
 8001602:	b21a      	sxth	r2, r3
 8001604:	4b2a      	ldr	r3, [pc, #168]	@ (80016b0 <TrimRead+0x1c4>)
 8001606:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 8001608:	7dfb      	ldrb	r3, [r7, #23]
 800160a:	b21b      	sxth	r3, r3
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	b21a      	sxth	r2, r3
 8001610:	7dbb      	ldrb	r3, [r7, #22]
 8001612:	b21b      	sxth	r3, r3
 8001614:	4313      	orrs	r3, r2
 8001616:	b21a      	sxth	r2, r3
 8001618:	4b26      	ldr	r3, [pc, #152]	@ (80016b4 <TrimRead+0x1c8>)
 800161a:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 800161c:	7e3b      	ldrb	r3, [r7, #24]
 800161e:	461a      	mov	r2, r3
 8001620:	4b25      	ldr	r3, [pc, #148]	@ (80016b8 <TrimRead+0x1cc>)
 8001622:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 8001624:	7ebb      	ldrb	r3, [r7, #26]
 8001626:	b21b      	sxth	r3, r3
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b21a      	sxth	r2, r3
 800162c:	7e7b      	ldrb	r3, [r7, #25]
 800162e:	b21b      	sxth	r3, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	b21a      	sxth	r2, r3
 8001634:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <TrimRead+0x1d0>)
 8001636:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 8001638:	7efb      	ldrb	r3, [r7, #27]
 800163a:	461a      	mov	r2, r3
 800163c:	4b20      	ldr	r3, [pc, #128]	@ (80016c0 <TrimRead+0x1d4>)
 800163e:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 8001640:	7f3b      	ldrb	r3, [r7, #28]
 8001642:	b21b      	sxth	r3, r3
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	b21a      	sxth	r2, r3
 8001648:	7f7b      	ldrb	r3, [r7, #29]
 800164a:	b21b      	sxth	r3, r3
 800164c:	f003 030f 	and.w	r3, r3, #15
 8001650:	b21b      	sxth	r3, r3
 8001652:	4313      	orrs	r3, r2
 8001654:	b21a      	sxth	r2, r3
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <TrimRead+0x1d8>)
 8001658:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 800165a:	7fbb      	ldrb	r3, [r7, #30]
 800165c:	b21b      	sxth	r3, r3
 800165e:	011b      	lsls	r3, r3, #4
 8001660:	b21a      	sxth	r2, r3
 8001662:	7f7b      	ldrb	r3, [r7, #29]
 8001664:	091b      	lsrs	r3, r3, #4
 8001666:	b2db      	uxtb	r3, r3
 8001668:	b21b      	sxth	r3, r3
 800166a:	4313      	orrs	r3, r2
 800166c:	b21a      	sxth	r2, r3
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <TrimRead+0x1dc>)
 8001670:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001672:	7ffb      	ldrb	r3, [r7, #31]
 8001674:	b21a      	sxth	r2, r3
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <TrimRead+0x1e0>)
 8001678:	801a      	strh	r2, [r3, #0]
}
 800167a:	bf00      	nop
 800167c:	3720      	adds	r7, #32
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000228 	.word	0x20000228
 8001688:	20000200 	.word	0x20000200
 800168c:	20000208 	.word	0x20000208
 8001690:	2000020a 	.word	0x2000020a
 8001694:	20000202 	.word	0x20000202
 8001698:	2000020c 	.word	0x2000020c
 800169c:	2000020e 	.word	0x2000020e
 80016a0:	20000210 	.word	0x20000210
 80016a4:	20000212 	.word	0x20000212
 80016a8:	20000214 	.word	0x20000214
 80016ac:	20000216 	.word	0x20000216
 80016b0:	20000218 	.word	0x20000218
 80016b4:	2000021a 	.word	0x2000021a
 80016b8:	20000204 	.word	0x20000204
 80016bc:	2000021c 	.word	0x2000021c
 80016c0:	20000206 	.word	0x20000206
 80016c4:	2000021e 	.word	0x2000021e
 80016c8:	20000220 	.word	0x20000220
 80016cc:	20000222 	.word	0x20000222

080016d0 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b089      	sub	sp, #36	@ 0x24
 80016d4:	af04      	add	r7, sp, #16
 80016d6:	4604      	mov	r4, r0
 80016d8:	4608      	mov	r0, r1
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	4623      	mov	r3, r4
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	4603      	mov	r3, r0
 80016e4:	71bb      	strb	r3, [r7, #6]
 80016e6:	460b      	mov	r3, r1
 80016e8:	717b      	strb	r3, [r7, #5]
 80016ea:	4613      	mov	r3, r2
 80016ec:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 80016ee:	f7ff fefd 	bl	80014ec <TrimRead>


	uint8_t datatowrite = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 80016fa:	23b6      	movs	r3, #182	@ 0xb6
 80016fc:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80016fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001702:	9302      	str	r3, [sp, #8]
 8001704:	2301      	movs	r3, #1
 8001706:	9301      	str	r3, [sp, #4]
 8001708:	f107 030f 	add.w	r3, r7, #15
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	22e0      	movs	r2, #224	@ 0xe0
 8001712:	21ec      	movs	r1, #236	@ 0xec
 8001714:	4842      	ldr	r0, [pc, #264]	@ (8001820 <BME280_Config+0x150>)
 8001716:	f004 fb8d 	bl	8005e34 <HAL_I2C_Mem_Write>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <BME280_Config+0x56>
	{
		return -1;
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
 8001724:	e077      	b.n	8001816 <BME280_Config+0x146>
	}

	HAL_Delay (100);
 8001726:	2064      	movs	r0, #100	@ 0x64
 8001728:	f003 fd5e 	bl	80051e8 <HAL_Delay>
	// write the humidity oversampling to 0xF2



	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 800172c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001730:	015b      	lsls	r3, r3, #5
 8001732:	b25a      	sxtb	r2, r3
 8001734:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	b25b      	sxtb	r3, r3
 800173c:	4313      	orrs	r3, r2
 800173e:	b25b      	sxtb	r3, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001744:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001748:	9302      	str	r3, [sp, #8]
 800174a:	2301      	movs	r3, #1
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	f107 030f 	add.w	r3, r7, #15
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	2301      	movs	r3, #1
 8001756:	22f5      	movs	r2, #245	@ 0xf5
 8001758:	21ec      	movs	r1, #236	@ 0xec
 800175a:	4831      	ldr	r0, [pc, #196]	@ (8001820 <BME280_Config+0x150>)
 800175c:	f004 fb6a 	bl	8005e34 <HAL_I2C_Mem_Write>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <BME280_Config+0x9c>
	{
		return -1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	e054      	b.n	8001816 <BME280_Config+0x146>
	}
	HAL_Delay (100);
 800176c:	2064      	movs	r0, #100	@ 0x64
 800176e:	f003 fd3b 	bl	80051e8 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 8001772:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	2301      	movs	r3, #1
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	f107 030e 	add.w	r3, r7, #14
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	2301      	movs	r3, #1
 8001784:	22f5      	movs	r2, #245	@ 0xf5
 8001786:	21ec      	movs	r1, #236	@ 0xec
 8001788:	4825      	ldr	r0, [pc, #148]	@ (8001820 <BME280_Config+0x150>)
 800178a:	f004 fc4d 	bl	8006028 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 800178e:	7bba      	ldrb	r2, [r7, #14]
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	429a      	cmp	r2, r3
 8001794:	d002      	beq.n	800179c <BME280_Config+0xcc>
	{
		return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	e03c      	b.n	8001816 <BME280_Config+0x146>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	015b      	lsls	r3, r3, #5
 80017a2:	b25a      	sxtb	r2, r3
 80017a4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	b25b      	sxtb	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b25a      	sxtb	r2, r3
 80017b0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80017bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017c0:	9302      	str	r3, [sp, #8]
 80017c2:	2301      	movs	r3, #1
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	f107 030f 	add.w	r3, r7, #15
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2301      	movs	r3, #1
 80017ce:	22f4      	movs	r2, #244	@ 0xf4
 80017d0:	21ec      	movs	r1, #236	@ 0xec
 80017d2:	4813      	ldr	r0, [pc, #76]	@ (8001820 <BME280_Config+0x150>)
 80017d4:	f004 fb2e 	bl	8005e34 <HAL_I2C_Mem_Write>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d002      	beq.n	80017e4 <BME280_Config+0x114>
	{
		return -1;
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	e018      	b.n	8001816 <BME280_Config+0x146>
	}
	HAL_Delay (100);
 80017e4:	2064      	movs	r0, #100	@ 0x64
 80017e6:	f003 fcff 	bl	80051e8 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 80017ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ee:	9302      	str	r3, [sp, #8]
 80017f0:	2301      	movs	r3, #1
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	f107 030e 	add.w	r3, r7, #14
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2301      	movs	r3, #1
 80017fc:	22f4      	movs	r2, #244	@ 0xf4
 80017fe:	21ec      	movs	r1, #236	@ 0xec
 8001800:	4807      	ldr	r0, [pc, #28]	@ (8001820 <BME280_Config+0x150>)
 8001802:	f004 fc11 	bl	8006028 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001806:	7bba      	ldrb	r2, [r7, #14]
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	429a      	cmp	r2, r3
 800180c:	d002      	beq.n	8001814 <BME280_Config+0x144>
	{
		return -1;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
 8001812:	e000      	b.n	8001816 <BME280_Config+0x146>
	}

	return 0;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bd90      	pop	{r4, r7, pc}
 800181e:	bf00      	nop
 8001820:	20000228 	.word	0x20000228

08001824 <BMEReadRaw>:


int BMEReadRaw(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	2301      	movs	r3, #1
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <BMEReadRaw+0x80>)
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2301      	movs	r3, #1
 800183a:	22d0      	movs	r2, #208	@ 0xd0
 800183c:	21ec      	movs	r1, #236	@ 0xec
 800183e:	481a      	ldr	r0, [pc, #104]	@ (80018a8 <BMEReadRaw+0x84>)
 8001840:	f004 fbf2 	bl	8006028 <HAL_I2C_Mem_Read>

	if (chipID == 0x58)
 8001844:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <BMEReadRaw+0x80>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b58      	cmp	r3, #88	@ 0x58
 800184a:	d124      	bne.n	8001896 <BMEReadRaw+0x72>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 800184c:	f04f 33ff 	mov.w	r3, #4294967295
 8001850:	9302      	str	r3, [sp, #8]
 8001852:	2308      	movs	r3, #8
 8001854:	9301      	str	r3, [sp, #4]
 8001856:	463b      	mov	r3, r7
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2301      	movs	r3, #1
 800185c:	22f7      	movs	r2, #247	@ 0xf7
 800185e:	21ec      	movs	r1, #236	@ 0xec
 8001860:	4811      	ldr	r0, [pc, #68]	@ (80018a8 <BMEReadRaw+0x84>)
 8001862:	f004 fbe1 	bl	8006028 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8001866:	783b      	ldrb	r3, [r7, #0]
 8001868:	031a      	lsls	r2, r3, #12
 800186a:	787b      	ldrb	r3, [r7, #1]
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	4313      	orrs	r3, r2
 8001870:	78ba      	ldrb	r2, [r7, #2]
 8001872:	0912      	lsrs	r2, r2, #4
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	4313      	orrs	r3, r2
 8001878:	4a0c      	ldr	r2, [pc, #48]	@ (80018ac <BMEReadRaw+0x88>)
 800187a:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 800187c:	78fb      	ldrb	r3, [r7, #3]
 800187e:	031a      	lsls	r2, r3, #12
 8001880:	793b      	ldrb	r3, [r7, #4]
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	4313      	orrs	r3, r2
 8001886:	797a      	ldrb	r2, [r7, #5]
 8001888:	0912      	lsrs	r2, r2, #4
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	4313      	orrs	r3, r2
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <BMEReadRaw+0x8c>)
 8001890:	6013      	str	r3, [r2, #0]


		return 0;
 8001892:	2300      	movs	r3, #0
 8001894:	e001      	b.n	800189a <BMEReadRaw+0x76>
	}

	else return -1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200001f4 	.word	0x200001f4
 80018a8:	20000228 	.word	0x20000228
 80018ac:	200001fc 	.word	0x200001fc
 80018b0:	200001f8 	.word	0x200001f8

080018b4 <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of "5123" equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	10da      	asrs	r2, r3, #3
 80018c0:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <BME280_compensate_T_int32+0x70>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	4a17      	ldr	r2, [pc, #92]	@ (8001928 <BME280_compensate_T_int32+0x74>)
 80018ca:	f9b2 2000 	ldrsh.w	r2, [r2]
 80018ce:	fb02 f303 	mul.w	r3, r2, r3
 80018d2:	12db      	asrs	r3, r3, #11
 80018d4:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	111b      	asrs	r3, r3, #4
 80018da:	4a12      	ldr	r2, [pc, #72]	@ (8001924 <BME280_compensate_T_int32+0x70>)
 80018dc:	8812      	ldrh	r2, [r2, #0]
 80018de:	1a9b      	subs	r3, r3, r2
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	1112      	asrs	r2, r2, #4
 80018e4:	490f      	ldr	r1, [pc, #60]	@ (8001924 <BME280_compensate_T_int32+0x70>)
 80018e6:	8809      	ldrh	r1, [r1, #0]
 80018e8:	1a52      	subs	r2, r2, r1
 80018ea:	fb02 f303 	mul.w	r3, r2, r3
 80018ee:	131b      	asrs	r3, r3, #12
 80018f0:	4a0e      	ldr	r2, [pc, #56]	@ (800192c <BME280_compensate_T_int32+0x78>)
 80018f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	139b      	asrs	r3, r3, #14
 80018fc:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	4413      	add	r3, r2
 8001904:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <BME280_compensate_T_int32+0x7c>)
 8001906:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001908:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <BME280_compensate_T_int32+0x7c>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	3380      	adds	r3, #128	@ 0x80
 8001914:	121b      	asrs	r3, r3, #8
 8001916:	60fb      	str	r3, [r7, #12]
	return T;
 8001918:	68fb      	ldr	r3, [r7, #12]
}
 800191a:	4618      	mov	r0, r3
 800191c:	371c      	adds	r7, #28
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr
 8001924:	20000200 	.word	0x20000200
 8001928:	20000208 	.word	0x20000208
 800192c:	2000020a 	.word	0x2000020a
 8001930:	20000224 	.word	0x20000224

08001934 <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of "24674867" represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 8001934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001938:	b0ca      	sub	sp, #296	@ 0x128
 800193a:	af00      	add	r7, sp, #0
 800193c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001940:	4bae      	ldr	r3, [pc, #696]	@ (8001bfc <BME280_compensate_P_int64+0x2c8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	17da      	asrs	r2, r3, #31
 8001946:	461c      	mov	r4, r3
 8001948:	4615      	mov	r5, r2
 800194a:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800194e:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001952:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 8001956:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800195a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800195e:	fb03 f102 	mul.w	r1, r3, r2
 8001962:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001966:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800196a:	fb02 f303 	mul.w	r3, r2, r3
 800196e:	18ca      	adds	r2, r1, r3
 8001970:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001974:	fba3 8903 	umull	r8, r9, r3, r3
 8001978:	eb02 0309 	add.w	r3, r2, r9
 800197c:	4699      	mov	r9, r3
 800197e:	4ba0      	ldr	r3, [pc, #640]	@ (8001c00 <BME280_compensate_P_int64+0x2cc>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	b21b      	sxth	r3, r3
 8001986:	17da      	asrs	r2, r3, #31
 8001988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800198c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001990:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001994:	4603      	mov	r3, r0
 8001996:	fb03 f209 	mul.w	r2, r3, r9
 800199a:	460b      	mov	r3, r1
 800199c:	fb08 f303 	mul.w	r3, r8, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	4602      	mov	r2, r0
 80019a4:	fba8 2102 	umull	r2, r1, r8, r2
 80019a8:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 80019ac:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80019b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80019b4:	4413      	add	r3, r2
 80019b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80019ba:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80019be:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80019c2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80019c6:	4b8f      	ldr	r3, [pc, #572]	@ (8001c04 <BME280_compensate_P_int64+0x2d0>)
 80019c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	17da      	asrs	r2, r3, #31
 80019d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80019d4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80019d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80019dc:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80019e0:	462a      	mov	r2, r5
 80019e2:	fb02 f203 	mul.w	r2, r2, r3
 80019e6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80019ea:	4621      	mov	r1, r4
 80019ec:	fb01 f303 	mul.w	r3, r1, r3
 80019f0:	441a      	add	r2, r3
 80019f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80019f6:	4621      	mov	r1, r4
 80019f8:	fba3 3101 	umull	r3, r1, r3, r1
 80019fc:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8001a00:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a08:	18d3      	adds	r3, r2, r3
 8001a0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001a0e:	f04f 0000 	mov.w	r0, #0
 8001a12:	f04f 0100 	mov.w	r1, #0
 8001a16:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001a1a:	462b      	mov	r3, r5
 8001a1c:	0459      	lsls	r1, r3, #17
 8001a1e:	4622      	mov	r2, r4
 8001a20:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001a24:	4623      	mov	r3, r4
 8001a26:	0458      	lsls	r0, r3, #17
 8001a28:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a2c:	1814      	adds	r4, r2, r0
 8001a2e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001a30:	414b      	adcs	r3, r1
 8001a32:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a34:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001a38:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001a3c:	4b72      	ldr	r3, [pc, #456]	@ (8001c08 <BME280_compensate_P_int64+0x2d4>)
 8001a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	17da      	asrs	r2, r3, #31
 8001a46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001a4a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001a4e:	f04f 0000 	mov.w	r0, #0
 8001a52:	f04f 0100 	mov.w	r1, #0
 8001a56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a5a:	00d9      	lsls	r1, r3, #3
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a62:	1814      	adds	r4, r2, r0
 8001a64:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001a66:	414b      	adcs	r3, r1
 8001a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a6a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001a6e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8001a72:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a76:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a7a:	fb03 f102 	mul.w	r1, r3, r2
 8001a7e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a82:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a86:	fb02 f303 	mul.w	r3, r2, r3
 8001a8a:	18ca      	adds	r2, r1, r3
 8001a8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a90:	fba3 3103 	umull	r3, r1, r3, r3
 8001a94:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001a98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001a9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001aa0:	18d3      	adds	r3, r2, r3
 8001aa2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001aa6:	4b59      	ldr	r3, [pc, #356]	@ (8001c0c <BME280_compensate_P_int64+0x2d8>)
 8001aa8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aac:	b21b      	sxth	r3, r3
 8001aae:	17da      	asrs	r2, r3, #31
 8001ab0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001ab4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001ab8:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8001abc:	4622      	mov	r2, r4
 8001abe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001ac2:	4641      	mov	r1, r8
 8001ac4:	fb01 f202 	mul.w	r2, r1, r2
 8001ac8:	464d      	mov	r5, r9
 8001aca:	4618      	mov	r0, r3
 8001acc:	4621      	mov	r1, r4
 8001ace:	4603      	mov	r3, r0
 8001ad0:	fb03 f305 	mul.w	r3, r3, r5
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	4641      	mov	r1, r8
 8001ada:	fba2 2101 	umull	r2, r1, r2, r1
 8001ade:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8001ae2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001ae6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001aea:	4413      	add	r3, r2
 8001aec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001af0:	f04f 0000 	mov.w	r0, #0
 8001af4:	f04f 0100 	mov.w	r1, #0
 8001af8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001afc:	4623      	mov	r3, r4
 8001afe:	0a18      	lsrs	r0, r3, #8
 8001b00:	462a      	mov	r2, r5
 8001b02:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b06:	462b      	mov	r3, r5
 8001b08:	1219      	asrs	r1, r3, #8
 8001b0a:	4b41      	ldr	r3, [pc, #260]	@ (8001c10 <BME280_compensate_P_int64+0x2dc>)
 8001b0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b10:	b21b      	sxth	r3, r3
 8001b12:	17da      	asrs	r2, r3, #31
 8001b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001b18:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001b1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b20:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001b24:	464a      	mov	r2, r9
 8001b26:	fb02 f203 	mul.w	r2, r2, r3
 8001b2a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001b2e:	4644      	mov	r4, r8
 8001b30:	fb04 f303 	mul.w	r3, r4, r3
 8001b34:	441a      	add	r2, r3
 8001b36:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b3a:	4644      	mov	r4, r8
 8001b3c:	fba3 3404 	umull	r3, r4, r3, r4
 8001b40:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001b44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001b48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001b4c:	18d3      	adds	r3, r2, r3
 8001b4e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001b5e:	464c      	mov	r4, r9
 8001b60:	0323      	lsls	r3, r4, #12
 8001b62:	46c4      	mov	ip, r8
 8001b64:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001b68:	4644      	mov	r4, r8
 8001b6a:	0322      	lsls	r2, r4, #12
 8001b6c:	1884      	adds	r4, r0, r2
 8001b6e:	633c      	str	r4, [r7, #48]	@ 0x30
 8001b70:	eb41 0303 	adc.w	r3, r1, r3
 8001b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b76:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001b7a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8001b7e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b82:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001b86:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001b8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001b8e:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <BME280_compensate_P_int64+0x2e0>)
 8001b90:	881b      	ldrh	r3, [r3, #0]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	2200      	movs	r2, #0
 8001b96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b9a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b9e:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001ba2:	4622      	mov	r2, r4
 8001ba4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001ba8:	4641      	mov	r1, r8
 8001baa:	fb01 f202 	mul.w	r2, r1, r2
 8001bae:	464d      	mov	r5, r9
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	fb03 f305 	mul.w	r3, r3, r5
 8001bba:	4413      	add	r3, r2
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	4641      	mov	r1, r8
 8001bc0:	fba2 2101 	umull	r2, r1, r2, r1
 8001bc4:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001bc8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001bcc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001bd0:	4413      	add	r3, r2
 8001bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001be2:	4629      	mov	r1, r5
 8001be4:	104a      	asrs	r2, r1, #1
 8001be6:	4629      	mov	r1, r5
 8001be8:	17cb      	asrs	r3, r1, #31
 8001bea:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 8001bee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	d110      	bne.n	8001c18 <BME280_compensate_P_int64+0x2e4>
	{
		return 0; // avoid exception caused by division by zero
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e152      	b.n	8001ea0 <BME280_compensate_P_int64+0x56c>
 8001bfa:	bf00      	nop
 8001bfc:	20000224 	.word	0x20000224
 8001c00:	20000214 	.word	0x20000214
 8001c04:	20000212 	.word	0x20000212
 8001c08:	20000210 	.word	0x20000210
 8001c0c:	2000020e 	.word	0x2000020e
 8001c10:	2000020c 	.word	0x2000020c
 8001c14:	20000202 	.word	0x20000202
	}
	p = 1048576-adc_P;
 8001c18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001c1c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001c20:	17da      	asrs	r2, r3, #31
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c26:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001c2a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001c2e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c32:	105b      	asrs	r3, r3, #1
 8001c34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001c38:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c3c:	07db      	lsls	r3, r3, #31
 8001c3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001c42:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001c46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001c4a:	4604      	mov	r4, r0
 8001c4c:	1aa4      	subs	r4, r4, r2
 8001c4e:	67bc      	str	r4, [r7, #120]	@ 0x78
 8001c50:	eb61 0303 	sbc.w	r3, r1, r3
 8001c54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001c56:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001c5a:	4622      	mov	r2, r4
 8001c5c:	462b      	mov	r3, r5
 8001c5e:	1891      	adds	r1, r2, r2
 8001c60:	6239      	str	r1, [r7, #32]
 8001c62:	415b      	adcs	r3, r3
 8001c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c6a:	4621      	mov	r1, r4
 8001c6c:	1851      	adds	r1, r2, r1
 8001c6e:	61b9      	str	r1, [r7, #24]
 8001c70:	4629      	mov	r1, r5
 8001c72:	414b      	adcs	r3, r1
 8001c74:	61fb      	str	r3, [r7, #28]
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	f04f 0300 	mov.w	r3, #0
 8001c7e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001c82:	4649      	mov	r1, r9
 8001c84:	018b      	lsls	r3, r1, #6
 8001c86:	4641      	mov	r1, r8
 8001c88:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c8c:	4641      	mov	r1, r8
 8001c8e:	018a      	lsls	r2, r1, #6
 8001c90:	4641      	mov	r1, r8
 8001c92:	1889      	adds	r1, r1, r2
 8001c94:	6139      	str	r1, [r7, #16]
 8001c96:	4649      	mov	r1, r9
 8001c98:	eb43 0101 	adc.w	r1, r3, r1
 8001c9c:	6179      	str	r1, [r7, #20]
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	f04f 0300 	mov.w	r3, #0
 8001ca6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001caa:	4649      	mov	r1, r9
 8001cac:	008b      	lsls	r3, r1, #2
 8001cae:	46c4      	mov	ip, r8
 8001cb0:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001cb4:	4641      	mov	r1, r8
 8001cb6:	008a      	lsls	r2, r1, #2
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	4622      	mov	r2, r4
 8001cc0:	189b      	adds	r3, r3, r2
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	462a      	mov	r2, r5
 8001cc8:	eb42 0303 	adc.w	r3, r2, r3
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001cda:	4649      	mov	r1, r9
 8001cdc:	008b      	lsls	r3, r1, #2
 8001cde:	46c4      	mov	ip, r8
 8001ce0:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001ce4:	4641      	mov	r1, r8
 8001ce6:	008a      	lsls	r2, r1, #2
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	4603      	mov	r3, r0
 8001cee:	4622      	mov	r2, r4
 8001cf0:	189b      	adds	r3, r3, r2
 8001cf2:	673b      	str	r3, [r7, #112]	@ 0x70
 8001cf4:	462b      	mov	r3, r5
 8001cf6:	460a      	mov	r2, r1
 8001cf8:	eb42 0303 	adc.w	r3, r2, r3
 8001cfc:	677b      	str	r3, [r7, #116]	@ 0x74
 8001cfe:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001d02:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001d06:	f7ff fa1f 	bl	8001148 <__aeabi_ldivmod>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001d12:	4b66      	ldr	r3, [pc, #408]	@ (8001eac <BME280_compensate_P_int64+0x578>)
 8001d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d18:	b21b      	sxth	r3, r3
 8001d1a:	17da      	asrs	r2, r3, #31
 8001d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001d1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d20:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001d24:	f04f 0000 	mov.w	r0, #0
 8001d28:	f04f 0100 	mov.w	r1, #0
 8001d2c:	0b50      	lsrs	r0, r2, #13
 8001d2e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d32:	1359      	asrs	r1, r3, #13
 8001d34:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001d38:	462b      	mov	r3, r5
 8001d3a:	fb00 f203 	mul.w	r2, r0, r3
 8001d3e:	4623      	mov	r3, r4
 8001d40:	fb03 f301 	mul.w	r3, r3, r1
 8001d44:	4413      	add	r3, r2
 8001d46:	4622      	mov	r2, r4
 8001d48:	fba2 2100 	umull	r2, r1, r2, r0
 8001d4c:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001d50:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001d54:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001d58:	4413      	add	r3, r2
 8001d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d5e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001d62:	f04f 0000 	mov.w	r0, #0
 8001d66:	f04f 0100 	mov.w	r1, #0
 8001d6a:	0b50      	lsrs	r0, r2, #13
 8001d6c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d70:	1359      	asrs	r1, r3, #13
 8001d72:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001d76:	462b      	mov	r3, r5
 8001d78:	fb00 f203 	mul.w	r2, r0, r3
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	fb03 f301 	mul.w	r3, r3, r1
 8001d82:	4413      	add	r3, r2
 8001d84:	4622      	mov	r2, r4
 8001d86:	fba2 2100 	umull	r2, r1, r2, r0
 8001d8a:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001d8e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001d92:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001d96:	4413      	add	r3, r2
 8001d98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	f04f 0300 	mov.w	r3, #0
 8001da4:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001da8:	4621      	mov	r1, r4
 8001daa:	0e4a      	lsrs	r2, r1, #25
 8001dac:	4620      	mov	r0, r4
 8001dae:	4629      	mov	r1, r5
 8001db0:	460c      	mov	r4, r1
 8001db2:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001db6:	164b      	asrs	r3, r1, #25
 8001db8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001dbc:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb0 <BME280_compensate_P_int64+0x57c>)
 8001dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc2:	b21b      	sxth	r3, r3
 8001dc4:	17da      	asrs	r2, r3, #31
 8001dc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dc8:	667a      	str	r2, [r7, #100]	@ 0x64
 8001dca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001dce:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001dd2:	462a      	mov	r2, r5
 8001dd4:	fb02 f203 	mul.w	r2, r2, r3
 8001dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001ddc:	4621      	mov	r1, r4
 8001dde:	fb01 f303 	mul.w	r3, r1, r3
 8001de2:	4413      	add	r3, r2
 8001de4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001de8:	4621      	mov	r1, r4
 8001dea:	fba2 2101 	umull	r2, r1, r2, r1
 8001dee:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001df2:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001df6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	f04f 0300 	mov.w	r3, #0
 8001e08:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	0cca      	lsrs	r2, r1, #19
 8001e10:	4620      	mov	r0, r4
 8001e12:	4629      	mov	r1, r5
 8001e14:	460c      	mov	r4, r1
 8001e16:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001e1a:	14cb      	asrs	r3, r1, #19
 8001e1c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001e20:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001e24:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001e28:	1884      	adds	r4, r0, r2
 8001e2a:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001e2c:	eb41 0303 	adc.w	r3, r1, r3
 8001e30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e32:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001e36:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001e3a:	4621      	mov	r1, r4
 8001e3c:	1889      	adds	r1, r1, r2
 8001e3e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001e40:	4629      	mov	r1, r5
 8001e42:	eb43 0101 	adc.w	r1, r3, r1
 8001e46:	6579      	str	r1, [r7, #84]	@ 0x54
 8001e48:	f04f 0000 	mov.w	r0, #0
 8001e4c:	f04f 0100 	mov.w	r1, #0
 8001e50:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001e54:	4623      	mov	r3, r4
 8001e56:	0a18      	lsrs	r0, r3, #8
 8001e58:	462a      	mov	r2, r5
 8001e5a:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001e5e:	462b      	mov	r3, r5
 8001e60:	1219      	asrs	r1, r3, #8
 8001e62:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <BME280_compensate_P_int64+0x580>)
 8001e64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	17da      	asrs	r2, r3, #31
 8001e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e6e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	f04f 0300 	mov.w	r3, #0
 8001e78:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001e7c:	464c      	mov	r4, r9
 8001e7e:	0123      	lsls	r3, r4, #4
 8001e80:	46c4      	mov	ip, r8
 8001e82:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001e86:	4644      	mov	r4, r8
 8001e88:	0122      	lsls	r2, r4, #4
 8001e8a:	1884      	adds	r4, r0, r2
 8001e8c:	603c      	str	r4, [r7, #0]
 8001e8e:	eb41 0303 	adc.w	r3, r1, r3
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001e98:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8001e9c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001eac:	2000021a 	.word	0x2000021a
 8001eb0:	20000218 	.word	0x20000218
 8001eb4:	20000216 	.word	0x20000216

08001eb8 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001ebc:	f7ff fcb2 	bl	8001824 <BMEReadRaw>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d142      	bne.n	8001f4c <BME280_Measure+0x94>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001ec6:	4b26      	ldr	r3, [pc, #152]	@ (8001f60 <BME280_Measure+0xa8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001ece:	d104      	bne.n	8001eda <BME280_Measure+0x22>
 8001ed0:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <BME280_Measure+0xac>)
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e016      	b.n	8001f08 <BME280_Measure+0x50>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001eda:	4b21      	ldr	r3, [pc, #132]	@ (8001f60 <BME280_Measure+0xa8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fce8 	bl	80018b4 <BME280_compensate_T_int32>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fa8c 	bl	8000404 <__aeabi_i2d>
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <BME280_Measure+0xb0>)
 8001ef2:	f7fe fc1b 	bl	800072c <__aeabi_ddiv>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7fe fdc3 	bl	8000a88 <__aeabi_d2f>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4a17      	ldr	r2, [pc, #92]	@ (8001f64 <BME280_Measure+0xac>)
 8001f06:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 8001f08:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <BME280_Measure+0xb4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f10:	d104      	bne.n	8001f1c <BME280_Measure+0x64>
 8001f12:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <BME280_Measure+0xb8>)
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = 0;
	}
}
 8001f1a:	e01f      	b.n	8001f5c <BME280_Measure+0xa4>
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <BME280_Measure+0xb4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fd07 	bl	8001934 <BME280_compensate_P_int64>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fa5b 	bl	80003e4 <__aeabi_ui2d>
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	4b10      	ldr	r3, [pc, #64]	@ (8001f74 <BME280_Measure+0xbc>)
 8001f34:	f7fe fbfa 	bl	800072c <__aeabi_ddiv>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f7fe fda2 	bl	8000a88 <__aeabi_d2f>
 8001f44:	4603      	mov	r3, r0
 8001f46:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <BME280_Measure+0xb8>)
 8001f48:	6013      	str	r3, [r2, #0]
}
 8001f4a:	e007      	b.n	8001f5c <BME280_Measure+0xa4>
		Temperature = Pressure = 0;
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <BME280_Measure+0xb8>)
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <BME280_Measure+0xb8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a02      	ldr	r2, [pc, #8]	@ (8001f64 <BME280_Measure+0xac>)
 8001f5a:	6013      	str	r3, [r2, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	200001f8 	.word	0x200001f8
 8001f64:	200005c0 	.word	0x200005c0
 8001f68:	40590000 	.word	0x40590000
 8001f6c:	200001fc 	.word	0x200001fc
 8001f70:	200005c4 	.word	0x200005c4
 8001f74:	40700000 	.word	0x40700000

08001f78 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d106      	bne.n	8001f9a <prv_parse_number+0x22>
        t = gh->p.term_str;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3371      	adds	r3, #113	@ 0x71
 8001f90:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {} /* Strip leading spaces */
 8001f92:	e002      	b.n	8001f9a <prv_parse_number+0x22>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	3301      	adds	r3, #1
 8001f98:	603b      	str	r3, [r7, #0]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <prv_parse_number+0x30>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b20      	cmp	r3, #32
 8001fa6:	d0f5      	beq.n	8001f94 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b2d      	cmp	r3, #45	@ 0x2d
 8001fae:	d104      	bne.n	8001fba <prv_parse_number+0x42>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	603b      	str	r3, [r7, #0]
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <prv_parse_number+0x44>
 8001fba:	2300      	movs	r3, #0
 8001fbc:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8001fbe:	e00d      	b.n	8001fdc <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	461a      	mov	r2, r3
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	3b30      	subs	r3, #48	@ 0x30
 8001fd2:	4413      	add	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <prv_parse_number+0x7a>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b2f      	cmp	r3, #47	@ 0x2f
 8001fe8:	d903      	bls.n	8001ff2 <prv_parse_number+0x7a>
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b39      	cmp	r3, #57	@ 0x39
 8001ff0:	d9e6      	bls.n	8001fc0 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8001ff2:	7afb      	ldrb	r3, [r7, #11]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d002      	beq.n	8001ffe <prv_parse_number+0x86>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	425b      	negs	r3, r3
 8001ffc:	e000      	b.n	8002000 <prv_parse_number+0x88>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
}
 8002000:	4618      	mov	r0, r3
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr
	...

0800200c <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 800200c:	b5b0      	push	{r4, r5, r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
    lwgps_float_t value = (lwgps_float_t)0, power = (lwgps_float_t)1;
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	4b4b      	ldr	r3, [pc, #300]	@ (8002154 <prv_parse_float_number+0x148>)
 8002028:	e9c7 2304 	strd	r2, r3, [r7, #16]
    int sign = 1;
 800202c:	2301      	movs	r3, #1
 800202e:	60fb      	str	r3, [r7, #12]

    if (t == NULL) {
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d106      	bne.n	8002044 <prv_parse_float_number+0x38>
        t = gh->p.term_str;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	3371      	adds	r3, #113	@ 0x71
 800203a:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {} /* Strip leading spaces */
 800203c:	e002      	b.n	8002044 <prv_parse_float_number+0x38>
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <prv_parse_float_number+0x46>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b20      	cmp	r3, #32
 8002050:	d0f5      	beq.n	800203e <prv_parse_float_number+0x32>

    if (*t == '-') { /* Check sign */
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b2d      	cmp	r3, #45	@ 0x2d
 8002058:	d124      	bne.n	80020a4 <prv_parse_float_number+0x98>
        sign = -1;
 800205a:	f04f 33ff 	mov.w	r3, #4294967295
 800205e:	60fb      	str	r3, [r7, #12]
        ++t;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	603b      	str	r3, [r7, #0]
    }
    while (CIN(*t)) { /* Convert main part */
 8002066:	e01d      	b.n	80020a4 <prv_parse_float_number+0x98>
        value = value * (lwgps_float_t)10 + CTN(*t);
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	4b3a      	ldr	r3, [pc, #232]	@ (8002158 <prv_parse_float_number+0x14c>)
 800206e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002072:	f7fe fa31 	bl	80004d8 <__aeabi_dmul>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4614      	mov	r4, r2
 800207c:	461d      	mov	r5, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	3b30      	subs	r3, #48	@ 0x30
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe f9bd 	bl	8000404 <__aeabi_i2d>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4620      	mov	r0, r4
 8002090:	4629      	mov	r1, r5
 8002092:	f7fe f86b 	bl	800016c <__adddf3>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        ++t;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	3301      	adds	r3, #1
 80020a2:	603b      	str	r3, [r7, #0]
    while (CIN(*t)) { /* Convert main part */
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b2f      	cmp	r3, #47	@ 0x2f
 80020aa:	d903      	bls.n	80020b4 <prv_parse_float_number+0xa8>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b39      	cmp	r3, #57	@ 0x39
 80020b2:	d9d9      	bls.n	8002068 <prv_parse_float_number+0x5c>
    }
    if (*t == '.') { /* Skip the dot character */
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80020ba:	d12c      	bne.n	8002116 <prv_parse_float_number+0x10a>
        ++t;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	3301      	adds	r3, #1
 80020c0:	603b      	str	r3, [r7, #0]
    }
    while (CIN(*t)) { /* Get the power */
 80020c2:	e028      	b.n	8002116 <prv_parse_float_number+0x10a>
        value = value * (lwgps_float_t)10 + CTN(*t);
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	4b23      	ldr	r3, [pc, #140]	@ (8002158 <prv_parse_float_number+0x14c>)
 80020ca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020ce:	f7fe fa03 	bl	80004d8 <__aeabi_dmul>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4614      	mov	r4, r2
 80020d8:	461d      	mov	r5, r3
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	3b30      	subs	r3, #48	@ 0x30
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe f98f 	bl	8000404 <__aeabi_i2d>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4620      	mov	r0, r4
 80020ec:	4629      	mov	r1, r5
 80020ee:	f7fe f83d 	bl	800016c <__adddf3>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        power *= (lwgps_float_t)10.0;
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	4b16      	ldr	r3, [pc, #88]	@ (8002158 <prv_parse_float_number+0x14c>)
 8002100:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002104:	f7fe f9e8 	bl	80004d8 <__aeabi_dmul>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	e9c7 2304 	strd	r2, r3, [r7, #16]
        ++t;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	3301      	adds	r3, #1
 8002114:	603b      	str	r3, [r7, #0]
    while (CIN(*t)) { /* Get the power */
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b2f      	cmp	r3, #47	@ 0x2f
 800211c:	d903      	bls.n	8002126 <prv_parse_float_number+0x11a>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b39      	cmp	r3, #57	@ 0x39
 8002124:	d9ce      	bls.n	80020c4 <prv_parse_float_number+0xb8>
    }
    return sign * value / power;
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f7fe f96c 	bl	8000404 <__aeabi_i2d>
 800212c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002130:	f7fe f9d2 	bl	80004d8 <__aeabi_dmul>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002140:	f7fe faf4 	bl	800072c <__aeabi_ddiv>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
}
 8002148:	4610      	mov	r0, r2
 800214a:	4619      	mov	r1, r3
 800214c:	3720      	adds	r7, #32
 800214e:	46bd      	mov	sp, r7
 8002150:	bdb0      	pop	{r4, r5, r7, pc}
 8002152:	bf00      	nop
 8002154:	3ff00000 	.word	0x3ff00000
 8002158:	40240000 	.word	0x40240000

0800215c <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL); /* Parse value as double */
 8002164:	2100      	movs	r1, #0
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff ff50 	bl	800200c <prv_parse_float_number>
 800216c:	e9c7 0106 	strd	r0, r1, [r7, #24]
    deg = FLT((int)((int)ll / 100));       /* Get absolute degrees value, interested in integer part only */
 8002170:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002174:	f7fe fc60 	bl	8000a38 <__aeabi_d2iz>
 8002178:	4603      	mov	r3, r0
 800217a:	4a1b      	ldr	r2, [pc, #108]	@ (80021e8 <prv_parse_lat_long+0x8c>)
 800217c:	fb82 1203 	smull	r1, r2, r2, r3
 8002180:	1152      	asrs	r2, r2, #5
 8002182:	17db      	asrs	r3, r3, #31
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe f93c 	bl	8000404 <__aeabi_i2d>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));           /* Get remaining part from full number, minutes */
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <prv_parse_lat_long+0x90>)
 800219a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800219e:	f7fe f99b 	bl	80004d8 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80021aa:	f7fd ffdd 	bl	8000168 <__aeabi_dsub>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));          /* Calculate latitude/longitude */
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <prv_parse_lat_long+0x94>)
 80021bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021c0:	f7fe fab4 	bl	800072c <__aeabi_ddiv>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021cc:	f7fd ffce 	bl	800016c <__adddf3>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 80021d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	3720      	adds	r7, #32
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	51eb851f 	.word	0x51eb851f
 80021ec:	40590000 	.word	0x40590000
 80021f0:	404e0000 	.word	0x404e0000

080021f4 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 80021f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80021f8:	b082      	sub	sp, #8
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) { /* Check string type */
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002204:	2900      	cmp	r1, #0
 8002206:	d169      	bne.n	80022dc <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3371      	adds	r3, #113	@ 0x71
 800220c:	2206      	movs	r2, #6
 800220e:	49b6      	ldr	r1, [pc, #728]	@ (80024e8 <prv_parse_term+0x2f4>)
 8002210:	4618      	mov	r0, r3
 8002212:	f007 fe44 	bl	8009e9e <strncmp>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d009      	beq.n	8002230 <prv_parse_term+0x3c>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3371      	adds	r3, #113	@ 0x71
 8002220:	2206      	movs	r2, #6
 8002222:	49b2      	ldr	r1, [pc, #712]	@ (80024ec <prv_parse_term+0x2f8>)
 8002224:	4618      	mov	r0, r3
 8002226:	f007 fe3a 	bl	8009e9e <strncmp>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d104      	bne.n	800223a <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002238:	e04e      	b.n	80022d8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3371      	adds	r3, #113	@ 0x71
 800223e:	2206      	movs	r2, #6
 8002240:	49ab      	ldr	r1, [pc, #684]	@ (80024f0 <prv_parse_term+0x2fc>)
 8002242:	4618      	mov	r0, r3
 8002244:	f007 fe2b 	bl	8009e9e <strncmp>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d009      	beq.n	8002262 <prv_parse_term+0x6e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3371      	adds	r3, #113	@ 0x71
 8002252:	2206      	movs	r2, #6
 8002254:	49a7      	ldr	r1, [pc, #668]	@ (80024f4 <prv_parse_term+0x300>)
 8002256:	4618      	mov	r0, r3
 8002258:	f007 fe21 	bl	8009e9e <strncmp>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d104      	bne.n	800226c <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800226a:	e035      	b.n	80022d8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3371      	adds	r3, #113	@ 0x71
 8002270:	2206      	movs	r2, #6
 8002272:	49a1      	ldr	r1, [pc, #644]	@ (80024f8 <prv_parse_term+0x304>)
 8002274:	4618      	mov	r0, r3
 8002276:	f007 fe12 	bl	8009e9e <strncmp>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d009      	beq.n	8002294 <prv_parse_term+0xa0>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3371      	adds	r3, #113	@ 0x71
 8002284:	2206      	movs	r2, #6
 8002286:	499d      	ldr	r1, [pc, #628]	@ (80024fc <prv_parse_term+0x308>)
 8002288:	4618      	mov	r0, r3
 800228a:	f007 fe08 	bl	8009e9e <strncmp>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d104      	bne.n	800229e <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2203      	movs	r2, #3
 8002298:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800229c:	e01c      	b.n	80022d8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3371      	adds	r3, #113	@ 0x71
 80022a2:	2206      	movs	r2, #6
 80022a4:	4996      	ldr	r1, [pc, #600]	@ (8002500 <prv_parse_term+0x30c>)
 80022a6:	4618      	mov	r0, r3
 80022a8:	f007 fdf9 	bl	8009e9e <strncmp>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d009      	beq.n	80022c6 <prv_parse_term+0xd2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3371      	adds	r3, #113	@ 0x71
 80022b6:	2206      	movs	r2, #6
 80022b8:	4992      	ldr	r1, [pc, #584]	@ (8002504 <prv_parse_term+0x310>)
 80022ba:	4618      	mov	r0, r3
 80022bc:	f007 fdef 	bl	8009e9e <strncmp>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d104      	bne.n	80022d0 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2204      	movs	r2, #4
 80022ca:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 80022ce:	e003      	b.n	80022d8 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN; /* Invalid statement for library */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 80022d8:	2301      	movs	r3, #1
 80022da:	e21d      	b.n	8002718 <prv_parse_term+0x524>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80022e2:	2900      	cmp	r1, #0
 80022e4:	f000 8217 	beq.w	8002716 <prv_parse_term+0x522>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) { /* Process GPGGA statement */
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80022ee:	2901      	cmp	r1, #1
 80022f0:	f040 80c1 	bne.w	8002476 <prv_parse_term+0x282>
        switch (gh->p.term_num) {
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80022fa:	3b01      	subs	r3, #1
 80022fc:	2b0a      	cmp	r3, #10
 80022fe:	f200 81ff 	bhi.w	8002700 <prv_parse_term+0x50c>
 8002302:	a201      	add	r2, pc, #4	@ (adr r2, 8002308 <prv_parse_term+0x114>)
 8002304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002308:	08002335 	.word	0x08002335
 800230c:	080023af 	.word	0x080023af
 8002310:	080023c1 	.word	0x080023c1
 8002314:	080023eb 	.word	0x080023eb
 8002318:	080023fd 	.word	0x080023fd
 800231c:	08002427 	.word	0x08002427
 8002320:	0800243b 	.word	0x0800243b
 8002324:	08002701 	.word	0x08002701
 8002328:	0800244f 	.word	0x0800244f
 800232c:	08002701 	.word	0x08002701
 8002330:	08002463 	.word	0x08002463
            case 1: /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800233a:	3b30      	subs	r3, #48	@ 0x30
 800233c:	b2db      	uxtb	r3, r3
 800233e:	461a      	mov	r2, r3
 8002340:	0092      	lsls	r2, r2, #2
 8002342:	4413      	add	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800234e:	4413      	add	r3, r2
 8002350:	b2db      	uxtb	r3, r3
 8002352:	3b30      	subs	r3, #48	@ 0x30
 8002354:	b2da      	uxtb	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8002362:	3b30      	subs	r3, #48	@ 0x30
 8002364:	b2db      	uxtb	r3, r3
 8002366:	461a      	mov	r2, r3
 8002368:	0092      	lsls	r2, r2, #2
 800236a:	4413      	add	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	b2da      	uxtb	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002376:	4413      	add	r3, r2
 8002378:	b2db      	uxtb	r3, r3
 800237a:	3b30      	subs	r3, #48	@ 0x30
 800237c:	b2da      	uxtb	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800238a:	3b30      	subs	r3, #48	@ 0x30
 800238c:	b2db      	uxtb	r3, r3
 800238e:	461a      	mov	r2, r3
 8002390:	0092      	lsls	r2, r2, #2
 8002392:	4413      	add	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	b2da      	uxtb	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800239e:	4413      	add	r3, r2
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	3b30      	subs	r3, #48	@ 0x30
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 80023ac:	e1b3      	b.n	8002716 <prv_parse_term+0x522>
            case 2:                                               /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh); /* Parse latitude */
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff fed4 	bl	800215c <prv_parse_lat_long>
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
                break;
 80023be:	e1aa      	b.n	8002716 <prv_parse_term+0x522>
            case 3: /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80023c6:	2b53      	cmp	r3, #83	@ 0x53
 80023c8:	d005      	beq.n	80023d6 <prv_parse_term+0x1e2>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80023d0:	2b73      	cmp	r3, #115	@ 0x73
 80023d2:	f040 8197 	bne.w	8002704 <prv_parse_term+0x510>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80023dc:	4690      	mov	r8, r2
 80023de:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 80023e8:	e18c      	b.n	8002704 <prv_parse_term+0x510>
            case 4:                                                /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh); /* Parse longitude */
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff feb6 	bl	800215c <prv_parse_lat_long>
 80023f0:	4602      	mov	r2, r0
 80023f2:	460b      	mov	r3, r1
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
                break;
 80023fa:	e18c      	b.n	8002716 <prv_parse_term+0x522>
            case 5: /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002402:	2b57      	cmp	r3, #87	@ 0x57
 8002404:	d005      	beq.n	8002412 <prv_parse_term+0x21e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800240c:	2b77      	cmp	r3, #119	@ 0x77
 800240e:	f040 817b 	bne.w	8002708 <prv_parse_term+0x514>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002418:	4614      	mov	r4, r2
 800241a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8002424:	e170      	b.n	8002708 <prv_parse_term+0x514>
            case 6: /* Fix status */ gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL); break;
 8002426:	2100      	movs	r1, #0
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff fda5 	bl	8001f78 <prv_parse_number>
 800242e:	4603      	mov	r3, r0
 8002430:	b2da      	uxtb	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
 8002438:	e16d      	b.n	8002716 <prv_parse_term+0x522>
            case 7: /* Satellites in use */ gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL); break;
 800243a:	2100      	movs	r1, #0
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff fd9b 	bl	8001f78 <prv_parse_number>
 8002442:	4603      	mov	r3, r0
 8002444:	b2da      	uxtb	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
 800244c:	e163      	b.n	8002716 <prv_parse_term+0x522>
            case 9: /* Altitude */ gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL); break;
 800244e:	2100      	movs	r1, #0
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff fddb 	bl	800200c <prv_parse_float_number>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
 8002460:	e159      	b.n	8002716 <prv_parse_term+0x522>
            case 11: /* Altitude above ellipsoid */ gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL); break;
 8002462:	2100      	movs	r1, #0
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7ff fdd1 	bl	800200c <prv_parse_float_number>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
 8002474:	e14f      	b.n	8002716 <prv_parse_term+0x522>
            default: break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) { /* Process GPGSA statement */
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 800247c:	2902      	cmp	r1, #2
 800247e:	d17d      	bne.n	800257c <prv_parse_term+0x388>
        switch (gh->p.term_num) {
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002486:	3b02      	subs	r3, #2
 8002488:	2b0f      	cmp	r3, #15
 800248a:	d85b      	bhi.n	8002544 <prv_parse_term+0x350>
 800248c:	a201      	add	r2, pc, #4	@ (adr r2, 8002494 <prv_parse_term+0x2a0>)
 800248e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002492:	bf00      	nop
 8002494:	080024d5 	.word	0x080024d5
 8002498:	08002545 	.word	0x08002545
 800249c:	08002545 	.word	0x08002545
 80024a0:	08002545 	.word	0x08002545
 80024a4:	08002545 	.word	0x08002545
 80024a8:	08002545 	.word	0x08002545
 80024ac:	08002545 	.word	0x08002545
 80024b0:	08002545 	.word	0x08002545
 80024b4:	08002545 	.word	0x08002545
 80024b8:	08002545 	.word	0x08002545
 80024bc:	08002545 	.word	0x08002545
 80024c0:	08002545 	.word	0x08002545
 80024c4:	08002545 	.word	0x08002545
 80024c8:	08002509 	.word	0x08002509
 80024cc:	0800251d 	.word	0x0800251d
 80024d0:	08002531 	.word	0x08002531
            case 2: /* Process fix mode */ gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL); break;
 80024d4:	2100      	movs	r1, #0
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff fd4e 	bl	8001f78 <prv_parse_number>
 80024dc:	4603      	mov	r3, r0
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
 80024e6:	e116      	b.n	8002716 <prv_parse_term+0x522>
 80024e8:	0800cd08 	.word	0x0800cd08
 80024ec:	0800cd10 	.word	0x0800cd10
 80024f0:	0800cd18 	.word	0x0800cd18
 80024f4:	0800cd20 	.word	0x0800cd20
 80024f8:	0800cd28 	.word	0x0800cd28
 80024fc:	0800cd30 	.word	0x0800cd30
 8002500:	0800cd38 	.word	0x0800cd38
 8002504:	0800cd40 	.word	0x0800cd40
            case 15: /* Process PDOP */ gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL); break;
 8002508:	2100      	movs	r1, #0
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff fd7e 	bl	800200c <prv_parse_float_number>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
 800251a:	e0fc      	b.n	8002716 <prv_parse_term+0x522>
            case 16: /* Process HDOP */ gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL); break;
 800251c:	2100      	movs	r1, #0
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7ff fd74 	bl	800200c <prv_parse_float_number>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
 800252e:	e0f2      	b.n	8002716 <prv_parse_term+0x522>
            case 17: /* Process VDOP */ gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL); break;
 8002530:	2100      	movs	r1, #0
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff fd6a 	bl	800200c <prv_parse_float_number>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
 8002542:	e0e8      	b.n	8002716 <prv_parse_term+0x522>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 800254a:	2b02      	cmp	r3, #2
 800254c:	f240 80de 	bls.w	800270c <prv_parse_term+0x518>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002556:	2b0e      	cmp	r3, #14
 8002558:	f200 80d8 	bhi.w	800270c <prv_parse_term+0x518>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 800255c:	2100      	movs	r1, #0
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff fd0a 	bl	8001f78 <prv_parse_number>
 8002564:	4602      	mov	r2, r0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 800256c:	3b03      	subs	r3, #3
 800256e:	b2d1      	uxtb	r1, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	4413      	add	r3, r2
 8002574:	460a      	mov	r2, r1
 8002576:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 800257a:	e0c7      	b.n	800270c <prv_parse_term+0x518>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) { /* Process GPGSV statement */
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002582:	2903      	cmp	r1, #3
 8002584:	d11b      	bne.n	80025be <prv_parse_term+0x3ca>
        switch (gh->p.term_num) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 800258c:	2b02      	cmp	r3, #2
 800258e:	d002      	beq.n	8002596 <prv_parse_term+0x3a2>
 8002590:	2b03      	cmp	r3, #3
 8002592:	d00a      	beq.n	80025aa <prv_parse_term+0x3b6>
                            default: break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8002594:	e0bf      	b.n	8002716 <prv_parse_term+0x522>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8002596:	2100      	movs	r1, #0
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff fced 	bl	8001f78 <prv_parse_number>
 800259e:	4603      	mov	r3, r0
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 80025a8:	e0b5      	b.n	8002716 <prv_parse_term+0x522>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 80025aa:	2100      	movs	r1, #0
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff fce3 	bl	8001f78 <prv_parse_number>
 80025b2:	4603      	mov	r3, r0
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 80025bc:	e0ab      	b.n	8002716 <prv_parse_term+0x522>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) { /* Process GPRMC statement */
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80025c4:	2904      	cmp	r1, #4
 80025c6:	f040 80a6 	bne.w	8002716 <prv_parse_term+0x522>
        switch (gh->p.term_num) {
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 80025d0:	3902      	subs	r1, #2
 80025d2:	2909      	cmp	r1, #9
 80025d4:	f200 809c 	bhi.w	8002710 <prv_parse_term+0x51c>
 80025d8:	a001      	add	r0, pc, #4	@ (adr r0, 80025e0 <prv_parse_term+0x3ec>)
 80025da:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80025de:	bf00      	nop
 80025e0:	08002609 	.word	0x08002609
 80025e4:	08002711 	.word	0x08002711
 80025e8:	08002711 	.word	0x08002711
 80025ec:	08002711 	.word	0x08002711
 80025f0:	08002711 	.word	0x08002711
 80025f4:	08002623 	.word	0x08002623
 80025f8:	08002637 	.word	0x08002637
 80025fc:	0800264b 	.word	0x0800264b
 8002600:	080026c5 	.word	0x080026c5
 8002604:	080026d9 	.word	0x080026d9
            case 2: /* Process valid status */ gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A'); break;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800260e:	2b41      	cmp	r3, #65	@ 0x41
 8002610:	bf0c      	ite	eq
 8002612:	2301      	moveq	r3, #1
 8002614:	2300      	movne	r3, #0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8002620:	e079      	b.n	8002716 <prv_parse_term+0x522>
            case 7: /* Process ground speed in knots */ gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL); break;
 8002622:	2100      	movs	r1, #0
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff fcf1 	bl	800200c <prv_parse_float_number>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
 8002634:	e06f      	b.n	8002716 <prv_parse_term+0x522>
            case 8: /* Process true ground coarse */ gh->p.data.rmc.course = prv_parse_float_number(gh, NULL); break;
 8002636:	2100      	movs	r1, #0
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff fce7 	bl	800200c <prv_parse_float_number>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
 8002648:	e065      	b.n	8002716 <prv_parse_term+0x522>
            case 9: /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002650:	3b30      	subs	r3, #48	@ 0x30
 8002652:	b2db      	uxtb	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	0092      	lsls	r2, r2, #2
 8002658:	4413      	add	r3, r2
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	b2da      	uxtb	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002664:	4413      	add	r3, r2
 8002666:	b2db      	uxtb	r3, r3
 8002668:	3b30      	subs	r3, #48	@ 0x30
 800266a:	b2da      	uxtb	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8002678:	3b30      	subs	r3, #48	@ 0x30
 800267a:	b2db      	uxtb	r3, r3
 800267c:	461a      	mov	r2, r3
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	4413      	add	r3, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	b2da      	uxtb	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800268c:	4413      	add	r3, r2
 800268e:	b2db      	uxtb	r3, r3
 8002690:	3b30      	subs	r3, #48	@ 0x30
 8002692:	b2da      	uxtb	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80026a0:	3b30      	subs	r3, #48	@ 0x30
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	0092      	lsls	r2, r2, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80026b4:	4413      	add	r3, r2
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	3b30      	subs	r3, #48	@ 0x30
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 80026c2:	e028      	b.n	8002716 <prv_parse_term+0x522>
            case 10: /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 80026c4:	2100      	movs	r1, #0
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fca0 	bl	800200c <prv_parse_float_number>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                break;
 80026d6:	e01e      	b.n	8002716 <prv_parse_term+0x522>
            case 11: /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 80026de:	2957      	cmp	r1, #87	@ 0x57
 80026e0:	d004      	beq.n	80026ec <prv_parse_term+0x4f8>
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 80026e8:	2977      	cmp	r1, #119	@ 0x77
 80026ea:	d113      	bne.n	8002714 <prv_parse_term+0x520>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 80026f2:	4602      	mov	r2, r0
 80026f4:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 80026fe:	e009      	b.n	8002714 <prv_parse_term+0x520>
            default: break;
 8002700:	bf00      	nop
 8002702:	e008      	b.n	8002716 <prv_parse_term+0x522>
                break;
 8002704:	bf00      	nop
 8002706:	e006      	b.n	8002716 <prv_parse_term+0x522>
                break;
 8002708:	bf00      	nop
 800270a:	e004      	b.n	8002716 <prv_parse_term+0x522>
                break;
 800270c:	bf00      	nop
 800270e:	e002      	b.n	8002716 <prv_parse_term+0x522>
            default: break;
 8002710:	bf00      	nop
 8002712:	e000      	b.n	8002716 <prv_parse_term+0x522>
                break;
 8002714:	bf00      	nop
            default: break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8002716:	2301      	movs	r3, #1
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002722:	bf00      	nop

08002724 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8002732:	2b2f      	cmp	r3, #47	@ 0x2f
 8002734:	d90d      	bls.n	8002752 <prv_check_crc+0x2e>
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800273c:	2b39      	cmp	r3, #57	@ 0x39
 800273e:	d808      	bhi.n	8002752 <prv_check_crc+0x2e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002746:	3b30      	subs	r3, #48	@ 0x30
 8002748:	b2db      	uxtb	r3, r3
 800274a:	b25b      	sxtb	r3, r3
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	b25a      	sxtb	r2, r3
 8002750:	e026      	b.n	80027a0 <prv_check_crc+0x7c>
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8002758:	2b60      	cmp	r3, #96	@ 0x60
 800275a:	d90d      	bls.n	8002778 <prv_check_crc+0x54>
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002762:	2b7a      	cmp	r3, #122	@ 0x7a
 8002764:	d808      	bhi.n	8002778 <prv_check_crc+0x54>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800276c:	3b57      	subs	r3, #87	@ 0x57
 800276e:	b2db      	uxtb	r3, r3
 8002770:	b25b      	sxtb	r3, r3
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	b25a      	sxtb	r2, r3
 8002776:	e013      	b.n	80027a0 <prv_check_crc+0x7c>
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 800277e:	2b40      	cmp	r3, #64	@ 0x40
 8002780:	d90d      	bls.n	800279e <prv_check_crc+0x7a>
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002788:	2b5a      	cmp	r3, #90	@ 0x5a
 800278a:	d808      	bhi.n	800279e <prv_check_crc+0x7a>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002792:	3b37      	subs	r3, #55	@ 0x37
 8002794:	b2db      	uxtb	r3, r3
 8002796:	b25b      	sxtb	r3, r3
          | (CHTN(gh->p.term_str[1]) & 0x0F); /* Convert received CRC from string (hex) to number */
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	b25a      	sxtb	r2, r3
 800279c:	e000      	b.n	80027a0 <prv_check_crc+0x7c>
 800279e:	2200      	movs	r2, #0
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80027a8:	d90c      	bls.n	80027c4 <prv_check_crc+0xa0>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027b0:	2b39      	cmp	r3, #57	@ 0x39
 80027b2:	d807      	bhi.n	80027c4 <prv_check_crc+0xa0>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027ba:	b25b      	sxtb	r3, r3
 80027bc:	f003 030f 	and.w	r3, r3, #15
 80027c0:	b25b      	sxtb	r3, r3
 80027c2:	e028      	b.n	8002816 <prv_check_crc+0xf2>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027ca:	2b60      	cmp	r3, #96	@ 0x60
 80027cc:	d90e      	bls.n	80027ec <prv_check_crc+0xc8>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027d4:	2b7a      	cmp	r3, #122	@ 0x7a
 80027d6:	d809      	bhi.n	80027ec <prv_check_crc+0xc8>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027de:	3b57      	subs	r3, #87	@ 0x57
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	b25b      	sxtb	r3, r3
 80027e4:	f003 030f 	and.w	r3, r3, #15
 80027e8:	b25b      	sxtb	r3, r3
 80027ea:	e014      	b.n	8002816 <prv_check_crc+0xf2>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027f2:	2b40      	cmp	r3, #64	@ 0x40
 80027f4:	d90e      	bls.n	8002814 <prv_check_crc+0xf0>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80027fc:	2b5a      	cmp	r3, #90	@ 0x5a
 80027fe:	d809      	bhi.n	8002814 <prv_check_crc+0xf0>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002806:	3b37      	subs	r3, #55	@ 0x37
 8002808:	b2db      	uxtb	r3, r3
 800280a:	b25b      	sxtb	r3, r3
 800280c:	f003 030f 	and.w	r3, r3, #15
 8002810:	b25b      	sxtb	r3, r3
 8002812:	e000      	b.n	8002816 <prv_check_crc+0xf2>
 8002814:	2300      	movs	r3, #0
 8002816:	4313      	orrs	r3, r2
 8002818:	b25b      	sxtb	r3, r3
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04)
 800281a:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;             /* They must match! */
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8002822:	7bfa      	ldrb	r2, [r7, #15]
 8002824:	429a      	cmp	r2, r3
 8002826:	bf0c      	ite	eq
 8002828:	2301      	moveq	r3, #1
 800282a:	2300      	movne	r3, #0
 800282c:	b2db      	uxtb	r3, r3
}
 800282e:	4618      	mov	r0, r3
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002846:	2b01      	cmp	r3, #1
 8002848:	d136      	bne.n	80028b8 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80028b6:	e061      	b.n	800297c <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d121      	bne.n	8002906 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80028c8:	6879      	ldr	r1, [r7, #4]
 80028ca:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	33a1      	adds	r3, #161	@ 0xa1
 80028fc:	220c      	movs	r2, #12
 80028fe:	4619      	mov	r1, r3
 8002900:	f007 fb65 	bl	8009fce <memcpy>
 8002904:	e03a      	b.n	800297c <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800290c:	2b03      	cmp	r3, #3
 800290e:	d106      	bne.n	800291e <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800291c:	e02e      	b.n	800297c <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002924:	2b04      	cmp	r3, #4
 8002926:	d129      	bne.n	800297c <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 800297c:	2301      	movs	r3, #1
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh)); /* Reset structure */
 800298e:	22b0      	movs	r2, #176	@ 0xb0
 8002990:	2100      	movs	r1, #0
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f007 fa7b 	bl	8009e8e <memset>
    return 1;
 8002998:	2301      	movs	r3, #1
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else  /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {                /* Process all bytes */
 80029b2:	e0ad      	b.n	8002b10 <lwgps_process+0x16e>
        if (*d == '$') {                         /* Check for beginning of NMEA line */
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b24      	cmp	r3, #36	@ 0x24
 80029ba:	d128      	bne.n	8002a0e <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p)); /* Reset private memory */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3370      	adds	r3, #112	@ 0x70
 80029c0:	2240      	movs	r2, #64	@ 0x40
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f007 fa62 	bl	8009e8e <memset>
            TERM_ADD(gh, *d);                    /* Add character to term */
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80029d0:	2b0b      	cmp	r3, #11
 80029d2:	f200 8097 	bhi.w	8002b04 <lwgps_process+0x162>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80029dc:	4619      	mov	r1, r3
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	440b      	add	r3, r1
 80029e6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80029f0:	3301      	adds	r3, #1
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002a00:	461a      	mov	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4413      	add	r3, r2
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002a0c:	e07a      	b.n	8002b04 <lwgps_process+0x162>
        } else if (*d == ',') {                  /* Term separator character */
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b2c      	cmp	r3, #44	@ 0x2c
 8002a14:	d11d      	bne.n	8002a52 <lwgps_process+0xb0>
            prv_parse_term(gh);                  /* Parse term we have currently in memory */
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f7ff fbec 	bl	80021f4 <prv_parse_term>
            CRC_ADD(gh, *d);                     /* Add character to CRC computation */
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	4053      	eors	r3, r2
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                       /* Start with next term */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002a46:	3301      	adds	r3, #1
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8002a50:	e058      	b.n	8002b04 <lwgps_process+0x162>
        } else if (*d == '*') {                  /* Start indicates end of data for CRC computation */
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a58:	d117      	bne.n	8002a8a <lwgps_process+0xe8>
            prv_parse_term(gh);                  /* Parse term we have currently in memory */
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f7ff fbca 	bl	80021f4 <prv_parse_term>
            gh->p.star = 1;                      /* STAR detected */
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                       /* Start with next term */
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002a7e:	3301      	adds	r3, #1
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8002a88:	e03c      	b.n	8002b04 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	2b0d      	cmp	r3, #13
 8002a90:	d109      	bne.n	8002aa6 <lwgps_process+0x104>
            if (prv_check_crc(gh)) { /* Check for CRC result */
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f7ff fe46 	bl	8002724 <prv_check_crc>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d032      	beq.n	8002b04 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh); /* Copy memory from temporary to user memory */
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f7ff feca 	bl	8002838 <prv_copy_from_tmp_memory>
 8002aa4:	e02e      	b.n	8002b04 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {   /* Add to CRC only if star not yet detected */
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d109      	bne.n	8002ac4 <lwgps_process+0x122>
                CRC_ADD(gh, *d); /* Add to CRC */
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	4053      	eors	r3, r2
 8002abc:	b2da      	uxtb	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d); /* Add character to term */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002aca:	2b0b      	cmp	r3, #11
 8002acc:	d81a      	bhi.n	8002b04 <lwgps_process+0x162>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	781a      	ldrb	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	440b      	add	r3, r1
 8002ade:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002ae8:	3301      	adds	r3, #1
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002af8:	461a      	mov	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4413      	add	r3, r2
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {                /* Process all bytes */
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	3301      	adds	r3, #1
 8002b08:	617b      	str	r3, [r7, #20]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	607b      	str	r3, [r7, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f47f af4e 	bne.w	80029b4 <lwgps_process+0x12>
        }
    }
    return 1;
 8002b18:	2301      	movs	r3, #1
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <float_to_big_endian_bytes>:
bool is_device_stationary(void);
void set_kalman_responsiveness(bool high_responsiveness);
/**
 * @brief Send a 32-byte binary data package over UART1: altitude, pressure, accel x/y/z, orientation x/y/z (all float, 4 bytes each)
 */
void float_to_big_endian_bytes(float value, uint8_t *buf) {
 8002b22:	b480      	push	{r7}
 8002b24:	b085      	sub	sp, #20
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
 8002b2a:	6039      	str	r1, [r7, #0]
    uint8_t *p = (uint8_t*)&value;
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	60fb      	str	r3, [r7, #12]
    buf[0] = p[3];
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	78da      	ldrb	r2, [r3, #3]
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	701a      	strb	r2, [r3, #0]
    buf[1] = p[2];
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	7892      	ldrb	r2, [r2, #2]
 8002b40:	701a      	strb	r2, [r3, #0]
    buf[2] = p[1];
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	3302      	adds	r3, #2
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	7852      	ldrb	r2, [r2, #1]
 8002b4a:	701a      	strb	r2, [r3, #0]
    buf[3] = p[0];
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	3303      	adds	r3, #3
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	7812      	ldrb	r2, [r2, #0]
 8002b54:	701a      	strb	r2, [r3, #0]
}
 8002b56:	bf00      	nop
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <send_uart1_data_package>:

void send_uart1_data_package(float altitude, float pressure,
                             float acc_x, float acc_y, float acc_z,
                             float ori_x, float ori_y, float ori_z) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b090      	sub	sp, #64	@ 0x40
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
 8002b6c:	603b      	str	r3, [r7, #0]
    uint8_t packet[36];
    int i = 0;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	637b      	str	r3, [r7, #52]	@ 0x34

    packet[i++] = 0xAB;
 8002b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	637a      	str	r2, [r7, #52]	@ 0x34
 8002b78:	3340      	adds	r3, #64	@ 0x40
 8002b7a:	443b      	add	r3, r7
 8002b7c:	22ab      	movs	r2, #171	@ 0xab
 8002b7e:	f803 2c30 	strb.w	r2, [r3, #-48]

    float_to_big_endian_bytes(altitude,  &packet[i]); i += 4;
 8002b82:	f107 0210 	add.w	r2, r7, #16
 8002b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b88:	4413      	add	r3, r2
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f7ff ffc8 	bl	8002b22 <float_to_big_endian_bytes>
 8002b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b94:	3304      	adds	r3, #4
 8002b96:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(pressure,  &packet[i]); i += 4;
 8002b98:	f107 0210 	add.w	r2, r7, #16
 8002b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b9e:	4413      	add	r3, r2
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	68b8      	ldr	r0, [r7, #8]
 8002ba4:	f7ff ffbd 	bl	8002b22 <float_to_big_endian_bytes>
 8002ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002baa:	3304      	adds	r3, #4
 8002bac:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(acc_x,     &packet[i]); i += 4;
 8002bae:	f107 0210 	add.w	r2, r7, #16
 8002bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb4:	4413      	add	r3, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ffb2 	bl	8002b22 <float_to_big_endian_bytes>
 8002bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(acc_y,     &packet[i]); i += 4;
 8002bc4:	f107 0210 	add.w	r2, r7, #16
 8002bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bca:	4413      	add	r3, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	6838      	ldr	r0, [r7, #0]
 8002bd0:	f7ff ffa7 	bl	8002b22 <float_to_big_endian_bytes>
 8002bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd6:	3304      	adds	r3, #4
 8002bd8:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(acc_z,     &packet[i]); i += 4;
 8002bda:	f107 0210 	add.w	r2, r7, #16
 8002bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be0:	4413      	add	r3, r2
 8002be2:	4619      	mov	r1, r3
 8002be4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002be6:	f7ff ff9c 	bl	8002b22 <float_to_big_endian_bytes>
 8002bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bec:	3304      	adds	r3, #4
 8002bee:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(ori_x,     &packet[i]); i += 4;
 8002bf0:	f107 0210 	add.w	r2, r7, #16
 8002bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002bfc:	f7ff ff91 	bl	8002b22 <float_to_big_endian_bytes>
 8002c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c02:	3304      	adds	r3, #4
 8002c04:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(ori_y,     &packet[i]); i += 4;
 8002c06:	f107 0210 	add.w	r2, r7, #16
 8002c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c0c:	4413      	add	r3, r2
 8002c0e:	4619      	mov	r1, r3
 8002c10:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002c12:	f7ff ff86 	bl	8002b22 <float_to_big_endian_bytes>
 8002c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c18:	3304      	adds	r3, #4
 8002c1a:	637b      	str	r3, [r7, #52]	@ 0x34
    float_to_big_endian_bytes(ori_z,     &packet[i]); i += 4;
 8002c1c:	f107 0210 	add.w	r2, r7, #16
 8002c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c22:	4413      	add	r3, r2
 8002c24:	4619      	mov	r1, r3
 8002c26:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002c28:	f7ff ff7b 	bl	8002b22 <float_to_big_endian_bytes>
 8002c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c2e:	3304      	adds	r3, #4
 8002c30:	637b      	str	r3, [r7, #52]	@ 0x34

    // Checksum: sum of bytes 0 to 32 (mod 256)
    uint16_t sum = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int j = 0; j < 33; ++j) {  // Düzeltme: 0-32 arası checksum
 8002c36:	2300      	movs	r3, #0
 8002c38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c3a:	e00b      	b.n	8002c54 <send_uart1_data_package+0xf4>
        sum += packet[j];
 8002c3c:	f107 0210 	add.w	r2, r7, #16
 8002c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c42:	4413      	add	r3, r2
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	461a      	mov	r2, r3
 8002c48:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002c4a:	4413      	add	r3, r2
 8002c4c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int j = 0; j < 33; ++j) {  // Düzeltme: 0-32 arası checksum
 8002c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c50:	3301      	adds	r3, #1
 8002c52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c56:	2b20      	cmp	r3, #32
 8002c58:	ddf0      	ble.n	8002c3c <send_uart1_data_package+0xdc>
    }
    packet[i++] = sum % 256;
 8002c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c60:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	3340      	adds	r3, #64	@ 0x40
 8002c66:	443b      	add	r3, r7
 8002c68:	f803 2c30 	strb.w	r2, [r3, #-48]

    packet[i++] = 0x0D;
 8002c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c72:	3340      	adds	r3, #64	@ 0x40
 8002c74:	443b      	add	r3, r7
 8002c76:	220d      	movs	r2, #13
 8002c78:	f803 2c30 	strb.w	r2, [r3, #-48]
    packet[i++] = 0x0A;
 8002c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c82:	3340      	adds	r3, #64	@ 0x40
 8002c84:	443b      	add	r3, r7
 8002c86:	220a      	movs	r2, #10
 8002c88:	f803 2c30 	strb.w	r2, [r3, #-48]

    HAL_UART_Transmit(&huart1, packet, 36, HAL_MAX_DELAY);
 8002c8c:	f107 0110 	add.w	r1, r7, #16
 8002c90:	f04f 33ff 	mov.w	r3, #4294967295
 8002c94:	2224      	movs	r2, #36	@ 0x24
 8002c96:	4803      	ldr	r0, [pc, #12]	@ (8002ca4 <send_uart1_data_package+0x144>)
 8002c98:	f005 fd30 	bl	80086fc <HAL_UART_Transmit>
}
 8002c9c:	bf00      	nop
 8002c9e:	3740      	adds	r7, #64	@ 0x40
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	2000031c 	.word	0x2000031c

08002ca8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cac:	b08d      	sub	sp, #52	@ 0x34
 8002cae:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cb0:	f002 fa38 	bl	8005124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cb4:	f000 f924 	bl	8002f00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cb8:	f000 fb08 	bl	80032cc <MX_GPIO_Init>
  MX_DMA_Init();
 8002cbc:	f000 fae8 	bl	8003290 <MX_DMA_Init>
  MX_I2C1_Init();
 8002cc0:	f000 f964 	bl	8002f8c <MX_I2C1_Init>
  MX_SPI1_Init();
 8002cc4:	f000 f990 	bl	8002fe8 <MX_SPI1_Init>
  MX_TIM1_Init();
 8002cc8:	f000 f9c4 	bl	8003054 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8002ccc:	f000 fa62 	bl	8003194 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002cd0:	f000 fa8a 	bl	80031e8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002cd4:	f000 fab2 	bl	800323c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002cd8:	f000 fa0e 	bl	80030f8 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* USER CODE BEGIN 2 */
  // Initialize sensors
  initialize_sensors();
 8002cdc:	f000 fda2 	bl	8003824 <initialize_sensors>

  /* Initialize Kalman filters for angle estimation */
  initialize_kalman_filters();
 8002ce0:	f000 fc38 	bl	8003554 <initialize_kalman_filters>

  /* Configure GPS to output at 5Hz */

  
  lwgps_init(&gps);
 8002ce4:	4879      	ldr	r0, [pc, #484]	@ (8002ecc <main+0x224>)
 8002ce6:	f7ff fe4e 	bl	8002986 <lwgps_init>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002cea:	2201      	movs	r2, #1
 8002cec:	4978      	ldr	r1, [pc, #480]	@ (8002ed0 <main+0x228>)
 8002cee:	4879      	ldr	r0, [pc, #484]	@ (8002ed4 <main+0x22c>)
 8002cf0:	f005 fdc4 	bl	800887c <HAL_UART_Receive_IT>
  
  // Initialize UART1 receive interrupt for commands
  HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4978      	ldr	r1, [pc, #480]	@ (8002ed8 <main+0x230>)
 8002cf8:	4878      	ldr	r0, [pc, #480]	@ (8002edc <main+0x234>)
 8002cfa:	f005 fdbf 	bl	800887c <HAL_UART_Receive_IT>
  
  // Initialize UART1 receive interrupt for SUT telemetry (using DMA or separate buffer)
  // We'll use a polling approach for SUT telemetry since UART1 is busy with commands
  
  HAL_Delay(200);
 8002cfe:	20c8      	movs	r0, #200	@ 0xc8
 8002d00:	f002 fa72 	bl	80051e8 <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* BME280 */
    read_bme280_data();
 8002d04:	f000 fd9e 	bl	8003844 <read_bme280_data>

    /* IMU */
    read_accelerometer_data(&accel_data);
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fdc3 	bl	8003898 <read_accelerometer_data>
    read_gyroscope_data(&gyro_data);
 8002d12:	f107 0308 	add.w	r3, r7, #8
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 fdeb 	bl	80038f2 <read_gyroscope_data>
    calculate_orientation(&accel_data, &gyro_data, &orientation);
 8002d1c:	f107 0108 	add.w	r1, r7, #8
 8002d20:	f107 0310 	add.w	r3, r7, #16
 8002d24:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee0 <main+0x238>)
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 fe3e 	bl	80039a8 <calculate_orientation>

    /* Adjust Kalman filter parameters based on motion state */
    adjust_kalman_parameters();
 8002d2c:	f000 fce6 	bl	80036fc <adjust_kalman_parameters>

    /* Transmit via LoRa */
    transmit_sensor_packet(
 8002d30:	4b6c      	ldr	r3, [pc, #432]	@ (8002ee4 <main+0x23c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe f9e1 	bl	80010fc <__aeabi_f2iz>
 8002d3a:	4605      	mov	r5, r0
        (int)altitude,
        accel_data.x / ACCEL_SCALE_FACTOR,
 8002d3c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
    transmit_sensor_packet(
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd ffab 	bl	8000c9c <__aeabi_i2f>
 8002d46:	4603      	mov	r3, r0
 8002d48:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe f8ad 	bl	8000eac <__aeabi_fdiv>
 8002d52:	4603      	mov	r3, r0
 8002d54:	469a      	mov	sl, r3
        accel_data.y / ACCEL_SCALE_FACTOR,
 8002d56:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
    transmit_sensor_packet(
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd ff9e 	bl	8000c9c <__aeabi_i2f>
 8002d60:	4603      	mov	r3, r0
 8002d62:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe f8a0 	bl	8000eac <__aeabi_fdiv>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	469b      	mov	fp, r3
        accel_data.z / ACCEL_SCALE_FACTOR,
 8002d70:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
    transmit_sensor_packet(
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fd ff91 	bl	8000c9c <__aeabi_i2f>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fe f893 	bl	8000eac <__aeabi_fdiv>
 8002d86:	4603      	mov	r3, r0
 8002d88:	607b      	str	r3, [r7, #4]
        gyro_data.x / GYRO_SCALE_FACTOR,
 8002d8a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
    transmit_sensor_packet(
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fd ff84 	bl	8000c9c <__aeabi_i2f>
 8002d94:	4603      	mov	r3, r0
 8002d96:	4954      	ldr	r1, [pc, #336]	@ (8002ee8 <main+0x240>)
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fe f887 	bl	8000eac <__aeabi_fdiv>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	461e      	mov	r6, r3
        gyro_data.y / GYRO_SCALE_FACTOR,
 8002da2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
    transmit_sensor_packet(
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd ff78 	bl	8000c9c <__aeabi_i2f>
 8002dac:	4603      	mov	r3, r0
 8002dae:	494e      	ldr	r1, [pc, #312]	@ (8002ee8 <main+0x240>)
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe f87b 	bl	8000eac <__aeabi_fdiv>
 8002db6:	4603      	mov	r3, r0
 8002db8:	4698      	mov	r8, r3
        gyro_data.z / GYRO_SCALE_FACTOR,
 8002dba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
    transmit_sensor_packet(
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fd ff6c 	bl	8000c9c <__aeabi_i2f>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	4948      	ldr	r1, [pc, #288]	@ (8002ee8 <main+0x240>)
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7fe f86f 	bl	8000eac <__aeabi_fdiv>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	4699      	mov	r9, r3
        gps.latitude,
 8002dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8002ecc <main+0x224>)
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
    transmit_sensor_packet(
 8002dd8:	4610      	mov	r0, r2
 8002dda:	4619      	mov	r1, r3
 8002ddc:	f7fd fe54 	bl	8000a88 <__aeabi_d2f>
 8002de0:	4604      	mov	r4, r0
        gps.longitude
 8002de2:	4b3a      	ldr	r3, [pc, #232]	@ (8002ecc <main+0x224>)
 8002de4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    transmit_sensor_packet(
 8002de8:	4610      	mov	r0, r2
 8002dea:	4619      	mov	r1, r3
 8002dec:	f7fd fe4c 	bl	8000a88 <__aeabi_d2f>
 8002df0:	4603      	mov	r3, r0
 8002df2:	9304      	str	r3, [sp, #16]
 8002df4:	9403      	str	r4, [sp, #12]
 8002df6:	f8cd 9008 	str.w	r9, [sp, #8]
 8002dfa:	f8cd 8004 	str.w	r8, [sp, #4]
 8002dfe:	9600      	str	r6, [sp, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	465a      	mov	r2, fp
 8002e04:	4651      	mov	r1, sl
 8002e06:	4628      	mov	r0, r5
 8002e08:	f000 ffe2 	bl	8003dd0 <transmit_sensor_packet>
    );

    // Check for commands and process them
    CheckUART1Command();
 8002e0c:	f001 fdc0 	bl	8004990 <CheckUART1Command>

    // SIT mode - Send UART1 data package (PCB project functionality)
    if (uart1_sending_enabled == 1) {
 8002e10:	4b36      	ldr	r3, [pc, #216]	@ (8002eec <main+0x244>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d140      	bne.n	8002e9a <main+0x1f2>
        send_uart1_data_package(
 8002e18:	4b32      	ldr	r3, [pc, #200]	@ (8002ee4 <main+0x23c>)
 8002e1a:	681c      	ldr	r4, [r3, #0]
 8002e1c:	4b34      	ldr	r3, [pc, #208]	@ (8002ef0 <main+0x248>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4934      	ldr	r1, [pc, #208]	@ (8002ef4 <main+0x24c>)
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe f842 	bl	8000eac <__aeabi_fdiv>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	461d      	mov	r5, r3
            altitude,
            Pressure / 100.0f,
            accel_data.x / ACCEL_SCALE_FACTOR,
 8002e2c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
        send_uart1_data_package(
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fd ff33 	bl	8000c9c <__aeabi_i2f>
 8002e36:	4603      	mov	r3, r0
 8002e38:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fe f835 	bl	8000eac <__aeabi_fdiv>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461e      	mov	r6, r3
            accel_data.y / ACCEL_SCALE_FACTOR,
 8002e46:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
        send_uart1_data_package(
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd ff26 	bl	8000c9c <__aeabi_i2f>
 8002e50:	4603      	mov	r3, r0
 8002e52:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe f828 	bl	8000eac <__aeabi_fdiv>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	4698      	mov	r8, r3
            accel_data.z / ACCEL_SCALE_FACTOR,
 8002e60:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
        send_uart1_data_package(
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd ff19 	bl	8000c9c <__aeabi_i2f>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fe f81b 	bl	8000eac <__aeabi_fdiv>
 8002e76:	4603      	mov	r3, r0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	4b19      	ldr	r3, [pc, #100]	@ (8002ee0 <main+0x238>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a18      	ldr	r2, [pc, #96]	@ (8002ee0 <main+0x238>)
 8002e80:	6852      	ldr	r2, [r2, #4]
 8002e82:	4917      	ldr	r1, [pc, #92]	@ (8002ee0 <main+0x238>)
 8002e84:	6889      	ldr	r1, [r1, #8]
 8002e86:	9103      	str	r1, [sp, #12]
 8002e88:	9202      	str	r2, [sp, #8]
 8002e8a:	9301      	str	r3, [sp, #4]
 8002e8c:	9000      	str	r0, [sp, #0]
 8002e8e:	4643      	mov	r3, r8
 8002e90:	4632      	mov	r2, r6
 8002e92:	4629      	mov	r1, r5
 8002e94:	4620      	mov	r0, r4
 8002e96:	f7ff fe63 	bl	8002b60 <send_uart1_data_package>
            orientation.yaw
        );
    }

    // SUT mode - Process telemetry data and send status message
    if (uart1_sending_enabled == 2) {
 8002e9a:	4b14      	ldr	r3, [pc, #80]	@ (8002eec <main+0x244>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d10f      	bne.n	8002ec2 <main+0x21a>
        // Process any received telemetry packets (from UART1)
        if (packet_received) {
 8002ea2:	4b15      	ldr	r3, [pc, #84]	@ (8002ef8 <main+0x250>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00b      	beq.n	8002ec2 <main+0x21a>
            packet_received = 0;
 8002eaa:	4b13      	ldr	r3, [pc, #76]	@ (8002ef8 <main+0x250>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	701a      	strb	r2, [r3, #0]
            ParseTelemetryPacket(sut_rx_buffer);
 8002eb0:	4812      	ldr	r0, [pc, #72]	@ (8002efc <main+0x254>)
 8002eb2:	f001 f867 	bl	8003f84 <ParseTelemetryPacket>
            ApplyFiltering();
 8002eb6:	f001 fb19 	bl	80044ec <ApplyFiltering>
            UpdateStatusFromTelemetry();
 8002eba:	f001 f9b1 	bl	8004220 <UpdateStatusFromTelemetry>
            SendStatusMessage();
 8002ebe:	f001 faad 	bl	800441c <SendStatusMessage>
        }
    }

    HAL_Delay(MEASUREMENT_DELAY);
 8002ec2:	2064      	movs	r0, #100	@ 0x64
 8002ec4:	f002 f990 	bl	80051e8 <HAL_Delay>
    read_bme280_data();
 8002ec8:	e71c      	b.n	8002d04 <main+0x5c>
 8002eca:	bf00      	nop
 8002ecc:	20000488 	.word	0x20000488
 8002ed0:	200005b9 	.word	0x200005b9
 8002ed4:	20000364 	.word	0x20000364
 8002ed8:	2000077f 	.word	0x2000077f
 8002edc:	2000031c 	.word	0x2000031c
 8002ee0:	20000438 	.word	0x20000438
 8002ee4:	200005c8 	.word	0x200005c8
 8002ee8:	43030000 	.word	0x43030000
 8002eec:	2000077e 	.word	0x2000077e
 8002ef0:	200005c4 	.word	0x200005c4
 8002ef4:	42c80000 	.word	0x42c80000
 8002ef8:	20000628 	.word	0x20000628
 8002efc:	20000604 	.word	0x20000604

08002f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b090      	sub	sp, #64	@ 0x40
 8002f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f06:	f107 0318 	add.w	r3, r7, #24
 8002f0a:	2228      	movs	r2, #40	@ 0x28
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f006 ffbd 	bl	8009e8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f14:	1d3b      	adds	r3, r7, #4
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	605a      	str	r2, [r3, #4]
 8002f1c:	609a      	str	r2, [r3, #8]
 8002f1e:	60da      	str	r2, [r3, #12]
 8002f20:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f22:	2301      	movs	r3, #1
 8002f24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f30:	2301      	movs	r3, #1
 8002f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f34:	2302      	movs	r3, #2
 8002f36:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002f3e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f44:	f107 0318 	add.w	r3, r7, #24
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f003 fe95 	bl	8006c78 <HAL_RCC_OscConfig>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002f54:	f001 fdd6 	bl	8004b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f58:	230f      	movs	r3, #15
 8002f5a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f6e:	1d3b      	adds	r3, r7, #4
 8002f70:	2102      	movs	r1, #2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f004 f902 	bl	800717c <HAL_RCC_ClockConfig>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002f7e:	f001 fdc1 	bl	8004b04 <Error_Handler>
  }
}
 8002f82:	bf00      	nop
 8002f84:	3740      	adds	r7, #64	@ 0x40
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f90:	4b12      	ldr	r3, [pc, #72]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002f92:	4a13      	ldr	r2, [pc, #76]	@ (8002fe0 <MX_I2C1_Init+0x54>)
 8002f94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f96:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002f98:	4a12      	ldr	r2, [pc, #72]	@ (8002fe4 <MX_I2C1_Init+0x58>)
 8002f9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002faa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fb6:	4b09      	ldr	r3, [pc, #36]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fbc:	4b07      	ldr	r3, [pc, #28]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fc2:	4b06      	ldr	r3, [pc, #24]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fc8:	4804      	ldr	r0, [pc, #16]	@ (8002fdc <MX_I2C1_Init+0x50>)
 8002fca:	f002 fdef 	bl	8005bac <HAL_I2C_Init>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002fd4:	f001 fd96 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fd8:	bf00      	nop
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	20000228 	.word	0x20000228
 8002fe0:	40005400 	.word	0x40005400
 8002fe4:	000186a0 	.word	0x000186a0

08002fe8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002fec:	4b17      	ldr	r3, [pc, #92]	@ (800304c <MX_SPI1_Init+0x64>)
 8002fee:	4a18      	ldr	r2, [pc, #96]	@ (8003050 <MX_SPI1_Init+0x68>)
 8002ff0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ff2:	4b16      	ldr	r3, [pc, #88]	@ (800304c <MX_SPI1_Init+0x64>)
 8002ff4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ff8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002ffa:	4b14      	ldr	r3, [pc, #80]	@ (800304c <MX_SPI1_Init+0x64>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003000:	4b12      	ldr	r3, [pc, #72]	@ (800304c <MX_SPI1_Init+0x64>)
 8003002:	2200      	movs	r2, #0
 8003004:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <MX_SPI1_Init+0x64>)
 8003008:	2200      	movs	r2, #0
 800300a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800300c:	4b0f      	ldr	r3, [pc, #60]	@ (800304c <MX_SPI1_Init+0x64>)
 800300e:	2200      	movs	r2, #0
 8003010:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003012:	4b0e      	ldr	r3, [pc, #56]	@ (800304c <MX_SPI1_Init+0x64>)
 8003014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003018:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;  // Faster for MPU9250
 800301a:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <MX_SPI1_Init+0x64>)
 800301c:	2200      	movs	r2, #0
 800301e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003020:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <MX_SPI1_Init+0x64>)
 8003022:	2200      	movs	r2, #0
 8003024:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003026:	4b09      	ldr	r3, [pc, #36]	@ (800304c <MX_SPI1_Init+0x64>)
 8003028:	2200      	movs	r2, #0
 800302a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800302c:	4b07      	ldr	r3, [pc, #28]	@ (800304c <MX_SPI1_Init+0x64>)
 800302e:	2200      	movs	r2, #0
 8003030:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <MX_SPI1_Init+0x64>)
 8003034:	220a      	movs	r2, #10
 8003036:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003038:	4804      	ldr	r0, [pc, #16]	@ (800304c <MX_SPI1_Init+0x64>)
 800303a:	f004 fa2d 	bl	8007498 <HAL_SPI_Init>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003044:	f001 fd5e 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003048:	bf00      	nop
 800304a:	bd80      	pop	{r7, pc}
 800304c:	2000027c 	.word	0x2000027c
 8003050:	40013000 	.word	0x40013000

08003054 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800305a:	f107 030c 	add.w	r3, r7, #12
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800306a:	1d3b      	adds	r3, r7, #4
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003072:	4b1f      	ldr	r3, [pc, #124]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 8003074:	4a1f      	ldr	r2, [pc, #124]	@ (80030f4 <MX_TIM1_Init+0xa0>)
 8003076:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003078:	4b1d      	ldr	r3, [pc, #116]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 800307a:	2200      	movs	r2, #0
 800307c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307e:	4b1c      	ldr	r3, [pc, #112]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 8003080:	2200      	movs	r2, #0
 8003082:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003084:	4b1a      	ldr	r3, [pc, #104]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 8003086:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800308a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800308c:	4b18      	ldr	r3, [pc, #96]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 800308e:	2200      	movs	r2, #0
 8003090:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003092:	4b17      	ldr	r3, [pc, #92]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 8003094:	2200      	movs	r2, #0
 8003096:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003098:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 800309a:	2200      	movs	r2, #0
 800309c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800309e:	4814      	ldr	r0, [pc, #80]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 80030a0:	f004 ff8f 	bl	8007fc2 <HAL_TIM_Base_Init>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80030aa:	f001 fd2b 	bl	8004b04 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80030ae:	2307      	movs	r3, #7
 80030b0:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80030b6:	f107 030c 	add.w	r3, r7, #12
 80030ba:	4619      	mov	r1, r3
 80030bc:	480c      	ldr	r0, [pc, #48]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 80030be:	f005 f896 	bl	80081ee <HAL_TIM_SlaveConfigSynchro>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80030c8:	f001 fd1c 	bl	8004b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030cc:	2300      	movs	r3, #0
 80030ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	4619      	mov	r1, r3
 80030d8:	4805      	ldr	r0, [pc, #20]	@ (80030f0 <MX_TIM1_Init+0x9c>)
 80030da:	f005 fa61 	bl	80085a0 <HAL_TIMEx_MasterConfigSynchronization>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80030e4:	f001 fd0e 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030e8:	bf00      	nop
 80030ea:	3720      	adds	r7, #32
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	200002d4 	.word	0x200002d4
 80030f4:	40012c00 	.word	0x40012c00

080030f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030fe:	f107 0308 	add.w	r3, r7, #8
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	605a      	str	r2, [r3, #4]
 8003108:	609a      	str	r2, [r3, #8]
 800310a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800310c:	463b      	mov	r3, r7
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003114:	4b1e      	ldr	r3, [pc, #120]	@ (8003190 <MX_TIM2_Init+0x98>)
 8003116:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800311a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 800311c:	4b1c      	ldr	r3, [pc, #112]	@ (8003190 <MX_TIM2_Init+0x98>)
 800311e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8003122:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003124:	4b1a      	ldr	r3, [pc, #104]	@ (8003190 <MX_TIM2_Init+0x98>)
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800312a:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <MX_TIM2_Init+0x98>)
 800312c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003130:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003132:	4b17      	ldr	r3, [pc, #92]	@ (8003190 <MX_TIM2_Init+0x98>)
 8003134:	2200      	movs	r2, #0
 8003136:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003138:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <MX_TIM2_Init+0x98>)
 800313a:	2200      	movs	r2, #0
 800313c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800313e:	4814      	ldr	r0, [pc, #80]	@ (8003190 <MX_TIM2_Init+0x98>)
 8003140:	f004 ff3f 	bl	8007fc2 <HAL_TIM_Base_Init>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800314a:	f001 fcdb 	bl	8004b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800314e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003152:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003154:	f107 0308 	add.w	r3, r7, #8
 8003158:	4619      	mov	r1, r3
 800315a:	480d      	ldr	r0, [pc, #52]	@ (8003190 <MX_TIM2_Init+0x98>)
 800315c:	f004 ff80 	bl	8008060 <HAL_TIM_ConfigClockSource>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003166:	f001 fccd 	bl	8004b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800316a:	2300      	movs	r3, #0
 800316c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800316e:	2300      	movs	r3, #0
 8003170:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003172:	463b      	mov	r3, r7
 8003174:	4619      	mov	r1, r3
 8003176:	4806      	ldr	r0, [pc, #24]	@ (8003190 <MX_TIM2_Init+0x98>)
 8003178:	f005 fa12 	bl	80085a0 <HAL_TIMEx_MasterConfigSynchronization>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003182:	f001 fcbf 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003186:	bf00      	nop
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	200006c0 	.word	0x200006c0

08003194 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003198:	4b11      	ldr	r3, [pc, #68]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 800319a:	4a12      	ldr	r2, [pc, #72]	@ (80031e4 <MX_USART1_UART_Init+0x50>)
 800319c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800319e:	4b10      	ldr	r3, [pc, #64]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031a6:	4b0e      	ldr	r3, [pc, #56]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031ac:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031b8:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031ba:	220c      	movs	r2, #12
 80031bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031be:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031ca:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <MX_USART1_UART_Init+0x4c>)
 80031cc:	f005 fa46 	bl	800865c <HAL_UART_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80031d6:	f001 fc95 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	2000031c 	.word	0x2000031c
 80031e4:	40013800 	.word	0x40013800

080031e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 80031ee:	4a12      	ldr	r2, [pc, #72]	@ (8003238 <MX_USART2_UART_Init+0x50>)
 80031f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;  // GPS baud rate
 80031f2:	4b10      	ldr	r3, [pc, #64]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 80031f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80031f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003200:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 8003202:	2200      	movs	r2, #0
 8003204:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 8003208:	2200      	movs	r2, #0
 800320a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800320c:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 800320e:	220c      	movs	r2, #12
 8003210:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003212:	4b08      	ldr	r3, [pc, #32]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 8003214:	2200      	movs	r2, #0
 8003216:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 800321a:	2200      	movs	r2, #0
 800321c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800321e:	4805      	ldr	r0, [pc, #20]	@ (8003234 <MX_USART2_UART_Init+0x4c>)
 8003220:	f005 fa1c 	bl	800865c <HAL_UART_Init>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800322a:	f001 fc6b 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20000364 	.word	0x20000364
 8003238:	40004400 	.word	0x40004400

0800323c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003240:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003242:	4a12      	ldr	r2, [pc, #72]	@ (800328c <MX_USART3_UART_Init+0x50>)
 8003244:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;  // LoRa baud rate
 8003246:	4b10      	ldr	r3, [pc, #64]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800324c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800324e:	4b0e      	ldr	r3, [pc, #56]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003250:	2200      	movs	r2, #0
 8003252:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003254:	4b0c      	ldr	r3, [pc, #48]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003256:	2200      	movs	r2, #0
 8003258:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800325a:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 800325c:	2200      	movs	r2, #0
 800325e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003260:	4b09      	ldr	r3, [pc, #36]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003262:	220c      	movs	r2, #12
 8003264:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003266:	4b08      	ldr	r3, [pc, #32]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003268:	2200      	movs	r2, #0
 800326a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800326c:	4b06      	ldr	r3, [pc, #24]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 800326e:	2200      	movs	r2, #0
 8003270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003272:	4805      	ldr	r0, [pc, #20]	@ (8003288 <MX_USART3_UART_Init+0x4c>)
 8003274:	f005 f9f2 	bl	800865c <HAL_UART_Init>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800327e:	f001 fc41 	bl	8004b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	200003ac 	.word	0x200003ac
 800328c:	40004800 	.word	0x40004800

08003290 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003296:	4b0c      	ldr	r3, [pc, #48]	@ (80032c8 <MX_DMA_Init+0x38>)
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	4a0b      	ldr	r2, [pc, #44]	@ (80032c8 <MX_DMA_Init+0x38>)
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	6153      	str	r3, [r2, #20]
 80032a2:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <MX_DMA_Init+0x38>)
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	607b      	str	r3, [r7, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80032ae:	2200      	movs	r2, #0
 80032b0:	2100      	movs	r1, #0
 80032b2:	200f      	movs	r0, #15
 80032b4:	f002 f893 	bl	80053de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80032b8:	200f      	movs	r0, #15
 80032ba:	f002 f8ac 	bl	8005416 <HAL_NVIC_EnableIRQ>

}
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40021000 	.word	0x40021000

080032cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d2:	f107 0310 	add.w	r3, r7, #16
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	605a      	str	r2, [r3, #4]
 80032dc:	609a      	str	r2, [r3, #8]
 80032de:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032e0:	4b2e      	ldr	r3, [pc, #184]	@ (800339c <MX_GPIO_Init+0xd0>)
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	4a2d      	ldr	r2, [pc, #180]	@ (800339c <MX_GPIO_Init+0xd0>)
 80032e6:	f043 0320 	orr.w	r3, r3, #32
 80032ea:	6193      	str	r3, [r2, #24]
 80032ec:	4b2b      	ldr	r3, [pc, #172]	@ (800339c <MX_GPIO_Init+0xd0>)
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	f003 0320 	and.w	r3, r3, #32
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f8:	4b28      	ldr	r3, [pc, #160]	@ (800339c <MX_GPIO_Init+0xd0>)
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	4a27      	ldr	r2, [pc, #156]	@ (800339c <MX_GPIO_Init+0xd0>)
 80032fe:	f043 0304 	orr.w	r3, r3, #4
 8003302:	6193      	str	r3, [r2, #24]
 8003304:	4b25      	ldr	r3, [pc, #148]	@ (800339c <MX_GPIO_Init+0xd0>)
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003310:	4b22      	ldr	r3, [pc, #136]	@ (800339c <MX_GPIO_Init+0xd0>)
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	4a21      	ldr	r2, [pc, #132]	@ (800339c <MX_GPIO_Init+0xd0>)
 8003316:	f043 0308 	orr.w	r3, r3, #8
 800331a:	6193      	str	r3, [r2, #24]
 800331c:	4b1f      	ldr	r3, [pc, #124]	@ (800339c <MX_GPIO_Init+0xd0>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 8003328:	2200      	movs	r2, #0
 800332a:	2113      	movs	r1, #19
 800332c:	481c      	ldr	r0, [pc, #112]	@ (80033a0 <MX_GPIO_Init+0xd4>)
 800332e:	f002 fc25 	bl	8005b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8003332:	2200      	movs	r2, #0
 8003334:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8003338:	481a      	ldr	r0, [pc, #104]	@ (80033a4 <MX_GPIO_Init+0xd8>)
 800333a:	f002 fc1f 	bl	8005b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800333e:	2303      	movs	r3, #3
 8003340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003342:	2301      	movs	r3, #1
 8003344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003346:	2300      	movs	r3, #0
 8003348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334a:	2302      	movs	r3, #2
 800334c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800334e:	f107 0310 	add.w	r3, r7, #16
 8003352:	4619      	mov	r1, r3
 8003354:	4812      	ldr	r0, [pc, #72]	@ (80033a0 <MX_GPIO_Init+0xd4>)
 8003356:	f002 fa8d 	bl	8005874 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 (SPI CS) */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800335a:	2310      	movs	r3, #16
 800335c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800335e:	2301      	movs	r3, #1
 8003360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003362:	2300      	movs	r3, #0
 8003364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003366:	2302      	movs	r3, #2
 8003368:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800336a:	f107 0310 	add.w	r3, r7, #16
 800336e:	4619      	mov	r1, r3
 8003370:	480b      	ldr	r0, [pc, #44]	@ (80033a0 <MX_GPIO_Init+0xd4>)
 8003372:	f002 fa7f 	bl	8005874 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003376:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800337a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800337c:	2301      	movs	r3, #1
 800337e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003380:	2300      	movs	r3, #0
 8003382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003384:	2302      	movs	r3, #2
 8003386:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003388:	f107 0310 	add.w	r3, r7, #16
 800338c:	4619      	mov	r1, r3
 800338e:	4805      	ldr	r0, [pc, #20]	@ (80033a4 <MX_GPIO_Init+0xd8>)
 8003390:	f002 fa70 	bl	8005874 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003394:	bf00      	nop
 8003396:	3720      	adds	r7, #32
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40021000 	.word	0x40021000
 80033a0:	40010800 	.word	0x40010800
 80033a4:	40010c00 	.word	0x40010c00

080033a8 <HAL_UART_RxCpltCallback>:

/* UART IRQ Handlers ---------------------------------------------------------*/

/* UART Rx Complete Callback for GPS (USART2) and Commands (USART1) ----------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a28      	ldr	r2, [pc, #160]	@ (8003454 <HAL_UART_RxCpltCallback+0xac>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d132      	bne.n	800341e <HAL_UART_RxCpltCallback+0x76>
        /* Re-arm reception */
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80033b8:	2201      	movs	r2, #1
 80033ba:	4927      	ldr	r1, [pc, #156]	@ (8003458 <HAL_UART_RxCpltCallback+0xb0>)
 80033bc:	4825      	ldr	r0, [pc, #148]	@ (8003454 <HAL_UART_RxCpltCallback+0xac>)
 80033be:	f005 fa5d 	bl	800887c <HAL_UART_Receive_IT>

        if (rx_data != '\n' && rx_index < sizeof(rx_buffer) - 1) {
 80033c2:	4b25      	ldr	r3, [pc, #148]	@ (8003458 <HAL_UART_RxCpltCallback+0xb0>)
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b0a      	cmp	r3, #10
 80033c8:	d014      	beq.n	80033f4 <HAL_UART_RxCpltCallback+0x4c>
 80033ca:	4b24      	ldr	r3, [pc, #144]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b7e      	cmp	r3, #126	@ 0x7e
 80033d0:	d810      	bhi.n	80033f4 <HAL_UART_RxCpltCallback+0x4c>
            rx_buffer[rx_index++] = rx_data;
 80033d2:	4b22      	ldr	r3, [pc, #136]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	b2d1      	uxtb	r1, r2
 80033da:	4a20      	ldr	r2, [pc, #128]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 80033dc:	7011      	strb	r1, [r2, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003458 <HAL_UART_RxCpltCallback+0xb0>)
 80033e2:	7819      	ldrb	r1, [r3, #0]
 80033e4:	4b1e      	ldr	r3, [pc, #120]	@ (8003460 <HAL_UART_RxCpltCallback+0xb8>)
 80033e6:	5499      	strb	r1, [r3, r2]
            gps_data_received_count++;
 80033e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003464 <HAL_UART_RxCpltCallback+0xbc>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3301      	adds	r3, #1
 80033ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003464 <HAL_UART_RxCpltCallback+0xbc>)
 80033f0:	6013      	str	r3, [r2, #0]
        }

        // Re-arm reception for next byte
        HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
    }
}
 80033f2:	e02b      	b.n	800344c <HAL_UART_RxCpltCallback+0xa4>
            if (rx_index > 0) {
 80033f4:	4b19      	ldr	r3, [pc, #100]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00c      	beq.n	8003416 <HAL_UART_RxCpltCallback+0x6e>
                rx_buffer[rx_index] = '\0';
 80033fc:	4b17      	ldr	r3, [pc, #92]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	4b17      	ldr	r3, [pc, #92]	@ (8003460 <HAL_UART_RxCpltCallback+0xb8>)
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]
                lwgps_process(&gps, rx_buffer, rx_index);
 8003408:	4b14      	ldr	r3, [pc, #80]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	4914      	ldr	r1, [pc, #80]	@ (8003460 <HAL_UART_RxCpltCallback+0xb8>)
 8003410:	4815      	ldr	r0, [pc, #84]	@ (8003468 <HAL_UART_RxCpltCallback+0xc0>)
 8003412:	f7ff fac6 	bl	80029a2 <lwgps_process>
            rx_index = 0;
 8003416:	4b11      	ldr	r3, [pc, #68]	@ (800345c <HAL_UART_RxCpltCallback+0xb4>)
 8003418:	2200      	movs	r2, #0
 800341a:	701a      	strb	r2, [r3, #0]
}
 800341c:	e016      	b.n	800344c <HAL_UART_RxCpltCallback+0xa4>
    else if (huart == &huart1) {
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a12      	ldr	r2, [pc, #72]	@ (800346c <HAL_UART_RxCpltCallback+0xc4>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d112      	bne.n	800344c <HAL_UART_RxCpltCallback+0xa4>
        ProcessUART1Command(uart1_rx_data);
 8003426:	4b12      	ldr	r3, [pc, #72]	@ (8003470 <HAL_UART_RxCpltCallback+0xc8>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f001 f8fa 	bl	8004624 <ProcessUART1Command>
        if (uart1_sending_enabled == 2) {
 8003430:	4b10      	ldr	r3, [pc, #64]	@ (8003474 <HAL_UART_RxCpltCallback+0xcc>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	2b02      	cmp	r3, #2
 8003436:	d104      	bne.n	8003442 <HAL_UART_RxCpltCallback+0x9a>
            ProcessIncomingData(uart1_rx_data);
 8003438:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <HAL_UART_RxCpltCallback+0xc8>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fe3f 	bl	80040c0 <ProcessIncomingData>
        HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 8003442:	2201      	movs	r2, #1
 8003444:	490a      	ldr	r1, [pc, #40]	@ (8003470 <HAL_UART_RxCpltCallback+0xc8>)
 8003446:	4809      	ldr	r0, [pc, #36]	@ (800346c <HAL_UART_RxCpltCallback+0xc4>)
 8003448:	f005 fa18 	bl	800887c <HAL_UART_Receive_IT>
}
 800344c:	bf00      	nop
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	20000364 	.word	0x20000364
 8003458:	200005b9 	.word	0x200005b9
 800345c:	200005b8 	.word	0x200005b8
 8003460:	20000538 	.word	0x20000538
 8003464:	200005bc 	.word	0x200005bc
 8003468:	20000488 	.word	0x20000488
 800346c:	2000031c 	.word	0x2000031c
 8003470:	2000077f 	.word	0x2000077f
 8003474:	2000077e 	.word	0x2000077e

08003478 <kalman_filter_init>:
        __HAL_UART_CLEAR_NEFLAG(&huart2);
}

/* Kalman Filter Implementation ----------------------------------------------*/
void kalman_filter_init(kalman_filter_t *kf, float Q, float R)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
    kf->Q = Q;  // Process noise covariance
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	601a      	str	r2, [r3, #0]
    kf->R = R;  // Measurement noise covariance
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	605a      	str	r2, [r3, #4]
    kf->P = 1.0f;  // Initial estimate error covariance
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003496:	609a      	str	r2, [r3, #8]
    kf->K = 0.0f;  // Initial Kalman gain
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	60da      	str	r2, [r3, #12]
    kf->X = 0.0f;  // Initial state estimate
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	611a      	str	r2, [r3, #16]
}
 80034a8:	bf00      	nop
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr

080034b2 <kalman_filter_update>:

float kalman_filter_update(kalman_filter_t *kf, float measurement, float dt)
{
 80034b2:	b590      	push	{r4, r7, lr}
 80034b4:	b087      	sub	sp, #28
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
    // Prediction step
    float X_pred = kf->X;  // State prediction (assuming constant velocity model)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	617b      	str	r3, [r7, #20]
    float P_pred = kf->P + kf->Q * dt;  // Error covariance prediction
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689c      	ldr	r4, [r3, #8]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fd fc38 	bl	8000d44 <__aeabi_fmul>
 80034d4:	4603      	mov	r3, r0
 80034d6:	4619      	mov	r1, r3
 80034d8:	4620      	mov	r0, r4
 80034da:	f7fd fb2b 	bl	8000b34 <__addsf3>
 80034de:	4603      	mov	r3, r0
 80034e0:	613b      	str	r3, [r7, #16]
    
    // Update step
    kf->K = P_pred / (P_pred + kf->R);  // Kalman gain
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	6939      	ldr	r1, [r7, #16]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fd fb23 	bl	8000b34 <__addsf3>
 80034ee:	4603      	mov	r3, r0
 80034f0:	4619      	mov	r1, r3
 80034f2:	6938      	ldr	r0, [r7, #16]
 80034f4:	f7fd fcda 	bl	8000eac <__aeabi_fdiv>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	60da      	str	r2, [r3, #12]
    kf->X = X_pred + kf->K * (measurement - X_pred);  // State update
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	68dc      	ldr	r4, [r3, #12]
 8003504:	6979      	ldr	r1, [r7, #20]
 8003506:	68b8      	ldr	r0, [r7, #8]
 8003508:	f7fd fb12 	bl	8000b30 <__aeabi_fsub>
 800350c:	4603      	mov	r3, r0
 800350e:	4619      	mov	r1, r3
 8003510:	4620      	mov	r0, r4
 8003512:	f7fd fc17 	bl	8000d44 <__aeabi_fmul>
 8003516:	4603      	mov	r3, r0
 8003518:	6979      	ldr	r1, [r7, #20]
 800351a:	4618      	mov	r0, r3
 800351c:	f7fd fb0a 	bl	8000b34 <__addsf3>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	611a      	str	r2, [r3, #16]
    kf->P = (1.0f - kf->K) * P_pred;  // Error covariance update
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4619      	mov	r1, r3
 800352e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003532:	f7fd fafd 	bl	8000b30 <__aeabi_fsub>
 8003536:	4603      	mov	r3, r0
 8003538:	6939      	ldr	r1, [r7, #16]
 800353a:	4618      	mov	r0, r3
 800353c:	f7fd fc02 	bl	8000d44 <__aeabi_fmul>
 8003540:	4603      	mov	r3, r0
 8003542:	461a      	mov	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	609a      	str	r2, [r3, #8]
    
    return kf->X;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	691b      	ldr	r3, [r3, #16]
}
 800354c:	4618      	mov	r0, r3
 800354e:	371c      	adds	r7, #28
 8003550:	46bd      	mov	sp, r7
 8003552:	bd90      	pop	{r4, r7, pc}

08003554 <initialize_kalman_filters>:

void initialize_kalman_filters(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
    // Q: Process noise (gyroscope drift), R: Measurement noise (accelerometer noise)
    // Lower Q = more trust in model, Higher R = more trust in measurements
    
    // MORE RESPONSIVE SETTINGS (faster angle changes):
    // Roll and Pitch: Good accelerometer reference available
    kalman_filter_init(&kalman_roll, 0.01f, 0.05f);   // Roll filter - Higher Q, Lower R = more responsive
 8003558:	4a10      	ldr	r2, [pc, #64]	@ (800359c <initialize_kalman_filters+0x48>)
 800355a:	4911      	ldr	r1, [pc, #68]	@ (80035a0 <initialize_kalman_filters+0x4c>)
 800355c:	4811      	ldr	r0, [pc, #68]	@ (80035a4 <initialize_kalman_filters+0x50>)
 800355e:	f7ff ff8b 	bl	8003478 <kalman_filter_init>
    kalman_filter_init(&kalman_pitch, 0.01f, 0.05f);  // Pitch filter - Higher Q, Lower R = more responsive
 8003562:	4a0e      	ldr	r2, [pc, #56]	@ (800359c <initialize_kalman_filters+0x48>)
 8003564:	490e      	ldr	r1, [pc, #56]	@ (80035a0 <initialize_kalman_filters+0x4c>)
 8003566:	4810      	ldr	r0, [pc, #64]	@ (80035a8 <initialize_kalman_filters+0x54>)
 8003568:	f7ff ff86 	bl	8003478 <kalman_filter_init>
    
    // Yaw: No absolute reference, rely more on gyroscope
    kalman_filter_init(&kalman_yaw, 0.01f, 0.2f);    // Yaw filter - Higher Q = more responsive
 800356c:	4a0f      	ldr	r2, [pc, #60]	@ (80035ac <initialize_kalman_filters+0x58>)
 800356e:	490c      	ldr	r1, [pc, #48]	@ (80035a0 <initialize_kalman_filters+0x4c>)
 8003570:	480f      	ldr	r0, [pc, #60]	@ (80035b0 <initialize_kalman_filters+0x5c>)
 8003572:	f7ff ff81 	bl	8003478 <kalman_filter_init>
    // kalman_filter_init(&kalman_roll, 0.001f, 0.1f);   // Roll filter - Lower Q, Higher R = more stable
    // kalman_filter_init(&kalman_pitch, 0.001f, 0.1f);  // Pitch filter - Lower Q, Higher R = more stable
    // kalman_filter_init(&kalman_yaw, 0.001f, 0.5f);    // Yaw filter - Lower Q = more stable
    
    // Initialize orientation to zero
    orientation.roll = 0.0f;
 8003576:	4b0f      	ldr	r3, [pc, #60]	@ (80035b4 <initialize_kalman_filters+0x60>)
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
    orientation.pitch = 0.0f;
 800357e:	4b0d      	ldr	r3, [pc, #52]	@ (80035b4 <initialize_kalman_filters+0x60>)
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	605a      	str	r2, [r3, #4]
    orientation.yaw = 0.0f;
 8003586:	4b0b      	ldr	r3, [pc, #44]	@ (80035b4 <initialize_kalman_filters+0x60>)
 8003588:	f04f 0200 	mov.w	r2, #0
 800358c:	609a      	str	r2, [r3, #8]
    
    // Initialize time reference
    last_time = HAL_GetTick();
 800358e:	f001 fe21 	bl	80051d4 <HAL_GetTick>
 8003592:	4603      	mov	r3, r0
 8003594:	4a08      	ldr	r2, [pc, #32]	@ (80035b8 <initialize_kalman_filters+0x64>)
 8003596:	6013      	str	r3, [r2, #0]
}
 8003598:	bf00      	nop
 800359a:	bd80      	pop	{r7, pc}
 800359c:	3d4ccccd 	.word	0x3d4ccccd
 80035a0:	3c23d70a 	.word	0x3c23d70a
 80035a4:	20000448 	.word	0x20000448
 80035a8:	2000045c 	.word	0x2000045c
 80035ac:	3e4ccccd 	.word	0x3e4ccccd
 80035b0:	20000470 	.word	0x20000470
 80035b4:	20000438 	.word	0x20000438
 80035b8:	20000444 	.word	0x20000444

080035bc <is_device_stationary>:
        kalman_filter_init(&kalman_yaw, 0.001f, 0.5f);    // Low Q
    }
}

bool is_device_stationary(void)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
    // Calculate the magnitude of acceleration and gyroscope
    float accel_magnitude = sqrtf(accel_x*accel_x + accel_y*accel_y + accel_z*accel_z);
 80035c2:	4b47      	ldr	r3, [pc, #284]	@ (80036e0 <is_device_stationary+0x124>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a46      	ldr	r2, [pc, #280]	@ (80036e0 <is_device_stationary+0x124>)
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	4611      	mov	r1, r2
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fd fbb9 	bl	8000d44 <__aeabi_fmul>
 80035d2:	4603      	mov	r3, r0
 80035d4:	461c      	mov	r4, r3
 80035d6:	4b43      	ldr	r3, [pc, #268]	@ (80036e4 <is_device_stationary+0x128>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a42      	ldr	r2, [pc, #264]	@ (80036e4 <is_device_stationary+0x128>)
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fd fbaf 	bl	8000d44 <__aeabi_fmul>
 80035e6:	4603      	mov	r3, r0
 80035e8:	4619      	mov	r1, r3
 80035ea:	4620      	mov	r0, r4
 80035ec:	f7fd faa2 	bl	8000b34 <__addsf3>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461c      	mov	r4, r3
 80035f4:	4b3c      	ldr	r3, [pc, #240]	@ (80036e8 <is_device_stationary+0x12c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a3b      	ldr	r2, [pc, #236]	@ (80036e8 <is_device_stationary+0x12c>)
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	4611      	mov	r1, r2
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fd fba0 	bl	8000d44 <__aeabi_fmul>
 8003604:	4603      	mov	r3, r0
 8003606:	4619      	mov	r1, r3
 8003608:	4620      	mov	r0, r4
 800360a:	f7fd fa93 	bl	8000b34 <__addsf3>
 800360e:	4603      	mov	r3, r0
 8003610:	4618      	mov	r0, r3
 8003612:	f008 fd76 	bl	800c102 <sqrtf>
 8003616:	60f8      	str	r0, [r7, #12]
    float gyro_magnitude = sqrtf(gyro_x*gyro_x + gyro_y*gyro_y + gyro_z*gyro_z);
 8003618:	4b34      	ldr	r3, [pc, #208]	@ (80036ec <is_device_stationary+0x130>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a33      	ldr	r2, [pc, #204]	@ (80036ec <is_device_stationary+0x130>)
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	4611      	mov	r1, r2
 8003622:	4618      	mov	r0, r3
 8003624:	f7fd fb8e 	bl	8000d44 <__aeabi_fmul>
 8003628:	4603      	mov	r3, r0
 800362a:	461c      	mov	r4, r3
 800362c:	4b30      	ldr	r3, [pc, #192]	@ (80036f0 <is_device_stationary+0x134>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a2f      	ldr	r2, [pc, #188]	@ (80036f0 <is_device_stationary+0x134>)
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	4611      	mov	r1, r2
 8003636:	4618      	mov	r0, r3
 8003638:	f7fd fb84 	bl	8000d44 <__aeabi_fmul>
 800363c:	4603      	mov	r3, r0
 800363e:	4619      	mov	r1, r3
 8003640:	4620      	mov	r0, r4
 8003642:	f7fd fa77 	bl	8000b34 <__addsf3>
 8003646:	4603      	mov	r3, r0
 8003648:	461c      	mov	r4, r3
 800364a:	4b2a      	ldr	r3, [pc, #168]	@ (80036f4 <is_device_stationary+0x138>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a29      	ldr	r2, [pc, #164]	@ (80036f4 <is_device_stationary+0x138>)
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	4611      	mov	r1, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f7fd fb75 	bl	8000d44 <__aeabi_fmul>
 800365a:	4603      	mov	r3, r0
 800365c:	4619      	mov	r1, r3
 800365e:	4620      	mov	r0, r4
 8003660:	f7fd fa68 	bl	8000b34 <__addsf3>
 8003664:	4603      	mov	r3, r0
 8003666:	4618      	mov	r0, r3
 8003668:	f008 fd4b 	bl	800c102 <sqrtf>
 800366c:	60b8      	str	r0, [r7, #8]
    
    // Device is considered stationary if:
    // - Acceleration is close to 1g (9.81 m/s²) with some tolerance
    // - Gyroscope readings are very low
    float accel_tolerance = 0.5f;  // 0.5 m/s² tolerance
 800366e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003672:	607b      	str	r3, [r7, #4]
    float gyro_threshold = 0.5f;   // 0.5 °/s threshold
 8003674:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003678:	603b      	str	r3, [r7, #0]
    
    return (fabsf(accel_magnitude - 9.81f) < accel_tolerance) && (gyro_magnitude < gyro_threshold);
 800367a:	491f      	ldr	r1, [pc, #124]	@ (80036f8 <is_device_stationary+0x13c>)
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f7fd fa57 	bl	8000b30 <__aeabi_fsub>
 8003682:	4603      	mov	r3, r0
 8003684:	f04f 0100 	mov.w	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f7fd fcf9 	bl	8001080 <__aeabi_fcmplt>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <is_device_stationary+0xe8>
 8003694:	4918      	ldr	r1, [pc, #96]	@ (80036f8 <is_device_stationary+0x13c>)
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f7fd fa4a 	bl	8000b30 <__aeabi_fsub>
 800369c:	4603      	mov	r3, r0
 800369e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80036a2:	e004      	b.n	80036ae <is_device_stationary+0xf2>
 80036a4:	4914      	ldr	r1, [pc, #80]	@ (80036f8 <is_device_stationary+0x13c>)
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f7fd fa42 	bl	8000b30 <__aeabi_fsub>
 80036ac:	4603      	mov	r3, r0
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fd fce5 	bl	8001080 <__aeabi_fcmplt>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d008      	beq.n	80036ce <is_device_stationary+0x112>
 80036bc:	6839      	ldr	r1, [r7, #0]
 80036be:	68b8      	ldr	r0, [r7, #8]
 80036c0:	f7fd fcde 	bl	8001080 <__aeabi_fcmplt>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <is_device_stationary+0x112>
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <is_device_stationary+0x114>
 80036ce:	2300      	movs	r3, #0
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	b2db      	uxtb	r3, r3
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd90      	pop	{r4, r7, pc}
 80036de:	bf00      	nop
 80036e0:	200005d8 	.word	0x200005d8
 80036e4:	200005dc 	.word	0x200005dc
 80036e8:	200005e0 	.word	0x200005e0
 80036ec:	200005cc 	.word	0x200005cc
 80036f0:	200005d0 	.word	0x200005d0
 80036f4:	200005d4 	.word	0x200005d4
 80036f8:	411cf5c3 	.word	0x411cf5c3

080036fc <adjust_kalman_parameters>:

void adjust_kalman_parameters(void)
{
 80036fc:	b590      	push	{r4, r7, lr}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
    static uint32_t last_adjustment = 0;
    uint32_t now = HAL_GetTick();
 8003702:	f001 fd67 	bl	80051d4 <HAL_GetTick>
 8003706:	6078      	str	r0, [r7, #4]
    
    // Adjust parameters every 2 seconds (more frequent for better responsiveness)
    if (now - last_adjustment > 2000) {
 8003708:	4b39      	ldr	r3, [pc, #228]	@ (80037f0 <adjust_kalman_parameters+0xf4>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003714:	d967      	bls.n	80037e6 <adjust_kalman_parameters+0xea>
        float motion_intensity = sqrtf(gyro_x*gyro_x + gyro_y*gyro_y + gyro_z*gyro_z);
 8003716:	4b37      	ldr	r3, [pc, #220]	@ (80037f4 <adjust_kalman_parameters+0xf8>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a36      	ldr	r2, [pc, #216]	@ (80037f4 <adjust_kalman_parameters+0xf8>)
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	4611      	mov	r1, r2
 8003720:	4618      	mov	r0, r3
 8003722:	f7fd fb0f 	bl	8000d44 <__aeabi_fmul>
 8003726:	4603      	mov	r3, r0
 8003728:	461c      	mov	r4, r3
 800372a:	4b33      	ldr	r3, [pc, #204]	@ (80037f8 <adjust_kalman_parameters+0xfc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a32      	ldr	r2, [pc, #200]	@ (80037f8 <adjust_kalman_parameters+0xfc>)
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd fb05 	bl	8000d44 <__aeabi_fmul>
 800373a:	4603      	mov	r3, r0
 800373c:	4619      	mov	r1, r3
 800373e:	4620      	mov	r0, r4
 8003740:	f7fd f9f8 	bl	8000b34 <__addsf3>
 8003744:	4603      	mov	r3, r0
 8003746:	461c      	mov	r4, r3
 8003748:	4b2c      	ldr	r3, [pc, #176]	@ (80037fc <adjust_kalman_parameters+0x100>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a2b      	ldr	r2, [pc, #172]	@ (80037fc <adjust_kalman_parameters+0x100>)
 800374e:	6812      	ldr	r2, [r2, #0]
 8003750:	4611      	mov	r1, r2
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd faf6 	bl	8000d44 <__aeabi_fmul>
 8003758:	4603      	mov	r3, r0
 800375a:	4619      	mov	r1, r3
 800375c:	4620      	mov	r0, r4
 800375e:	f7fd f9e9 	bl	8000b34 <__addsf3>
 8003762:	4603      	mov	r3, r0
 8003764:	4618      	mov	r0, r3
 8003766:	f008 fccc 	bl	800c102 <sqrtf>
 800376a:	6038      	str	r0, [r7, #0]
        
        if (is_device_stationary()) {
 800376c:	f7ff ff26 	bl	80035bc <is_device_stationary>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <adjust_kalman_parameters+0x8e>
            // When stationary, use stable settings
            kalman_roll.Q = 0.001f;
 8003776:	4b22      	ldr	r3, [pc, #136]	@ (8003800 <adjust_kalman_parameters+0x104>)
 8003778:	4a22      	ldr	r2, [pc, #136]	@ (8003804 <adjust_kalman_parameters+0x108>)
 800377a:	601a      	str	r2, [r3, #0]
            kalman_pitch.Q = 0.001f;
 800377c:	4b22      	ldr	r3, [pc, #136]	@ (8003808 <adjust_kalman_parameters+0x10c>)
 800377e:	4a21      	ldr	r2, [pc, #132]	@ (8003804 <adjust_kalman_parameters+0x108>)
 8003780:	601a      	str	r2, [r3, #0]
            kalman_yaw.Q = 0.001f;
 8003782:	4b22      	ldr	r3, [pc, #136]	@ (800380c <adjust_kalman_parameters+0x110>)
 8003784:	4a1f      	ldr	r2, [pc, #124]	@ (8003804 <adjust_kalman_parameters+0x108>)
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e02a      	b.n	80037e0 <adjust_kalman_parameters+0xe4>
        } else if (motion_intensity > 10.0f) {
 800378a:	4921      	ldr	r1, [pc, #132]	@ (8003810 <adjust_kalman_parameters+0x114>)
 800378c:	6838      	ldr	r0, [r7, #0]
 800378e:	f7fd fc95 	bl	80010bc <__aeabi_fcmpgt>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d009      	beq.n	80037ac <adjust_kalman_parameters+0xb0>
            // High motion - very responsive
            kalman_roll.Q = 0.05f;
 8003798:	4b19      	ldr	r3, [pc, #100]	@ (8003800 <adjust_kalman_parameters+0x104>)
 800379a:	4a1e      	ldr	r2, [pc, #120]	@ (8003814 <adjust_kalman_parameters+0x118>)
 800379c:	601a      	str	r2, [r3, #0]
            kalman_pitch.Q = 0.05f;
 800379e:	4b1a      	ldr	r3, [pc, #104]	@ (8003808 <adjust_kalman_parameters+0x10c>)
 80037a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003814 <adjust_kalman_parameters+0x118>)
 80037a2:	601a      	str	r2, [r3, #0]
            kalman_yaw.Q = 0.05f;
 80037a4:	4b19      	ldr	r3, [pc, #100]	@ (800380c <adjust_kalman_parameters+0x110>)
 80037a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003814 <adjust_kalman_parameters+0x118>)
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	e019      	b.n	80037e0 <adjust_kalman_parameters+0xe4>
        } else if (motion_intensity > 5.0f) {
 80037ac:	491a      	ldr	r1, [pc, #104]	@ (8003818 <adjust_kalman_parameters+0x11c>)
 80037ae:	6838      	ldr	r0, [r7, #0]
 80037b0:	f7fd fc84 	bl	80010bc <__aeabi_fcmpgt>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d009      	beq.n	80037ce <adjust_kalman_parameters+0xd2>
            // Medium motion - responsive
            kalman_roll.Q = 0.02f;
 80037ba:	4b11      	ldr	r3, [pc, #68]	@ (8003800 <adjust_kalman_parameters+0x104>)
 80037bc:	4a17      	ldr	r2, [pc, #92]	@ (800381c <adjust_kalman_parameters+0x120>)
 80037be:	601a      	str	r2, [r3, #0]
            kalman_pitch.Q = 0.02f;
 80037c0:	4b11      	ldr	r3, [pc, #68]	@ (8003808 <adjust_kalman_parameters+0x10c>)
 80037c2:	4a16      	ldr	r2, [pc, #88]	@ (800381c <adjust_kalman_parameters+0x120>)
 80037c4:	601a      	str	r2, [r3, #0]
            kalman_yaw.Q = 0.02f;
 80037c6:	4b11      	ldr	r3, [pc, #68]	@ (800380c <adjust_kalman_parameters+0x110>)
 80037c8:	4a14      	ldr	r2, [pc, #80]	@ (800381c <adjust_kalman_parameters+0x120>)
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	e008      	b.n	80037e0 <adjust_kalman_parameters+0xe4>
        } else {
            // Low motion - moderately responsive
            kalman_roll.Q = 0.01f;
 80037ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003800 <adjust_kalman_parameters+0x104>)
 80037d0:	4a13      	ldr	r2, [pc, #76]	@ (8003820 <adjust_kalman_parameters+0x124>)
 80037d2:	601a      	str	r2, [r3, #0]
            kalman_pitch.Q = 0.01f;
 80037d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003808 <adjust_kalman_parameters+0x10c>)
 80037d6:	4a12      	ldr	r2, [pc, #72]	@ (8003820 <adjust_kalman_parameters+0x124>)
 80037d8:	601a      	str	r2, [r3, #0]
            kalman_yaw.Q = 0.01f;
 80037da:	4b0c      	ldr	r3, [pc, #48]	@ (800380c <adjust_kalman_parameters+0x110>)
 80037dc:	4a10      	ldr	r2, [pc, #64]	@ (8003820 <adjust_kalman_parameters+0x124>)
 80037de:	601a      	str	r2, [r3, #0]
        }
        
        last_adjustment = now;
 80037e0:	4a03      	ldr	r2, [pc, #12]	@ (80037f0 <adjust_kalman_parameters+0xf4>)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6013      	str	r3, [r2, #0]
    }
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd90      	pop	{r4, r7, pc}
 80037ee:	bf00      	nop
 80037f0:	20000784 	.word	0x20000784
 80037f4:	200005cc 	.word	0x200005cc
 80037f8:	200005d0 	.word	0x200005d0
 80037fc:	200005d4 	.word	0x200005d4
 8003800:	20000448 	.word	0x20000448
 8003804:	3a83126f 	.word	0x3a83126f
 8003808:	2000045c 	.word	0x2000045c
 800380c:	20000470 	.word	0x20000470
 8003810:	41200000 	.word	0x41200000
 8003814:	3d4ccccd 	.word	0x3d4ccccd
 8003818:	40a00000 	.word	0x40a00000
 800381c:	3ca3d70a 	.word	0x3ca3d70a
 8003820:	3c23d70a 	.word	0x3c23d70a

08003824 <initialize_sensors>:

/* Initialize BME280 ---------------------------------------------------------*/
void initialize_sensors(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af02      	add	r7, sp, #8
    BME280_Config(OSRS_2, OSRS_2, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 800382a:	2304      	movs	r3, #4
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	2300      	movs	r3, #0
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	2303      	movs	r3, #3
 8003834:	2201      	movs	r2, #1
 8003836:	2102      	movs	r1, #2
 8003838:	2002      	movs	r0, #2
 800383a:	f7fd ff49 	bl	80016d0 <BME280_Config>
}
 800383e:	bf00      	nop
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <read_bme280_data>:

/* Read BME280 data ----------------------------------------------------------*/
void read_bme280_data(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
    BME280_Measure();
 8003848:	f7fe fb36 	bl	8001eb8 <BME280_Measure>
    altitude = 44330.0f * (1.0f - powf((Pressure / 101325.0f), (1.0f / 5.225f)));
 800384c:	4b0d      	ldr	r3, [pc, #52]	@ (8003884 <read_bme280_data+0x40>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	490d      	ldr	r1, [pc, #52]	@ (8003888 <read_bme280_data+0x44>)
 8003852:	4618      	mov	r0, r3
 8003854:	f7fd fb2a 	bl	8000eac <__aeabi_fdiv>
 8003858:	4603      	mov	r3, r0
 800385a:	490c      	ldr	r1, [pc, #48]	@ (800388c <read_bme280_data+0x48>)
 800385c:	4618      	mov	r0, r3
 800385e:	f008 fc03 	bl	800c068 <powf>
 8003862:	4603      	mov	r3, r0
 8003864:	4619      	mov	r1, r3
 8003866:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800386a:	f7fd f961 	bl	8000b30 <__aeabi_fsub>
 800386e:	4603      	mov	r3, r0
 8003870:	4907      	ldr	r1, [pc, #28]	@ (8003890 <read_bme280_data+0x4c>)
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fa66 	bl	8000d44 <__aeabi_fmul>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <read_bme280_data+0x50>)
 800387e:	601a      	str	r2, [r3, #0]
}
 8003880:	bf00      	nop
 8003882:	bd80      	pop	{r7, pc}
 8003884:	200005c4 	.word	0x200005c4
 8003888:	47c5e680 	.word	0x47c5e680
 800388c:	3e43fb1a 	.word	0x3e43fb1a
 8003890:	472d2a00 	.word	0x472d2a00
 8003894:	200005c8 	.word	0x200005c8

08003898 <read_accelerometer_data>:

/* Read accelerometer --------------------------------------------------------*/
void read_accelerometer_data(sensor_data_t *accel_data)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
    uint8_t buf[IMU_DATA_SIZE];
    mpu9250_read_data(MPU9250_ACCEL_XOUT_H, buf, 6);
 80038a0:	f107 0308 	add.w	r3, r7, #8
 80038a4:	2206      	movs	r2, #6
 80038a6:	4619      	mov	r1, r3
 80038a8:	203b      	movs	r0, #59	@ 0x3b
 80038aa:	f000 f84f 	bl	800394c <mpu9250_read_data>
    accel_data->x = (int16_t)((buf[0] << 8) | buf[1]);
 80038ae:	7a3b      	ldrb	r3, [r7, #8]
 80038b0:	b21b      	sxth	r3, r3
 80038b2:	021b      	lsls	r3, r3, #8
 80038b4:	b21a      	sxth	r2, r3
 80038b6:	7a7b      	ldrb	r3, [r7, #9]
 80038b8:	b21b      	sxth	r3, r3
 80038ba:	4313      	orrs	r3, r2
 80038bc:	b21a      	sxth	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	801a      	strh	r2, [r3, #0]
    accel_data->y = (int16_t)((buf[2] << 8) | buf[3]);
 80038c2:	7abb      	ldrb	r3, [r7, #10]
 80038c4:	b21b      	sxth	r3, r3
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	b21a      	sxth	r2, r3
 80038ca:	7afb      	ldrb	r3, [r7, #11]
 80038cc:	b21b      	sxth	r3, r3
 80038ce:	4313      	orrs	r3, r2
 80038d0:	b21a      	sxth	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	805a      	strh	r2, [r3, #2]
    accel_data->z = (int16_t)((buf[4] << 8) | buf[5]);
 80038d6:	7b3b      	ldrb	r3, [r7, #12]
 80038d8:	b21b      	sxth	r3, r3
 80038da:	021b      	lsls	r3, r3, #8
 80038dc:	b21a      	sxth	r2, r3
 80038de:	7b7b      	ldrb	r3, [r7, #13]
 80038e0:	b21b      	sxth	r3, r3
 80038e2:	4313      	orrs	r3, r2
 80038e4:	b21a      	sxth	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	809a      	strh	r2, [r3, #4]
}
 80038ea:	bf00      	nop
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <read_gyroscope_data>:

/* Read gyroscope ------------------------------------------------------------*/
void read_gyroscope_data(sensor_data_t *gyro_data)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b086      	sub	sp, #24
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
    uint8_t buf[IMU_DATA_SIZE];
    mpu9250_read_data(MPU9250_GYRO_XOUT_H, buf, 6);
 80038fa:	f107 0308 	add.w	r3, r7, #8
 80038fe:	2206      	movs	r2, #6
 8003900:	4619      	mov	r1, r3
 8003902:	2043      	movs	r0, #67	@ 0x43
 8003904:	f000 f822 	bl	800394c <mpu9250_read_data>
    gyro_data->x = (int16_t)((buf[0] << 8) | buf[1]);
 8003908:	7a3b      	ldrb	r3, [r7, #8]
 800390a:	b21b      	sxth	r3, r3
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	b21a      	sxth	r2, r3
 8003910:	7a7b      	ldrb	r3, [r7, #9]
 8003912:	b21b      	sxth	r3, r3
 8003914:	4313      	orrs	r3, r2
 8003916:	b21a      	sxth	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	801a      	strh	r2, [r3, #0]
    gyro_data->y = (int16_t)((buf[2] << 8) | buf[3]);
 800391c:	7abb      	ldrb	r3, [r7, #10]
 800391e:	b21b      	sxth	r3, r3
 8003920:	021b      	lsls	r3, r3, #8
 8003922:	b21a      	sxth	r2, r3
 8003924:	7afb      	ldrb	r3, [r7, #11]
 8003926:	b21b      	sxth	r3, r3
 8003928:	4313      	orrs	r3, r2
 800392a:	b21a      	sxth	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	805a      	strh	r2, [r3, #2]
    gyro_data->z = (int16_t)((buf[4] << 8) | buf[5]);
 8003930:	7b3b      	ldrb	r3, [r7, #12]
 8003932:	b21b      	sxth	r3, r3
 8003934:	021b      	lsls	r3, r3, #8
 8003936:	b21a      	sxth	r2, r3
 8003938:	7b7b      	ldrb	r3, [r7, #13]
 800393a:	b21b      	sxth	r3, r3
 800393c:	4313      	orrs	r3, r2
 800393e:	b21a      	sxth	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	809a      	strh	r2, [r3, #4]
}
 8003944:	bf00      	nop
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <mpu9250_read_data>:

/* MPU9250 SPI read ----------------------------------------------------------*/
void mpu9250_read_data(uint8_t reg, uint8_t *data, uint8_t len)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	6039      	str	r1, [r7, #0]
 8003956:	71fb      	strb	r3, [r7, #7]
 8003958:	4613      	mov	r3, r2
 800395a:	71bb      	strb	r3, [r7, #6]
    uint8_t tx = 0x80 | reg;
 800395c:	79fb      	ldrb	r3, [r7, #7]
 800395e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003962:	b2db      	uxtb	r3, r3
 8003964:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003966:	2200      	movs	r2, #0
 8003968:	2110      	movs	r1, #16
 800396a:	480d      	ldr	r0, [pc, #52]	@ (80039a0 <mpu9250_read_data+0x54>)
 800396c:	f002 f906 	bl	8005b7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, 100);
 8003970:	f107 010f 	add.w	r1, r7, #15
 8003974:	2364      	movs	r3, #100	@ 0x64
 8003976:	2201      	movs	r2, #1
 8003978:	480a      	ldr	r0, [pc, #40]	@ (80039a4 <mpu9250_read_data+0x58>)
 800397a:	f003 fe11 	bl	80075a0 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, 100);
 800397e:	79bb      	ldrb	r3, [r7, #6]
 8003980:	b29a      	uxth	r2, r3
 8003982:	2364      	movs	r3, #100	@ 0x64
 8003984:	6839      	ldr	r1, [r7, #0]
 8003986:	4807      	ldr	r0, [pc, #28]	@ (80039a4 <mpu9250_read_data+0x58>)
 8003988:	f003 ff4e 	bl	8007828 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800398c:	2201      	movs	r2, #1
 800398e:	2110      	movs	r1, #16
 8003990:	4803      	ldr	r0, [pc, #12]	@ (80039a0 <mpu9250_read_data+0x54>)
 8003992:	f002 f8f3 	bl	8005b7c <HAL_GPIO_WritePin>
}
 8003996:	bf00      	nop
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40010800 	.word	0x40010800
 80039a4:	2000027c 	.word	0x2000027c

080039a8 <calculate_orientation>:

/* Calculate orientation using Kalman filtering ------------------------------*/
void calculate_orientation(sensor_data_t *accel_data, sensor_data_t *gyro_data, orientation_t *o)
{
 80039a8:	b5b0      	push	{r4, r5, r7, lr}
 80039aa:	b08c      	sub	sp, #48	@ 0x30
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
    /* Convert to units */
    accel_x = accel_data->x / ACCEL_SCALE_FACTOR;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fd f96e 	bl	8000c9c <__aeabi_i2f>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fd fa70 	bl	8000eac <__aeabi_fdiv>
 80039cc:	4603      	mov	r3, r0
 80039ce:	461a      	mov	r2, r3
 80039d0:	4b9a      	ldr	r3, [pc, #616]	@ (8003c3c <calculate_orientation+0x294>)
 80039d2:	601a      	str	r2, [r3, #0]
    accel_y = accel_data->y / ACCEL_SCALE_FACTOR;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fd f95e 	bl	8000c9c <__aeabi_i2f>
 80039e0:	4603      	mov	r3, r0
 80039e2:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fd fa60 	bl	8000eac <__aeabi_fdiv>
 80039ec:	4603      	mov	r3, r0
 80039ee:	461a      	mov	r2, r3
 80039f0:	4b93      	ldr	r3, [pc, #588]	@ (8003c40 <calculate_orientation+0x298>)
 80039f2:	601a      	str	r2, [r3, #0]
    accel_z = accel_data->z / ACCEL_SCALE_FACTOR;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fd f94e 	bl	8000c9c <__aeabi_i2f>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fa50 	bl	8000eac <__aeabi_fdiv>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	4b8c      	ldr	r3, [pc, #560]	@ (8003c44 <calculate_orientation+0x29c>)
 8003a12:	601a      	str	r2, [r3, #0]
    gyro_x  = gyro_data->x / GYRO_SCALE_FACTOR;
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd f93e 	bl	8000c9c <__aeabi_i2f>
 8003a20:	4603      	mov	r3, r0
 8003a22:	4989      	ldr	r1, [pc, #548]	@ (8003c48 <calculate_orientation+0x2a0>)
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fd fa41 	bl	8000eac <__aeabi_fdiv>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4b87      	ldr	r3, [pc, #540]	@ (8003c4c <calculate_orientation+0x2a4>)
 8003a30:	601a      	str	r2, [r3, #0]
    gyro_y  = gyro_data->y / GYRO_SCALE_FACTOR;
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fd f92f 	bl	8000c9c <__aeabi_i2f>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4981      	ldr	r1, [pc, #516]	@ (8003c48 <calculate_orientation+0x2a0>)
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fd fa32 	bl	8000eac <__aeabi_fdiv>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	4b80      	ldr	r3, [pc, #512]	@ (8003c50 <calculate_orientation+0x2a8>)
 8003a4e:	601a      	str	r2, [r3, #0]
    gyro_z  = gyro_data->z / GYRO_SCALE_FACTOR;
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fd f920 	bl	8000c9c <__aeabi_i2f>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	497a      	ldr	r1, [pc, #488]	@ (8003c48 <calculate_orientation+0x2a0>)
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fd fa23 	bl	8000eac <__aeabi_fdiv>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c54 <calculate_orientation+0x2ac>)
 8003a6c:	601a      	str	r2, [r3, #0]

    uint32_t now = HAL_GetTick();
 8003a6e:	f001 fbb1 	bl	80051d4 <HAL_GetTick>
 8003a72:	62b8      	str	r0, [r7, #40]	@ 0x28
    float dt = (now - last_time) / 1000.0f;
 8003a74:	4b78      	ldr	r3, [pc, #480]	@ (8003c58 <calculate_orientation+0x2b0>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fd f909 	bl	8000c94 <__aeabi_ui2f>
 8003a82:	4603      	mov	r3, r0
 8003a84:	4975      	ldr	r1, [pc, #468]	@ (8003c5c <calculate_orientation+0x2b4>)
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fd fa10 	bl	8000eac <__aeabi_fdiv>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    last_time = now;
 8003a90:	4a71      	ldr	r2, [pc, #452]	@ (8003c58 <calculate_orientation+0x2b0>)
 8003a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a94:	6013      	str	r3, [r2, #0]
    if (dt <= 0 || dt > 1.0f) dt = 0.01f;
 8003a96:	f04f 0100 	mov.w	r1, #0
 8003a9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a9c:	f7fd fafa 	bl	8001094 <__aeabi_fcmple>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d107      	bne.n	8003ab6 <calculate_orientation+0x10e>
 8003aa6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003aaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003aac:	f7fd fb06 	bl	80010bc <__aeabi_fcmpgt>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <calculate_orientation+0x112>
 8003ab6:	4b6a      	ldr	r3, [pc, #424]	@ (8003c60 <calculate_orientation+0x2b8>)
 8003ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Apply simple gyroscope bias compensation (temperature drift)
    static float gyro_bias_x = 0.0f, gyro_bias_y = 0.0f, gyro_bias_z = 0.0f;
    static uint32_t bias_update_counter = 0;
    
    if (is_device_stationary()) {
 8003aba:	f7ff fd7f 	bl	80035bc <is_device_stationary>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d049      	beq.n	8003b58 <calculate_orientation+0x1b0>
        // Update bias when stationary
        gyro_bias_x = 0.95f * gyro_bias_x + 0.05f * gyro_x;
 8003ac4:	4b67      	ldr	r3, [pc, #412]	@ (8003c64 <calculate_orientation+0x2bc>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4967      	ldr	r1, [pc, #412]	@ (8003c68 <calculate_orientation+0x2c0>)
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fd f93a 	bl	8000d44 <__aeabi_fmul>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	461c      	mov	r4, r3
 8003ad4:	4b5d      	ldr	r3, [pc, #372]	@ (8003c4c <calculate_orientation+0x2a4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4964      	ldr	r1, [pc, #400]	@ (8003c6c <calculate_orientation+0x2c4>)
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fd f932 	bl	8000d44 <__aeabi_fmul>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f7fd f825 	bl	8000b34 <__addsf3>
 8003aea:	4603      	mov	r3, r0
 8003aec:	461a      	mov	r2, r3
 8003aee:	4b5d      	ldr	r3, [pc, #372]	@ (8003c64 <calculate_orientation+0x2bc>)
 8003af0:	601a      	str	r2, [r3, #0]
        gyro_bias_y = 0.95f * gyro_bias_y + 0.05f * gyro_y;
 8003af2:	4b5f      	ldr	r3, [pc, #380]	@ (8003c70 <calculate_orientation+0x2c8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	495c      	ldr	r1, [pc, #368]	@ (8003c68 <calculate_orientation+0x2c0>)
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd f923 	bl	8000d44 <__aeabi_fmul>
 8003afe:	4603      	mov	r3, r0
 8003b00:	461c      	mov	r4, r3
 8003b02:	4b53      	ldr	r3, [pc, #332]	@ (8003c50 <calculate_orientation+0x2a8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4959      	ldr	r1, [pc, #356]	@ (8003c6c <calculate_orientation+0x2c4>)
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fd f91b 	bl	8000d44 <__aeabi_fmul>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4619      	mov	r1, r3
 8003b12:	4620      	mov	r0, r4
 8003b14:	f7fd f80e 	bl	8000b34 <__addsf3>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	4b54      	ldr	r3, [pc, #336]	@ (8003c70 <calculate_orientation+0x2c8>)
 8003b1e:	601a      	str	r2, [r3, #0]
        gyro_bias_z = 0.95f * gyro_bias_z + 0.05f * gyro_z;
 8003b20:	4b54      	ldr	r3, [pc, #336]	@ (8003c74 <calculate_orientation+0x2cc>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4950      	ldr	r1, [pc, #320]	@ (8003c68 <calculate_orientation+0x2c0>)
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fd f90c 	bl	8000d44 <__aeabi_fmul>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	461c      	mov	r4, r3
 8003b30:	4b48      	ldr	r3, [pc, #288]	@ (8003c54 <calculate_orientation+0x2ac>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	494d      	ldr	r1, [pc, #308]	@ (8003c6c <calculate_orientation+0x2c4>)
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fd f904 	bl	8000d44 <__aeabi_fmul>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4620      	mov	r0, r4
 8003b42:	f7fc fff7 	bl	8000b34 <__addsf3>
 8003b46:	4603      	mov	r3, r0
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c74 <calculate_orientation+0x2cc>)
 8003b4c:	601a      	str	r2, [r3, #0]
        bias_update_counter++;
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c78 <calculate_orientation+0x2d0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3301      	adds	r3, #1
 8003b54:	4a48      	ldr	r2, [pc, #288]	@ (8003c78 <calculate_orientation+0x2d0>)
 8003b56:	6013      	str	r3, [r2, #0]
    }
    
    // Apply bias compensation
    float gyro_z_comp = gyro_z - gyro_bias_z;
 8003b58:	4b3e      	ldr	r3, [pc, #248]	@ (8003c54 <calculate_orientation+0x2ac>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a45      	ldr	r2, [pc, #276]	@ (8003c74 <calculate_orientation+0x2cc>)
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fc ffe4 	bl	8000b30 <__aeabi_fsub>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	627b      	str	r3, [r7, #36]	@ 0x24

    // Calculate accelerometer-based angles
    float accel_roll  = atan2f(accel_y, sqrtf(accel_x*accel_x + accel_z*accel_z)) * RAD_TO_DEG;
 8003b6c:	4b34      	ldr	r3, [pc, #208]	@ (8003c40 <calculate_orientation+0x298>)
 8003b6e:	681c      	ldr	r4, [r3, #0]
 8003b70:	4b32      	ldr	r3, [pc, #200]	@ (8003c3c <calculate_orientation+0x294>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a31      	ldr	r2, [pc, #196]	@ (8003c3c <calculate_orientation+0x294>)
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fd f8e2 	bl	8000d44 <__aeabi_fmul>
 8003b80:	4603      	mov	r3, r0
 8003b82:	461d      	mov	r5, r3
 8003b84:	4b2f      	ldr	r3, [pc, #188]	@ (8003c44 <calculate_orientation+0x29c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a2e      	ldr	r2, [pc, #184]	@ (8003c44 <calculate_orientation+0x29c>)
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fd f8d8 	bl	8000d44 <__aeabi_fmul>
 8003b94:	4603      	mov	r3, r0
 8003b96:	4619      	mov	r1, r3
 8003b98:	4628      	mov	r0, r5
 8003b9a:	f7fc ffcb 	bl	8000b34 <__addsf3>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f008 faae 	bl	800c102 <sqrtf>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4620      	mov	r0, r4
 8003bac:	f008 fa5a 	bl	800c064 <atan2f>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	4932      	ldr	r1, [pc, #200]	@ (8003c7c <calculate_orientation+0x2d4>)
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fd f8c5 	bl	8000d44 <__aeabi_fmul>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	623b      	str	r3, [r7, #32]
    float accel_pitch = atan2f(-accel_x, sqrtf(accel_y*accel_y + accel_z*accel_z)) * RAD_TO_DEG;
 8003bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c3c <calculate_orientation+0x294>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8003bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c40 <calculate_orientation+0x298>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a1d      	ldr	r2, [pc, #116]	@ (8003c40 <calculate_orientation+0x298>)
 8003bcc:	6812      	ldr	r2, [r2, #0]
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7fd f8b7 	bl	8000d44 <__aeabi_fmul>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	461d      	mov	r5, r3
 8003bda:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <calculate_orientation+0x29c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a19      	ldr	r2, [pc, #100]	@ (8003c44 <calculate_orientation+0x29c>)
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	4611      	mov	r1, r2
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fd f8ad 	bl	8000d44 <__aeabi_fmul>
 8003bea:	4603      	mov	r3, r0
 8003bec:	4619      	mov	r1, r3
 8003bee:	4628      	mov	r0, r5
 8003bf0:	f7fc ffa0 	bl	8000b34 <__addsf3>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f008 fa83 	bl	800c102 <sqrtf>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4620      	mov	r0, r4
 8003c02:	f008 fa2f 	bl	800c064 <atan2f>
 8003c06:	4603      	mov	r3, r0
 8003c08:	491c      	ldr	r1, [pc, #112]	@ (8003c7c <calculate_orientation+0x2d4>)
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fd f89a 	bl	8000d44 <__aeabi_fmul>
 8003c10:	4603      	mov	r3, r0
 8003c12:	61fb      	str	r3, [r7, #28]
    
    // Apply Kalman filtering to roll and pitch
    o->roll = kalman_filter_update(&kalman_roll, accel_roll, dt);
 8003c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c16:	6a39      	ldr	r1, [r7, #32]
 8003c18:	4819      	ldr	r0, [pc, #100]	@ (8003c80 <calculate_orientation+0x2d8>)
 8003c1a:	f7ff fc4a 	bl	80034b2 <kalman_filter_update>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	601a      	str	r2, [r3, #0]
    o->pitch = kalman_filter_update(&kalman_pitch, accel_pitch, dt);
 8003c24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c26:	69f9      	ldr	r1, [r7, #28]
 8003c28:	4816      	ldr	r0, [pc, #88]	@ (8003c84 <calculate_orientation+0x2dc>)
 8003c2a:	f7ff fc42 	bl	80034b2 <kalman_filter_update>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	605a      	str	r2, [r3, #4]
    
    // For yaw, we only have gyroscope data, so we use a simple integration with Kalman filtering
    // to reduce drift
    float gyro_yaw_rate = gyro_z_comp;
 8003c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c36:	61bb      	str	r3, [r7, #24]
    float predicted_yaw = o->yaw + gyro_yaw_rate * dt;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	e025      	b.n	8003c88 <calculate_orientation+0x2e0>
 8003c3c:	200005d8 	.word	0x200005d8
 8003c40:	200005dc 	.word	0x200005dc
 8003c44:	200005e0 	.word	0x200005e0
 8003c48:	43030000 	.word	0x43030000
 8003c4c:	200005cc 	.word	0x200005cc
 8003c50:	200005d0 	.word	0x200005d0
 8003c54:	200005d4 	.word	0x200005d4
 8003c58:	20000444 	.word	0x20000444
 8003c5c:	447a0000 	.word	0x447a0000
 8003c60:	3c23d70a 	.word	0x3c23d70a
 8003c64:	20000788 	.word	0x20000788
 8003c68:	3f733333 	.word	0x3f733333
 8003c6c:	3d4ccccd 	.word	0x3d4ccccd
 8003c70:	2000078c 	.word	0x2000078c
 8003c74:	20000790 	.word	0x20000790
 8003c78:	20000794 	.word	0x20000794
 8003c7c:	42652ee6 	.word	0x42652ee6
 8003c80:	20000448 	.word	0x20000448
 8003c84:	2000045c 	.word	0x2000045c
 8003c88:	689c      	ldr	r4, [r3, #8]
 8003c8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c8c:	69b8      	ldr	r0, [r7, #24]
 8003c8e:	f7fd f859 	bl	8000d44 <__aeabi_fmul>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4619      	mov	r1, r3
 8003c96:	4620      	mov	r0, r4
 8003c98:	f7fc ff4c 	bl	8000b34 <__addsf3>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	617b      	str	r3, [r7, #20]
    
    // Use a higher measurement noise for yaw since we don't have absolute reference
    // This makes the filter rely more on the gyroscope prediction
    o->yaw = kalman_filter_update(&kalman_yaw, predicted_yaw, dt);
 8003ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ca2:	6979      	ldr	r1, [r7, #20]
 8003ca4:	4844      	ldr	r0, [pc, #272]	@ (8003db8 <calculate_orientation+0x410>)
 8003ca6:	f7ff fc04 	bl	80034b2 <kalman_filter_update>
 8003caa:	4602      	mov	r2, r0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	609a      	str	r2, [r3, #8]
    
    // Normalize yaw to -180 to +180 degrees
    while (o->yaw > 180.0f) o->yaw -= 360.0f;
 8003cb0:	e009      	b.n	8003cc6 <calculate_orientation+0x31e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	4941      	ldr	r1, [pc, #260]	@ (8003dbc <calculate_orientation+0x414>)
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fc ff39 	bl	8000b30 <__aeabi_fsub>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	493d      	ldr	r1, [pc, #244]	@ (8003dc0 <calculate_orientation+0x418>)
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fd f9f5 	bl	80010bc <__aeabi_fcmpgt>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1ec      	bne.n	8003cb2 <calculate_orientation+0x30a>
    while (o->yaw < -180.0f) o->yaw += 360.0f;
 8003cd8:	e009      	b.n	8003cee <calculate_orientation+0x346>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	4937      	ldr	r1, [pc, #220]	@ (8003dbc <calculate_orientation+0x414>)
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fc ff27 	bl	8000b34 <__addsf3>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	461a      	mov	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	609a      	str	r2, [r3, #8]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	4934      	ldr	r1, [pc, #208]	@ (8003dc4 <calculate_orientation+0x41c>)
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7fd f9c3 	bl	8001080 <__aeabi_fcmplt>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1ec      	bne.n	8003cda <calculate_orientation+0x332>
    
    // Apply angle limits to prevent unrealistic values
    o->roll = fmaxf(-90.0f, fminf(90.0f, o->roll));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4930      	ldr	r1, [pc, #192]	@ (8003dc8 <calculate_orientation+0x420>)
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7fd f9d8 	bl	80010bc <__aeabi_fcmpgt>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <calculate_orientation+0x36e>
 8003d12:	2300      	movs	r3, #0
 8003d14:	e00d      	b.n	8003d32 <calculate_orientation+0x38a>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	4614      	mov	r4, r2
 8003d1e:	492b      	ldr	r1, [pc, #172]	@ (8003dcc <calculate_orientation+0x424>)
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fd f9ad 	bl	8001080 <__aeabi_fcmplt>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <calculate_orientation+0x388>
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	461c      	mov	r4, r3
 8003d30:	b2e3      	uxtb	r3, r4
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <calculate_orientation+0x392>
 8003d36:	4b25      	ldr	r3, [pc, #148]	@ (8003dcc <calculate_orientation+0x424>)
 8003d38:	e00c      	b.n	8003d54 <calculate_orientation+0x3ac>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4922      	ldr	r1, [pc, #136]	@ (8003dc8 <calculate_orientation+0x420>)
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fd f9bb 	bl	80010bc <__aeabi_fcmpgt>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <calculate_orientation+0x3a8>
 8003d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc8 <calculate_orientation+0x420>)
 8003d4e:	e001      	b.n	8003d54 <calculate_orientation+0x3ac>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	6013      	str	r3, [r2, #0]
    o->pitch = fmaxf(-90.0f, fminf(90.0f, o->pitch));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	491a      	ldr	r1, [pc, #104]	@ (8003dc8 <calculate_orientation+0x420>)
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd f9ac 	bl	80010bc <__aeabi_fcmpgt>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <calculate_orientation+0x3c6>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	e00d      	b.n	8003d8a <calculate_orientation+0x3e2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	4614      	mov	r4, r2
 8003d76:	4915      	ldr	r1, [pc, #84]	@ (8003dcc <calculate_orientation+0x424>)
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fd f981 	bl	8001080 <__aeabi_fcmplt>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <calculate_orientation+0x3e0>
 8003d84:	2300      	movs	r3, #0
 8003d86:	461c      	mov	r4, r3
 8003d88:	b2e3      	uxtb	r3, r4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <calculate_orientation+0x3ea>
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8003dcc <calculate_orientation+0x424>)
 8003d90:	e00c      	b.n	8003dac <calculate_orientation+0x404>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	490c      	ldr	r1, [pc, #48]	@ (8003dc8 <calculate_orientation+0x420>)
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fd f98f 	bl	80010bc <__aeabi_fcmpgt>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d001      	beq.n	8003da8 <calculate_orientation+0x400>
 8003da4:	4b08      	ldr	r3, [pc, #32]	@ (8003dc8 <calculate_orientation+0x420>)
 8003da6:	e001      	b.n	8003dac <calculate_orientation+0x404>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6053      	str	r3, [r2, #4]
}
 8003db0:	bf00      	nop
 8003db2:	3730      	adds	r7, #48	@ 0x30
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bdb0      	pop	{r4, r5, r7, pc}
 8003db8:	20000470 	.word	0x20000470
 8003dbc:	43b40000 	.word	0x43b40000
 8003dc0:	43340000 	.word	0x43340000
 8003dc4:	c3340000 	.word	0xc3340000
 8003dc8:	42b40000 	.word	0x42b40000
 8003dcc:	c2b40000 	.word	0xc2b40000

08003dd0 <transmit_sensor_packet>:

/* Transmit packet over LoRa (USART3) ----------------------------------------*/
void transmit_sensor_packet(int alt, float ax, float ay, float az, float gx, float gy, float gz, float lat, float lon)
{
 8003dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd4:	b0bd      	sub	sp, #244	@ 0xf4
 8003dd6:	af08      	add	r7, sp, #32
 8003dd8:	6278      	str	r0, [r7, #36]	@ 0x24
 8003dda:	6239      	str	r1, [r7, #32]
 8003ddc:	61fa      	str	r2, [r7, #28]
 8003dde:	61bb      	str	r3, [r7, #24]
 8003de0:	466b      	mov	r3, sp
 8003de2:	607b      	str	r3, [r7, #4]
    char buf[BUFFER_SIZE];
    int len;
    if (!gps.is_valid) {
 8003de4:	4b61      	ldr	r3, [pc, #388]	@ (8003f6c <transmit_sensor_packet+0x19c>)
 8003de6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d122      	bne.n	8003e34 <transmit_sensor_packet+0x64>
        len = sprintf(buf, "%d,%d,%d,%d,0.0000,0.0000,%.2f\n",
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw, gps.altitude);
 8003dee:	4b60      	ldr	r3, [pc, #384]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
        len = sprintf(buf, "%d,%d,%d,%d,0.0000,0.0000,%.2f\n",
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fd f982 	bl	80010fc <__aeabi_f2iz>
 8003df8:	4682      	mov	sl, r0
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw, gps.altitude);
 8003dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
        len = sprintf(buf, "%d,%d,%d,%d,0.0000,0.0000,%.2f\n",
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fd f97c 	bl	80010fc <__aeabi_f2iz>
 8003e04:	4606      	mov	r6, r0
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw, gps.altitude);
 8003e06:	4b5a      	ldr	r3, [pc, #360]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003e08:	689b      	ldr	r3, [r3, #8]
        len = sprintf(buf, "%d,%d,%d,%d,0.0000,0.0000,%.2f\n",
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fd f976 	bl	80010fc <__aeabi_f2iz>
 8003e10:	4601      	mov	r1, r0
 8003e12:	4b56      	ldr	r3, [pc, #344]	@ (8003f6c <transmit_sensor_packet+0x19c>)
 8003e14:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003e18:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e20:	9101      	str	r1, [sp, #4]
 8003e22:	9600      	str	r6, [sp, #0]
 8003e24:	4653      	mov	r3, sl
 8003e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e28:	4952      	ldr	r1, [pc, #328]	@ (8003f74 <transmit_sensor_packet+0x1a4>)
 8003e2a:	f005 ffcb 	bl	8009dc4 <siprintf>
 8003e2e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
 8003e32:	e034      	b.n	8003e9e <transmit_sensor_packet+0xce>
    } else {
        len = sprintf(buf, "%d,%d,%d,%d,%.4f,%.4f,%.2f\n",
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw,
 8003e34:	4b4e      	ldr	r3, [pc, #312]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
        len = sprintf(buf, "%d,%d,%d,%d,%.4f,%.4f,%.2f\n",
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7fd f95f 	bl	80010fc <__aeabi_f2iz>
 8003e3e:	6178      	str	r0, [r7, #20]
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw,
 8003e40:	4b4b      	ldr	r3, [pc, #300]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003e42:	685b      	ldr	r3, [r3, #4]
        len = sprintf(buf, "%d,%d,%d,%d,%.4f,%.4f,%.2f\n",
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fd f959 	bl	80010fc <__aeabi_f2iz>
 8003e4a:	4606      	mov	r6, r0
                      alt, (int)orientation.roll, (int)orientation.pitch, (int)orientation.yaw,
 8003e4c:	4b48      	ldr	r3, [pc, #288]	@ (8003f70 <transmit_sensor_packet+0x1a0>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
        len = sprintf(buf, "%d,%d,%d,%d,%.4f,%.4f,%.2f\n",
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7fd f953 	bl	80010fc <__aeabi_f2iz>
 8003e56:	6138      	str	r0, [r7, #16]
 8003e58:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8003e5c:	f7fc fae4 	bl	8000428 <__aeabi_f2d>
 8003e60:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003e64:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8003e68:	f7fc fade 	bl	8000428 <__aeabi_f2d>
 8003e6c:	4682      	mov	sl, r0
 8003e6e:	468b      	mov	fp, r1
 8003e70:	4b3e      	ldr	r3, [pc, #248]	@ (8003f6c <transmit_sensor_packet+0x19c>)
 8003e72:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003e76:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003e7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003e7e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003e82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	9201      	str	r2, [sp, #4]
 8003e8e:	9600      	str	r6, [sp, #0]
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e94:	4938      	ldr	r1, [pc, #224]	@ (8003f78 <transmit_sensor_packet+0x1a8>)
 8003e96:	f005 ff95 	bl	8009dc4 <siprintf>
 8003e9a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
                      lat, lon, gps.altitude);
    }
    uint8_t packet[PACKET_HEADER_SIZE + len];
 8003e9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ea2:	1cd9      	adds	r1, r3, #3
 8003ea4:	1e4b      	subs	r3, r1, #1
 8003ea6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003eaa:	460a      	mov	r2, r1
 8003eac:	2300      	movs	r3, #0
 8003eae:	4690      	mov	r8, r2
 8003eb0:	4699      	mov	r9, r3
 8003eb2:	f04f 0200 	mov.w	r2, #0
 8003eb6:	f04f 0300 	mov.w	r3, #0
 8003eba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ebe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ec2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ec6:	460a      	mov	r2, r1
 8003ec8:	2300      	movs	r3, #0
 8003eca:	4614      	mov	r4, r2
 8003ecc:	461d      	mov	r5, r3
 8003ece:	f04f 0200 	mov.w	r2, #0
 8003ed2:	f04f 0300 	mov.w	r3, #0
 8003ed6:	00eb      	lsls	r3, r5, #3
 8003ed8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003edc:	00e2      	lsls	r2, r4, #3
 8003ede:	460b      	mov	r3, r1
 8003ee0:	3307      	adds	r3, #7
 8003ee2:	08db      	lsrs	r3, r3, #3
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	ebad 0d03 	sub.w	sp, sp, r3
 8003eea:	ab08      	add	r3, sp, #32
 8003eec:	3300      	adds	r3, #0
 8003eee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    packet[0] = TARGET_ADDR_HIGH;
 8003ef2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	701a      	strb	r2, [r3, #0]
    packet[1] = TARGET_ADDR_LOW;
 8003efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003efe:	2202      	movs	r2, #2
 8003f00:	705a      	strb	r2, [r3, #1]
    packet[2] = CHANNEL;
 8003f02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f06:	2217      	movs	r2, #23
 8003f08:	709a      	strb	r2, [r3, #2]
    memcpy(&packet[3], buf, len);
 8003f0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f0e:	3303      	adds	r3, #3
 8003f10:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003f14:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f006 f858 	bl	8009fce <memcpy>
    HAL_UART_Transmit(&huart3, packet, 3 + len, HAL_MAX_DELAY);
 8003f1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3303      	adds	r3, #3
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8003f30:	4812      	ldr	r0, [pc, #72]	@ (8003f7c <transmit_sensor_packet+0x1ac>)
 8003f32:	f004 fbe3 	bl	80086fc <HAL_UART_Transmit>
    
    /* Send additional line break to ensure proper separation */
    uint8_t line_break[] = "\r\n";
 8003f36:	4a12      	ldr	r2, [pc, #72]	@ (8003f80 <transmit_sensor_packet+0x1b0>)
 8003f38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	4611      	mov	r1, r2
 8003f40:	8019      	strh	r1, [r3, #0]
 8003f42:	3302      	adds	r3, #2
 8003f44:	0c12      	lsrs	r2, r2, #16
 8003f46:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart3, line_break, 2, HAL_MAX_DELAY);
 8003f48:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f50:	2202      	movs	r2, #2
 8003f52:	480a      	ldr	r0, [pc, #40]	@ (8003f7c <transmit_sensor_packet+0x1ac>)
 8003f54:	f004 fbd2 	bl	80086fc <HAL_UART_Transmit>
    
    /* Add a small delay to ensure proper line separation */
    HAL_Delay(10);
 8003f58:	200a      	movs	r0, #10
 8003f5a:	f001 f945 	bl	80051e8 <HAL_Delay>
 8003f5e:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8003f62:	bf00      	nop
 8003f64:	37d4      	adds	r7, #212	@ 0xd4
 8003f66:	46bd      	mov	sp, r7
 8003f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f6c:	20000488 	.word	0x20000488
 8003f70:	20000438 	.word	0x20000438
 8003f74:	0800cd48 	.word	0x0800cd48
 8003f78:	0800cd68 	.word	0x0800cd68
 8003f7c:	200003ac 	.word	0x200003ac
 8003f80:	0800cd84 	.word	0x0800cd84

08003f84 <ParseTelemetryPacket>:
/* USER CODE END 4 */



/* SUT2 Project Functions (activated) */
void ParseTelemetryPacket(uint8_t* packet) {
 8003f84:	b480      	push	{r7}
 8003f86:	b08b      	sub	sp, #44	@ 0x2c
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
    // Check header and footer
    if (packet[0] != TELEMETRY_HEADER || 
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	2bab      	cmp	r3, #171	@ 0xab
 8003f92:	f040 808e 	bne.w	80040b2 <ParseTelemetryPacket+0x12e>
        packet[34] != FOOTER_1 || 
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3322      	adds	r3, #34	@ 0x22
 8003f9a:	781b      	ldrb	r3, [r3, #0]
    if (packet[0] != TELEMETRY_HEADER || 
 8003f9c:	2b0d      	cmp	r3, #13
 8003f9e:	f040 8088 	bne.w	80040b2 <ParseTelemetryPacket+0x12e>
        packet[35] != FOOTER_2) {
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3323      	adds	r3, #35	@ 0x23
 8003fa6:	781b      	ldrb	r3, [r3, #0]
        packet[34] != FOOTER_1 || 
 8003fa8:	2b0a      	cmp	r3, #10
 8003faa:	f040 8082 	bne.w	80040b2 <ParseTelemetryPacket+0x12e>
        return;
    }
    
    // Parse big-endian float values - need to reverse byte order for ARM (little-endian)
    // Altitude (bytes 2-5) - reverse order: 4,3,2,1
    uint8_t alt_bytes[4] = {packet[4], packet[3], packet[2], packet[1]};
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	791b      	ldrb	r3, [r3, #4]
 8003fb2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	78db      	ldrb	r3, [r3, #3]
 8003fba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	789b      	ldrb	r3, [r3, #2]
 8003fc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	785b      	ldrb	r3, [r3, #1]
 8003fca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    memcpy(&telemetry_data.altitude, alt_bytes, 4);
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	4a3a      	ldr	r2, [pc, #232]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8003fd2:	6013      	str	r3, [r2, #0]
    
    // Pressure (bytes 6-9) - reverse order: 8,7,6,5
    uint8_t press_bytes[4] = {packet[8], packet[7], packet[6], packet[5]};
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	7a1b      	ldrb	r3, [r3, #8]
 8003fd8:	f887 3020 	strb.w	r3, [r7, #32]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	79db      	ldrb	r3, [r3, #7]
 8003fe0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	799b      	ldrb	r3, [r3, #6]
 8003fe8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	795b      	ldrb	r3, [r3, #5]
 8003ff0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    memcpy(&telemetry_data.pressure, press_bytes, 4);
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	4a31      	ldr	r2, [pc, #196]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8003ff8:	6053      	str	r3, [r2, #4]
    
    // Acceleration X (bytes 10-13) - reverse order: 12,11,10,9
    uint8_t accel_x_bytes[4] = {packet[12], packet[11], packet[10], packet[9]};
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	7b1b      	ldrb	r3, [r3, #12]
 8003ffe:	773b      	strb	r3, [r7, #28]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	7adb      	ldrb	r3, [r3, #11]
 8004004:	777b      	strb	r3, [r7, #29]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	7a9b      	ldrb	r3, [r3, #10]
 800400a:	77bb      	strb	r3, [r7, #30]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	7a5b      	ldrb	r3, [r3, #9]
 8004010:	77fb      	strb	r3, [r7, #31]
    memcpy(&telemetry_data.accel_x, accel_x_bytes, 4);
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	4a29      	ldr	r2, [pc, #164]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8004016:	6093      	str	r3, [r2, #8]
    
    // Acceleration Y (bytes 14-17) - reverse order: 16,15,14,13
    uint8_t accel_y_bytes[4] = {packet[16], packet[15], packet[14], packet[13]};
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	7c1b      	ldrb	r3, [r3, #16]
 800401c:	763b      	strb	r3, [r7, #24]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	7bdb      	ldrb	r3, [r3, #15]
 8004022:	767b      	strb	r3, [r7, #25]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	7b9b      	ldrb	r3, [r3, #14]
 8004028:	76bb      	strb	r3, [r7, #26]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	7b5b      	ldrb	r3, [r3, #13]
 800402e:	76fb      	strb	r3, [r7, #27]
    memcpy(&telemetry_data.accel_y, accel_y_bytes, 4);
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	4a22      	ldr	r2, [pc, #136]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8004034:	60d3      	str	r3, [r2, #12]
    
    // Acceleration Z (bytes 18-21) - reverse order: 20,19,18,17
    uint8_t accel_z_bytes[4] = {packet[20], packet[19], packet[18], packet[17]};
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	7d1b      	ldrb	r3, [r3, #20]
 800403a:	753b      	strb	r3, [r7, #20]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	7cdb      	ldrb	r3, [r3, #19]
 8004040:	757b      	strb	r3, [r7, #21]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	7c9b      	ldrb	r3, [r3, #18]
 8004046:	75bb      	strb	r3, [r7, #22]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	7c5b      	ldrb	r3, [r3, #17]
 800404c:	75fb      	strb	r3, [r7, #23]
    memcpy(&telemetry_data.accel_z, accel_z_bytes, 4);
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	4a1a      	ldr	r2, [pc, #104]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8004052:	6113      	str	r3, [r2, #16]
    
    // Angle X (bytes 22-25) - reverse order: 24,23,22,21
    uint8_t angle_x_bytes[4] = {packet[24], packet[23], packet[22], packet[21]};
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	7e1b      	ldrb	r3, [r3, #24]
 8004058:	743b      	strb	r3, [r7, #16]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	7ddb      	ldrb	r3, [r3, #23]
 800405e:	747b      	strb	r3, [r7, #17]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	7d9b      	ldrb	r3, [r3, #22]
 8004064:	74bb      	strb	r3, [r7, #18]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	7d5b      	ldrb	r3, [r3, #21]
 800406a:	74fb      	strb	r3, [r7, #19]
    memcpy(&telemetry_data.angle_x, angle_x_bytes, 4);
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	4a13      	ldr	r2, [pc, #76]	@ (80040bc <ParseTelemetryPacket+0x138>)
 8004070:	6153      	str	r3, [r2, #20]
    
    // Angle Y (bytes 26-29) - reverse order: 28,27,26,25
    uint8_t angle_y_bytes[4] = {packet[28], packet[27], packet[26], packet[25]};
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	7f1b      	ldrb	r3, [r3, #28]
 8004076:	733b      	strb	r3, [r7, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	7edb      	ldrb	r3, [r3, #27]
 800407c:	737b      	strb	r3, [r7, #13]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	7e9b      	ldrb	r3, [r3, #26]
 8004082:	73bb      	strb	r3, [r7, #14]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7e5b      	ldrb	r3, [r3, #25]
 8004088:	73fb      	strb	r3, [r7, #15]
    memcpy(&telemetry_data.angle_y, angle_y_bytes, 4);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	4a0b      	ldr	r2, [pc, #44]	@ (80040bc <ParseTelemetryPacket+0x138>)
 800408e:	6193      	str	r3, [r2, #24]
    
    // Angle Z (bytes 30-33) - reverse order: 32,31,30,29
    uint8_t angle_z_bytes[4] = {packet[32], packet[31], packet[30], packet[29]};
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004096:	723b      	strb	r3, [r7, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	7fdb      	ldrb	r3, [r3, #31]
 800409c:	727b      	strb	r3, [r7, #9]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	7f9b      	ldrb	r3, [r3, #30]
 80040a2:	72bb      	strb	r3, [r7, #10]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	7f5b      	ldrb	r3, [r3, #29]
 80040a8:	72fb      	strb	r3, [r7, #11]
    memcpy(&telemetry_data.angle_z, angle_z_bytes, 4);
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	4a03      	ldr	r2, [pc, #12]	@ (80040bc <ParseTelemetryPacket+0x138>)
 80040ae:	61d3      	str	r3, [r2, #28]
 80040b0:	e000      	b.n	80040b4 <ParseTelemetryPacket+0x130>
        return;
 80040b2:	bf00      	nop
}
 80040b4:	372c      	adds	r7, #44	@ 0x2c
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	200005e4 	.word	0x200005e4

080040c0 <ProcessIncomingData>:
            telemetry_data.accel_x, telemetry_data.accel_y, telemetry_data.accel_z,
            telemetry_data.angle_x, telemetry_data.angle_y, telemetry_data.angle_z);
    HAL_UART_Transmit(&huart1, (uint8_t*)debug_msg, strlen(debug_msg), HAL_MAX_DELAY);
}

void ProcessIncomingData(uint8_t new_byte) {
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	71fb      	strb	r3, [r7, #7]
    // Store byte in buffer
    incoming_buffer[buffer_index] = new_byte;
 80040ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004200 <ProcessIncomingData+0x140>)
 80040cc:	881b      	ldrh	r3, [r3, #0]
 80040ce:	4619      	mov	r1, r3
 80040d0:	4a4c      	ldr	r2, [pc, #304]	@ (8004204 <ProcessIncomingData+0x144>)
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	5453      	strb	r3, [r2, r1]

    // Simple and fast packet detection
    static uint8_t packet_state = 0;
    static uint8_t byte_count = 0;

    switch (packet_state) {
 80040d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004208 <ProcessIncomingData+0x148>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <ProcessIncomingData+0x24>
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d00a      	beq.n	80040f8 <ProcessIncomingData+0x38>
 80040e2:	e076      	b.n	80041d2 <ProcessIncomingData+0x112>
        case 0: // Looking for header
            if (new_byte == TELEMETRY_HEADER) {
 80040e4:	79fb      	ldrb	r3, [r7, #7]
 80040e6:	2bab      	cmp	r3, #171	@ 0xab
 80040e8:	d170      	bne.n	80041cc <ProcessIncomingData+0x10c>
                packet_state = 1;
 80040ea:	4b47      	ldr	r3, [pc, #284]	@ (8004208 <ProcessIncomingData+0x148>)
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
                byte_count = 1;
 80040f0:	4b46      	ldr	r3, [pc, #280]	@ (800420c <ProcessIncomingData+0x14c>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	701a      	strb	r2, [r3, #0]
            }
            break;
 80040f6:	e069      	b.n	80041cc <ProcessIncomingData+0x10c>

        case 1: // Collecting packet data
            byte_count++;
 80040f8:	4b44      	ldr	r3, [pc, #272]	@ (800420c <ProcessIncomingData+0x14c>)
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	3301      	adds	r3, #1
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	4b42      	ldr	r3, [pc, #264]	@ (800420c <ProcessIncomingData+0x14c>)
 8004102:	701a      	strb	r2, [r3, #0]
            if (byte_count >= PACKET_SIZE) {
 8004104:	4b41      	ldr	r3, [pc, #260]	@ (800420c <ProcessIncomingData+0x14c>)
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b23      	cmp	r3, #35	@ 0x23
 800410a:	d961      	bls.n	80041d0 <ProcessIncomingData+0x110>
                // Check footer
                if (incoming_buffer[(buffer_index - PACKET_SIZE + 1 + PACKET_SIZE - 2) % (PACKET_SIZE * 4)] == FOOTER_1 &&
 800410c:	4b3c      	ldr	r3, [pc, #240]	@ (8004200 <ProcessIncomingData+0x140>)
 800410e:	881b      	ldrh	r3, [r3, #0]
 8004110:	1e59      	subs	r1, r3, #1
 8004112:	4b3f      	ldr	r3, [pc, #252]	@ (8004210 <ProcessIncomingData+0x150>)
 8004114:	fb83 2301 	smull	r2, r3, r3, r1
 8004118:	115a      	asrs	r2, r3, #5
 800411a:	17cb      	asrs	r3, r1, #31
 800411c:	1ad2      	subs	r2, r2, r3
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4413      	add	r3, r2
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	1aca      	subs	r2, r1, r3
 8004128:	4b36      	ldr	r3, [pc, #216]	@ (8004204 <ProcessIncomingData+0x144>)
 800412a:	5c9b      	ldrb	r3, [r3, r2]
 800412c:	2b0d      	cmp	r3, #13
 800412e:	d146      	bne.n	80041be <ProcessIncomingData+0xfe>
                    incoming_buffer[(buffer_index - PACKET_SIZE + 1 + PACKET_SIZE - 1) % (PACKET_SIZE * 4)] == FOOTER_2) {
 8004130:	4b33      	ldr	r3, [pc, #204]	@ (8004200 <ProcessIncomingData+0x140>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4619      	mov	r1, r3
 8004136:	4b36      	ldr	r3, [pc, #216]	@ (8004210 <ProcessIncomingData+0x150>)
 8004138:	fb83 2301 	smull	r2, r3, r3, r1
 800413c:	115a      	asrs	r2, r3, #5
 800413e:	17cb      	asrs	r3, r1, #31
 8004140:	1ad2      	subs	r2, r2, r3
 8004142:	4613      	mov	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	1aca      	subs	r2, r1, r3
 800414c:	4b2d      	ldr	r3, [pc, #180]	@ (8004204 <ProcessIncomingData+0x144>)
 800414e:	5c9b      	ldrb	r3, [r3, r2]
                if (incoming_buffer[(buffer_index - PACKET_SIZE + 1 + PACKET_SIZE - 2) % (PACKET_SIZE * 4)] == FOOTER_1 &&
 8004150:	2b0a      	cmp	r3, #10
 8004152:	d134      	bne.n	80041be <ProcessIncomingData+0xfe>

                    // Copy complete packet to rx_buffer
                    uint16_t start_idx = (buffer_index - PACKET_SIZE + 1) % (PACKET_SIZE * 4);
 8004154:	4b2a      	ldr	r3, [pc, #168]	@ (8004200 <ProcessIncomingData+0x140>)
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	f1a3 0223 	sub.w	r2, r3, #35	@ 0x23
 800415c:	4b2c      	ldr	r3, [pc, #176]	@ (8004210 <ProcessIncomingData+0x150>)
 800415e:	fb83 1302 	smull	r1, r3, r3, r2
 8004162:	1159      	asrs	r1, r3, #5
 8004164:	17d3      	asrs	r3, r2, #31
 8004166:	1ac9      	subs	r1, r1, r3
 8004168:	460b      	mov	r3, r1
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	440b      	add	r3, r1
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1ad1      	subs	r1, r2, r3
 8004172:	460b      	mov	r3, r1
 8004174:	81bb      	strh	r3, [r7, #12]
                    for (uint8_t i = 0; i < PACKET_SIZE; i++) {
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	e015      	b.n	80041a8 <ProcessIncomingData+0xe8>
                        sut_rx_buffer[i] = incoming_buffer[(start_idx + i) % (PACKET_SIZE * 4)];
 800417c:	89ba      	ldrh	r2, [r7, #12]
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	18d1      	adds	r1, r2, r3
 8004182:	4b23      	ldr	r3, [pc, #140]	@ (8004210 <ProcessIncomingData+0x150>)
 8004184:	fb83 2301 	smull	r2, r3, r3, r1
 8004188:	115a      	asrs	r2, r3, #5
 800418a:	17cb      	asrs	r3, r1, #31
 800418c:	1ad2      	subs	r2, r2, r3
 800418e:	4613      	mov	r3, r2
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	4413      	add	r3, r2
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	1aca      	subs	r2, r1, r3
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	491a      	ldr	r1, [pc, #104]	@ (8004204 <ProcessIncomingData+0x144>)
 800419c:	5c89      	ldrb	r1, [r1, r2]
 800419e:	4a1d      	ldr	r2, [pc, #116]	@ (8004214 <ProcessIncomingData+0x154>)
 80041a0:	54d1      	strb	r1, [r2, r3]
                    for (uint8_t i = 0; i < PACKET_SIZE; i++) {
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	3301      	adds	r3, #1
 80041a6:	73fb      	strb	r3, [r7, #15]
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
 80041aa:	2b23      	cmp	r3, #35	@ 0x23
 80041ac:	d9e6      	bls.n	800417c <ProcessIncomingData+0xbc>
                    }

                    // Set flag for main loop to process
                    packet_received = 1;
 80041ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004218 <ProcessIncomingData+0x158>)
 80041b0:	2201      	movs	r2, #1
 80041b2:	701a      	strb	r2, [r3, #0]
                    packets_received_count++; // Increment packet counter
 80041b4:	4b19      	ldr	r3, [pc, #100]	@ (800421c <ProcessIncomingData+0x15c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3301      	adds	r3, #1
 80041ba:	4a18      	ldr	r2, [pc, #96]	@ (800421c <ProcessIncomingData+0x15c>)
 80041bc:	6013      	str	r3, [r2, #0]
                }

                // Reset for next packet
                packet_state = 0;
 80041be:	4b12      	ldr	r3, [pc, #72]	@ (8004208 <ProcessIncomingData+0x148>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	701a      	strb	r2, [r3, #0]
                byte_count = 0;
 80041c4:	4b11      	ldr	r3, [pc, #68]	@ (800420c <ProcessIncomingData+0x14c>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80041ca:	e001      	b.n	80041d0 <ProcessIncomingData+0x110>
            break;
 80041cc:	bf00      	nop
 80041ce:	e000      	b.n	80041d2 <ProcessIncomingData+0x112>
            break;
 80041d0:	bf00      	nop
    }
    
    // Move buffer index
    buffer_index = (buffer_index + 1) % (PACKET_SIZE * 4);
 80041d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004200 <ProcessIncomingData+0x140>)
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004210 <ProcessIncomingData+0x150>)
 80041da:	fb83 1302 	smull	r1, r3, r3, r2
 80041de:	1159      	asrs	r1, r3, #5
 80041e0:	17d3      	asrs	r3, r2, #31
 80041e2:	1ac9      	subs	r1, r1, r3
 80041e4:	460b      	mov	r3, r1
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	440b      	add	r3, r1
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	1ad1      	subs	r1, r2, r3
 80041ee:	b28a      	uxth	r2, r1
 80041f0:	4b03      	ldr	r3, [pc, #12]	@ (8004200 <ProcessIncomingData+0x140>)
 80041f2:	801a      	strh	r2, [r3, #0]
}
 80041f4:	bf00      	nop
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc80      	pop	{r7}
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	200006bc 	.word	0x200006bc
 8004204:	2000062c 	.word	0x2000062c
 8004208:	20000798 	.word	0x20000798
 800420c:	20000799 	.word	0x20000799
 8004210:	38e38e39 	.word	0x38e38e39
 8004214:	20000604 	.word	0x20000604
 8004218:	20000628 	.word	0x20000628
 800421c:	20000708 	.word	0x20000708

08004220 <UpdateStatusFromTelemetry>:

void UpdateStatusFromTelemetry(void) {
 8004220:	b580      	push	{r7, lr}
 8004222:	b0b8      	sub	sp, #224	@ 0xe0
 8004224:	af00      	add	r7, sp, #0
    uint8_t new_status = current_status_byte; // Start with current status (preserve existing bits)
 8004226:	4b6f      	ldr	r3, [pc, #444]	@ (80043e4 <UpdateStatusFromTelemetry+0x1c4>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    uint32_t current_time = HAL_GetTick();
 800422e:	f000 ffd1 	bl	80051d4 <HAL_GetTick>
 8004232:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8

    // Get filtered values
    float filtered_altitude = GetFilteredValue(altitude_filter);
 8004236:	486c      	ldr	r0, [pc, #432]	@ (80043e8 <UpdateStatusFromTelemetry+0x1c8>)
 8004238:	f000 f9c0 	bl	80045bc <GetFilteredValue>
 800423c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    float filtered_accel_z = GetFilteredValue(accel_z_filter);
 8004240:	486a      	ldr	r0, [pc, #424]	@ (80043ec <UpdateStatusFromTelemetry+0x1cc>)
 8004242:	f000 f9bb 	bl	80045bc <GetFilteredValue>
 8004246:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    float filtered_angle_x = GetFilteredValue(angle_x_filter);
 800424a:	4869      	ldr	r0, [pc, #420]	@ (80043f0 <UpdateStatusFromTelemetry+0x1d0>)
 800424c:	f000 f9b6 	bl	80045bc <GetFilteredValue>
 8004250:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    float filtered_angle_y = GetFilteredValue(angle_y_filter);
 8004254:	4867      	ldr	r0, [pc, #412]	@ (80043f4 <UpdateStatusFromTelemetry+0x1d4>)
 8004256:	f000 f9b1 	bl	80045bc <GetFilteredValue>
 800425a:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

    // Check rocket fired (accel z > 30) - FIRST BIT (Bit 0)
    // Once activated, this bit stays on permanently
    if (filtered_accel_z > 25.0f) {
 800425e:	4966      	ldr	r1, [pc, #408]	@ (80043f8 <UpdateStatusFromTelemetry+0x1d8>)
 8004260:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8004264:	f7fc ff2a 	bl	80010bc <__aeabi_fcmpgt>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00f      	beq.n	800428e <UpdateStatusFromTelemetry+0x6e>
        new_status |= STATUS_ROCKET_FIRED_BIT;
 800426e:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
        if (!(current_status_byte & STATUS_ROCKET_FIRED_BIT)) {
 800427a:	4b5a      	ldr	r3, [pc, #360]	@ (80043e4 <UpdateStatusFromTelemetry+0x1c4>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d103      	bne.n	800428e <UpdateStatusFromTelemetry+0x6e>
            // Rocket just fired, record timestamp
            rocket_fired_timestamp = current_time;
 8004286:	4a5d      	ldr	r2, [pc, #372]	@ (80043fc <UpdateStatusFromTelemetry+0x1dc>)
 8004288:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800428c:	6013      	str	r3, [r2, #0]
        }
    }

    // Check waited 5 seconds after rocket fired - SECOND BIT (Bit 1)
    // Only if rocket fired bit is active, and once activated stays on
    if ((new_status & STATUS_ROCKET_FIRED_BIT) &&
 800428e:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00e      	beq.n	80042b8 <UpdateStatusFromTelemetry+0x98>
        (current_time - rocket_fired_timestamp >= 5000)) {
 800429a:	4b58      	ldr	r3, [pc, #352]	@ (80043fc <UpdateStatusFromTelemetry+0x1dc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80042a2:	1ad3      	subs	r3, r2, r3
    if ((new_status & STATUS_ROCKET_FIRED_BIT) &&
 80042a4:	f241 3287 	movw	r2, #4999	@ 0x1387
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d905      	bls.n	80042b8 <UpdateStatusFromTelemetry+0x98>
        new_status |= STATUS_WAITED_5SN_BIT;
 80042ac:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80042b0:	f043 0302 	orr.w	r3, r3, #2
 80042b4:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    }

    // Check minimum altitude (>= 1500) - THIRD BIT (Bit 2)
    // Only if waited 5s bit is active, and once activated stays on
    if ((new_status & STATUS_WAITED_5SN_BIT) &&
 80042b8:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00d      	beq.n	80042e0 <UpdateStatusFromTelemetry+0xc0>
 80042c4:	494e      	ldr	r1, [pc, #312]	@ (8004400 <UpdateStatusFromTelemetry+0x1e0>)
 80042c6:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 80042ca:	f7fc feed 	bl	80010a8 <__aeabi_fcmpge>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <UpdateStatusFromTelemetry+0xc0>
        filtered_altitude >= 1500.0f) {
        new_status |= STATUS_MIN_ALTITUDE_BIT;
 80042d4:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80042d8:	f043 0304 	orr.w	r3, r3, #4
 80042dc:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    }

    // Check angle exceeded (x or y > 60) - FOURTH BIT (Bit 3)
    // Only if minimum altitude bit is active, and once activated stays on
    if ((new_status & STATUS_MIN_ALTITUDE_BIT) &&
 80042e0:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d015      	beq.n	8004318 <UpdateStatusFromTelemetry+0xf8>
 80042ec:	4945      	ldr	r1, [pc, #276]	@ (8004404 <UpdateStatusFromTelemetry+0x1e4>)
 80042ee:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80042f2:	f7fc fee3 	bl	80010bc <__aeabi_fcmpgt>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d107      	bne.n	800430c <UpdateStatusFromTelemetry+0xec>
        (filtered_angle_x > 50.0f || filtered_angle_y > 50.0f)) {
 80042fc:	4941      	ldr	r1, [pc, #260]	@ (8004404 <UpdateStatusFromTelemetry+0x1e4>)
 80042fe:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8004302:	f7fc fedb 	bl	80010bc <__aeabi_fcmpgt>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <UpdateStatusFromTelemetry+0xf8>
        new_status |= STATUS_ANGLE_EXCEEDED_BIT;
 800430c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004310:	f043 0308 	orr.w	r3, r3, #8
 8004314:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    }

    // Check altitude decreasing - FIFTH BIT (Bit 4)
    // Only if angle exceeded bit is active, and once activated stays on
    if ((new_status & STATUS_ANGLE_EXCEEDED_BIT) &&
 8004318:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d015      	beq.n	8004350 <UpdateStatusFromTelemetry+0x130>
        filtered_altitude < previous_altitude) {
 8004324:	4b38      	ldr	r3, [pc, #224]	@ (8004408 <UpdateStatusFromTelemetry+0x1e8>)
 8004326:	681b      	ldr	r3, [r3, #0]
    if ((new_status & STATUS_ANGLE_EXCEEDED_BIT) &&
 8004328:	4619      	mov	r1, r3
 800432a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800432e:	f7fc fea7 	bl	8001080 <__aeabi_fcmplt>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00b      	beq.n	8004350 <UpdateStatusFromTelemetry+0x130>
        new_status |= STATUS_ALTITUDE_DECREASING_BIT;
 8004338:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 800433c:	f043 0310 	orr.w	r3, r3, #16
 8004340:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
        // First parachute deployed at the same time as altitude decreasing - SIXTH BIT (Bit 5)
        new_status |= STATUS_FIRST_PARACHUTE_BIT;
 8004344:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004348:	f043 0320 	orr.w	r3, r3, #32
 800434c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    }

    // Check altitude <= 550 - SEVENTH BIT (Bit 6)
    if ((new_status & STATUS_FIRST_PARACHUTE_BIT) &&
 8004350:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00d      	beq.n	8004378 <UpdateStatusFromTelemetry+0x158>
 800435c:	492b      	ldr	r1, [pc, #172]	@ (800440c <UpdateStatusFromTelemetry+0x1ec>)
 800435e:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8004362:	f7fc fe97 	bl	8001094 <__aeabi_fcmple>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <UpdateStatusFromTelemetry+0x158>
        filtered_altitude <= 600.0f) {
        new_status |= STATUS_ALTITUDE_550_BIT;
 800436c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004374:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    }

    // Check second parachute deployed - EIGHTH BIT (Bit 7)
    if ((new_status & STATUS_ALTITUDE_550_BIT) &&
 8004378:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 800437c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004380:	2b00      	cmp	r3, #0
 8004382:	d023      	beq.n	80043cc <UpdateStatusFromTelemetry+0x1ac>
 8004384:	4922      	ldr	r1, [pc, #136]	@ (8004410 <UpdateStatusFromTelemetry+0x1f0>)
 8004386:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800438a:	f7fc fe83 	bl	8001094 <__aeabi_fcmple>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d01b      	beq.n	80043cc <UpdateStatusFromTelemetry+0x1ac>
        filtered_altitude <= 550.0f) {  // örnek eşik
        new_status |= STATUS_SECOND_PARACHUTE_BIT;
 8004394:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004398:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800439c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf

        char debug_msg2[200];
        sprintf(debug_msg2, "Alt:%.2f \r\n", filtered_altitude);
 80043a0:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 80043a4:	f7fc f840 	bl	8000428 <__aeabi_f2d>
 80043a8:	4602      	mov	r2, r0
 80043aa:	460b      	mov	r3, r1
 80043ac:	4638      	mov	r0, r7
 80043ae:	4919      	ldr	r1, [pc, #100]	@ (8004414 <UpdateStatusFromTelemetry+0x1f4>)
 80043b0:	f005 fd08 	bl	8009dc4 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)debug_msg2, strlen(debug_msg2), HAL_MAX_DELAY);
 80043b4:	463b      	mov	r3, r7
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fb feca 	bl	8000150 <strlen>
 80043bc:	4603      	mov	r3, r0
 80043be:	b29a      	uxth	r2, r3
 80043c0:	4639      	mov	r1, r7
 80043c2:	f04f 33ff 	mov.w	r3, #4294967295
 80043c6:	4814      	ldr	r0, [pc, #80]	@ (8004418 <UpdateStatusFromTelemetry+0x1f8>)
 80043c8:	f004 f998 	bl	80086fc <HAL_UART_Transmit>
    }

    
    // Update status byte (new bits are added, existing bits are preserved)
    current_status_byte = new_status;
 80043cc:	4a05      	ldr	r2, [pc, #20]	@ (80043e4 <UpdateStatusFromTelemetry+0x1c4>)
 80043ce:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80043d2:	7013      	strb	r3, [r2, #0]

    // Store current filtered altitude for next comparison
    previous_altitude = filtered_altitude;
 80043d4:	4a0c      	ldr	r2, [pc, #48]	@ (8004408 <UpdateStatusFromTelemetry+0x1e8>)
 80043d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043da:	6013      	str	r3, [r2, #0]
}
 80043dc:	bf00      	nop
 80043de:	37e0      	adds	r7, #224	@ 0xe0
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	2000070c 	.word	0x2000070c
 80043e8:	2000071c 	.word	0x2000071c
 80043ec:	20000730 	.word	0x20000730
 80043f0:	20000744 	.word	0x20000744
 80043f4:	20000758 	.word	0x20000758
 80043f8:	41c80000 	.word	0x41c80000
 80043fc:	20000714 	.word	0x20000714
 8004400:	44bb8000 	.word	0x44bb8000
 8004404:	42480000 	.word	0x42480000
 8004408:	20000710 	.word	0x20000710
 800440c:	44160000 	.word	0x44160000
 8004410:	44098000 	.word	0x44098000
 8004414:	0800cdc4 	.word	0x0800cdc4
 8004418:	2000031c 	.word	0x2000031c

0800441c <SendStatusMessage>:

void SendStatusMessage(void) {
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
    // Build status message
    status_message[0] = STATUS_HEADER;        // 0xAA
 8004422:	4b1d      	ldr	r3, [pc, #116]	@ (8004498 <SendStatusMessage+0x7c>)
 8004424:	22aa      	movs	r2, #170	@ 0xaa
 8004426:	701a      	strb	r2, [r3, #0]
    status_message[1] = current_status_byte;  // Status byte
 8004428:	4b1c      	ldr	r3, [pc, #112]	@ (800449c <SendStatusMessage+0x80>)
 800442a:	781a      	ldrb	r2, [r3, #0]
 800442c:	4b1a      	ldr	r3, [pc, #104]	@ (8004498 <SendStatusMessage+0x7c>)
 800442e:	705a      	strb	r2, [r3, #1]
    status_message[2] = 0x00;                // Reserved
 8004430:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <SendStatusMessage+0x7c>)
 8004432:	2200      	movs	r2, #0
 8004434:	709a      	strb	r2, [r3, #2]
    status_message[3] = 0x00;                // Checksum (calculated below)
 8004436:	4b18      	ldr	r3, [pc, #96]	@ (8004498 <SendStatusMessage+0x7c>)
 8004438:	2200      	movs	r2, #0
 800443a:	70da      	strb	r2, [r3, #3]
    status_message[4] = STATUS_FOOTER_1;      // 0x0D
 800443c:	4b16      	ldr	r3, [pc, #88]	@ (8004498 <SendStatusMessage+0x7c>)
 800443e:	220d      	movs	r2, #13
 8004440:	711a      	strb	r2, [r3, #4]
    status_message[5] = STATUS_FOOTER_2;      // 0x0A
 8004442:	4b15      	ldr	r3, [pc, #84]	@ (8004498 <SendStatusMessage+0x7c>)
 8004444:	220a      	movs	r2, #10
 8004446:	715a      	strb	r2, [r3, #5]

    // Calculate checksum (sum of bytes 0, 1, 2, 4, 5, then mod 256)
    uint8_t checksum_data[5] = {status_message[0], status_message[1], status_message[2], status_message[4], status_message[5]};
 8004448:	4b13      	ldr	r3, [pc, #76]	@ (8004498 <SendStatusMessage+0x7c>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	703b      	strb	r3, [r7, #0]
 800444e:	4b12      	ldr	r3, [pc, #72]	@ (8004498 <SendStatusMessage+0x7c>)
 8004450:	785b      	ldrb	r3, [r3, #1]
 8004452:	707b      	strb	r3, [r7, #1]
 8004454:	4b10      	ldr	r3, [pc, #64]	@ (8004498 <SendStatusMessage+0x7c>)
 8004456:	789b      	ldrb	r3, [r3, #2]
 8004458:	70bb      	strb	r3, [r7, #2]
 800445a:	4b0f      	ldr	r3, [pc, #60]	@ (8004498 <SendStatusMessage+0x7c>)
 800445c:	791b      	ldrb	r3, [r3, #4]
 800445e:	70fb      	strb	r3, [r7, #3]
 8004460:	4b0d      	ldr	r3, [pc, #52]	@ (8004498 <SendStatusMessage+0x7c>)
 8004462:	795b      	ldrb	r3, [r3, #5]
 8004464:	713b      	strb	r3, [r7, #4]
    status_message[3] = CalculateChecksum(checksum_data, 5);
 8004466:	463b      	mov	r3, r7
 8004468:	2105      	movs	r1, #5
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f81c 	bl	80044a8 <CalculateChecksum>
 8004470:	4603      	mov	r3, r0
 8004472:	461a      	mov	r2, r3
 8004474:	4b08      	ldr	r3, [pc, #32]	@ (8004498 <SendStatusMessage+0x7c>)
 8004476:	70da      	strb	r2, [r3, #3]
    
    // Send status message
    if (!uart_busy) {
 8004478:	4b09      	ldr	r3, [pc, #36]	@ (80044a0 <SendStatusMessage+0x84>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d107      	bne.n	8004490 <SendStatusMessage+0x74>
        uart_busy = 1;
 8004480:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <SendStatusMessage+0x84>)
 8004482:	2201      	movs	r2, #1
 8004484:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit_IT(&huart1, status_message, STATUS_MESSAGE_SIZE);
 8004486:	2206      	movs	r2, #6
 8004488:	4903      	ldr	r1, [pc, #12]	@ (8004498 <SendStatusMessage+0x7c>)
 800448a:	4806      	ldr	r0, [pc, #24]	@ (80044a4 <SendStatusMessage+0x88>)
 800448c:	f004 f9c1 	bl	8008812 <HAL_UART_Transmit_IT>
    }
}
 8004490:	bf00      	nop
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	20000770 	.word	0x20000770
 800449c:	2000070c 	.word	0x2000070c
 80044a0:	200006be 	.word	0x200006be
 80044a4:	2000031c 	.word	0x2000031c

080044a8 <CalculateChecksum>:

uint8_t CalculateChecksum(uint8_t* data, uint8_t length) {
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	460b      	mov	r3, r1
 80044b2:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 80044b4:	2300      	movs	r3, #0
 80044b6:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < length; i++) {
 80044b8:	2300      	movs	r3, #0
 80044ba:	737b      	strb	r3, [r7, #13]
 80044bc:	e00a      	b.n	80044d4 <CalculateChecksum+0x2c>
        sum += data[i];
 80044be:	7b7b      	ldrb	r3, [r7, #13]
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	4413      	add	r3, r2
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	89fb      	ldrh	r3, [r7, #14]
 80044ca:	4413      	add	r3, r2
 80044cc:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < length; i++) {
 80044ce:	7b7b      	ldrb	r3, [r7, #13]
 80044d0:	3301      	adds	r3, #1
 80044d2:	737b      	strb	r3, [r7, #13]
 80044d4:	7b7a      	ldrb	r2, [r7, #13]
 80044d6:	78fb      	ldrb	r3, [r7, #3]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d3f0      	bcc.n	80044be <CalculateChecksum+0x16>
    }
    return (uint8_t)(sum % 256);
 80044dc:	89fb      	ldrh	r3, [r7, #14]
 80044de:	b2db      	uxtb	r3, r3
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr
	...

080044ec <ApplyFiltering>:

void ApplyFiltering(void) {
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
    // Apply moving average filtering
    altitude_filter[filter_index] = telemetry_data.altitude;
 80044f0:	4b2a      	ldr	r3, [pc, #168]	@ (800459c <ApplyFiltering+0xb0>)
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	4619      	mov	r1, r3
 80044f6:	4b2a      	ldr	r3, [pc, #168]	@ (80045a0 <ApplyFiltering+0xb4>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a2a      	ldr	r2, [pc, #168]	@ (80045a4 <ApplyFiltering+0xb8>)
 80044fc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    accel_z_filter[filter_index] = telemetry_data.accel_z;
 8004500:	4b26      	ldr	r3, [pc, #152]	@ (800459c <ApplyFiltering+0xb0>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	4619      	mov	r1, r3
 8004506:	4b26      	ldr	r3, [pc, #152]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	4a27      	ldr	r2, [pc, #156]	@ (80045a8 <ApplyFiltering+0xbc>)
 800450c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    angle_x_filter[filter_index] = telemetry_data.angle_x;
 8004510:	4b22      	ldr	r3, [pc, #136]	@ (800459c <ApplyFiltering+0xb0>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	4619      	mov	r1, r3
 8004516:	4b22      	ldr	r3, [pc, #136]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	4a24      	ldr	r2, [pc, #144]	@ (80045ac <ApplyFiltering+0xc0>)
 800451c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    angle_y_filter[filter_index] = telemetry_data.angle_y;
 8004520:	4b1e      	ldr	r3, [pc, #120]	@ (800459c <ApplyFiltering+0xb0>)
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	4619      	mov	r1, r3
 8004526:	4b1e      	ldr	r3, [pc, #120]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	4a21      	ldr	r2, [pc, #132]	@ (80045b0 <ApplyFiltering+0xc4>)
 800452c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    filter_index = (filter_index + 1) % FILTER_SIZE;
 8004530:	4b1a      	ldr	r3, [pc, #104]	@ (800459c <ApplyFiltering+0xb0>)
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	1c5a      	adds	r2, r3, #1
 8004536:	4b1f      	ldr	r3, [pc, #124]	@ (80045b4 <ApplyFiltering+0xc8>)
 8004538:	fb83 1302 	smull	r1, r3, r3, r2
 800453c:	1059      	asrs	r1, r3, #1
 800453e:	17d3      	asrs	r3, r2, #31
 8004540:	1ac9      	subs	r1, r1, r3
 8004542:	460b      	mov	r3, r1
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	1ad1      	subs	r1, r2, r3
 800454a:	b2ca      	uxtb	r2, r1
 800454c:	4b13      	ldr	r3, [pc, #76]	@ (800459c <ApplyFiltering+0xb0>)
 800454e:	701a      	strb	r2, [r3, #0]
    if (filter_index == 0) {
 8004550:	4b12      	ldr	r3, [pc, #72]	@ (800459c <ApplyFiltering+0xb0>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d102      	bne.n	800455e <ApplyFiltering+0x72>
        filter_filled = 1;
 8004558:	4b17      	ldr	r3, [pc, #92]	@ (80045b8 <ApplyFiltering+0xcc>)
 800455a:	2201      	movs	r2, #1
 800455c:	701a      	strb	r2, [r3, #0]
    }
    
    if (filter_filled) {
 800455e:	4b16      	ldr	r3, [pc, #88]	@ (80045b8 <ApplyFiltering+0xcc>)
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d017      	beq.n	8004596 <ApplyFiltering+0xaa>
        telemetry_data.altitude = GetFilteredValue(altitude_filter);
 8004566:	480f      	ldr	r0, [pc, #60]	@ (80045a4 <ApplyFiltering+0xb8>)
 8004568:	f000 f828 	bl	80045bc <GetFilteredValue>
 800456c:	4603      	mov	r3, r0
 800456e:	4a0c      	ldr	r2, [pc, #48]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004570:	6013      	str	r3, [r2, #0]
        telemetry_data.accel_z = GetFilteredValue(accel_z_filter);
 8004572:	480d      	ldr	r0, [pc, #52]	@ (80045a8 <ApplyFiltering+0xbc>)
 8004574:	f000 f822 	bl	80045bc <GetFilteredValue>
 8004578:	4603      	mov	r3, r0
 800457a:	4a09      	ldr	r2, [pc, #36]	@ (80045a0 <ApplyFiltering+0xb4>)
 800457c:	6113      	str	r3, [r2, #16]
        telemetry_data.angle_x = GetFilteredValue(angle_x_filter);
 800457e:	480b      	ldr	r0, [pc, #44]	@ (80045ac <ApplyFiltering+0xc0>)
 8004580:	f000 f81c 	bl	80045bc <GetFilteredValue>
 8004584:	4603      	mov	r3, r0
 8004586:	4a06      	ldr	r2, [pc, #24]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004588:	6153      	str	r3, [r2, #20]
        telemetry_data.angle_y = GetFilteredValue(angle_y_filter);
 800458a:	4809      	ldr	r0, [pc, #36]	@ (80045b0 <ApplyFiltering+0xc4>)
 800458c:	f000 f816 	bl	80045bc <GetFilteredValue>
 8004590:	4603      	mov	r3, r0
 8004592:	4a03      	ldr	r2, [pc, #12]	@ (80045a0 <ApplyFiltering+0xb4>)
 8004594:	6193      	str	r3, [r2, #24]
    }
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	2000076c 	.word	0x2000076c
 80045a0:	200005e4 	.word	0x200005e4
 80045a4:	2000071c 	.word	0x2000071c
 80045a8:	20000730 	.word	0x20000730
 80045ac:	20000744 	.word	0x20000744
 80045b0:	20000758 	.word	0x20000758
 80045b4:	66666667 	.word	0x66666667
 80045b8:	2000076d 	.word	0x2000076d

080045bc <GetFilteredValue>:

float GetFilteredValue(float* filter_array) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
    float sum = 0;
 80045c4:	f04f 0300 	mov.w	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < FILTER_SIZE; i++) {
 80045ca:	2300      	movs	r3, #0
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	e00d      	b.n	80045ec <GetFilteredValue+0x30>
        sum += filter_array[i];
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	4413      	add	r3, r2
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4619      	mov	r1, r3
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f7fc faa9 	bl	8000b34 <__addsf3>
 80045e2:	4603      	mov	r3, r0
 80045e4:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < FILTER_SIZE; i++) {
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	3301      	adds	r3, #1
 80045ea:	60bb      	str	r3, [r7, #8]
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	ddee      	ble.n	80045d0 <GetFilteredValue+0x14>
    }
    return sum / FILTER_SIZE;
 80045f2:	4904      	ldr	r1, [pc, #16]	@ (8004604 <GetFilteredValue+0x48>)
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f7fc fc59 	bl	8000eac <__aeabi_fdiv>
 80045fa:	4603      	mov	r3, r0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40a00000 	.word	0x40a00000

08004608 <HAL_UART_TxCpltCallback>:
void TimerCallback(void) {
    timer_tick++;
    // Timer callback for periodic tasks if needed
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
    uart_busy = 0; // Clear busy flag when transmission is complete
 8004610:	4b03      	ldr	r3, [pc, #12]	@ (8004620 <HAL_UART_TxCpltCallback+0x18>)
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	bc80      	pop	{r7}
 800461e:	4770      	bx	lr
 8004620:	200006be 	.word	0x200006be

08004624 <ProcessUART1Command>:
/* Command Processing Functions */
void ProcessUART1Command(uint8_t data) {
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	4603      	mov	r3, r0
 800462c:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 800462e:	f000 fdd1 	bl	80051d4 <HAL_GetTick>
 8004632:	60f8      	str	r0, [r7, #12]
    
    // Check for timeout (100ms) to reset command buffer
    if (current_time - uart1_last_byte_time > 100) {
 8004634:	4ba6      	ldr	r3, [pc, #664]	@ (80048d0 <ProcessUART1Command+0x2ac>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b64      	cmp	r3, #100	@ 0x64
 800463e:	d902      	bls.n	8004646 <ProcessUART1Command+0x22>
        uart1_cmd_index = 0;
 8004640:	4ba4      	ldr	r3, [pc, #656]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 8004642:	2200      	movs	r2, #0
 8004644:	701a      	strb	r2, [r3, #0]
    }
    
    uart1_last_byte_time = current_time;
 8004646:	4aa2      	ldr	r2, [pc, #648]	@ (80048d0 <ProcessUART1Command+0x2ac>)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6013      	str	r3, [r2, #0]
    
    // Store byte in command buffer
    if (uart1_cmd_index < CMD_LENGTH) {
 800464c:	4ba1      	ldr	r3, [pc, #644]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	2b04      	cmp	r3, #4
 8004652:	d809      	bhi.n	8004668 <ProcessUART1Command+0x44>
        uart1_cmd_buffer[uart1_cmd_index++] = data;
 8004654:	4b9f      	ldr	r3, [pc, #636]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	b2d1      	uxtb	r1, r2
 800465c:	4a9d      	ldr	r2, [pc, #628]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 800465e:	7011      	strb	r1, [r2, #0]
 8004660:	4619      	mov	r1, r3
 8004662:	4a9d      	ldr	r2, [pc, #628]	@ (80048d8 <ProcessUART1Command+0x2b4>)
 8004664:	79fb      	ldrb	r3, [r7, #7]
 8004666:	5453      	strb	r3, [r2, r1]
    }
    
    // If we have a complete command, process it
    if (uart1_cmd_index == CMD_LENGTH) {
 8004668:	4b9a      	ldr	r3, [pc, #616]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	2b05      	cmp	r3, #5
 800466e:	d101      	bne.n	8004674 <ProcessUART1Command+0x50>
        CheckUART1Command();
 8004670:	f000 f98e 	bl	8004990 <CheckUART1Command>
    // This helps detect commands that might be embedded in telemetry data
    static uint8_t recent_bytes[10] = {0};
    static uint8_t recent_index = 0;
    
    // Store recent bytes in circular buffer
    recent_bytes[recent_index] = data;
 8004674:	4b99      	ldr	r3, [pc, #612]	@ (80048dc <ProcessUART1Command+0x2b8>)
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	4619      	mov	r1, r3
 800467a:	4a99      	ldr	r2, [pc, #612]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 800467c:	79fb      	ldrb	r3, [r7, #7]
 800467e:	5453      	strb	r3, [r2, r1]
    recent_index = (recent_index + 1) % 10;
 8004680:	4b96      	ldr	r3, [pc, #600]	@ (80048dc <ProcessUART1Command+0x2b8>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	4b97      	ldr	r3, [pc, #604]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004688:	fb83 1302 	smull	r1, r3, r3, r2
 800468c:	1099      	asrs	r1, r3, #2
 800468e:	17d3      	asrs	r3, r2, #31
 8004690:	1ac9      	subs	r1, r1, r3
 8004692:	460b      	mov	r3, r1
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	1ad1      	subs	r1, r2, r3
 800469c:	b2ca      	uxtb	r2, r1
 800469e:	4b8f      	ldr	r3, [pc, #572]	@ (80048dc <ProcessUART1Command+0x2b8>)
 80046a0:	701a      	strb	r2, [r3, #0]
    
    // Check for command patterns in the recent bytes
    for (int i = 0; i < 6; i++) { // Check last 6 positions
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	e15a      	b.n	800495e <ProcessUART1Command+0x33a>
        int idx = (recent_index - 5 + i + 10) % 10;
 80046a8:	4b8c      	ldr	r3, [pc, #560]	@ (80048dc <ProcessUART1Command+0x2b8>)
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	1f5a      	subs	r2, r3, #5
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	4413      	add	r3, r2
 80046b2:	f103 020a 	add.w	r2, r3, #10
 80046b6:	4b8b      	ldr	r3, [pc, #556]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 80046b8:	fb83 1302 	smull	r1, r3, r3, r2
 80046bc:	1099      	asrs	r1, r3, #2
 80046be:	17d3      	asrs	r3, r2, #31
 80046c0:	1ac9      	subs	r1, r1, r3
 80046c2:	460b      	mov	r3, r1
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	440b      	add	r3, r1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	60bb      	str	r3, [r7, #8]
        
        // Check for SIT start command: AA 20 CA 0D 0A
        if (recent_bytes[idx] == CMD_SIT_START_0) {
 80046ce:	4a84      	ldr	r2, [pc, #528]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	4413      	add	r3, r2
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2baa      	cmp	r3, #170	@ 0xaa
 80046d8:	d14a      	bne.n	8004770 <ProcessUART1Command+0x14c>
            if (recent_bytes[(idx + 1) % 10] == CMD_SIT_START_1 &&
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	1c59      	adds	r1, r3, #1
 80046de:	4b81      	ldr	r3, [pc, #516]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 80046e0:	fb83 2301 	smull	r2, r3, r3, r1
 80046e4:	109a      	asrs	r2, r3, #2
 80046e6:	17cb      	asrs	r3, r1, #31
 80046e8:	1ad2      	subs	r2, r2, r3
 80046ea:	4613      	mov	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	4413      	add	r3, r2
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	1aca      	subs	r2, r1, r3
 80046f4:	4b7a      	ldr	r3, [pc, #488]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80046f6:	5c9b      	ldrb	r3, [r3, r2]
 80046f8:	2b20      	cmp	r3, #32
 80046fa:	d139      	bne.n	8004770 <ProcessUART1Command+0x14c>
                recent_bytes[(idx + 2) % 10] == CMD_SIT_START_2 &&
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	1c99      	adds	r1, r3, #2
 8004700:	4b78      	ldr	r3, [pc, #480]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004702:	fb83 2301 	smull	r2, r3, r3, r1
 8004706:	109a      	asrs	r2, r3, #2
 8004708:	17cb      	asrs	r3, r1, #31
 800470a:	1ad2      	subs	r2, r2, r3
 800470c:	4613      	mov	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	1aca      	subs	r2, r1, r3
 8004716:	4b72      	ldr	r3, [pc, #456]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004718:	5c9b      	ldrb	r3, [r3, r2]
            if (recent_bytes[(idx + 1) % 10] == CMD_SIT_START_1 &&
 800471a:	2bca      	cmp	r3, #202	@ 0xca
 800471c:	d128      	bne.n	8004770 <ProcessUART1Command+0x14c>
                recent_bytes[(idx + 3) % 10] == CMD_SIT_START_3 &&
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	1cd9      	adds	r1, r3, #3
 8004722:	4b70      	ldr	r3, [pc, #448]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004724:	fb83 2301 	smull	r2, r3, r3, r1
 8004728:	109a      	asrs	r2, r3, #2
 800472a:	17cb      	asrs	r3, r1, #31
 800472c:	1ad2      	subs	r2, r2, r3
 800472e:	4613      	mov	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	4413      	add	r3, r2
 8004734:	005b      	lsls	r3, r3, #1
 8004736:	1aca      	subs	r2, r1, r3
 8004738:	4b69      	ldr	r3, [pc, #420]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 800473a:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 2) % 10] == CMD_SIT_START_2 &&
 800473c:	2b0d      	cmp	r3, #13
 800473e:	d117      	bne.n	8004770 <ProcessUART1Command+0x14c>
                recent_bytes[(idx + 4) % 10] == CMD_SIT_START_4) {
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	1d19      	adds	r1, r3, #4
 8004744:	4b67      	ldr	r3, [pc, #412]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004746:	fb83 2301 	smull	r2, r3, r3, r1
 800474a:	109a      	asrs	r2, r3, #2
 800474c:	17cb      	asrs	r3, r1, #31
 800474e:	1ad2      	subs	r2, r2, r3
 8004750:	4613      	mov	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4413      	add	r3, r2
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	1aca      	subs	r2, r1, r3
 800475a:	4b61      	ldr	r3, [pc, #388]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 800475c:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 3) % 10] == CMD_SIT_START_3 &&
 800475e:	2b0a      	cmp	r3, #10
 8004760:	d106      	bne.n	8004770 <ProcessUART1Command+0x14c>
                
                uart1_sending_enabled = 1; // Enable SIT mode
 8004762:	4b61      	ldr	r3, [pc, #388]	@ (80048e8 <ProcessUART1Command+0x2c4>)
 8004764:	2201      	movs	r2, #1
 8004766:	701a      	strb	r2, [r3, #0]
                uart1_cmd_index = 0;
 8004768:	4b5a      	ldr	r3, [pc, #360]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 800476a:	2200      	movs	r2, #0
 800476c:	701a      	strb	r2, [r3, #0]
                return;
 800476e:	e0fa      	b.n	8004966 <ProcessUART1Command+0x342>
            }
        }
        
        // Check for SUT start command: AA 22 CC 0D 0A
        if (recent_bytes[idx] == CMD_SUT_START_0) {
 8004770:	4a5b      	ldr	r2, [pc, #364]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	4413      	add	r3, r2
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2baa      	cmp	r3, #170	@ 0xaa
 800477a:	d14a      	bne.n	8004812 <ProcessUART1Command+0x1ee>
            if (recent_bytes[(idx + 1) % 10] == CMD_SUT_START_1 &&
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	4b58      	ldr	r3, [pc, #352]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004782:	fb83 2301 	smull	r2, r3, r3, r1
 8004786:	109a      	asrs	r2, r3, #2
 8004788:	17cb      	asrs	r3, r1, #31
 800478a:	1ad2      	subs	r2, r2, r3
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	005b      	lsls	r3, r3, #1
 8004794:	1aca      	subs	r2, r1, r3
 8004796:	4b52      	ldr	r3, [pc, #328]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004798:	5c9b      	ldrb	r3, [r3, r2]
 800479a:	2b22      	cmp	r3, #34	@ 0x22
 800479c:	d139      	bne.n	8004812 <ProcessUART1Command+0x1ee>
                recent_bytes[(idx + 2) % 10] == CMD_SUT_START_2 &&
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	1c99      	adds	r1, r3, #2
 80047a2:	4b50      	ldr	r3, [pc, #320]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 80047a4:	fb83 2301 	smull	r2, r3, r3, r1
 80047a8:	109a      	asrs	r2, r3, #2
 80047aa:	17cb      	asrs	r3, r1, #31
 80047ac:	1ad2      	subs	r2, r2, r3
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	1aca      	subs	r2, r1, r3
 80047b8:	4b49      	ldr	r3, [pc, #292]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80047ba:	5c9b      	ldrb	r3, [r3, r2]
            if (recent_bytes[(idx + 1) % 10] == CMD_SUT_START_1 &&
 80047bc:	2bcc      	cmp	r3, #204	@ 0xcc
 80047be:	d128      	bne.n	8004812 <ProcessUART1Command+0x1ee>
                recent_bytes[(idx + 3) % 10] == CMD_SUT_START_3 &&
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	1cd9      	adds	r1, r3, #3
 80047c4:	4b47      	ldr	r3, [pc, #284]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 80047c6:	fb83 2301 	smull	r2, r3, r3, r1
 80047ca:	109a      	asrs	r2, r3, #2
 80047cc:	17cb      	asrs	r3, r1, #31
 80047ce:	1ad2      	subs	r2, r2, r3
 80047d0:	4613      	mov	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	1aca      	subs	r2, r1, r3
 80047da:	4b41      	ldr	r3, [pc, #260]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80047dc:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 2) % 10] == CMD_SUT_START_2 &&
 80047de:	2b0d      	cmp	r3, #13
 80047e0:	d117      	bne.n	8004812 <ProcessUART1Command+0x1ee>
                recent_bytes[(idx + 4) % 10] == CMD_SUT_START_4) {
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	1d19      	adds	r1, r3, #4
 80047e6:	4b3f      	ldr	r3, [pc, #252]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 80047e8:	fb83 2301 	smull	r2, r3, r3, r1
 80047ec:	109a      	asrs	r2, r3, #2
 80047ee:	17cb      	asrs	r3, r1, #31
 80047f0:	1ad2      	subs	r2, r2, r3
 80047f2:	4613      	mov	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	1aca      	subs	r2, r1, r3
 80047fc:	4b38      	ldr	r3, [pc, #224]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80047fe:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 3) % 10] == CMD_SUT_START_3 &&
 8004800:	2b0a      	cmp	r3, #10
 8004802:	d106      	bne.n	8004812 <ProcessUART1Command+0x1ee>
                
                uart1_sending_enabled = 2; // Enable SUT mode
 8004804:	4b38      	ldr	r3, [pc, #224]	@ (80048e8 <ProcessUART1Command+0x2c4>)
 8004806:	2202      	movs	r2, #2
 8004808:	701a      	strb	r2, [r3, #0]
                uart1_cmd_index = 0;
 800480a:	4b32      	ldr	r3, [pc, #200]	@ (80048d4 <ProcessUART1Command+0x2b0>)
 800480c:	2200      	movs	r2, #0
 800480e:	701a      	strb	r2, [r3, #0]
                return;
 8004810:	e0a9      	b.n	8004966 <ProcessUART1Command+0x342>
            }
        }
        
        // Check for STOP command: AA 24 CE 0D 0A
        if (recent_bytes[idx] == CMD_STOP_0) {
 8004812:	4a33      	ldr	r2, [pc, #204]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4413      	add	r3, r2
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2baa      	cmp	r3, #170	@ 0xaa
 800481c:	f040 809c 	bne.w	8004958 <ProcessUART1Command+0x334>
            if (recent_bytes[(idx + 1) % 10] == CMD_STOP_1 &&
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	1c59      	adds	r1, r3, #1
 8004824:	4b2f      	ldr	r3, [pc, #188]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 8004826:	fb83 2301 	smull	r2, r3, r3, r1
 800482a:	109a      	asrs	r2, r3, #2
 800482c:	17cb      	asrs	r3, r1, #31
 800482e:	1ad2      	subs	r2, r2, r3
 8004830:	4613      	mov	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	4413      	add	r3, r2
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	1aca      	subs	r2, r1, r3
 800483a:	4b29      	ldr	r3, [pc, #164]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 800483c:	5c9b      	ldrb	r3, [r3, r2]
 800483e:	2b24      	cmp	r3, #36	@ 0x24
 8004840:	f040 808a 	bne.w	8004958 <ProcessUART1Command+0x334>
                recent_bytes[(idx + 2) % 10] == CMD_STOP_2 &&
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	1c99      	adds	r1, r3, #2
 8004848:	4b26      	ldr	r3, [pc, #152]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 800484a:	fb83 2301 	smull	r2, r3, r3, r1
 800484e:	109a      	asrs	r2, r3, #2
 8004850:	17cb      	asrs	r3, r1, #31
 8004852:	1ad2      	subs	r2, r2, r3
 8004854:	4613      	mov	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	1aca      	subs	r2, r1, r3
 800485e:	4b20      	ldr	r3, [pc, #128]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004860:	5c9b      	ldrb	r3, [r3, r2]
            if (recent_bytes[(idx + 1) % 10] == CMD_STOP_1 &&
 8004862:	2bce      	cmp	r3, #206	@ 0xce
 8004864:	d178      	bne.n	8004958 <ProcessUART1Command+0x334>
                recent_bytes[(idx + 3) % 10] == CMD_STOP_3 &&
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	1cd9      	adds	r1, r3, #3
 800486a:	4b1e      	ldr	r3, [pc, #120]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 800486c:	fb83 2301 	smull	r2, r3, r3, r1
 8004870:	109a      	asrs	r2, r3, #2
 8004872:	17cb      	asrs	r3, r1, #31
 8004874:	1ad2      	subs	r2, r2, r3
 8004876:	4613      	mov	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	005b      	lsls	r3, r3, #1
 800487e:	1aca      	subs	r2, r1, r3
 8004880:	4b17      	ldr	r3, [pc, #92]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 8004882:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 2) % 10] == CMD_STOP_2 &&
 8004884:	2b0d      	cmp	r3, #13
 8004886:	d167      	bne.n	8004958 <ProcessUART1Command+0x334>
                recent_bytes[(idx + 4) % 10] == CMD_STOP_4) {
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	1d19      	adds	r1, r3, #4
 800488c:	4b15      	ldr	r3, [pc, #84]	@ (80048e4 <ProcessUART1Command+0x2c0>)
 800488e:	fb83 2301 	smull	r2, r3, r3, r1
 8004892:	109a      	asrs	r2, r3, #2
 8004894:	17cb      	asrs	r3, r1, #31
 8004896:	1ad2      	subs	r2, r2, r3
 8004898:	4613      	mov	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	1aca      	subs	r2, r1, r3
 80048a2:	4b0f      	ldr	r3, [pc, #60]	@ (80048e0 <ProcessUART1Command+0x2bc>)
 80048a4:	5c9b      	ldrb	r3, [r3, r2]
                recent_bytes[(idx + 3) % 10] == CMD_STOP_3 &&
 80048a6:	2b0a      	cmp	r3, #10
 80048a8:	d156      	bne.n	8004958 <ProcessUART1Command+0x334>
                
                // Found complete stop command!
                uart1_sending_enabled = 0; // Disable all sending
 80048aa:	4b0f      	ldr	r3, [pc, #60]	@ (80048e8 <ProcessUART1Command+0x2c4>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	701a      	strb	r2, [r3, #0]
                
                // Reset all status bits to zero
                current_status_byte = 0x00;
 80048b0:	4b0e      	ldr	r3, [pc, #56]	@ (80048ec <ProcessUART1Command+0x2c8>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	701a      	strb	r2, [r3, #0]
                previous_altitude = 0.0f;
 80048b6:	4b0e      	ldr	r3, [pc, #56]	@ (80048f0 <ProcessUART1Command+0x2cc>)
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]
                rocket_fired_timestamp = 0;
 80048be:	4b0d      	ldr	r3, [pc, #52]	@ (80048f4 <ProcessUART1Command+0x2d0>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]
                status_sent = 0;
 80048c4:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <ProcessUART1Command+0x2d4>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	701a      	strb	r2, [r3, #0]
                
                // Reset filter arrays
                for (int j = 0; j < FILTER_SIZE; j++) {
 80048ca:	2300      	movs	r3, #0
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	e030      	b.n	8004932 <ProcessUART1Command+0x30e>
 80048d0:	20000780 	.word	0x20000780
 80048d4:	2000077d 	.word	0x2000077d
 80048d8:	20000778 	.word	0x20000778
 80048dc:	2000079a 	.word	0x2000079a
 80048e0:	2000079c 	.word	0x2000079c
 80048e4:	66666667 	.word	0x66666667
 80048e8:	2000077e 	.word	0x2000077e
 80048ec:	2000070c 	.word	0x2000070c
 80048f0:	20000710 	.word	0x20000710
 80048f4:	20000714 	.word	0x20000714
 80048f8:	20000718 	.word	0x20000718
                    altitude_filter[j] = 0.0f;
 80048fc:	4a1b      	ldr	r2, [pc, #108]	@ (800496c <ProcessUART1Command+0x348>)
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f04f 0100 	mov.w	r1, #0
 8004904:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    accel_z_filter[j] = 0.0f;
 8004908:	4a19      	ldr	r2, [pc, #100]	@ (8004970 <ProcessUART1Command+0x34c>)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	f04f 0100 	mov.w	r1, #0
 8004910:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    angle_x_filter[j] = 0.0f;
 8004914:	4a17      	ldr	r2, [pc, #92]	@ (8004974 <ProcessUART1Command+0x350>)
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f04f 0100 	mov.w	r1, #0
 800491c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    angle_y_filter[j] = 0.0f;
 8004920:	4a15      	ldr	r2, [pc, #84]	@ (8004978 <ProcessUART1Command+0x354>)
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	f04f 0100 	mov.w	r1, #0
 8004928:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for (int j = 0; j < FILTER_SIZE; j++) {
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	3301      	adds	r3, #1
 8004930:	613b      	str	r3, [r7, #16]
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b04      	cmp	r3, #4
 8004936:	dde1      	ble.n	80048fc <ProcessUART1Command+0x2d8>
                }
                filter_index = 0;
 8004938:	4b10      	ldr	r3, [pc, #64]	@ (800497c <ProcessUART1Command+0x358>)
 800493a:	2200      	movs	r2, #0
 800493c:	701a      	strb	r2, [r3, #0]
                filter_filled = 0;
 800493e:	4b10      	ldr	r3, [pc, #64]	@ (8004980 <ProcessUART1Command+0x35c>)
 8004940:	2200      	movs	r2, #0
 8004942:	701a      	strb	r2, [r3, #0]
                
                // Reset packet counters
                packets_received_count = 0;
 8004944:	4b0f      	ldr	r3, [pc, #60]	@ (8004984 <ProcessUART1Command+0x360>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
                packet_received = 0;
 800494a:	4b0f      	ldr	r3, [pc, #60]	@ (8004988 <ProcessUART1Command+0x364>)
 800494c:	2200      	movs	r2, #0
 800494e:	701a      	strb	r2, [r3, #0]
                
                // Reset command buffer
                uart1_cmd_index = 0;
 8004950:	4b0e      	ldr	r3, [pc, #56]	@ (800498c <ProcessUART1Command+0x368>)
 8004952:	2200      	movs	r2, #0
 8004954:	701a      	strb	r2, [r3, #0]
                return;
 8004956:	e006      	b.n	8004966 <ProcessUART1Command+0x342>
    for (int i = 0; i < 6; i++) { // Check last 6 positions
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	3301      	adds	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b05      	cmp	r3, #5
 8004962:	f77f aea1 	ble.w	80046a8 <ProcessUART1Command+0x84>
            }
        }
    }
}
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	2000071c 	.word	0x2000071c
 8004970:	20000730 	.word	0x20000730
 8004974:	20000744 	.word	0x20000744
 8004978:	20000758 	.word	0x20000758
 800497c:	2000076c 	.word	0x2000076c
 8004980:	2000076d 	.word	0x2000076d
 8004984:	20000708 	.word	0x20000708
 8004988:	20000628 	.word	0x20000628
 800498c:	2000077d 	.word	0x2000077d

08004990 <CheckUART1Command>:

void CheckUART1Command(void) {
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
    if (uart1_cmd_index != CMD_LENGTH) {
 8004996:	4b4c      	ldr	r3, [pc, #304]	@ (8004ac8 <CheckUART1Command+0x138>)
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b05      	cmp	r3, #5
 800499c:	f040 808f 	bne.w	8004abe <CheckUART1Command+0x12e>
        return; // Not a complete command
    }
    
    // Check for SIT start command: AA 20 CA 0D 0A
    if (uart1_cmd_buffer[0] == CMD_SIT_START_0 &&
 80049a0:	4b4a      	ldr	r3, [pc, #296]	@ (8004acc <CheckUART1Command+0x13c>)
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	2baa      	cmp	r3, #170	@ 0xaa
 80049a6:	d116      	bne.n	80049d6 <CheckUART1Command+0x46>
        uart1_cmd_buffer[1] == CMD_SIT_START_1 &&
 80049a8:	4b48      	ldr	r3, [pc, #288]	@ (8004acc <CheckUART1Command+0x13c>)
 80049aa:	785b      	ldrb	r3, [r3, #1]
    if (uart1_cmd_buffer[0] == CMD_SIT_START_0 &&
 80049ac:	2b20      	cmp	r3, #32
 80049ae:	d112      	bne.n	80049d6 <CheckUART1Command+0x46>
        uart1_cmd_buffer[2] == CMD_SIT_START_2 &&
 80049b0:	4b46      	ldr	r3, [pc, #280]	@ (8004acc <CheckUART1Command+0x13c>)
 80049b2:	789b      	ldrb	r3, [r3, #2]
        uart1_cmd_buffer[1] == CMD_SIT_START_1 &&
 80049b4:	2bca      	cmp	r3, #202	@ 0xca
 80049b6:	d10e      	bne.n	80049d6 <CheckUART1Command+0x46>
        uart1_cmd_buffer[3] == CMD_SIT_START_3 &&
 80049b8:	4b44      	ldr	r3, [pc, #272]	@ (8004acc <CheckUART1Command+0x13c>)
 80049ba:	78db      	ldrb	r3, [r3, #3]
        uart1_cmd_buffer[2] == CMD_SIT_START_2 &&
 80049bc:	2b0d      	cmp	r3, #13
 80049be:	d10a      	bne.n	80049d6 <CheckUART1Command+0x46>
        uart1_cmd_buffer[4] == CMD_SIT_START_4) {
 80049c0:	4b42      	ldr	r3, [pc, #264]	@ (8004acc <CheckUART1Command+0x13c>)
 80049c2:	791b      	ldrb	r3, [r3, #4]
        uart1_cmd_buffer[3] == CMD_SIT_START_3 &&
 80049c4:	2b0a      	cmp	r3, #10
 80049c6:	d106      	bne.n	80049d6 <CheckUART1Command+0x46>
        
        uart1_sending_enabled = 1; // Enable SIT mode
 80049c8:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <CheckUART1Command+0x140>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	701a      	strb	r2, [r3, #0]
        uart1_cmd_index = 0; // Reset for next command
 80049ce:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac8 <CheckUART1Command+0x138>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	701a      	strb	r2, [r3, #0]
        return;
 80049d4:	e074      	b.n	8004ac0 <CheckUART1Command+0x130>
    }
    
    // Check for SUT start command: AA 22 CC 0D 0A
    else if (uart1_cmd_buffer[0] == CMD_SUT_START_0 &&
 80049d6:	4b3d      	ldr	r3, [pc, #244]	@ (8004acc <CheckUART1Command+0x13c>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	2baa      	cmp	r3, #170	@ 0xaa
 80049dc:	d116      	bne.n	8004a0c <CheckUART1Command+0x7c>
             uart1_cmd_buffer[1] == CMD_SUT_START_1 &&
 80049de:	4b3b      	ldr	r3, [pc, #236]	@ (8004acc <CheckUART1Command+0x13c>)
 80049e0:	785b      	ldrb	r3, [r3, #1]
    else if (uart1_cmd_buffer[0] == CMD_SUT_START_0 &&
 80049e2:	2b22      	cmp	r3, #34	@ 0x22
 80049e4:	d112      	bne.n	8004a0c <CheckUART1Command+0x7c>
             uart1_cmd_buffer[2] == CMD_SUT_START_2 &&
 80049e6:	4b39      	ldr	r3, [pc, #228]	@ (8004acc <CheckUART1Command+0x13c>)
 80049e8:	789b      	ldrb	r3, [r3, #2]
             uart1_cmd_buffer[1] == CMD_SUT_START_1 &&
 80049ea:	2bcc      	cmp	r3, #204	@ 0xcc
 80049ec:	d10e      	bne.n	8004a0c <CheckUART1Command+0x7c>
             uart1_cmd_buffer[3] == CMD_SUT_START_3 &&
 80049ee:	4b37      	ldr	r3, [pc, #220]	@ (8004acc <CheckUART1Command+0x13c>)
 80049f0:	78db      	ldrb	r3, [r3, #3]
             uart1_cmd_buffer[2] == CMD_SUT_START_2 &&
 80049f2:	2b0d      	cmp	r3, #13
 80049f4:	d10a      	bne.n	8004a0c <CheckUART1Command+0x7c>
             uart1_cmd_buffer[4] == CMD_SUT_START_4) {
 80049f6:	4b35      	ldr	r3, [pc, #212]	@ (8004acc <CheckUART1Command+0x13c>)
 80049f8:	791b      	ldrb	r3, [r3, #4]
             uart1_cmd_buffer[3] == CMD_SUT_START_3 &&
 80049fa:	2b0a      	cmp	r3, #10
 80049fc:	d106      	bne.n	8004a0c <CheckUART1Command+0x7c>
        
        uart1_sending_enabled = 2; // Enable SUT mode
 80049fe:	4b34      	ldr	r3, [pc, #208]	@ (8004ad0 <CheckUART1Command+0x140>)
 8004a00:	2202      	movs	r2, #2
 8004a02:	701a      	strb	r2, [r3, #0]
        uart1_cmd_index = 0; // Reset for next command
 8004a04:	4b30      	ldr	r3, [pc, #192]	@ (8004ac8 <CheckUART1Command+0x138>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	701a      	strb	r2, [r3, #0]
        return;
 8004a0a:	e059      	b.n	8004ac0 <CheckUART1Command+0x130>
    }
    
    // Check for STOP command: AA 24 CE 0D 0A
    else if (uart1_cmd_buffer[0] == CMD_STOP_0 &&
 8004a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8004acc <CheckUART1Command+0x13c>)
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	2baa      	cmp	r3, #170	@ 0xaa
 8004a12:	d150      	bne.n	8004ab6 <CheckUART1Command+0x126>
             uart1_cmd_buffer[1] == CMD_STOP_1 &&
 8004a14:	4b2d      	ldr	r3, [pc, #180]	@ (8004acc <CheckUART1Command+0x13c>)
 8004a16:	785b      	ldrb	r3, [r3, #1]
    else if (uart1_cmd_buffer[0] == CMD_STOP_0 &&
 8004a18:	2b24      	cmp	r3, #36	@ 0x24
 8004a1a:	d14c      	bne.n	8004ab6 <CheckUART1Command+0x126>
             uart1_cmd_buffer[2] == CMD_STOP_2 &&
 8004a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004acc <CheckUART1Command+0x13c>)
 8004a1e:	789b      	ldrb	r3, [r3, #2]
             uart1_cmd_buffer[1] == CMD_STOP_1 &&
 8004a20:	2bce      	cmp	r3, #206	@ 0xce
 8004a22:	d148      	bne.n	8004ab6 <CheckUART1Command+0x126>
             uart1_cmd_buffer[3] == CMD_STOP_3 &&
 8004a24:	4b29      	ldr	r3, [pc, #164]	@ (8004acc <CheckUART1Command+0x13c>)
 8004a26:	78db      	ldrb	r3, [r3, #3]
             uart1_cmd_buffer[2] == CMD_STOP_2 &&
 8004a28:	2b0d      	cmp	r3, #13
 8004a2a:	d144      	bne.n	8004ab6 <CheckUART1Command+0x126>
             uart1_cmd_buffer[4] == CMD_STOP_4) {
 8004a2c:	4b27      	ldr	r3, [pc, #156]	@ (8004acc <CheckUART1Command+0x13c>)
 8004a2e:	791b      	ldrb	r3, [r3, #4]
             uart1_cmd_buffer[3] == CMD_STOP_3 &&
 8004a30:	2b0a      	cmp	r3, #10
 8004a32:	d140      	bne.n	8004ab6 <CheckUART1Command+0x126>
        
        uart1_sending_enabled = 0; // Disable all sending
 8004a34:	4b26      	ldr	r3, [pc, #152]	@ (8004ad0 <CheckUART1Command+0x140>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	701a      	strb	r2, [r3, #0]
        
        // Reset all status bits to zero
        current_status_byte = 0x00;
 8004a3a:	4b26      	ldr	r3, [pc, #152]	@ (8004ad4 <CheckUART1Command+0x144>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
        previous_altitude = 0.0f;
 8004a40:	4b25      	ldr	r3, [pc, #148]	@ (8004ad8 <CheckUART1Command+0x148>)
 8004a42:	f04f 0200 	mov.w	r2, #0
 8004a46:	601a      	str	r2, [r3, #0]
        rocket_fired_timestamp = 0;
 8004a48:	4b24      	ldr	r3, [pc, #144]	@ (8004adc <CheckUART1Command+0x14c>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]
        status_sent = 0;
 8004a4e:	4b24      	ldr	r3, [pc, #144]	@ (8004ae0 <CheckUART1Command+0x150>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	701a      	strb	r2, [r3, #0]
        
        // Reset filter arrays
        for (int i = 0; i < FILTER_SIZE; i++) {
 8004a54:	2300      	movs	r3, #0
 8004a56:	607b      	str	r3, [r7, #4]
 8004a58:	e01a      	b.n	8004a90 <CheckUART1Command+0x100>
            altitude_filter[i] = 0.0f;
 8004a5a:	4a22      	ldr	r2, [pc, #136]	@ (8004ae4 <CheckUART1Command+0x154>)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f04f 0100 	mov.w	r1, #0
 8004a62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            accel_z_filter[i] = 0.0f;
 8004a66:	4a20      	ldr	r2, [pc, #128]	@ (8004ae8 <CheckUART1Command+0x158>)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f04f 0100 	mov.w	r1, #0
 8004a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            angle_x_filter[i] = 0.0f;
 8004a72:	4a1e      	ldr	r2, [pc, #120]	@ (8004aec <CheckUART1Command+0x15c>)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f04f 0100 	mov.w	r1, #0
 8004a7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            angle_y_filter[i] = 0.0f;
 8004a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8004af0 <CheckUART1Command+0x160>)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f04f 0100 	mov.w	r1, #0
 8004a86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < FILTER_SIZE; i++) {
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	607b      	str	r3, [r7, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	dde1      	ble.n	8004a5a <CheckUART1Command+0xca>
        }
        filter_index = 0;
 8004a96:	4b17      	ldr	r3, [pc, #92]	@ (8004af4 <CheckUART1Command+0x164>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	701a      	strb	r2, [r3, #0]
        filter_filled = 0;
 8004a9c:	4b16      	ldr	r3, [pc, #88]	@ (8004af8 <CheckUART1Command+0x168>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	701a      	strb	r2, [r3, #0]
        
        // Reset packet counters
        packets_received_count = 0;
 8004aa2:	4b16      	ldr	r3, [pc, #88]	@ (8004afc <CheckUART1Command+0x16c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]
        packet_received = 0;
 8004aa8:	4b15      	ldr	r3, [pc, #84]	@ (8004b00 <CheckUART1Command+0x170>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	701a      	strb	r2, [r3, #0]
        
        uart1_cmd_index = 0; // Reset for next command
 8004aae:	4b06      	ldr	r3, [pc, #24]	@ (8004ac8 <CheckUART1Command+0x138>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
        return;
 8004ab4:	e004      	b.n	8004ac0 <CheckUART1Command+0x130>
    }
    
    // If no valid command found, reset command buffer
    uart1_cmd_index = 0;
 8004ab6:	4b04      	ldr	r3, [pc, #16]	@ (8004ac8 <CheckUART1Command+0x138>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	701a      	strb	r2, [r3, #0]
 8004abc:	e000      	b.n	8004ac0 <CheckUART1Command+0x130>
        return; // Not a complete command
 8004abe:	bf00      	nop
}
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bc80      	pop	{r7}
 8004ac6:	4770      	bx	lr
 8004ac8:	2000077d 	.word	0x2000077d
 8004acc:	20000778 	.word	0x20000778
 8004ad0:	2000077e 	.word	0x2000077e
 8004ad4:	2000070c 	.word	0x2000070c
 8004ad8:	20000710 	.word	0x20000710
 8004adc:	20000714 	.word	0x20000714
 8004ae0:	20000718 	.word	0x20000718
 8004ae4:	2000071c 	.word	0x2000071c
 8004ae8:	20000730 	.word	0x20000730
 8004aec:	20000744 	.word	0x20000744
 8004af0:	20000758 	.word	0x20000758
 8004af4:	2000076c 	.word	0x2000076c
 8004af8:	2000076d 	.word	0x2000076d
 8004afc:	20000708 	.word	0x20000708
 8004b00:	20000628 	.word	0x20000628

08004b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b08:	b672      	cpsid	i
}
 8004b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004b0c:	bf00      	nop
 8004b0e:	e7fd      	b.n	8004b0c <Error_Handler+0x8>

08004b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004b16:	4b15      	ldr	r3, [pc, #84]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	6193      	str	r3, [r2, #24]
 8004b22:	4b12      	ldr	r3, [pc, #72]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	60bb      	str	r3, [r7, #8]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	4a0e      	ldr	r2, [pc, #56]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b38:	61d3      	str	r3, [r2, #28]
 8004b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b6c <HAL_MspInit+0x5c>)
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b42:	607b      	str	r3, [r7, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004b46:	4b0a      	ldr	r3, [pc, #40]	@ (8004b70 <HAL_MspInit+0x60>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	4a04      	ldr	r2, [pc, #16]	@ (8004b70 <HAL_MspInit+0x60>)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b62:	bf00      	nop
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40010000 	.word	0x40010000

08004b74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b7c:	f107 0310 	add.w	r3, r7, #16
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	609a      	str	r2, [r3, #8]
 8004b88:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a15      	ldr	r2, [pc, #84]	@ (8004be4 <HAL_I2C_MspInit+0x70>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d123      	bne.n	8004bdc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b94:	4b14      	ldr	r3, [pc, #80]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	4a13      	ldr	r2, [pc, #76]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004b9a:	f043 0308 	orr.w	r3, r3, #8
 8004b9e:	6193      	str	r3, [r2, #24]
 8004ba0:	4b11      	ldr	r3, [pc, #68]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	f003 0308 	and.w	r3, r3, #8
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004bac:	23c0      	movs	r3, #192	@ 0xc0
 8004bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004bb0:	2312      	movs	r3, #18
 8004bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bb8:	f107 0310 	add.w	r3, r7, #16
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	480b      	ldr	r0, [pc, #44]	@ (8004bec <HAL_I2C_MspInit+0x78>)
 8004bc0:	f000 fe58 	bl	8005874 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bc4:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	4a07      	ldr	r2, [pc, #28]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004bca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004bce:	61d3      	str	r3, [r2, #28]
 8004bd0:	4b05      	ldr	r3, [pc, #20]	@ (8004be8 <HAL_I2C_MspInit+0x74>)
 8004bd2:	69db      	ldr	r3, [r3, #28]
 8004bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004bdc:	bf00      	nop
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	40005400 	.word	0x40005400
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40010c00 	.word	0x40010c00

08004bf0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf8:	f107 0310 	add.w	r3, r7, #16
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	605a      	str	r2, [r3, #4]
 8004c02:	609a      	str	r2, [r3, #8]
 8004c04:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004c78 <HAL_SPI_MspInit+0x88>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d12f      	bne.n	8004c70 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c10:	4b1a      	ldr	r3, [pc, #104]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	4a19      	ldr	r2, [pc, #100]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c16:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c1a:	6193      	str	r3, [r2, #24]
 8004c1c:	4b17      	ldr	r3, [pc, #92]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c28:	4b14      	ldr	r3, [pc, #80]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	4a13      	ldr	r2, [pc, #76]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c2e:	f043 0304 	orr.w	r3, r3, #4
 8004c32:	6193      	str	r3, [r2, #24]
 8004c34:	4b11      	ldr	r3, [pc, #68]	@ (8004c7c <HAL_SPI_MspInit+0x8c>)
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004c40:	23a0      	movs	r3, #160	@ 0xa0
 8004c42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c44:	2302      	movs	r3, #2
 8004c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c4c:	f107 0310 	add.w	r3, r7, #16
 8004c50:	4619      	mov	r1, r3
 8004c52:	480b      	ldr	r0, [pc, #44]	@ (8004c80 <HAL_SPI_MspInit+0x90>)
 8004c54:	f000 fe0e 	bl	8005874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c58:	2340      	movs	r3, #64	@ 0x40
 8004c5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c64:	f107 0310 	add.w	r3, r7, #16
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4805      	ldr	r0, [pc, #20]	@ (8004c80 <HAL_SPI_MspInit+0x90>)
 8004c6c:	f000 fe02 	bl	8005874 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004c70:	bf00      	nop
 8004c72:	3720      	adds	r7, #32
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40013000 	.word	0x40013000
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	40010800 	.word	0x40010800

08004c84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a09      	ldr	r2, [pc, #36]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x34>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d10b      	bne.n	8004cae <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c96:	4b09      	ldr	r3, [pc, #36]	@ (8004cbc <HAL_TIM_Base_MspInit+0x38>)
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	4a08      	ldr	r2, [pc, #32]	@ (8004cbc <HAL_TIM_Base_MspInit+0x38>)
 8004c9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004ca0:	6193      	str	r3, [r2, #24]
 8004ca2:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <HAL_TIM_Base_MspInit+0x38>)
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr
 8004cb8:	40012c00 	.word	0x40012c00
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08c      	sub	sp, #48	@ 0x30
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	f107 0320 	add.w	r3, r7, #32
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a6e      	ldr	r2, [pc, #440]	@ (8004e94 <HAL_UART_MspInit+0x1d4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d160      	bne.n	8004da2 <HAL_UART_MspInit+0xe2>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ce0:	4b6d      	ldr	r3, [pc, #436]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	4a6c      	ldr	r2, [pc, #432]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004ce6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cea:	6193      	str	r3, [r2, #24]
 8004cec:	4b6a      	ldr	r3, [pc, #424]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cf4:	61fb      	str	r3, [r7, #28]
 8004cf6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cf8:	4b67      	ldr	r3, [pc, #412]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	4a66      	ldr	r2, [pc, #408]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004cfe:	f043 0304 	orr.w	r3, r3, #4
 8004d02:	6193      	str	r3, [r2, #24]
 8004d04:	4b64      	ldr	r3, [pc, #400]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	f003 0304 	and.w	r3, r3, #4
 8004d0c:	61bb      	str	r3, [r7, #24]
 8004d0e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d16:	2302      	movs	r3, #2
 8004d18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d1e:	f107 0320 	add.w	r3, r7, #32
 8004d22:	4619      	mov	r1, r3
 8004d24:	485d      	ldr	r0, [pc, #372]	@ (8004e9c <HAL_UART_MspInit+0x1dc>)
 8004d26:	f000 fda5 	bl	8005874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d30:	2300      	movs	r3, #0
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d38:	f107 0320 	add.w	r3, r7, #32
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4857      	ldr	r0, [pc, #348]	@ (8004e9c <HAL_UART_MspInit+0x1dc>)
 8004d40:	f000 fd98 	bl	8005874 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004d44:	4b56      	ldr	r3, [pc, #344]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d46:	4a57      	ldr	r2, [pc, #348]	@ (8004ea4 <HAL_UART_MspInit+0x1e4>)
 8004d48:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d4a:	4b55      	ldr	r3, [pc, #340]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d50:	4b53      	ldr	r3, [pc, #332]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d56:	4b52      	ldr	r3, [pc, #328]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d58:	2280      	movs	r2, #128	@ 0x80
 8004d5a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d5c:	4b50      	ldr	r3, [pc, #320]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d62:	4b4f      	ldr	r3, [pc, #316]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004d68:	4b4d      	ldr	r3, [pc, #308]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d6e:	4b4c      	ldr	r3, [pc, #304]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004d74:	484a      	ldr	r0, [pc, #296]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d76:	f000 fb69 	bl	800544c <HAL_DMA_Init>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8004d80:	f7ff fec0 	bl	8004b04 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a46      	ldr	r2, [pc, #280]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d88:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d8a:	4a45      	ldr	r2, [pc, #276]	@ (8004ea0 <HAL_UART_MspInit+0x1e0>)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004d90:	2200      	movs	r2, #0
 8004d92:	2100      	movs	r1, #0
 8004d94:	2025      	movs	r0, #37	@ 0x25
 8004d96:	f000 fb22 	bl	80053de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004d9a:	2025      	movs	r0, #37	@ 0x25
 8004d9c:	f000 fb3b 	bl	8005416 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004da0:	e074      	b.n	8004e8c <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART2)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a40      	ldr	r2, [pc, #256]	@ (8004ea8 <HAL_UART_MspInit+0x1e8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d138      	bne.n	8004e1e <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004dac:	4b3a      	ldr	r3, [pc, #232]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	4a39      	ldr	r2, [pc, #228]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004db6:	61d3      	str	r3, [r2, #28]
 8004db8:	4b37      	ldr	r3, [pc, #220]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc0:	617b      	str	r3, [r7, #20]
 8004dc2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dc4:	4b34      	ldr	r3, [pc, #208]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	4a33      	ldr	r2, [pc, #204]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004dca:	f043 0304 	orr.w	r3, r3, #4
 8004dce:	6193      	str	r3, [r2, #24]
 8004dd0:	4b31      	ldr	r3, [pc, #196]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	613b      	str	r3, [r7, #16]
 8004dda:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ddc:	2304      	movs	r3, #4
 8004dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de0:	2302      	movs	r3, #2
 8004de2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004de4:	2303      	movs	r3, #3
 8004de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004de8:	f107 0320 	add.w	r3, r7, #32
 8004dec:	4619      	mov	r1, r3
 8004dee:	482b      	ldr	r0, [pc, #172]	@ (8004e9c <HAL_UART_MspInit+0x1dc>)
 8004df0:	f000 fd40 	bl	8005874 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004df4:	2308      	movs	r3, #8
 8004df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e00:	f107 0320 	add.w	r3, r7, #32
 8004e04:	4619      	mov	r1, r3
 8004e06:	4825      	ldr	r0, [pc, #148]	@ (8004e9c <HAL_UART_MspInit+0x1dc>)
 8004e08:	f000 fd34 	bl	8005874 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2100      	movs	r1, #0
 8004e10:	2026      	movs	r0, #38	@ 0x26
 8004e12:	f000 fae4 	bl	80053de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004e16:	2026      	movs	r0, #38	@ 0x26
 8004e18:	f000 fafd 	bl	8005416 <HAL_NVIC_EnableIRQ>
}
 8004e1c:	e036      	b.n	8004e8c <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART3)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a22      	ldr	r2, [pc, #136]	@ (8004eac <HAL_UART_MspInit+0x1ec>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d131      	bne.n	8004e8c <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e28:	4b1b      	ldr	r3, [pc, #108]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e32:	61d3      	str	r3, [r2, #28]
 8004e34:	4b18      	ldr	r3, [pc, #96]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e3c:	60fb      	str	r3, [r7, #12]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e40:	4b15      	ldr	r3, [pc, #84]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	4a14      	ldr	r2, [pc, #80]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e46:	f043 0308 	orr.w	r3, r3, #8
 8004e4a:	6193      	str	r3, [r2, #24]
 8004e4c:	4b12      	ldr	r3, [pc, #72]	@ (8004e98 <HAL_UART_MspInit+0x1d8>)
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	60bb      	str	r3, [r7, #8]
 8004e56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004e58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5e:	2302      	movs	r3, #2
 8004e60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e62:	2303      	movs	r3, #3
 8004e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e66:	f107 0320 	add.w	r3, r7, #32
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	4810      	ldr	r0, [pc, #64]	@ (8004eb0 <HAL_UART_MspInit+0x1f0>)
 8004e6e:	f000 fd01 	bl	8005874 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004e72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e80:	f107 0320 	add.w	r3, r7, #32
 8004e84:	4619      	mov	r1, r3
 8004e86:	480a      	ldr	r0, [pc, #40]	@ (8004eb0 <HAL_UART_MspInit+0x1f0>)
 8004e88:	f000 fcf4 	bl	8005874 <HAL_GPIO_Init>
}
 8004e8c:	bf00      	nop
 8004e8e:	3730      	adds	r7, #48	@ 0x30
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40013800 	.word	0x40013800
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	40010800 	.word	0x40010800
 8004ea0:	200003f4 	.word	0x200003f4
 8004ea4:	40020058 	.word	0x40020058
 8004ea8:	40004400 	.word	0x40004400
 8004eac:	40004800 	.word	0x40004800
 8004eb0:	40010c00 	.word	0x40010c00

08004eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004eb8:	bf00      	nop
 8004eba:	e7fd      	b.n	8004eb8 <NMI_Handler+0x4>

08004ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ec0:	bf00      	nop
 8004ec2:	e7fd      	b.n	8004ec0 <HardFault_Handler+0x4>

08004ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <MemManage_Handler+0x4>

08004ecc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <BusFault_Handler+0x4>

08004ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <UsageFault_Handler+0x4>

08004edc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ee0:	bf00      	nop
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr

08004ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004eec:	bf00      	nop
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bc80      	pop	{r7}
 8004ef2:	4770      	bx	lr

08004ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ef8:	bf00      	nop
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bc80      	pop	{r7}
 8004efe:	4770      	bx	lr

08004f00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f04:	f000 f954 	bl	80051b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f08:	bf00      	nop
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004f10:	4802      	ldr	r0, [pc, #8]	@ (8004f1c <DMA1_Channel5_IRQHandler+0x10>)
 8004f12:	f000 fba9 	bl	8005668 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004f16:	bf00      	nop
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200003f4 	.word	0x200003f4

08004f20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004f24:	4802      	ldr	r0, [pc, #8]	@ (8004f30 <USART1_IRQHandler+0x10>)
 8004f26:	f003 fccf 	bl	80088c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004f2a:	bf00      	nop
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	2000031c 	.word	0x2000031c

08004f34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004f38:	4802      	ldr	r0, [pc, #8]	@ (8004f44 <USART2_IRQHandler+0x10>)
 8004f3a:	f003 fcc5 	bl	80088c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004f3e:	bf00      	nop
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	20000364 	.word	0x20000364

08004f48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  return 1;
 8004f4c:	2301      	movs	r3, #1
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bc80      	pop	{r7}
 8004f54:	4770      	bx	lr

08004f56 <_kill>:

int _kill(int pid, int sig)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b082      	sub	sp, #8
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f60:	f004 fffa 	bl	8009f58 <__errno>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2216      	movs	r2, #22
 8004f68:	601a      	str	r2, [r3, #0]
  return -1;
 8004f6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <_exit>:

void _exit (int status)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b082      	sub	sp, #8
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f7e:	f04f 31ff 	mov.w	r1, #4294967295
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff ffe7 	bl	8004f56 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f88:	bf00      	nop
 8004f8a:	e7fd      	b.n	8004f88 <_exit+0x12>

08004f8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f98:	2300      	movs	r3, #0
 8004f9a:	617b      	str	r3, [r7, #20]
 8004f9c:	e00a      	b.n	8004fb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f9e:	f3af 8000 	nop.w
 8004fa2:	4601      	mov	r1, r0
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	60ba      	str	r2, [r7, #8]
 8004faa:	b2ca      	uxtb	r2, r1
 8004fac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	617b      	str	r3, [r7, #20]
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	dbf0      	blt.n	8004f9e <_read+0x12>
  }

  return len;
 8004fbc:	687b      	ldr	r3, [r7, #4]
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3718      	adds	r7, #24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b086      	sub	sp, #24
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
 8004fd6:	e009      	b.n	8004fec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	60ba      	str	r2, [r7, #8]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	dbf1      	blt.n	8004fd8 <_write+0x12>
  }
  return len;
 8004ff4:	687b      	ldr	r3, [r7, #4]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <_close>:

int _close(int file)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005006:	f04f 33ff 	mov.w	r3, #4294967295
}
 800500a:	4618      	mov	r0, r3
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr

08005014 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005024:	605a      	str	r2, [r3, #4]
  return 0;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <_isatty>:

int _isatty(int file)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800503a:	2301      	movs	r3, #1
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr

08005046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005046:	b480      	push	{r7}
 8005048:	b085      	sub	sp, #20
 800504a:	af00      	add	r7, sp, #0
 800504c:	60f8      	str	r0, [r7, #12]
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr
	...

08005060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005068:	4a14      	ldr	r2, [pc, #80]	@ (80050bc <_sbrk+0x5c>)
 800506a:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <_sbrk+0x60>)
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005074:	4b13      	ldr	r3, [pc, #76]	@ (80050c4 <_sbrk+0x64>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d102      	bne.n	8005082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800507c:	4b11      	ldr	r3, [pc, #68]	@ (80050c4 <_sbrk+0x64>)
 800507e:	4a12      	ldr	r2, [pc, #72]	@ (80050c8 <_sbrk+0x68>)
 8005080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005082:	4b10      	ldr	r3, [pc, #64]	@ (80050c4 <_sbrk+0x64>)
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4413      	add	r3, r2
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	429a      	cmp	r2, r3
 800508e:	d207      	bcs.n	80050a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005090:	f004 ff62 	bl	8009f58 <__errno>
 8005094:	4603      	mov	r3, r0
 8005096:	220c      	movs	r2, #12
 8005098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800509a:	f04f 33ff 	mov.w	r3, #4294967295
 800509e:	e009      	b.n	80050b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050a0:	4b08      	ldr	r3, [pc, #32]	@ (80050c4 <_sbrk+0x64>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80050a6:	4b07      	ldr	r3, [pc, #28]	@ (80050c4 <_sbrk+0x64>)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4413      	add	r3, r2
 80050ae:	4a05      	ldr	r2, [pc, #20]	@ (80050c4 <_sbrk+0x64>)
 80050b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80050b2:	68fb      	ldr	r3, [r7, #12]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3718      	adds	r7, #24
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	20005000 	.word	0x20005000
 80050c0:	00000400 	.word	0x00000400
 80050c4:	200007a8 	.word	0x200007a8
 80050c8:	20000900 	.word	0x20000900

080050cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050d0:	bf00      	nop
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr

080050d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80050d8:	f7ff fff8 	bl	80050cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80050dc:	480b      	ldr	r0, [pc, #44]	@ (800510c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80050de:	490c      	ldr	r1, [pc, #48]	@ (8005110 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80050e0:	4a0c      	ldr	r2, [pc, #48]	@ (8005114 <LoopFillZerobss+0x16>)
  movs r3, #0
 80050e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80050e4:	e002      	b.n	80050ec <LoopCopyDataInit>

080050e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050ea:	3304      	adds	r3, #4

080050ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050f0:	d3f9      	bcc.n	80050e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050f2:	4a09      	ldr	r2, [pc, #36]	@ (8005118 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80050f4:	4c09      	ldr	r4, [pc, #36]	@ (800511c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80050f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050f8:	e001      	b.n	80050fe <LoopFillZerobss>

080050fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050fc:	3204      	adds	r2, #4

080050fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005100:	d3fb      	bcc.n	80050fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005102:	f004 ff2f 	bl	8009f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005106:	f7fd fdcf 	bl	8002ca8 <main>
  bx lr
 800510a:	4770      	bx	lr
  ldr r0, =_sdata
 800510c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005110:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005114:	0800d1d4 	.word	0x0800d1d4
  ldr r2, =_sbss
 8005118:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800511c:	200008fc 	.word	0x200008fc

08005120 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005120:	e7fe      	b.n	8005120 <ADC1_2_IRQHandler>
	...

08005124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005128:	4b08      	ldr	r3, [pc, #32]	@ (800514c <HAL_Init+0x28>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a07      	ldr	r2, [pc, #28]	@ (800514c <HAL_Init+0x28>)
 800512e:	f043 0310 	orr.w	r3, r3, #16
 8005132:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005134:	2003      	movs	r0, #3
 8005136:	f000 f947 	bl	80053c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800513a:	200f      	movs	r0, #15
 800513c:	f000 f808 	bl	8005150 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005140:	f7ff fce6 	bl	8004b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40022000 	.word	0x40022000

08005150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005158:	4b12      	ldr	r3, [pc, #72]	@ (80051a4 <HAL_InitTick+0x54>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	4b12      	ldr	r3, [pc, #72]	@ (80051a8 <HAL_InitTick+0x58>)
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	4619      	mov	r1, r3
 8005162:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005166:	fbb3 f3f1 	udiv	r3, r3, r1
 800516a:	fbb2 f3f3 	udiv	r3, r2, r3
 800516e:	4618      	mov	r0, r3
 8005170:	f000 f95f 	bl	8005432 <HAL_SYSTICK_Config>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e00e      	b.n	800519c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b0f      	cmp	r3, #15
 8005182:	d80a      	bhi.n	800519a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005184:	2200      	movs	r2, #0
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	f04f 30ff 	mov.w	r0, #4294967295
 800518c:	f000 f927 	bl	80053de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005190:	4a06      	ldr	r2, [pc, #24]	@ (80051ac <HAL_InitTick+0x5c>)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	e000      	b.n	800519c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
}
 800519c:	4618      	mov	r0, r3
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	20000000 	.word	0x20000000
 80051a8:	20000008 	.word	0x20000008
 80051ac:	20000004 	.word	0x20000004

080051b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80051b4:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <HAL_IncTick+0x1c>)
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	461a      	mov	r2, r3
 80051ba:	4b05      	ldr	r3, [pc, #20]	@ (80051d0 <HAL_IncTick+0x20>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4413      	add	r3, r2
 80051c0:	4a03      	ldr	r2, [pc, #12]	@ (80051d0 <HAL_IncTick+0x20>)
 80051c2:	6013      	str	r3, [r2, #0]
}
 80051c4:	bf00      	nop
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	20000008 	.word	0x20000008
 80051d0:	200007ac 	.word	0x200007ac

080051d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	af00      	add	r7, sp, #0
  return uwTick;
 80051d8:	4b02      	ldr	r3, [pc, #8]	@ (80051e4 <HAL_GetTick+0x10>)
 80051da:	681b      	ldr	r3, [r3, #0]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	46bd      	mov	sp, r7
 80051e0:	bc80      	pop	{r7}
 80051e2:	4770      	bx	lr
 80051e4:	200007ac 	.word	0x200007ac

080051e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051f0:	f7ff fff0 	bl	80051d4 <HAL_GetTick>
 80051f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005200:	d005      	beq.n	800520e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005202:	4b0a      	ldr	r3, [pc, #40]	@ (800522c <HAL_Delay+0x44>)
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	461a      	mov	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4413      	add	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800520e:	bf00      	nop
 8005210:	f7ff ffe0 	bl	80051d4 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	429a      	cmp	r2, r3
 800521e:	d8f7      	bhi.n	8005210 <HAL_Delay+0x28>
  {
  }
}
 8005220:	bf00      	nop
 8005222:	bf00      	nop
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	20000008 	.word	0x20000008

08005230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f003 0307 	and.w	r3, r3, #7
 800523e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005240:	4b0c      	ldr	r3, [pc, #48]	@ (8005274 <__NVIC_SetPriorityGrouping+0x44>)
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800524c:	4013      	ands	r3, r2
 800524e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800525c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005262:	4a04      	ldr	r2, [pc, #16]	@ (8005274 <__NVIC_SetPriorityGrouping+0x44>)
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	60d3      	str	r3, [r2, #12]
}
 8005268:	bf00      	nop
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	e000ed00 	.word	0xe000ed00

08005278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800527c:	4b04      	ldr	r3, [pc, #16]	@ (8005290 <__NVIC_GetPriorityGrouping+0x18>)
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	0a1b      	lsrs	r3, r3, #8
 8005282:	f003 0307 	and.w	r3, r3, #7
}
 8005286:	4618      	mov	r0, r3
 8005288:	46bd      	mov	sp, r7
 800528a:	bc80      	pop	{r7}
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	e000ed00 	.word	0xe000ed00

08005294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	4603      	mov	r3, r0
 800529c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800529e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	db0b      	blt.n	80052be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	f003 021f 	and.w	r2, r3, #31
 80052ac:	4906      	ldr	r1, [pc, #24]	@ (80052c8 <__NVIC_EnableIRQ+0x34>)
 80052ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b2:	095b      	lsrs	r3, r3, #5
 80052b4:	2001      	movs	r0, #1
 80052b6:	fa00 f202 	lsl.w	r2, r0, r2
 80052ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052be:	bf00      	nop
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bc80      	pop	{r7}
 80052c6:	4770      	bx	lr
 80052c8:	e000e100 	.word	0xe000e100

080052cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	6039      	str	r1, [r7, #0]
 80052d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	db0a      	blt.n	80052f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	b2da      	uxtb	r2, r3
 80052e4:	490c      	ldr	r1, [pc, #48]	@ (8005318 <__NVIC_SetPriority+0x4c>)
 80052e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ea:	0112      	lsls	r2, r2, #4
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	440b      	add	r3, r1
 80052f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052f4:	e00a      	b.n	800530c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	4908      	ldr	r1, [pc, #32]	@ (800531c <__NVIC_SetPriority+0x50>)
 80052fc:	79fb      	ldrb	r3, [r7, #7]
 80052fe:	f003 030f 	and.w	r3, r3, #15
 8005302:	3b04      	subs	r3, #4
 8005304:	0112      	lsls	r2, r2, #4
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	440b      	add	r3, r1
 800530a:	761a      	strb	r2, [r3, #24]
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	e000e100 	.word	0xe000e100
 800531c:	e000ed00 	.word	0xe000ed00

08005320 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005320:	b480      	push	{r7}
 8005322:	b089      	sub	sp, #36	@ 0x24
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	f1c3 0307 	rsb	r3, r3, #7
 800533a:	2b04      	cmp	r3, #4
 800533c:	bf28      	it	cs
 800533e:	2304      	movcs	r3, #4
 8005340:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	3304      	adds	r3, #4
 8005346:	2b06      	cmp	r3, #6
 8005348:	d902      	bls.n	8005350 <NVIC_EncodePriority+0x30>
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	3b03      	subs	r3, #3
 800534e:	e000      	b.n	8005352 <NVIC_EncodePriority+0x32>
 8005350:	2300      	movs	r3, #0
 8005352:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005354:	f04f 32ff 	mov.w	r2, #4294967295
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	43da      	mvns	r2, r3
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	401a      	ands	r2, r3
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005368:	f04f 31ff 	mov.w	r1, #4294967295
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	fa01 f303 	lsl.w	r3, r1, r3
 8005372:	43d9      	mvns	r1, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005378:	4313      	orrs	r3, r2
         );
}
 800537a:	4618      	mov	r0, r3
 800537c:	3724      	adds	r7, #36	@ 0x24
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	3b01      	subs	r3, #1
 8005390:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005394:	d301      	bcc.n	800539a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005396:	2301      	movs	r3, #1
 8005398:	e00f      	b.n	80053ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800539a:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <SysTick_Config+0x40>)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3b01      	subs	r3, #1
 80053a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053a2:	210f      	movs	r1, #15
 80053a4:	f04f 30ff 	mov.w	r0, #4294967295
 80053a8:	f7ff ff90 	bl	80052cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053ac:	4b05      	ldr	r3, [pc, #20]	@ (80053c4 <SysTick_Config+0x40>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053b2:	4b04      	ldr	r3, [pc, #16]	@ (80053c4 <SysTick_Config+0x40>)
 80053b4:	2207      	movs	r2, #7
 80053b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	e000e010 	.word	0xe000e010

080053c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff ff2d 	bl	8005230 <__NVIC_SetPriorityGrouping>
}
 80053d6:	bf00      	nop
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053de:	b580      	push	{r7, lr}
 80053e0:	b086      	sub	sp, #24
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	4603      	mov	r3, r0
 80053e6:	60b9      	str	r1, [r7, #8]
 80053e8:	607a      	str	r2, [r7, #4]
 80053ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053f0:	f7ff ff42 	bl	8005278 <__NVIC_GetPriorityGrouping>
 80053f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	68b9      	ldr	r1, [r7, #8]
 80053fa:	6978      	ldr	r0, [r7, #20]
 80053fc:	f7ff ff90 	bl	8005320 <NVIC_EncodePriority>
 8005400:	4602      	mov	r2, r0
 8005402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005406:	4611      	mov	r1, r2
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff ff5f 	bl	80052cc <__NVIC_SetPriority>
}
 800540e:	bf00      	nop
 8005410:	3718      	adds	r7, #24
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b082      	sub	sp, #8
 800541a:	af00      	add	r7, sp, #0
 800541c:	4603      	mov	r3, r0
 800541e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff ff35 	bl	8005294 <__NVIC_EnableIRQ>
}
 800542a:	bf00      	nop
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b082      	sub	sp, #8
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7ff ffa2 	bl	8005384 <SysTick_Config>
 8005440:	4603      	mov	r3, r0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e043      	b.n	80054ea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	4b22      	ldr	r3, [pc, #136]	@ (80054f4 <HAL_DMA_Init+0xa8>)
 800546a:	4413      	add	r3, r2
 800546c:	4a22      	ldr	r2, [pc, #136]	@ (80054f8 <HAL_DMA_Init+0xac>)
 800546e:	fba2 2303 	umull	r2, r3, r2, r3
 8005472:	091b      	lsrs	r3, r3, #4
 8005474:	009a      	lsls	r2, r3, #2
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a1f      	ldr	r2, [pc, #124]	@ (80054fc <HAL_DMA_Init+0xb0>)
 800547e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005496:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800549a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80054a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3714      	adds	r7, #20
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bc80      	pop	{r7}
 80054f2:	4770      	bx	lr
 80054f4:	bffdfff8 	.word	0xbffdfff8
 80054f8:	cccccccd 	.word	0xcccccccd
 80054fc:	40020000 	.word	0x40020000

08005500 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005508:	2300      	movs	r3, #0
 800550a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d008      	beq.n	800552a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2204      	movs	r2, #4
 800551c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e020      	b.n	800556c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 020e 	bic.w	r2, r2, #14
 8005538:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005552:	2101      	movs	r1, #1
 8005554:	fa01 f202 	lsl.w	r2, r1, r2
 8005558:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800556a:	7bfb      	ldrb	r3, [r7, #15]
}
 800556c:	4618      	mov	r0, r3
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr
	...

08005578 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d005      	beq.n	800559c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2204      	movs	r2, #4
 8005594:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
 800559a:	e051      	b.n	8005640 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 020e 	bic.w	r2, r2, #14
 80055aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a22      	ldr	r2, [pc, #136]	@ (800564c <HAL_DMA_Abort_IT+0xd4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d029      	beq.n	800561a <HAL_DMA_Abort_IT+0xa2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a21      	ldr	r2, [pc, #132]	@ (8005650 <HAL_DMA_Abort_IT+0xd8>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d022      	beq.n	8005616 <HAL_DMA_Abort_IT+0x9e>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005654 <HAL_DMA_Abort_IT+0xdc>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d01a      	beq.n	8005610 <HAL_DMA_Abort_IT+0x98>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a1e      	ldr	r2, [pc, #120]	@ (8005658 <HAL_DMA_Abort_IT+0xe0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d012      	beq.n	800560a <HAL_DMA_Abort_IT+0x92>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	@ (800565c <HAL_DMA_Abort_IT+0xe4>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00a      	beq.n	8005604 <HAL_DMA_Abort_IT+0x8c>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <HAL_DMA_Abort_IT+0xe8>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d102      	bne.n	80055fe <HAL_DMA_Abort_IT+0x86>
 80055f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80055fc:	e00e      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 80055fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005602:	e00b      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 8005604:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005608:	e008      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 800560a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800560e:	e005      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 8005610:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005614:	e002      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 8005616:	2310      	movs	r3, #16
 8005618:	e000      	b.n	800561c <HAL_DMA_Abort_IT+0xa4>
 800561a:	2301      	movs	r3, #1
 800561c:	4a11      	ldr	r2, [pc, #68]	@ (8005664 <HAL_DMA_Abort_IT+0xec>)
 800561e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	4798      	blx	r3
    } 
  }
  return status;
 8005640:	7bfb      	ldrb	r3, [r7, #15]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40020008 	.word	0x40020008
 8005650:	4002001c 	.word	0x4002001c
 8005654:	40020030 	.word	0x40020030
 8005658:	40020044 	.word	0x40020044
 800565c:	40020058 	.word	0x40020058
 8005660:	4002006c 	.word	0x4002006c
 8005664:	40020000 	.word	0x40020000

08005668 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005684:	2204      	movs	r2, #4
 8005686:	409a      	lsls	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4013      	ands	r3, r2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d04f      	beq.n	8005730 <HAL_DMA_IRQHandler+0xc8>
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 0304 	and.w	r3, r3, #4
 8005696:	2b00      	cmp	r3, #0
 8005698:	d04a      	beq.n	8005730 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0320 	and.w	r3, r3, #32
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d107      	bne.n	80056b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0204 	bic.w	r2, r2, #4
 80056b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a66      	ldr	r2, [pc, #408]	@ (8005858 <HAL_DMA_IRQHandler+0x1f0>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d029      	beq.n	8005716 <HAL_DMA_IRQHandler+0xae>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a65      	ldr	r2, [pc, #404]	@ (800585c <HAL_DMA_IRQHandler+0x1f4>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d022      	beq.n	8005712 <HAL_DMA_IRQHandler+0xaa>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a63      	ldr	r2, [pc, #396]	@ (8005860 <HAL_DMA_IRQHandler+0x1f8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d01a      	beq.n	800570c <HAL_DMA_IRQHandler+0xa4>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a62      	ldr	r2, [pc, #392]	@ (8005864 <HAL_DMA_IRQHandler+0x1fc>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d012      	beq.n	8005706 <HAL_DMA_IRQHandler+0x9e>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a60      	ldr	r2, [pc, #384]	@ (8005868 <HAL_DMA_IRQHandler+0x200>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00a      	beq.n	8005700 <HAL_DMA_IRQHandler+0x98>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a5f      	ldr	r2, [pc, #380]	@ (800586c <HAL_DMA_IRQHandler+0x204>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d102      	bne.n	80056fa <HAL_DMA_IRQHandler+0x92>
 80056f4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80056f8:	e00e      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 80056fa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80056fe:	e00b      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 8005700:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005704:	e008      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 8005706:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800570a:	e005      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 800570c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005710:	e002      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 8005712:	2340      	movs	r3, #64	@ 0x40
 8005714:	e000      	b.n	8005718 <HAL_DMA_IRQHandler+0xb0>
 8005716:	2304      	movs	r3, #4
 8005718:	4a55      	ldr	r2, [pc, #340]	@ (8005870 <HAL_DMA_IRQHandler+0x208>)
 800571a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 8094 	beq.w	800584e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800572e:	e08e      	b.n	800584e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005734:	2202      	movs	r2, #2
 8005736:	409a      	lsls	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d056      	beq.n	80057ee <HAL_DMA_IRQHandler+0x186>
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d051      	beq.n	80057ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 020a 	bic.w	r2, r2, #10
 8005766:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a38      	ldr	r2, [pc, #224]	@ (8005858 <HAL_DMA_IRQHandler+0x1f0>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d029      	beq.n	80057ce <HAL_DMA_IRQHandler+0x166>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a37      	ldr	r2, [pc, #220]	@ (800585c <HAL_DMA_IRQHandler+0x1f4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d022      	beq.n	80057ca <HAL_DMA_IRQHandler+0x162>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a35      	ldr	r2, [pc, #212]	@ (8005860 <HAL_DMA_IRQHandler+0x1f8>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d01a      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x15c>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a34      	ldr	r2, [pc, #208]	@ (8005864 <HAL_DMA_IRQHandler+0x1fc>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d012      	beq.n	80057be <HAL_DMA_IRQHandler+0x156>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a32      	ldr	r2, [pc, #200]	@ (8005868 <HAL_DMA_IRQHandler+0x200>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d00a      	beq.n	80057b8 <HAL_DMA_IRQHandler+0x150>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a31      	ldr	r2, [pc, #196]	@ (800586c <HAL_DMA_IRQHandler+0x204>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d102      	bne.n	80057b2 <HAL_DMA_IRQHandler+0x14a>
 80057ac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80057b0:	e00e      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057b6:	e00b      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057bc:	e008      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80057c2:	e005      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057c8:	e002      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057ca:	2320      	movs	r3, #32
 80057cc:	e000      	b.n	80057d0 <HAL_DMA_IRQHandler+0x168>
 80057ce:	2302      	movs	r3, #2
 80057d0:	4a27      	ldr	r2, [pc, #156]	@ (8005870 <HAL_DMA_IRQHandler+0x208>)
 80057d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d034      	beq.n	800584e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80057ec:	e02f      	b.n	800584e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	2208      	movs	r2, #8
 80057f4:	409a      	lsls	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4013      	ands	r3, r2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d028      	beq.n	8005850 <HAL_DMA_IRQHandler+0x1e8>
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d023      	beq.n	8005850 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f022 020e 	bic.w	r2, r2, #14
 8005816:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	2101      	movs	r1, #1
 8005822:	fa01 f202 	lsl.w	r2, r1, r2
 8005826:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005842:	2b00      	cmp	r3, #0
 8005844:	d004      	beq.n	8005850 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	4798      	blx	r3
    }
  }
  return;
 800584e:	bf00      	nop
 8005850:	bf00      	nop
}
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40020008 	.word	0x40020008
 800585c:	4002001c 	.word	0x4002001c
 8005860:	40020030 	.word	0x40020030
 8005864:	40020044 	.word	0x40020044
 8005868:	40020058 	.word	0x40020058
 800586c:	4002006c 	.word	0x4002006c
 8005870:	40020000 	.word	0x40020000

08005874 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005874:	b480      	push	{r7}
 8005876:	b08b      	sub	sp, #44	@ 0x2c
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800587e:	2300      	movs	r3, #0
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005882:	2300      	movs	r3, #0
 8005884:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005886:	e169      	b.n	8005b5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005888:	2201      	movs	r2, #1
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69fa      	ldr	r2, [r7, #28]
 8005898:	4013      	ands	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	f040 8158 	bne.w	8005b56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	4a9a      	ldr	r2, [pc, #616]	@ (8005b14 <HAL_GPIO_Init+0x2a0>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d05e      	beq.n	800596e <HAL_GPIO_Init+0xfa>
 80058b0:	4a98      	ldr	r2, [pc, #608]	@ (8005b14 <HAL_GPIO_Init+0x2a0>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d875      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058b6:	4a98      	ldr	r2, [pc, #608]	@ (8005b18 <HAL_GPIO_Init+0x2a4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d058      	beq.n	800596e <HAL_GPIO_Init+0xfa>
 80058bc:	4a96      	ldr	r2, [pc, #600]	@ (8005b18 <HAL_GPIO_Init+0x2a4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d86f      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058c2:	4a96      	ldr	r2, [pc, #600]	@ (8005b1c <HAL_GPIO_Init+0x2a8>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d052      	beq.n	800596e <HAL_GPIO_Init+0xfa>
 80058c8:	4a94      	ldr	r2, [pc, #592]	@ (8005b1c <HAL_GPIO_Init+0x2a8>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d869      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058ce:	4a94      	ldr	r2, [pc, #592]	@ (8005b20 <HAL_GPIO_Init+0x2ac>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04c      	beq.n	800596e <HAL_GPIO_Init+0xfa>
 80058d4:	4a92      	ldr	r2, [pc, #584]	@ (8005b20 <HAL_GPIO_Init+0x2ac>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d863      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058da:	4a92      	ldr	r2, [pc, #584]	@ (8005b24 <HAL_GPIO_Init+0x2b0>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d046      	beq.n	800596e <HAL_GPIO_Init+0xfa>
 80058e0:	4a90      	ldr	r2, [pc, #576]	@ (8005b24 <HAL_GPIO_Init+0x2b0>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d85d      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058e6:	2b12      	cmp	r3, #18
 80058e8:	d82a      	bhi.n	8005940 <HAL_GPIO_Init+0xcc>
 80058ea:	2b12      	cmp	r3, #18
 80058ec:	d859      	bhi.n	80059a2 <HAL_GPIO_Init+0x12e>
 80058ee:	a201      	add	r2, pc, #4	@ (adr r2, 80058f4 <HAL_GPIO_Init+0x80>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	0800596f 	.word	0x0800596f
 80058f8:	08005949 	.word	0x08005949
 80058fc:	0800595b 	.word	0x0800595b
 8005900:	0800599d 	.word	0x0800599d
 8005904:	080059a3 	.word	0x080059a3
 8005908:	080059a3 	.word	0x080059a3
 800590c:	080059a3 	.word	0x080059a3
 8005910:	080059a3 	.word	0x080059a3
 8005914:	080059a3 	.word	0x080059a3
 8005918:	080059a3 	.word	0x080059a3
 800591c:	080059a3 	.word	0x080059a3
 8005920:	080059a3 	.word	0x080059a3
 8005924:	080059a3 	.word	0x080059a3
 8005928:	080059a3 	.word	0x080059a3
 800592c:	080059a3 	.word	0x080059a3
 8005930:	080059a3 	.word	0x080059a3
 8005934:	080059a3 	.word	0x080059a3
 8005938:	08005951 	.word	0x08005951
 800593c:	08005965 	.word	0x08005965
 8005940:	4a79      	ldr	r2, [pc, #484]	@ (8005b28 <HAL_GPIO_Init+0x2b4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d013      	beq.n	800596e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005946:	e02c      	b.n	80059a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	623b      	str	r3, [r7, #32]
          break;
 800594e:	e029      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	3304      	adds	r3, #4
 8005956:	623b      	str	r3, [r7, #32]
          break;
 8005958:	e024      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	3308      	adds	r3, #8
 8005960:	623b      	str	r3, [r7, #32]
          break;
 8005962:	e01f      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	330c      	adds	r3, #12
 800596a:	623b      	str	r3, [r7, #32]
          break;
 800596c:	e01a      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d102      	bne.n	800597c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005976:	2304      	movs	r3, #4
 8005978:	623b      	str	r3, [r7, #32]
          break;
 800597a:	e013      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d105      	bne.n	8005990 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005984:	2308      	movs	r3, #8
 8005986:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	611a      	str	r2, [r3, #16]
          break;
 800598e:	e009      	b.n	80059a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005990:	2308      	movs	r3, #8
 8005992:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	69fa      	ldr	r2, [r7, #28]
 8005998:	615a      	str	r2, [r3, #20]
          break;
 800599a:	e003      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800599c:	2300      	movs	r3, #0
 800599e:	623b      	str	r3, [r7, #32]
          break;
 80059a0:	e000      	b.n	80059a4 <HAL_GPIO_Init+0x130>
          break;
 80059a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	2bff      	cmp	r3, #255	@ 0xff
 80059a8:	d801      	bhi.n	80059ae <HAL_GPIO_Init+0x13a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	e001      	b.n	80059b2 <HAL_GPIO_Init+0x13e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	3304      	adds	r3, #4
 80059b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2bff      	cmp	r3, #255	@ 0xff
 80059b8:	d802      	bhi.n	80059c0 <HAL_GPIO_Init+0x14c>
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	e002      	b.n	80059c6 <HAL_GPIO_Init+0x152>
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	3b08      	subs	r3, #8
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	210f      	movs	r1, #15
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	fa01 f303 	lsl.w	r3, r1, r3
 80059d4:	43db      	mvns	r3, r3
 80059d6:	401a      	ands	r2, r3
 80059d8:	6a39      	ldr	r1, [r7, #32]
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	fa01 f303 	lsl.w	r3, r1, r3
 80059e0:	431a      	orrs	r2, r3
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 80b1 	beq.w	8005b56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80059f4:	4b4d      	ldr	r3, [pc, #308]	@ (8005b2c <HAL_GPIO_Init+0x2b8>)
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	4a4c      	ldr	r2, [pc, #304]	@ (8005b2c <HAL_GPIO_Init+0x2b8>)
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	6193      	str	r3, [r2, #24]
 8005a00:	4b4a      	ldr	r3, [pc, #296]	@ (8005b2c <HAL_GPIO_Init+0x2b8>)
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	60bb      	str	r3, [r7, #8]
 8005a0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005a0c:	4a48      	ldr	r2, [pc, #288]	@ (8005b30 <HAL_GPIO_Init+0x2bc>)
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	089b      	lsrs	r3, r3, #2
 8005a12:	3302      	adds	r3, #2
 8005a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	f003 0303 	and.w	r3, r3, #3
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	220f      	movs	r2, #15
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a40      	ldr	r2, [pc, #256]	@ (8005b34 <HAL_GPIO_Init+0x2c0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d013      	beq.n	8005a60 <HAL_GPIO_Init+0x1ec>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8005b38 <HAL_GPIO_Init+0x2c4>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d00d      	beq.n	8005a5c <HAL_GPIO_Init+0x1e8>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a3e      	ldr	r2, [pc, #248]	@ (8005b3c <HAL_GPIO_Init+0x2c8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d007      	beq.n	8005a58 <HAL_GPIO_Init+0x1e4>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8005b40 <HAL_GPIO_Init+0x2cc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <HAL_GPIO_Init+0x1e0>
 8005a50:	2303      	movs	r3, #3
 8005a52:	e006      	b.n	8005a62 <HAL_GPIO_Init+0x1ee>
 8005a54:	2304      	movs	r3, #4
 8005a56:	e004      	b.n	8005a62 <HAL_GPIO_Init+0x1ee>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e002      	b.n	8005a62 <HAL_GPIO_Init+0x1ee>
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e000      	b.n	8005a62 <HAL_GPIO_Init+0x1ee>
 8005a60:	2300      	movs	r3, #0
 8005a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a64:	f002 0203 	and.w	r2, r2, #3
 8005a68:	0092      	lsls	r2, r2, #2
 8005a6a:	4093      	lsls	r3, r2
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005a72:	492f      	ldr	r1, [pc, #188]	@ (8005b30 <HAL_GPIO_Init+0x2bc>)
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	089b      	lsrs	r3, r3, #2
 8005a78:	3302      	adds	r3, #2
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d006      	beq.n	8005a9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	492c      	ldr	r1, [pc, #176]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	608b      	str	r3, [r1, #8]
 8005a98:	e006      	b.n	8005aa8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005a9c:	689a      	ldr	r2, [r3, #8]
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	4928      	ldr	r1, [pc, #160]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d006      	beq.n	8005ac2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005ab4:	4b23      	ldr	r3, [pc, #140]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005ab6:	68da      	ldr	r2, [r3, #12]
 8005ab8:	4922      	ldr	r1, [pc, #136]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60cb      	str	r3, [r1, #12]
 8005ac0:	e006      	b.n	8005ad0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005ac2:	4b20      	ldr	r3, [pc, #128]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	491e      	ldr	r1, [pc, #120]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005acc:	4013      	ands	r3, r2
 8005ace:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d006      	beq.n	8005aea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005adc:	4b19      	ldr	r3, [pc, #100]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	4918      	ldr	r1, [pc, #96]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	604b      	str	r3, [r1, #4]
 8005ae8:	e006      	b.n	8005af8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005aea:	4b16      	ldr	r3, [pc, #88]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	43db      	mvns	r3, r3
 8005af2:	4914      	ldr	r1, [pc, #80]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d021      	beq.n	8005b48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005b04:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	490e      	ldr	r1, [pc, #56]	@ (8005b44 <HAL_GPIO_Init+0x2d0>)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	600b      	str	r3, [r1, #0]
 8005b10:	e021      	b.n	8005b56 <HAL_GPIO_Init+0x2e2>
 8005b12:	bf00      	nop
 8005b14:	10320000 	.word	0x10320000
 8005b18:	10310000 	.word	0x10310000
 8005b1c:	10220000 	.word	0x10220000
 8005b20:	10210000 	.word	0x10210000
 8005b24:	10120000 	.word	0x10120000
 8005b28:	10110000 	.word	0x10110000
 8005b2c:	40021000 	.word	0x40021000
 8005b30:	40010000 	.word	0x40010000
 8005b34:	40010800 	.word	0x40010800
 8005b38:	40010c00 	.word	0x40010c00
 8005b3c:	40011000 	.word	0x40011000
 8005b40:	40011400 	.word	0x40011400
 8005b44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005b48:	4b0b      	ldr	r3, [pc, #44]	@ (8005b78 <HAL_GPIO_Init+0x304>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	43db      	mvns	r3, r3
 8005b50:	4909      	ldr	r1, [pc, #36]	@ (8005b78 <HAL_GPIO_Init+0x304>)
 8005b52:	4013      	ands	r3, r2
 8005b54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	3301      	adds	r3, #1
 8005b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b62:	fa22 f303 	lsr.w	r3, r2, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f47f ae8e 	bne.w	8005888 <HAL_GPIO_Init+0x14>
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	bf00      	nop
 8005b70:	372c      	adds	r7, #44	@ 0x2c
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bc80      	pop	{r7}
 8005b76:	4770      	bx	lr
 8005b78:	40010400 	.word	0x40010400

08005b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	460b      	mov	r3, r1
 8005b86:	807b      	strh	r3, [r7, #2]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b8c:	787b      	ldrb	r3, [r7, #1]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b92:	887a      	ldrh	r2, [r7, #2]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005b98:	e003      	b.n	8005ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005b9a:	887b      	ldrh	r3, [r7, #2]
 8005b9c:	041a      	lsls	r2, r3, #16
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	611a      	str	r2, [r3, #16]
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr

08005bac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e12b      	b.n	8005e16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d106      	bne.n	8005bd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fe ffce 	bl	8004b74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2224      	movs	r2, #36	@ 0x24
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 0201 	bic.w	r2, r2, #1
 8005bee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bfe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c10:	f001 fbfc 	bl	800740c <HAL_RCC_GetPCLK1Freq>
 8005c14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	4a81      	ldr	r2, [pc, #516]	@ (8005e20 <HAL_I2C_Init+0x274>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d807      	bhi.n	8005c30 <HAL_I2C_Init+0x84>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4a80      	ldr	r2, [pc, #512]	@ (8005e24 <HAL_I2C_Init+0x278>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	bf94      	ite	ls
 8005c28:	2301      	movls	r3, #1
 8005c2a:	2300      	movhi	r3, #0
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	e006      	b.n	8005c3e <HAL_I2C_Init+0x92>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	4a7d      	ldr	r2, [pc, #500]	@ (8005e28 <HAL_I2C_Init+0x27c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	bf94      	ite	ls
 8005c38:	2301      	movls	r3, #1
 8005c3a:	2300      	movhi	r3, #0
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e0e7      	b.n	8005e16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	4a78      	ldr	r2, [pc, #480]	@ (8005e2c <HAL_I2C_Init+0x280>)
 8005c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4e:	0c9b      	lsrs	r3, r3, #18
 8005c50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	4a6a      	ldr	r2, [pc, #424]	@ (8005e20 <HAL_I2C_Init+0x274>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d802      	bhi.n	8005c80 <HAL_I2C_Init+0xd4>
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	e009      	b.n	8005c94 <HAL_I2C_Init+0xe8>
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005c86:	fb02 f303 	mul.w	r3, r2, r3
 8005c8a:	4a69      	ldr	r2, [pc, #420]	@ (8005e30 <HAL_I2C_Init+0x284>)
 8005c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c90:	099b      	lsrs	r3, r3, #6
 8005c92:	3301      	adds	r3, #1
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	6812      	ldr	r2, [r2, #0]
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005ca6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	495c      	ldr	r1, [pc, #368]	@ (8005e20 <HAL_I2C_Init+0x274>)
 8005cb0:	428b      	cmp	r3, r1
 8005cb2:	d819      	bhi.n	8005ce8 <HAL_I2C_Init+0x13c>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	1e59      	subs	r1, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cc2:	1c59      	adds	r1, r3, #1
 8005cc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005cc8:	400b      	ands	r3, r1
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00a      	beq.n	8005ce4 <HAL_I2C_Init+0x138>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	1e59      	subs	r1, r3, #1
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cdc:	3301      	adds	r3, #1
 8005cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ce2:	e051      	b.n	8005d88 <HAL_I2C_Init+0x1dc>
 8005ce4:	2304      	movs	r3, #4
 8005ce6:	e04f      	b.n	8005d88 <HAL_I2C_Init+0x1dc>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d111      	bne.n	8005d14 <HAL_I2C_Init+0x168>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	1e58      	subs	r0, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6859      	ldr	r1, [r3, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	440b      	add	r3, r1
 8005cfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d02:	3301      	adds	r3, #1
 8005d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	bf0c      	ite	eq
 8005d0c:	2301      	moveq	r3, #1
 8005d0e:	2300      	movne	r3, #0
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	e012      	b.n	8005d3a <HAL_I2C_Init+0x18e>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	1e58      	subs	r0, r3, #1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6859      	ldr	r1, [r3, #4]
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	440b      	add	r3, r1
 8005d22:	0099      	lsls	r1, r3, #2
 8005d24:	440b      	add	r3, r1
 8005d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	bf0c      	ite	eq
 8005d34:	2301      	moveq	r3, #1
 8005d36:	2300      	movne	r3, #0
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_I2C_Init+0x196>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e022      	b.n	8005d88 <HAL_I2C_Init+0x1dc>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10e      	bne.n	8005d68 <HAL_I2C_Init+0x1bc>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	1e58      	subs	r0, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6859      	ldr	r1, [r3, #4]
 8005d52:	460b      	mov	r3, r1
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	440b      	add	r3, r1
 8005d58:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d66:	e00f      	b.n	8005d88 <HAL_I2C_Init+0x1dc>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	1e58      	subs	r0, r3, #1
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6859      	ldr	r1, [r3, #4]
 8005d70:	460b      	mov	r3, r1
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	0099      	lsls	r1, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	6809      	ldr	r1, [r1, #0]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	69da      	ldr	r2, [r3, #28]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	430a      	orrs	r2, r1
 8005daa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005db6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6911      	ldr	r1, [r2, #16]
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	68d2      	ldr	r2, [r2, #12]
 8005dc2:	4311      	orrs	r1, r2
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6812      	ldr	r2, [r2, #0]
 8005dc8:	430b      	orrs	r3, r1
 8005dca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	695a      	ldr	r2, [r3, #20]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	431a      	orrs	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f042 0201 	orr.w	r2, r2, #1
 8005df6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	000186a0 	.word	0x000186a0
 8005e24:	001e847f 	.word	0x001e847f
 8005e28:	003d08ff 	.word	0x003d08ff
 8005e2c:	431bde83 	.word	0x431bde83
 8005e30:	10624dd3 	.word	0x10624dd3

08005e34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af02      	add	r7, sp, #8
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	4608      	mov	r0, r1
 8005e3e:	4611      	mov	r1, r2
 8005e40:	461a      	mov	r2, r3
 8005e42:	4603      	mov	r3, r0
 8005e44:	817b      	strh	r3, [r7, #10]
 8005e46:	460b      	mov	r3, r1
 8005e48:	813b      	strh	r3, [r7, #8]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e4e:	f7ff f9c1 	bl	80051d4 <HAL_GetTick>
 8005e52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	f040 80d9 	bne.w	8006014 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	2319      	movs	r3, #25
 8005e68:	2201      	movs	r2, #1
 8005e6a:	496d      	ldr	r1, [pc, #436]	@ (8006020 <HAL_I2C_Mem_Write+0x1ec>)
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 fccd 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d001      	beq.n	8005e7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	e0cc      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_I2C_Mem_Write+0x56>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e0c5      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d007      	beq.n	8005eb0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ebe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2221      	movs	r2, #33	@ 0x21
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2240      	movs	r2, #64	@ 0x40
 8005ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a3a      	ldr	r2, [r7, #32]
 8005eda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4a4d      	ldr	r2, [pc, #308]	@ (8006024 <HAL_I2C_Mem_Write+0x1f0>)
 8005ef0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ef2:	88f8      	ldrh	r0, [r7, #6]
 8005ef4:	893a      	ldrh	r2, [r7, #8]
 8005ef6:	8979      	ldrh	r1, [r7, #10]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	4603      	mov	r3, r0
 8005f02:	68f8      	ldr	r0, [r7, #12]
 8005f04:	f000 fb04 	bl	8006510 <I2C_RequestMemoryWrite>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d052      	beq.n	8005fb4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e081      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f000 fd92 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00d      	beq.n	8005f3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f26:	2b04      	cmp	r3, #4
 8005f28:	d107      	bne.n	8005f3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e06b      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	781a      	ldrb	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d11b      	bne.n	8005fb4 <HAL_I2C_Mem_Write+0x180>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d017      	beq.n	8005fb4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f88:	781a      	ldrb	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	3b01      	subs	r3, #1
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1aa      	bne.n	8005f12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fd85 	bl	8006ad0 <I2C_WaitOnBTFFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00d      	beq.n	8005fe8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d107      	bne.n	8005fe4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e016      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006010:	2300      	movs	r3, #0
 8006012:	e000      	b.n	8006016 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006014:	2302      	movs	r3, #2
  }
}
 8006016:	4618      	mov	r0, r3
 8006018:	3718      	adds	r7, #24
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	00100002 	.word	0x00100002
 8006024:	ffff0000 	.word	0xffff0000

08006028 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b08c      	sub	sp, #48	@ 0x30
 800602c:	af02      	add	r7, sp, #8
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	4608      	mov	r0, r1
 8006032:	4611      	mov	r1, r2
 8006034:	461a      	mov	r2, r3
 8006036:	4603      	mov	r3, r0
 8006038:	817b      	strh	r3, [r7, #10]
 800603a:	460b      	mov	r3, r1
 800603c:	813b      	strh	r3, [r7, #8]
 800603e:	4613      	mov	r3, r2
 8006040:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006046:	f7ff f8c5 	bl	80051d4 <HAL_GetTick>
 800604a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b20      	cmp	r3, #32
 8006056:	f040 8250 	bne.w	80064fa <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	2319      	movs	r3, #25
 8006060:	2201      	movs	r2, #1
 8006062:	4982      	ldr	r1, [pc, #520]	@ (800626c <HAL_I2C_Mem_Read+0x244>)
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 fbd1 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006070:	2302      	movs	r3, #2
 8006072:	e243      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <HAL_I2C_Mem_Read+0x5a>
 800607e:	2302      	movs	r3, #2
 8006080:	e23c      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b01      	cmp	r3, #1
 8006096:	d007      	beq.n	80060a8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0201 	orr.w	r2, r2, #1
 80060a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2222      	movs	r2, #34	@ 0x22
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2240      	movs	r2, #64	@ 0x40
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80060d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4a62      	ldr	r2, [pc, #392]	@ (8006270 <HAL_I2C_Mem_Read+0x248>)
 80060e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060ea:	88f8      	ldrh	r0, [r7, #6]
 80060ec:	893a      	ldrh	r2, [r7, #8]
 80060ee:	8979      	ldrh	r1, [r7, #10]
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	9301      	str	r3, [sp, #4]
 80060f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	4603      	mov	r3, r0
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 fa9e 	bl	800663c <I2C_RequestMemoryRead>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e1f8      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610e:	2b00      	cmp	r3, #0
 8006110:	d113      	bne.n	800613a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006112:	2300      	movs	r3, #0
 8006114:	61fb      	str	r3, [r7, #28]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	61fb      	str	r3, [r7, #28]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	61fb      	str	r3, [r7, #28]
 8006126:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	e1cc      	b.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800613e:	2b01      	cmp	r3, #1
 8006140:	d11e      	bne.n	8006180 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006150:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006152:	b672      	cpsid	i
}
 8006154:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006156:	2300      	movs	r3, #0
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	61bb      	str	r3, [r7, #24]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	61bb      	str	r3, [r7, #24]
 800616a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800617a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800617c:	b662      	cpsie	i
}
 800617e:	e035      	b.n	80061ec <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006184:	2b02      	cmp	r3, #2
 8006186:	d11e      	bne.n	80061c6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006196:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006198:	b672      	cpsid	i
}
 800619a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80061c2:	b662      	cpsie	i
}
 80061c4:	e012      	b.n	80061ec <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061d4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061d6:	2300      	movs	r3, #0
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	613b      	str	r3, [r7, #16]
 80061ea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80061ec:	e172      	b.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f2:	2b03      	cmp	r3, #3
 80061f4:	f200 811f 	bhi.w	8006436 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d123      	bne.n	8006248 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006202:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f000 fcab 	bl	8006b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d001      	beq.n	8006214 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e173      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	691a      	ldr	r2, [r3, #16]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006230:	3b01      	subs	r3, #1
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006246:	e145      	b.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800624c:	2b02      	cmp	r3, #2
 800624e:	d152      	bne.n	80062f6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006256:	2200      	movs	r2, #0
 8006258:	4906      	ldr	r1, [pc, #24]	@ (8006274 <HAL_I2C_Mem_Read+0x24c>)
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f000 fad6 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e148      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
 800626a:	bf00      	nop
 800626c:	00100002 	.word	0x00100002
 8006270:	ffff0000 	.word	0xffff0000
 8006274:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006278:	b672      	cpsid	i
}
 800627a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800628a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	691a      	ldr	r2, [r3, #16]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006296:	b2d2      	uxtb	r2, r2
 8006298:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	1c5a      	adds	r2, r3, #1
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a8:	3b01      	subs	r3, #1
 80062aa:	b29a      	uxth	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80062be:	b662      	cpsie	i
}
 80062c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	691a      	ldr	r2, [r3, #16]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d4:	1c5a      	adds	r2, r3, #1
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062de:	3b01      	subs	r3, #1
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062f4:	e0ee      	b.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fc:	2200      	movs	r2, #0
 80062fe:	4981      	ldr	r1, [pc, #516]	@ (8006504 <HAL_I2C_Mem_Read+0x4dc>)
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fa83 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e0f5      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800631e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006320:	b672      	cpsid	i
}
 8006322:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	691a      	ldr	r2, [r3, #16]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006336:	1c5a      	adds	r2, r3, #1
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006340:	3b01      	subs	r3, #1
 8006342:	b29a      	uxth	r2, r3
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800634c:	b29b      	uxth	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	b29a      	uxth	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006356:	4b6c      	ldr	r3, [pc, #432]	@ (8006508 <HAL_I2C_Mem_Read+0x4e0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	08db      	lsrs	r3, r3, #3
 800635c:	4a6b      	ldr	r2, [pc, #428]	@ (800650c <HAL_I2C_Mem_Read+0x4e4>)
 800635e:	fba2 2303 	umull	r2, r3, r2, r3
 8006362:	0a1a      	lsrs	r2, r3, #8
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	00da      	lsls	r2, r3, #3
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	3b01      	subs	r3, #1
 8006374:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006376:	6a3b      	ldr	r3, [r7, #32]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d118      	bne.n	80063ae <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006396:	f043 0220 	orr.w	r2, r3, #32
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800639e:	b662      	cpsie	i
}
 80063a0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e0a6      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	f003 0304 	and.w	r3, r3, #4
 80063b8:	2b04      	cmp	r3, #4
 80063ba:	d1d9      	bne.n	8006370 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691a      	ldr	r2, [r3, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d6:	b2d2      	uxtb	r2, r2
 80063d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	3b01      	subs	r3, #1
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80063fe:	b662      	cpsie	i
}
 8006400:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006434:	e04e      	b.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006438:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f000 fb90 	bl	8006b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d001      	beq.n	800644a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e058      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645c:	1c5a      	adds	r2, r3, #1
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b01      	subs	r3, #1
 8006476:	b29a      	uxth	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	f003 0304 	and.w	r3, r3, #4
 8006486:	2b04      	cmp	r3, #4
 8006488:	d124      	bne.n	80064d4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800648e:	2b03      	cmp	r3, #3
 8006490:	d107      	bne.n	80064a2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064a0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	691a      	ldr	r2, [r3, #16]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b4:	1c5a      	adds	r2, r3, #1
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	3b01      	subs	r3, #1
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f47f ae88 	bne.w	80061ee <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2220      	movs	r2, #32
 80064e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80064f6:	2300      	movs	r3, #0
 80064f8:	e000      	b.n	80064fc <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80064fa:	2302      	movs	r3, #2
  }
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3728      	adds	r7, #40	@ 0x28
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	00010004 	.word	0x00010004
 8006508:	20000000 	.word	0x20000000
 800650c:	14f8b589 	.word	0x14f8b589

08006510 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b088      	sub	sp, #32
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	4608      	mov	r0, r1
 800651a:	4611      	mov	r1, r2
 800651c:	461a      	mov	r2, r3
 800651e:	4603      	mov	r3, r0
 8006520:	817b      	strh	r3, [r7, #10]
 8006522:	460b      	mov	r3, r1
 8006524:	813b      	strh	r3, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006538:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	2200      	movs	r2, #0
 8006542:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f960 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00d      	beq.n	800656e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800655c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006560:	d103      	bne.n	800656a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006568:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e05f      	b.n	800662e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800656e:	897b      	ldrh	r3, [r7, #10]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	461a      	mov	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800657c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800657e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006580:	6a3a      	ldr	r2, [r7, #32]
 8006582:	492d      	ldr	r1, [pc, #180]	@ (8006638 <I2C_RequestMemoryWrite+0x128>)
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 f9bb 	bl	8006900 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e04c      	b.n	800662e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006594:	2300      	movs	r3, #0
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	617b      	str	r3, [r7, #20]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065ac:	6a39      	ldr	r1, [r7, #32]
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 fa46 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00d      	beq.n	80065d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065be:	2b04      	cmp	r3, #4
 80065c0:	d107      	bne.n	80065d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e02b      	b.n	800662e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065d6:	88fb      	ldrh	r3, [r7, #6]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d105      	bne.n	80065e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065dc:	893b      	ldrh	r3, [r7, #8]
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	611a      	str	r2, [r3, #16]
 80065e6:	e021      	b.n	800662c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065e8:	893b      	ldrh	r3, [r7, #8]
 80065ea:	0a1b      	lsrs	r3, r3, #8
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f8:	6a39      	ldr	r1, [r7, #32]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fa20 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00d      	beq.n	8006622 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	2b04      	cmp	r3, #4
 800660c:	d107      	bne.n	800661e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800661c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e005      	b.n	800662e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006622:	893b      	ldrh	r3, [r7, #8]
 8006624:	b2da      	uxtb	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3718      	adds	r7, #24
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	00010002 	.word	0x00010002

0800663c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af02      	add	r7, sp, #8
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	4608      	mov	r0, r1
 8006646:	4611      	mov	r1, r2
 8006648:	461a      	mov	r2, r3
 800664a:	4603      	mov	r3, r0
 800664c:	817b      	strh	r3, [r7, #10]
 800664e:	460b      	mov	r3, r1
 8006650:	813b      	strh	r3, [r7, #8]
 8006652:	4613      	mov	r3, r2
 8006654:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006664:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006674:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	2200      	movs	r2, #0
 800667e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 f8c2 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00d      	beq.n	80066aa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800669c:	d103      	bne.n	80066a6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e0aa      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066aa:	897b      	ldrh	r3, [r7, #10]
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	461a      	mov	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80066b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	6a3a      	ldr	r2, [r7, #32]
 80066be:	4952      	ldr	r1, [pc, #328]	@ (8006808 <I2C_RequestMemoryRead+0x1cc>)
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f000 f91d 	bl	8006900 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e097      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d0:	2300      	movs	r3, #0
 80066d2:	617b      	str	r3, [r7, #20]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e8:	6a39      	ldr	r1, [r7, #32]
 80066ea:	68f8      	ldr	r0, [r7, #12]
 80066ec:	f000 f9a8 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00d      	beq.n	8006712 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fa:	2b04      	cmp	r3, #4
 80066fc:	d107      	bne.n	800670e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800670c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e076      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006712:	88fb      	ldrh	r3, [r7, #6]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d105      	bne.n	8006724 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006718:	893b      	ldrh	r3, [r7, #8]
 800671a:	b2da      	uxtb	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	611a      	str	r2, [r3, #16]
 8006722:	e021      	b.n	8006768 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006724:	893b      	ldrh	r3, [r7, #8]
 8006726:	0a1b      	lsrs	r3, r3, #8
 8006728:	b29b      	uxth	r3, r3
 800672a:	b2da      	uxtb	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006734:	6a39      	ldr	r1, [r7, #32]
 8006736:	68f8      	ldr	r0, [r7, #12]
 8006738:	f000 f982 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00d      	beq.n	800675e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006746:	2b04      	cmp	r3, #4
 8006748:	d107      	bne.n	800675a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006758:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e050      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800675e:	893b      	ldrh	r3, [r7, #8]
 8006760:	b2da      	uxtb	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800676a:	6a39      	ldr	r1, [r7, #32]
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 f967 	bl	8006a40 <I2C_WaitOnTXEFlagUntilTimeout>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00d      	beq.n	8006794 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800677c:	2b04      	cmp	r3, #4
 800677e:	d107      	bne.n	8006790 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800678e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e035      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067a2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 f82b 	bl	800680c <I2C_WaitOnFlagUntilTimeout>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00d      	beq.n	80067d8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ca:	d103      	bne.n	80067d4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e013      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80067d8:	897b      	ldrh	r3, [r7, #10]
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	b2da      	uxtb	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	6a3a      	ldr	r2, [r7, #32]
 80067ec:	4906      	ldr	r1, [pc, #24]	@ (8006808 <I2C_RequestMemoryRead+0x1cc>)
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f886 	bl	8006900 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e000      	b.n	8006800 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3718      	adds	r7, #24
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	00010002 	.word	0x00010002

0800680c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	4613      	mov	r3, r2
 800681a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800681c:	e048      	b.n	80068b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d044      	beq.n	80068b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006826:	f7fe fcd5 	bl	80051d4 <HAL_GetTick>
 800682a:	4602      	mov	r2, r0
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	683a      	ldr	r2, [r7, #0]
 8006832:	429a      	cmp	r2, r3
 8006834:	d302      	bcc.n	800683c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d139      	bne.n	80068b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	0c1b      	lsrs	r3, r3, #16
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b01      	cmp	r3, #1
 8006844:	d10d      	bne.n	8006862 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	43da      	mvns	r2, r3
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	4013      	ands	r3, r2
 8006852:	b29b      	uxth	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	bf0c      	ite	eq
 8006858:	2301      	moveq	r3, #1
 800685a:	2300      	movne	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	461a      	mov	r2, r3
 8006860:	e00c      	b.n	800687c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	43da      	mvns	r2, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	4013      	ands	r3, r2
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	bf0c      	ite	eq
 8006874:	2301      	moveq	r3, #1
 8006876:	2300      	movne	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	461a      	mov	r2, r3
 800687c:	79fb      	ldrb	r3, [r7, #7]
 800687e:	429a      	cmp	r2, r3
 8006880:	d116      	bne.n	80068b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689c:	f043 0220 	orr.w	r2, r3, #32
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e023      	b.n	80068f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	0c1b      	lsrs	r3, r3, #16
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d10d      	bne.n	80068d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	695b      	ldr	r3, [r3, #20]
 80068c0:	43da      	mvns	r2, r3
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	bf0c      	ite	eq
 80068cc:	2301      	moveq	r3, #1
 80068ce:	2300      	movne	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	461a      	mov	r2, r3
 80068d4:	e00c      	b.n	80068f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	43da      	mvns	r2, r3
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	4013      	ands	r3, r2
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	bf0c      	ite	eq
 80068e8:	2301      	moveq	r3, #1
 80068ea:	2300      	movne	r3, #0
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	79fb      	ldrb	r3, [r7, #7]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d093      	beq.n	800681e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
 800690c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800690e:	e071      	b.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800691a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800691e:	d123      	bne.n	8006968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800692e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006938:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2220      	movs	r2, #32
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006954:	f043 0204 	orr.w	r2, r3, #4
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e067      	b.n	8006a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696e:	d041      	beq.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006970:	f7fe fc30 	bl	80051d4 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	429a      	cmp	r2, r3
 800697e:	d302      	bcc.n	8006986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d136      	bne.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	0c1b      	lsrs	r3, r3, #16
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b01      	cmp	r3, #1
 800698e:	d10c      	bne.n	80069aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	43da      	mvns	r2, r3
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	4013      	ands	r3, r2
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	bf14      	ite	ne
 80069a2:	2301      	movne	r3, #1
 80069a4:	2300      	moveq	r3, #0
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	e00b      	b.n	80069c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	43da      	mvns	r2, r3
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	4013      	ands	r3, r2
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	bf14      	ite	ne
 80069bc:	2301      	movne	r3, #1
 80069be:	2300      	moveq	r3, #0
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d016      	beq.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2220      	movs	r2, #32
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e0:	f043 0220 	orr.w	r2, r3, #32
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e021      	b.n	8006a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	0c1b      	lsrs	r3, r3, #16
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d10c      	bne.n	8006a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	43da      	mvns	r2, r3
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	4013      	ands	r3, r2
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	bf14      	ite	ne
 8006a10:	2301      	movne	r3, #1
 8006a12:	2300      	moveq	r3, #0
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	e00b      	b.n	8006a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	43da      	mvns	r2, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	4013      	ands	r3, r2
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	bf14      	ite	ne
 8006a2a:	2301      	movne	r3, #1
 8006a2c:	2300      	moveq	r3, #0
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f47f af6d 	bne.w	8006910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a4c:	e034      	b.n	8006ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f8e3 	bl	8006c1a <I2C_IsAcknowledgeFailed>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d001      	beq.n	8006a5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e034      	b.n	8006ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a64:	d028      	beq.n	8006ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a66:	f7fe fbb5 	bl	80051d4 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d302      	bcc.n	8006a7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d11d      	bne.n	8006ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a86:	2b80      	cmp	r3, #128	@ 0x80
 8006a88:	d016      	beq.n	8006ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2220      	movs	r2, #32
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa4:	f043 0220 	orr.w	r2, r3, #32
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e007      	b.n	8006ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ac2:	2b80      	cmp	r3, #128	@ 0x80
 8006ac4:	d1c3      	bne.n	8006a4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006adc:	e034      	b.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 f89b 	bl	8006c1a <I2C_IsAcknowledgeFailed>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e034      	b.n	8006b58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af4:	d028      	beq.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af6:	f7fe fb6d 	bl	80051d4 <HAL_GetTick>
 8006afa:	4602      	mov	r2, r0
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d302      	bcc.n	8006b0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d11d      	bne.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d016      	beq.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b34:	f043 0220 	orr.w	r2, r3, #32
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e007      	b.n	8006b58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	f003 0304 	and.w	r3, r3, #4
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d1c3      	bne.n	8006ade <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b6c:	e049      	b.n	8006c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b10      	cmp	r3, #16
 8006b7a:	d119      	bne.n	8006bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0210 	mvn.w	r2, #16
 8006b84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2220      	movs	r2, #32
 8006b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e030      	b.n	8006c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb0:	f7fe fb10 	bl	80051d4 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d302      	bcc.n	8006bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d11d      	bne.n	8006c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd0:	2b40      	cmp	r3, #64	@ 0x40
 8006bd2:	d016      	beq.n	8006c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bee:	f043 0220 	orr.w	r2, r3, #32
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e007      	b.n	8006c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c0c:	2b40      	cmp	r3, #64	@ 0x40
 8006c0e:	d1ae      	bne.n	8006b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c30:	d11b      	bne.n	8006c6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2220      	movs	r2, #32
 8006c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c56:	f043 0204 	orr.w	r2, r3, #4
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e000      	b.n	8006c6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bc80      	pop	{r7}
 8006c74:	4770      	bx	lr
	...

08006c78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d101      	bne.n	8006c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e272      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 8087 	beq.w	8006da6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c98:	4b92      	ldr	r3, [pc, #584]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f003 030c 	and.w	r3, r3, #12
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d00c      	beq.n	8006cbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	f003 030c 	and.w	r3, r3, #12
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	d112      	bne.n	8006cd6 <HAL_RCC_OscConfig+0x5e>
 8006cb0:	4b8c      	ldr	r3, [pc, #560]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cbc:	d10b      	bne.n	8006cd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cbe:	4b89      	ldr	r3, [pc, #548]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d06c      	beq.n	8006da4 <HAL_RCC_OscConfig+0x12c>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d168      	bne.n	8006da4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e24c      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cde:	d106      	bne.n	8006cee <HAL_RCC_OscConfig+0x76>
 8006ce0:	4b80      	ldr	r3, [pc, #512]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a7f      	ldr	r2, [pc, #508]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	e02e      	b.n	8006d4c <HAL_RCC_OscConfig+0xd4>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10c      	bne.n	8006d10 <HAL_RCC_OscConfig+0x98>
 8006cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a7a      	ldr	r2, [pc, #488]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	4b78      	ldr	r3, [pc, #480]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a77      	ldr	r2, [pc, #476]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d0c:	6013      	str	r3, [r2, #0]
 8006d0e:	e01d      	b.n	8006d4c <HAL_RCC_OscConfig+0xd4>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d18:	d10c      	bne.n	8006d34 <HAL_RCC_OscConfig+0xbc>
 8006d1a:	4b72      	ldr	r3, [pc, #456]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a71      	ldr	r2, [pc, #452]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	4b6f      	ldr	r3, [pc, #444]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d30:	6013      	str	r3, [r2, #0]
 8006d32:	e00b      	b.n	8006d4c <HAL_RCC_OscConfig+0xd4>
 8006d34:	4b6b      	ldr	r3, [pc, #428]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a6a      	ldr	r2, [pc, #424]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	4b68      	ldr	r3, [pc, #416]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a67      	ldr	r2, [pc, #412]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d013      	beq.n	8006d7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d54:	f7fe fa3e 	bl	80051d4 <HAL_GetTick>
 8006d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d5c:	f7fe fa3a 	bl	80051d4 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b64      	cmp	r3, #100	@ 0x64
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e200      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <HAL_RCC_OscConfig+0xe4>
 8006d7a:	e014      	b.n	8006da6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d7c:	f7fe fa2a 	bl	80051d4 <HAL_GetTick>
 8006d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d82:	e008      	b.n	8006d96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d84:	f7fe fa26 	bl	80051d4 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	2b64      	cmp	r3, #100	@ 0x64
 8006d90:	d901      	bls.n	8006d96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	e1ec      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d96:	4b53      	ldr	r3, [pc, #332]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f0      	bne.n	8006d84 <HAL_RCC_OscConfig+0x10c>
 8006da2:	e000      	b.n	8006da6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d063      	beq.n	8006e7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006db2:	4b4c      	ldr	r3, [pc, #304]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f003 030c 	and.w	r3, r3, #12
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00b      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006dbe:	4b49      	ldr	r3, [pc, #292]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f003 030c 	and.w	r3, r3, #12
 8006dc6:	2b08      	cmp	r3, #8
 8006dc8:	d11c      	bne.n	8006e04 <HAL_RCC_OscConfig+0x18c>
 8006dca:	4b46      	ldr	r3, [pc, #280]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d116      	bne.n	8006e04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dd6:	4b43      	ldr	r3, [pc, #268]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d005      	beq.n	8006dee <HAL_RCC_OscConfig+0x176>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d001      	beq.n	8006dee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e1c0      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dee:	4b3d      	ldr	r3, [pc, #244]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	4939      	ldr	r1, [pc, #228]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e02:	e03a      	b.n	8006e7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d020      	beq.n	8006e4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e0c:	4b36      	ldr	r3, [pc, #216]	@ (8006ee8 <HAL_RCC_OscConfig+0x270>)
 8006e0e:	2201      	movs	r2, #1
 8006e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e12:	f7fe f9df 	bl	80051d4 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e18:	e008      	b.n	8006e2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e1a:	f7fe f9db 	bl	80051d4 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d901      	bls.n	8006e2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e1a1      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0302 	and.w	r3, r3, #2
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0f0      	beq.n	8006e1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e38:	4b2a      	ldr	r3, [pc, #168]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	4927      	ldr	r1, [pc, #156]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	600b      	str	r3, [r1, #0]
 8006e4c:	e015      	b.n	8006e7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e4e:	4b26      	ldr	r3, [pc, #152]	@ (8006ee8 <HAL_RCC_OscConfig+0x270>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e54:	f7fe f9be 	bl	80051d4 <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e5a:	e008      	b.n	8006e6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e5c:	f7fe f9ba 	bl	80051d4 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e180      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1f0      	bne.n	8006e5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0308 	and.w	r3, r3, #8
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d03a      	beq.n	8006efc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d019      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e8e:	4b17      	ldr	r3, [pc, #92]	@ (8006eec <HAL_RCC_OscConfig+0x274>)
 8006e90:	2201      	movs	r2, #1
 8006e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e94:	f7fe f99e 	bl	80051d4 <HAL_GetTick>
 8006e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e9a:	e008      	b.n	8006eae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e9c:	f7fe f99a 	bl	80051d4 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e160      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee4 <HAL_RCC_OscConfig+0x26c>)
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0f0      	beq.n	8006e9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006eba:	2001      	movs	r0, #1
 8006ebc:	f000 face 	bl	800745c <RCC_Delay>
 8006ec0:	e01c      	b.n	8006efc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8006eec <HAL_RCC_OscConfig+0x274>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ec8:	f7fe f984 	bl	80051d4 <HAL_GetTick>
 8006ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ece:	e00f      	b.n	8006ef0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ed0:	f7fe f980 	bl	80051d4 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d908      	bls.n	8006ef0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e146      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
 8006ee2:	bf00      	nop
 8006ee4:	40021000 	.word	0x40021000
 8006ee8:	42420000 	.word	0x42420000
 8006eec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ef0:	4b92      	ldr	r3, [pc, #584]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e9      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0304 	and.w	r3, r3, #4
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 80a6 	beq.w	8007056 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f0e:	4b8b      	ldr	r3, [pc, #556]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f10:	69db      	ldr	r3, [r3, #28]
 8006f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10d      	bne.n	8006f36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f1a:	4b88      	ldr	r3, [pc, #544]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f1c:	69db      	ldr	r3, [r3, #28]
 8006f1e:	4a87      	ldr	r2, [pc, #540]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f24:	61d3      	str	r3, [r2, #28]
 8006f26:	4b85      	ldr	r3, [pc, #532]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f28:	69db      	ldr	r3, [r3, #28]
 8006f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f2e:	60bb      	str	r3, [r7, #8]
 8006f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f32:	2301      	movs	r3, #1
 8006f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f36:	4b82      	ldr	r3, [pc, #520]	@ (8007140 <HAL_RCC_OscConfig+0x4c8>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d118      	bne.n	8006f74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f42:	4b7f      	ldr	r3, [pc, #508]	@ (8007140 <HAL_RCC_OscConfig+0x4c8>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a7e      	ldr	r2, [pc, #504]	@ (8007140 <HAL_RCC_OscConfig+0x4c8>)
 8006f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f4e:	f7fe f941 	bl	80051d4 <HAL_GetTick>
 8006f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f54:	e008      	b.n	8006f68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f56:	f7fe f93d 	bl	80051d4 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	2b64      	cmp	r3, #100	@ 0x64
 8006f62:	d901      	bls.n	8006f68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006f64:	2303      	movs	r3, #3
 8006f66:	e103      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f68:	4b75      	ldr	r3, [pc, #468]	@ (8007140 <HAL_RCC_OscConfig+0x4c8>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d0f0      	beq.n	8006f56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d106      	bne.n	8006f8a <HAL_RCC_OscConfig+0x312>
 8006f7c:	4b6f      	ldr	r3, [pc, #444]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	4a6e      	ldr	r2, [pc, #440]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f82:	f043 0301 	orr.w	r3, r3, #1
 8006f86:	6213      	str	r3, [r2, #32]
 8006f88:	e02d      	b.n	8006fe6 <HAL_RCC_OscConfig+0x36e>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10c      	bne.n	8006fac <HAL_RCC_OscConfig+0x334>
 8006f92:	4b6a      	ldr	r3, [pc, #424]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	4a69      	ldr	r2, [pc, #420]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006f98:	f023 0301 	bic.w	r3, r3, #1
 8006f9c:	6213      	str	r3, [r2, #32]
 8006f9e:	4b67      	ldr	r3, [pc, #412]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	4a66      	ldr	r2, [pc, #408]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fa4:	f023 0304 	bic.w	r3, r3, #4
 8006fa8:	6213      	str	r3, [r2, #32]
 8006faa:	e01c      	b.n	8006fe6 <HAL_RCC_OscConfig+0x36e>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	2b05      	cmp	r3, #5
 8006fb2:	d10c      	bne.n	8006fce <HAL_RCC_OscConfig+0x356>
 8006fb4:	4b61      	ldr	r3, [pc, #388]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	4a60      	ldr	r2, [pc, #384]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fba:	f043 0304 	orr.w	r3, r3, #4
 8006fbe:	6213      	str	r3, [r2, #32]
 8006fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	4a5d      	ldr	r2, [pc, #372]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fc6:	f043 0301 	orr.w	r3, r3, #1
 8006fca:	6213      	str	r3, [r2, #32]
 8006fcc:	e00b      	b.n	8006fe6 <HAL_RCC_OscConfig+0x36e>
 8006fce:	4b5b      	ldr	r3, [pc, #364]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	4a5a      	ldr	r2, [pc, #360]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fd4:	f023 0301 	bic.w	r3, r3, #1
 8006fd8:	6213      	str	r3, [r2, #32]
 8006fda:	4b58      	ldr	r3, [pc, #352]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	4a57      	ldr	r2, [pc, #348]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8006fe0:	f023 0304 	bic.w	r3, r3, #4
 8006fe4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d015      	beq.n	800701a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fee:	f7fe f8f1 	bl	80051d4 <HAL_GetTick>
 8006ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ff4:	e00a      	b.n	800700c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ff6:	f7fe f8ed 	bl	80051d4 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007004:	4293      	cmp	r3, r2
 8007006:	d901      	bls.n	800700c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007008:	2303      	movs	r3, #3
 800700a:	e0b1      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800700c:	4b4b      	ldr	r3, [pc, #300]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d0ee      	beq.n	8006ff6 <HAL_RCC_OscConfig+0x37e>
 8007018:	e014      	b.n	8007044 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800701a:	f7fe f8db 	bl	80051d4 <HAL_GetTick>
 800701e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007020:	e00a      	b.n	8007038 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007022:	f7fe f8d7 	bl	80051d4 <HAL_GetTick>
 8007026:	4602      	mov	r2, r0
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007030:	4293      	cmp	r3, r2
 8007032:	d901      	bls.n	8007038 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e09b      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007038:	4b40      	ldr	r3, [pc, #256]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1ee      	bne.n	8007022 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007044:	7dfb      	ldrb	r3, [r7, #23]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d105      	bne.n	8007056 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800704a:	4b3c      	ldr	r3, [pc, #240]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	4a3b      	ldr	r2, [pc, #236]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8007050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007054:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	69db      	ldr	r3, [r3, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	f000 8087 	beq.w	800716e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007060:	4b36      	ldr	r3, [pc, #216]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f003 030c 	and.w	r3, r3, #12
 8007068:	2b08      	cmp	r3, #8
 800706a:	d061      	beq.n	8007130 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	69db      	ldr	r3, [r3, #28]
 8007070:	2b02      	cmp	r3, #2
 8007072:	d146      	bne.n	8007102 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007074:	4b33      	ldr	r3, [pc, #204]	@ (8007144 <HAL_RCC_OscConfig+0x4cc>)
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800707a:	f7fe f8ab 	bl	80051d4 <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007080:	e008      	b.n	8007094 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007082:	f7fe f8a7 	bl	80051d4 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d901      	bls.n	8007094 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e06d      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007094:	4b29      	ldr	r3, [pc, #164]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1f0      	bne.n	8007082 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070a8:	d108      	bne.n	80070bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80070aa:	4b24      	ldr	r3, [pc, #144]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	4921      	ldr	r1, [pc, #132]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 80070b8:	4313      	orrs	r3, r2
 80070ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070bc:	4b1f      	ldr	r3, [pc, #124]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a19      	ldr	r1, [r3, #32]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070cc:	430b      	orrs	r3, r1
 80070ce:	491b      	ldr	r1, [pc, #108]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070d4:	4b1b      	ldr	r3, [pc, #108]	@ (8007144 <HAL_RCC_OscConfig+0x4cc>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070da:	f7fe f87b 	bl	80051d4 <HAL_GetTick>
 80070de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80070e0:	e008      	b.n	80070f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e2:	f7fe f877 	bl	80051d4 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d901      	bls.n	80070f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e03d      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80070f4:	4b11      	ldr	r3, [pc, #68]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d0f0      	beq.n	80070e2 <HAL_RCC_OscConfig+0x46a>
 8007100:	e035      	b.n	800716e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007102:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <HAL_RCC_OscConfig+0x4cc>)
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007108:	f7fe f864 	bl	80051d4 <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007110:	f7fe f860 	bl	80051d4 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b02      	cmp	r3, #2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e026      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007122:	4b06      	ldr	r3, [pc, #24]	@ (800713c <HAL_RCC_OscConfig+0x4c4>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1f0      	bne.n	8007110 <HAL_RCC_OscConfig+0x498>
 800712e:	e01e      	b.n	800716e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	69db      	ldr	r3, [r3, #28]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d107      	bne.n	8007148 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e019      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
 800713c:	40021000 	.word	0x40021000
 8007140:	40007000 	.word	0x40007000
 8007144:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007148:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <HAL_RCC_OscConfig+0x500>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	429a      	cmp	r2, r3
 800715a:	d106      	bne.n	800716a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007166:	429a      	cmp	r2, r3
 8007168:	d001      	beq.n	800716e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e000      	b.n	8007170 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3718      	adds	r7, #24
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	40021000 	.word	0x40021000

0800717c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d101      	bne.n	8007190 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e0d0      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007190:	4b6a      	ldr	r3, [pc, #424]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0307 	and.w	r3, r3, #7
 8007198:	683a      	ldr	r2, [r7, #0]
 800719a:	429a      	cmp	r2, r3
 800719c:	d910      	bls.n	80071c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800719e:	4b67      	ldr	r3, [pc, #412]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f023 0207 	bic.w	r2, r3, #7
 80071a6:	4965      	ldr	r1, [pc, #404]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071ae:	4b63      	ldr	r3, [pc, #396]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0307 	and.w	r3, r3, #7
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d001      	beq.n	80071c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e0b8      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0302 	and.w	r3, r3, #2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d020      	beq.n	800720e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d005      	beq.n	80071e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071d8:	4b59      	ldr	r3, [pc, #356]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	4a58      	ldr	r2, [pc, #352]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80071de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80071e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0308 	and.w	r3, r3, #8
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071f0:	4b53      	ldr	r3, [pc, #332]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	4a52      	ldr	r2, [pc, #328]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80071f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80071fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071fc:	4b50      	ldr	r3, [pc, #320]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	494d      	ldr	r1, [pc, #308]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 800720a:	4313      	orrs	r3, r2
 800720c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d040      	beq.n	800729c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d107      	bne.n	8007232 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007222:	4b47      	ldr	r3, [pc, #284]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d115      	bne.n	800725a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e07f      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	2b02      	cmp	r3, #2
 8007238:	d107      	bne.n	800724a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800723a:	4b41      	ldr	r3, [pc, #260]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d109      	bne.n	800725a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e073      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800724a:	4b3d      	ldr	r3, [pc, #244]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0302 	and.w	r3, r3, #2
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e06b      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800725a:	4b39      	ldr	r3, [pc, #228]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f023 0203 	bic.w	r2, r3, #3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	4936      	ldr	r1, [pc, #216]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 8007268:	4313      	orrs	r3, r2
 800726a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800726c:	f7fd ffb2 	bl	80051d4 <HAL_GetTick>
 8007270:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007272:	e00a      	b.n	800728a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007274:	f7fd ffae 	bl	80051d4 <HAL_GetTick>
 8007278:	4602      	mov	r2, r0
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007282:	4293      	cmp	r3, r2
 8007284:	d901      	bls.n	800728a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e053      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800728a:	4b2d      	ldr	r3, [pc, #180]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f003 020c 	and.w	r2, r3, #12
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	429a      	cmp	r2, r3
 800729a:	d1eb      	bne.n	8007274 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800729c:	4b27      	ldr	r3, [pc, #156]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0307 	and.w	r3, r3, #7
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d210      	bcs.n	80072cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072aa:	4b24      	ldr	r3, [pc, #144]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f023 0207 	bic.w	r2, r3, #7
 80072b2:	4922      	ldr	r1, [pc, #136]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072ba:	4b20      	ldr	r3, [pc, #128]	@ (800733c <HAL_RCC_ClockConfig+0x1c0>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d001      	beq.n	80072cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e032      	b.n	8007332 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0304 	and.w	r3, r3, #4
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d008      	beq.n	80072ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072d8:	4b19      	ldr	r3, [pc, #100]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	4916      	ldr	r1, [pc, #88]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d009      	beq.n	800730a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80072f6:	4b12      	ldr	r3, [pc, #72]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	490e      	ldr	r1, [pc, #56]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 8007306:	4313      	orrs	r3, r2
 8007308:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800730a:	f000 f821 	bl	8007350 <HAL_RCC_GetSysClockFreq>
 800730e:	4602      	mov	r2, r0
 8007310:	4b0b      	ldr	r3, [pc, #44]	@ (8007340 <HAL_RCC_ClockConfig+0x1c4>)
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	091b      	lsrs	r3, r3, #4
 8007316:	f003 030f 	and.w	r3, r3, #15
 800731a:	490a      	ldr	r1, [pc, #40]	@ (8007344 <HAL_RCC_ClockConfig+0x1c8>)
 800731c:	5ccb      	ldrb	r3, [r1, r3]
 800731e:	fa22 f303 	lsr.w	r3, r2, r3
 8007322:	4a09      	ldr	r2, [pc, #36]	@ (8007348 <HAL_RCC_ClockConfig+0x1cc>)
 8007324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007326:	4b09      	ldr	r3, [pc, #36]	@ (800734c <HAL_RCC_ClockConfig+0x1d0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4618      	mov	r0, r3
 800732c:	f7fd ff10 	bl	8005150 <HAL_InitTick>

  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40022000 	.word	0x40022000
 8007340:	40021000 	.word	0x40021000
 8007344:	0800cdd0 	.word	0x0800cdd0
 8007348:	20000000 	.word	0x20000000
 800734c:	20000004 	.word	0x20000004

08007350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	60fb      	str	r3, [r7, #12]
 800735a:	2300      	movs	r3, #0
 800735c:	60bb      	str	r3, [r7, #8]
 800735e:	2300      	movs	r3, #0
 8007360:	617b      	str	r3, [r7, #20]
 8007362:	2300      	movs	r3, #0
 8007364:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007366:	2300      	movs	r3, #0
 8007368:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800736a:	4b1e      	ldr	r3, [pc, #120]	@ (80073e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b04      	cmp	r3, #4
 8007378:	d002      	beq.n	8007380 <HAL_RCC_GetSysClockFreq+0x30>
 800737a:	2b08      	cmp	r3, #8
 800737c:	d003      	beq.n	8007386 <HAL_RCC_GetSysClockFreq+0x36>
 800737e:	e027      	b.n	80073d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007380:	4b19      	ldr	r3, [pc, #100]	@ (80073e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8007382:	613b      	str	r3, [r7, #16]
      break;
 8007384:	e027      	b.n	80073d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	0c9b      	lsrs	r3, r3, #18
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	4a17      	ldr	r2, [pc, #92]	@ (80073ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8007390:	5cd3      	ldrb	r3, [r2, r3]
 8007392:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d010      	beq.n	80073c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800739e:	4b11      	ldr	r3, [pc, #68]	@ (80073e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	0c5b      	lsrs	r3, r3, #17
 80073a4:	f003 0301 	and.w	r3, r3, #1
 80073a8:	4a11      	ldr	r2, [pc, #68]	@ (80073f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80073aa:	5cd3      	ldrb	r3, [r2, r3]
 80073ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a0d      	ldr	r2, [pc, #52]	@ (80073e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80073b2:	fb03 f202 	mul.w	r2, r3, r2
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073bc:	617b      	str	r3, [r7, #20]
 80073be:	e004      	b.n	80073ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a0c      	ldr	r2, [pc, #48]	@ (80073f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80073c4:	fb02 f303 	mul.w	r3, r2, r3
 80073c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	613b      	str	r3, [r7, #16]
      break;
 80073ce:	e002      	b.n	80073d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80073d0:	4b05      	ldr	r3, [pc, #20]	@ (80073e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80073d2:	613b      	str	r3, [r7, #16]
      break;
 80073d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073d6:	693b      	ldr	r3, [r7, #16]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	371c      	adds	r7, #28
 80073dc:	46bd      	mov	sp, r7
 80073de:	bc80      	pop	{r7}
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	40021000 	.word	0x40021000
 80073e8:	007a1200 	.word	0x007a1200
 80073ec:	0800cde8 	.word	0x0800cde8
 80073f0:	0800cdf8 	.word	0x0800cdf8
 80073f4:	003d0900 	.word	0x003d0900

080073f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073f8:	b480      	push	{r7}
 80073fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073fc:	4b02      	ldr	r3, [pc, #8]	@ (8007408 <HAL_RCC_GetHCLKFreq+0x10>)
 80073fe:	681b      	ldr	r3, [r3, #0]
}
 8007400:	4618      	mov	r0, r3
 8007402:	46bd      	mov	sp, r7
 8007404:	bc80      	pop	{r7}
 8007406:	4770      	bx	lr
 8007408:	20000000 	.word	0x20000000

0800740c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007410:	f7ff fff2 	bl	80073f8 <HAL_RCC_GetHCLKFreq>
 8007414:	4602      	mov	r2, r0
 8007416:	4b05      	ldr	r3, [pc, #20]	@ (800742c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	0a1b      	lsrs	r3, r3, #8
 800741c:	f003 0307 	and.w	r3, r3, #7
 8007420:	4903      	ldr	r1, [pc, #12]	@ (8007430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007422:	5ccb      	ldrb	r3, [r1, r3]
 8007424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007428:	4618      	mov	r0, r3
 800742a:	bd80      	pop	{r7, pc}
 800742c:	40021000 	.word	0x40021000
 8007430:	0800cde0 	.word	0x0800cde0

08007434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007438:	f7ff ffde 	bl	80073f8 <HAL_RCC_GetHCLKFreq>
 800743c:	4602      	mov	r2, r0
 800743e:	4b05      	ldr	r3, [pc, #20]	@ (8007454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	0adb      	lsrs	r3, r3, #11
 8007444:	f003 0307 	and.w	r3, r3, #7
 8007448:	4903      	ldr	r1, [pc, #12]	@ (8007458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800744a:	5ccb      	ldrb	r3, [r1, r3]
 800744c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007450:	4618      	mov	r0, r3
 8007452:	bd80      	pop	{r7, pc}
 8007454:	40021000 	.word	0x40021000
 8007458:	0800cde0 	.word	0x0800cde0

0800745c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007464:	4b0a      	ldr	r3, [pc, #40]	@ (8007490 <RCC_Delay+0x34>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a0a      	ldr	r2, [pc, #40]	@ (8007494 <RCC_Delay+0x38>)
 800746a:	fba2 2303 	umull	r2, r3, r2, r3
 800746e:	0a5b      	lsrs	r3, r3, #9
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	fb02 f303 	mul.w	r3, r2, r3
 8007476:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007478:	bf00      	nop
  }
  while (Delay --);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	1e5a      	subs	r2, r3, #1
 800747e:	60fa      	str	r2, [r7, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1f9      	bne.n	8007478 <RCC_Delay+0x1c>
}
 8007484:	bf00      	nop
 8007486:	bf00      	nop
 8007488:	3714      	adds	r7, #20
 800748a:	46bd      	mov	sp, r7
 800748c:	bc80      	pop	{r7}
 800748e:	4770      	bx	lr
 8007490:	20000000 	.word	0x20000000
 8007494:	10624dd3 	.word	0x10624dd3

08007498 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e076      	b.n	8007598 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d108      	bne.n	80074c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074ba:	d009      	beq.n	80074d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	61da      	str	r2, [r3, #28]
 80074c2:	e005      	b.n	80074d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d106      	bne.n	80074f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7fd fb80 	bl	8004bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007506:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007518:	431a      	orrs	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007522:	431a      	orrs	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	f003 0302 	and.w	r3, r3, #2
 800752c:	431a      	orrs	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	f003 0301 	and.w	r3, r3, #1
 8007536:	431a      	orrs	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	699b      	ldr	r3, [r3, #24]
 800753c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007540:	431a      	orrs	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	69db      	ldr	r3, [r3, #28]
 8007546:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800754a:	431a      	orrs	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007554:	ea42 0103 	orr.w	r1, r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	430a      	orrs	r2, r1
 8007566:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	0c1a      	lsrs	r2, r3, #16
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f002 0204 	and.w	r2, r2, #4
 8007576:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	69da      	ldr	r2, [r3, #28]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007586:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b088      	sub	sp, #32
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	4613      	mov	r3, r2
 80075ae:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075b0:	f7fd fe10 	bl	80051d4 <HAL_GetTick>
 80075b4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80075b6:	88fb      	ldrh	r3, [r7, #6]
 80075b8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d001      	beq.n	80075ca <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80075c6:	2302      	movs	r3, #2
 80075c8:	e12a      	b.n	8007820 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d002      	beq.n	80075d6 <HAL_SPI_Transmit+0x36>
 80075d0:	88fb      	ldrh	r3, [r7, #6]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e122      	b.n	8007820 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d101      	bne.n	80075e8 <HAL_SPI_Transmit+0x48>
 80075e4:	2302      	movs	r3, #2
 80075e6:	e11b      	b.n	8007820 <HAL_SPI_Transmit+0x280>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2203      	movs	r2, #3
 80075f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	88fa      	ldrh	r2, [r7, #6]
 8007608:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	88fa      	ldrh	r2, [r7, #6]
 800760e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007636:	d10f      	bne.n	8007658 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007646:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007656:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007662:	2b40      	cmp	r3, #64	@ 0x40
 8007664:	d007      	beq.n	8007676 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800767e:	d152      	bne.n	8007726 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d002      	beq.n	800768e <HAL_SPI_Transmit+0xee>
 8007688:	8b7b      	ldrh	r3, [r7, #26]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d145      	bne.n	800771a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007692:	881a      	ldrh	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769e:	1c9a      	adds	r2, r3, #2
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	3b01      	subs	r3, #1
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80076b2:	e032      	b.n	800771a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d112      	bne.n	80076e8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c6:	881a      	ldrh	r2, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d2:	1c9a      	adds	r2, r3, #2
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076dc:	b29b      	uxth	r3, r3
 80076de:	3b01      	subs	r3, #1
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80076e6:	e018      	b.n	800771a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076e8:	f7fd fd74 	bl	80051d4 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	683a      	ldr	r2, [r7, #0]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d803      	bhi.n	8007700 <HAL_SPI_Transmit+0x160>
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076fe:	d102      	bne.n	8007706 <HAL_SPI_Transmit+0x166>
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d109      	bne.n	800771a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2201      	movs	r2, #1
 800770a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e082      	b.n	8007820 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800771e:	b29b      	uxth	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1c7      	bne.n	80076b4 <HAL_SPI_Transmit+0x114>
 8007724:	e053      	b.n	80077ce <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d002      	beq.n	8007734 <HAL_SPI_Transmit+0x194>
 800772e:	8b7b      	ldrh	r3, [r7, #26]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d147      	bne.n	80077c4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	330c      	adds	r3, #12
 800773e:	7812      	ldrb	r2, [r2, #0]
 8007740:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007746:	1c5a      	adds	r2, r3, #1
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007750:	b29b      	uxth	r3, r3
 8007752:	3b01      	subs	r3, #1
 8007754:	b29a      	uxth	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800775a:	e033      	b.n	80077c4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	f003 0302 	and.w	r3, r3, #2
 8007766:	2b02      	cmp	r3, #2
 8007768:	d113      	bne.n	8007792 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	330c      	adds	r3, #12
 8007774:	7812      	ldrb	r2, [r2, #0]
 8007776:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007786:	b29b      	uxth	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007790:	e018      	b.n	80077c4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007792:	f7fd fd1f 	bl	80051d4 <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	683a      	ldr	r2, [r7, #0]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d803      	bhi.n	80077aa <HAL_SPI_Transmit+0x20a>
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a8:	d102      	bne.n	80077b0 <HAL_SPI_Transmit+0x210>
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e02d      	b.n	8007820 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1c6      	bne.n	800775c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077ce:	69fa      	ldr	r2, [r7, #28]
 80077d0:	6839      	ldr	r1, [r7, #0]
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f000 fbc4 	bl	8007f60 <SPI_EndRxTxTransaction>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d002      	beq.n	80077e4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2220      	movs	r2, #32
 80077e2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077ec:	2300      	movs	r3, #0
 80077ee:	617b      	str	r3, [r7, #20]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	617b      	str	r3, [r7, #20]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	617b      	str	r3, [r7, #20]
 8007800:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2201      	movs	r2, #1
 8007806:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007816:	2b00      	cmp	r3, #0
 8007818:	d001      	beq.n	800781e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e000      	b.n	8007820 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800781e:	2300      	movs	r3, #0
  }
}
 8007820:	4618      	mov	r0, r3
 8007822:	3720      	adds	r7, #32
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b088      	sub	sp, #32
 800782c:	af02      	add	r7, sp, #8
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	603b      	str	r3, [r7, #0]
 8007834:	4613      	mov	r3, r2
 8007836:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800783e:	b2db      	uxtb	r3, r3
 8007840:	2b01      	cmp	r3, #1
 8007842:	d001      	beq.n	8007848 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007844:	2302      	movs	r3, #2
 8007846:	e104      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007850:	d112      	bne.n	8007878 <HAL_SPI_Receive+0x50>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d10e      	bne.n	8007878 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2204      	movs	r2, #4
 800785e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007862:	88fa      	ldrh	r2, [r7, #6]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	4613      	mov	r3, r2
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	68b9      	ldr	r1, [r7, #8]
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 f8f3 	bl	8007a5a <HAL_SPI_TransmitReceive>
 8007874:	4603      	mov	r3, r0
 8007876:	e0ec      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007878:	f7fd fcac 	bl	80051d4 <HAL_GetTick>
 800787c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <HAL_SPI_Receive+0x62>
 8007884:	88fb      	ldrh	r3, [r7, #6]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d101      	bne.n	800788e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e0e1      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007894:	2b01      	cmp	r3, #1
 8007896:	d101      	bne.n	800789c <HAL_SPI_Receive+0x74>
 8007898:	2302      	movs	r3, #2
 800789a:	e0da      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2204      	movs	r2, #4
 80078a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	68ba      	ldr	r2, [r7, #8]
 80078b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	88fa      	ldrh	r2, [r7, #6]
 80078c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078ea:	d10f      	bne.n	800790c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800790a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007916:	2b40      	cmp	r3, #64	@ 0x40
 8007918:	d007      	beq.n	800792a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007928:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d170      	bne.n	8007a14 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007932:	e035      	b.n	80079a0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b01      	cmp	r3, #1
 8007940:	d115      	bne.n	800796e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f103 020c 	add.w	r2, r3, #12
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794e:	7812      	ldrb	r2, [r2, #0]
 8007950:	b2d2      	uxtb	r2, r2
 8007952:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007958:	1c5a      	adds	r2, r3, #1
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007962:	b29b      	uxth	r3, r3
 8007964:	3b01      	subs	r3, #1
 8007966:	b29a      	uxth	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800796c:	e018      	b.n	80079a0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800796e:	f7fd fc31 	bl	80051d4 <HAL_GetTick>
 8007972:	4602      	mov	r2, r0
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	1ad3      	subs	r3, r2, r3
 8007978:	683a      	ldr	r2, [r7, #0]
 800797a:	429a      	cmp	r2, r3
 800797c:	d803      	bhi.n	8007986 <HAL_SPI_Receive+0x15e>
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007984:	d102      	bne.n	800798c <HAL_SPI_Receive+0x164>
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d109      	bne.n	80079a0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e058      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1c4      	bne.n	8007934 <HAL_SPI_Receive+0x10c>
 80079aa:	e038      	b.n	8007a1e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d113      	bne.n	80079e2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68da      	ldr	r2, [r3, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c4:	b292      	uxth	r2, r2
 80079c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079cc:	1c9a      	adds	r2, r3, #2
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	b29a      	uxth	r2, r3
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80079e0:	e018      	b.n	8007a14 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079e2:	f7fd fbf7 	bl	80051d4 <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	683a      	ldr	r2, [r7, #0]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d803      	bhi.n	80079fa <HAL_SPI_Receive+0x1d2>
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f8:	d102      	bne.n	8007a00 <HAL_SPI_Receive+0x1d8>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d109      	bne.n	8007a14 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a10:	2303      	movs	r3, #3
 8007a12:	e01e      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d1c6      	bne.n	80079ac <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	68f8      	ldr	r0, [r7, #12]
 8007a24:	f000 fa4a 	bl	8007ebc <SPI_EndRxTransaction>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d002      	beq.n	8007a34 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2220      	movs	r2, #32
 8007a32:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d001      	beq.n	8007a50 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e000      	b.n	8007a52 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007a50:	2300      	movs	r3, #0
  }
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3718      	adds	r7, #24
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a5a:	b580      	push	{r7, lr}
 8007a5c:	b08a      	sub	sp, #40	@ 0x28
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	60f8      	str	r0, [r7, #12]
 8007a62:	60b9      	str	r1, [r7, #8]
 8007a64:	607a      	str	r2, [r7, #4]
 8007a66:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a6c:	f7fd fbb2 	bl	80051d4 <HAL_GetTick>
 8007a70:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a78:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007a80:	887b      	ldrh	r3, [r7, #2]
 8007a82:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a84:	7ffb      	ldrb	r3, [r7, #31]
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d00c      	beq.n	8007aa4 <HAL_SPI_TransmitReceive+0x4a>
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a90:	d106      	bne.n	8007aa0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d102      	bne.n	8007aa0 <HAL_SPI_TransmitReceive+0x46>
 8007a9a:	7ffb      	ldrb	r3, [r7, #31]
 8007a9c:	2b04      	cmp	r3, #4
 8007a9e:	d001      	beq.n	8007aa4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	e17f      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d005      	beq.n	8007ab6 <HAL_SPI_TransmitReceive+0x5c>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <HAL_SPI_TransmitReceive+0x5c>
 8007ab0:	887b      	ldrh	r3, [r7, #2]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e174      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d101      	bne.n	8007ac8 <HAL_SPI_TransmitReceive+0x6e>
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	e16d      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b04      	cmp	r3, #4
 8007ada:	d003      	beq.n	8007ae4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2205      	movs	r2, #5
 8007ae0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	887a      	ldrh	r2, [r7, #2]
 8007af4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	887a      	ldrh	r2, [r7, #2]
 8007afa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	68ba      	ldr	r2, [r7, #8]
 8007b00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	887a      	ldrh	r2, [r7, #2]
 8007b06:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	887a      	ldrh	r2, [r7, #2]
 8007b0c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2200      	movs	r2, #0
 8007b12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b24:	2b40      	cmp	r3, #64	@ 0x40
 8007b26:	d007      	beq.n	8007b38 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b40:	d17e      	bne.n	8007c40 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <HAL_SPI_TransmitReceive+0xf6>
 8007b4a:	8afb      	ldrh	r3, [r7, #22]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d16c      	bne.n	8007c2a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b54:	881a      	ldrh	r2, [r3, #0]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b60:	1c9a      	adds	r2, r3, #2
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b74:	e059      	b.n	8007c2a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d11b      	bne.n	8007bbc <HAL_SPI_TransmitReceive+0x162>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d016      	beq.n	8007bbc <HAL_SPI_TransmitReceive+0x162>
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d113      	bne.n	8007bbc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b98:	881a      	ldrh	r2, [r3, #0]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba4:	1c9a      	adds	r2, r3, #2
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	b29a      	uxth	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	f003 0301 	and.w	r3, r3, #1
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d119      	bne.n	8007bfe <HAL_SPI_TransmitReceive+0x1a4>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d014      	beq.n	8007bfe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68da      	ldr	r2, [r3, #12]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bde:	b292      	uxth	r2, r2
 8007be0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be6:	1c9a      	adds	r2, r3, #2
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007bfe:	f7fd fae9 	bl	80051d4 <HAL_GetTick>
 8007c02:	4602      	mov	r2, r0
 8007c04:	6a3b      	ldr	r3, [r7, #32]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d80d      	bhi.n	8007c2a <HAL_SPI_TransmitReceive+0x1d0>
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c14:	d009      	beq.n	8007c2a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	e0bc      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1a0      	bne.n	8007b76 <HAL_SPI_TransmitReceive+0x11c>
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d19b      	bne.n	8007b76 <HAL_SPI_TransmitReceive+0x11c>
 8007c3e:	e082      	b.n	8007d46 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d002      	beq.n	8007c4e <HAL_SPI_TransmitReceive+0x1f4>
 8007c48:	8afb      	ldrh	r3, [r7, #22]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d171      	bne.n	8007d32 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	330c      	adds	r3, #12
 8007c58:	7812      	ldrb	r2, [r2, #0]
 8007c5a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c60:	1c5a      	adds	r2, r3, #1
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c74:	e05d      	b.n	8007d32 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f003 0302 	and.w	r3, r3, #2
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d11c      	bne.n	8007cbe <HAL_SPI_TransmitReceive+0x264>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d017      	beq.n	8007cbe <HAL_SPI_TransmitReceive+0x264>
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d114      	bne.n	8007cbe <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	330c      	adds	r3, #12
 8007c9e:	7812      	ldrb	r2, [r2, #0]
 8007ca0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f003 0301 	and.w	r3, r3, #1
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d119      	bne.n	8007d00 <HAL_SPI_TransmitReceive+0x2a6>
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d014      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68da      	ldr	r2, [r3, #12]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce0:	b2d2      	uxtb	r2, r2
 8007ce2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce8:	1c5a      	adds	r2, r3, #1
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	3b01      	subs	r3, #1
 8007cf6:	b29a      	uxth	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d00:	f7fd fa68 	bl	80051d4 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	6a3b      	ldr	r3, [r7, #32]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d803      	bhi.n	8007d18 <HAL_SPI_TransmitReceive+0x2be>
 8007d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d16:	d102      	bne.n	8007d1e <HAL_SPI_TransmitReceive+0x2c4>
 8007d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d109      	bne.n	8007d32 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2201      	movs	r2, #1
 8007d22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e038      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d19c      	bne.n	8007c76 <HAL_SPI_TransmitReceive+0x21c>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d197      	bne.n	8007c76 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d46:	6a3a      	ldr	r2, [r7, #32]
 8007d48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f000 f908 	bl	8007f60 <SPI_EndRxTxTransaction>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d008      	beq.n	8007d68 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2220      	movs	r2, #32
 8007d5a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e01d      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d10a      	bne.n	8007d86 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d70:	2300      	movs	r3, #0
 8007d72:	613b      	str	r3, [r7, #16]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68db      	ldr	r3, [r3, #12]
 8007d7a:	613b      	str	r3, [r7, #16]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	613b      	str	r3, [r7, #16]
 8007d84:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d001      	beq.n	8007da2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e000      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007da2:	2300      	movs	r3, #0
  }
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3728      	adds	r7, #40	@ 0x28
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	603b      	str	r3, [r7, #0]
 8007db8:	4613      	mov	r3, r2
 8007dba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007dbc:	f7fd fa0a 	bl	80051d4 <HAL_GetTick>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc4:	1a9b      	subs	r3, r3, r2
 8007dc6:	683a      	ldr	r2, [r7, #0]
 8007dc8:	4413      	add	r3, r2
 8007dca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007dcc:	f7fd fa02 	bl	80051d4 <HAL_GetTick>
 8007dd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007dd2:	4b39      	ldr	r3, [pc, #228]	@ (8007eb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	015b      	lsls	r3, r3, #5
 8007dd8:	0d1b      	lsrs	r3, r3, #20
 8007dda:	69fa      	ldr	r2, [r7, #28]
 8007ddc:	fb02 f303 	mul.w	r3, r2, r3
 8007de0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007de2:	e054      	b.n	8007e8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dea:	d050      	beq.n	8007e8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dec:	f7fd f9f2 	bl	80051d4 <HAL_GetTick>
 8007df0:	4602      	mov	r2, r0
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	1ad3      	subs	r3, r2, r3
 8007df6:	69fa      	ldr	r2, [r7, #28]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d902      	bls.n	8007e02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d13d      	bne.n	8007e7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	685a      	ldr	r2, [r3, #4]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007e10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e1a:	d111      	bne.n	8007e40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e24:	d004      	beq.n	8007e30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e2e:	d107      	bne.n	8007e40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e48:	d10f      	bne.n	8007e6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e017      	b.n	8007eae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007e84:	2300      	movs	r3, #0
 8007e86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	4013      	ands	r3, r2
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	bf0c      	ite	eq
 8007e9e:	2301      	moveq	r3, #1
 8007ea0:	2300      	movne	r3, #0
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	79fb      	ldrb	r3, [r7, #7]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d19b      	bne.n	8007de4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3720      	adds	r7, #32
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000000 	.word	0x20000000

08007ebc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af02      	add	r7, sp, #8
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ed0:	d111      	bne.n	8007ef6 <SPI_EndRxTransaction+0x3a>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eda:	d004      	beq.n	8007ee6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ee4:	d107      	bne.n	8007ef6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ef4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007efe:	d117      	bne.n	8007f30 <SPI_EndRxTransaction+0x74>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f08:	d112      	bne.n	8007f30 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2200      	movs	r2, #0
 8007f12:	2101      	movs	r1, #1
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f7ff ff49 	bl	8007dac <SPI_WaitFlagStateUntilTimeout>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d01a      	beq.n	8007f56 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f24:	f043 0220 	orr.w	r2, r3, #32
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e013      	b.n	8007f58 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2200      	movs	r2, #0
 8007f38:	2180      	movs	r1, #128	@ 0x80
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f7ff ff36 	bl	8007dac <SPI_WaitFlagStateUntilTimeout>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d007      	beq.n	8007f56 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f4a:	f043 0220 	orr.w	r2, r3, #32
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e000      	b.n	8007f58 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af02      	add	r7, sp, #8
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	2201      	movs	r2, #1
 8007f74:	2102      	movs	r1, #2
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f7ff ff18 	bl	8007dac <SPI_WaitFlagStateUntilTimeout>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d007      	beq.n	8007f92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f86:	f043 0220 	orr.w	r2, r3, #32
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f8e:	2303      	movs	r3, #3
 8007f90:	e013      	b.n	8007fba <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	9300      	str	r3, [sp, #0]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	2180      	movs	r1, #128	@ 0x80
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f7ff ff05 	bl	8007dac <SPI_WaitFlagStateUntilTimeout>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d007      	beq.n	8007fb8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fac:	f043 0220 	orr.w	r2, r3, #32
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	e000      	b.n	8007fba <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b082      	sub	sp, #8
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d101      	bne.n	8007fd4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e041      	b.n	8008058 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d106      	bne.n	8007fee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7fc fe4b 	bl	8004c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2202      	movs	r2, #2
 8007ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	4619      	mov	r1, r3
 8008000:	4610      	mov	r0, r2
 8008002:	f000 f937 	bl	8008274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2201      	movs	r2, #1
 800800a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2201      	movs	r2, #1
 800801a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008074:	2b01      	cmp	r3, #1
 8008076:	d101      	bne.n	800807c <HAL_TIM_ConfigClockSource+0x1c>
 8008078:	2302      	movs	r3, #2
 800807a:	e0b4      	b.n	80081e6 <HAL_TIM_ConfigClockSource+0x186>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800809a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080b4:	d03e      	beq.n	8008134 <HAL_TIM_ConfigClockSource+0xd4>
 80080b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080ba:	f200 8087 	bhi.w	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080c2:	f000 8086 	beq.w	80081d2 <HAL_TIM_ConfigClockSource+0x172>
 80080c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ca:	d87f      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080cc:	2b70      	cmp	r3, #112	@ 0x70
 80080ce:	d01a      	beq.n	8008106 <HAL_TIM_ConfigClockSource+0xa6>
 80080d0:	2b70      	cmp	r3, #112	@ 0x70
 80080d2:	d87b      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080d4:	2b60      	cmp	r3, #96	@ 0x60
 80080d6:	d050      	beq.n	800817a <HAL_TIM_ConfigClockSource+0x11a>
 80080d8:	2b60      	cmp	r3, #96	@ 0x60
 80080da:	d877      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080dc:	2b50      	cmp	r3, #80	@ 0x50
 80080de:	d03c      	beq.n	800815a <HAL_TIM_ConfigClockSource+0xfa>
 80080e0:	2b50      	cmp	r3, #80	@ 0x50
 80080e2:	d873      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080e4:	2b40      	cmp	r3, #64	@ 0x40
 80080e6:	d058      	beq.n	800819a <HAL_TIM_ConfigClockSource+0x13a>
 80080e8:	2b40      	cmp	r3, #64	@ 0x40
 80080ea:	d86f      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080ec:	2b30      	cmp	r3, #48	@ 0x30
 80080ee:	d064      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x15a>
 80080f0:	2b30      	cmp	r3, #48	@ 0x30
 80080f2:	d86b      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	d060      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x15a>
 80080f8:	2b20      	cmp	r3, #32
 80080fa:	d867      	bhi.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d05c      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x15a>
 8008100:	2b10      	cmp	r3, #16
 8008102:	d05a      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x15a>
 8008104:	e062      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008116:	f000 fa23 	bl	8008560 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008128:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	68ba      	ldr	r2, [r7, #8]
 8008130:	609a      	str	r2, [r3, #8]
      break;
 8008132:	e04f      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008144:	f000 fa0c 	bl	8008560 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	689a      	ldr	r2, [r3, #8]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008156:	609a      	str	r2, [r3, #8]
      break;
 8008158:	e03c      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008166:	461a      	mov	r2, r3
 8008168:	f000 f983 	bl	8008472 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2150      	movs	r1, #80	@ 0x50
 8008172:	4618      	mov	r0, r3
 8008174:	f000 f9da 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8008178:	e02c      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008186:	461a      	mov	r2, r3
 8008188:	f000 f9a1 	bl	80084ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2160      	movs	r1, #96	@ 0x60
 8008192:	4618      	mov	r0, r3
 8008194:	f000 f9ca 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 8008198:	e01c      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081a6:	461a      	mov	r2, r3
 80081a8:	f000 f963 	bl	8008472 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2140      	movs	r1, #64	@ 0x40
 80081b2:	4618      	mov	r0, r3
 80081b4:	f000 f9ba 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 80081b8:	e00c      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4619      	mov	r1, r3
 80081c4:	4610      	mov	r0, r2
 80081c6:	f000 f9b1 	bl	800852c <TIM_ITRx_SetConfig>
      break;
 80081ca:	e003      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	73fb      	strb	r3, [r7, #15]
      break;
 80081d0:	e000      	b.n	80081d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80081d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b082      	sub	sp, #8
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
 80081f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d101      	bne.n	8008206 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008202:	2302      	movs	r3, #2
 8008204:	e031      	b.n	800826a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2202      	movs	r2, #2
 8008212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008216:	6839      	ldr	r1, [r7, #0]
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f899 	bl	8008350 <TIM_SlaveTimer_SetConfig>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d009      	beq.n	8008238 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e018      	b.n	800826a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008246:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008256:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a2f      	ldr	r2, [pc, #188]	@ (8008344 <TIM_Base_SetConfig+0xd0>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00b      	beq.n	80082a4 <TIM_Base_SetConfig+0x30>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008292:	d007      	beq.n	80082a4 <TIM_Base_SetConfig+0x30>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a2c      	ldr	r2, [pc, #176]	@ (8008348 <TIM_Base_SetConfig+0xd4>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d003      	beq.n	80082a4 <TIM_Base_SetConfig+0x30>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a2b      	ldr	r2, [pc, #172]	@ (800834c <TIM_Base_SetConfig+0xd8>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d108      	bne.n	80082b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a22      	ldr	r2, [pc, #136]	@ (8008344 <TIM_Base_SetConfig+0xd0>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d00b      	beq.n	80082d6 <TIM_Base_SetConfig+0x62>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082c4:	d007      	beq.n	80082d6 <TIM_Base_SetConfig+0x62>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a1f      	ldr	r2, [pc, #124]	@ (8008348 <TIM_Base_SetConfig+0xd4>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d003      	beq.n	80082d6 <TIM_Base_SetConfig+0x62>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a1e      	ldr	r2, [pc, #120]	@ (800834c <TIM_Base_SetConfig+0xd8>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d108      	bne.n	80082e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a0d      	ldr	r2, [pc, #52]	@ (8008344 <TIM_Base_SetConfig+0xd0>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d103      	bne.n	800831c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	691a      	ldr	r2, [r3, #16]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	2b00      	cmp	r3, #0
 800832c:	d005      	beq.n	800833a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	f023 0201 	bic.w	r2, r3, #1
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	611a      	str	r2, [r3, #16]
  }
}
 800833a:	bf00      	nop
 800833c:	3714      	adds	r7, #20
 800833e:	46bd      	mov	sp, r7
 8008340:	bc80      	pop	{r7}
 8008342:	4770      	bx	lr
 8008344:	40012c00 	.word	0x40012c00
 8008348:	40000400 	.word	0x40000400
 800834c:	40000800 	.word	0x40000800

08008350 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800836c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	693a      	ldr	r2, [r7, #16]
 8008374:	4313      	orrs	r3, r2
 8008376:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	f023 0307 	bic.w	r3, r3, #7
 800837e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	4313      	orrs	r3, r2
 8008388:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	2b70      	cmp	r3, #112	@ 0x70
 8008398:	d01a      	beq.n	80083d0 <TIM_SlaveTimer_SetConfig+0x80>
 800839a:	2b70      	cmp	r3, #112	@ 0x70
 800839c:	d860      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 800839e:	2b60      	cmp	r3, #96	@ 0x60
 80083a0:	d054      	beq.n	800844c <TIM_SlaveTimer_SetConfig+0xfc>
 80083a2:	2b60      	cmp	r3, #96	@ 0x60
 80083a4:	d85c      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 80083a6:	2b50      	cmp	r3, #80	@ 0x50
 80083a8:	d046      	beq.n	8008438 <TIM_SlaveTimer_SetConfig+0xe8>
 80083aa:	2b50      	cmp	r3, #80	@ 0x50
 80083ac:	d858      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 80083ae:	2b40      	cmp	r3, #64	@ 0x40
 80083b0:	d019      	beq.n	80083e6 <TIM_SlaveTimer_SetConfig+0x96>
 80083b2:	2b40      	cmp	r3, #64	@ 0x40
 80083b4:	d854      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 80083b6:	2b30      	cmp	r3, #48	@ 0x30
 80083b8:	d055      	beq.n	8008466 <TIM_SlaveTimer_SetConfig+0x116>
 80083ba:	2b30      	cmp	r3, #48	@ 0x30
 80083bc:	d850      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d051      	beq.n	8008466 <TIM_SlaveTimer_SetConfig+0x116>
 80083c2:	2b20      	cmp	r3, #32
 80083c4:	d84c      	bhi.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d04d      	beq.n	8008466 <TIM_SlaveTimer_SetConfig+0x116>
 80083ca:	2b10      	cmp	r3, #16
 80083cc:	d04b      	beq.n	8008466 <TIM_SlaveTimer_SetConfig+0x116>
 80083ce:	e047      	b.n	8008460 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80083e0:	f000 f8be 	bl	8008560 <TIM_ETR_SetConfig>
      break;
 80083e4:	e040      	b.n	8008468 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b05      	cmp	r3, #5
 80083ec:	d101      	bne.n	80083f2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e03b      	b.n	800846a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	6a1b      	ldr	r3, [r3, #32]
 80083f8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	6a1a      	ldr	r2, [r3, #32]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 0201 	bic.w	r2, r2, #1
 8008408:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	699b      	ldr	r3, [r3, #24]
 8008410:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008418:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	011b      	lsls	r3, r3, #4
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	4313      	orrs	r3, r2
 8008424:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	621a      	str	r2, [r3, #32]
      break;
 8008436:	e017      	b.n	8008468 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008444:	461a      	mov	r2, r3
 8008446:	f000 f814 	bl	8008472 <TIM_TI1_ConfigInputStage>
      break;
 800844a:	e00d      	b.n	8008468 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008458:	461a      	mov	r2, r3
 800845a:	f000 f838 	bl	80084ce <TIM_TI2_ConfigInputStage>
      break;
 800845e:	e003      	b.n	8008468 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	75fb      	strb	r3, [r7, #23]
      break;
 8008464:	e000      	b.n	8008468 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008466:	bf00      	nop
  }

  return status;
 8008468:	7dfb      	ldrb	r3, [r7, #23]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3718      	adds	r7, #24
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008472:	b480      	push	{r7}
 8008474:	b087      	sub	sp, #28
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6a1b      	ldr	r3, [r3, #32]
 8008488:	f023 0201 	bic.w	r2, r3, #1
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	699b      	ldr	r3, [r3, #24]
 8008494:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800849c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	011b      	lsls	r3, r3, #4
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	f023 030a 	bic.w	r3, r3, #10
 80084ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	621a      	str	r2, [r3, #32]
}
 80084c4:	bf00      	nop
 80084c6:	371c      	adds	r7, #28
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bc80      	pop	{r7}
 80084cc:	4770      	bx	lr

080084ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b087      	sub	sp, #28
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	60f8      	str	r0, [r7, #12]
 80084d6:	60b9      	str	r1, [r7, #8]
 80084d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a1b      	ldr	r3, [r3, #32]
 80084de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6a1b      	ldr	r3, [r3, #32]
 80084e4:	f023 0210 	bic.w	r2, r3, #16
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	699b      	ldr	r3, [r3, #24]
 80084f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	031b      	lsls	r3, r3, #12
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	4313      	orrs	r3, r2
 8008502:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800850a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	011b      	lsls	r3, r3, #4
 8008510:	697a      	ldr	r2, [r7, #20]
 8008512:	4313      	orrs	r3, r2
 8008514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	621a      	str	r2, [r3, #32]
}
 8008522:	bf00      	nop
 8008524:	371c      	adds	r7, #28
 8008526:	46bd      	mov	sp, r7
 8008528:	bc80      	pop	{r7}
 800852a:	4770      	bx	lr

0800852c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008542:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	4313      	orrs	r3, r2
 800854a:	f043 0307 	orr.w	r3, r3, #7
 800854e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	609a      	str	r2, [r3, #8]
}
 8008556:	bf00      	nop
 8008558:	3714      	adds	r7, #20
 800855a:	46bd      	mov	sp, r7
 800855c:	bc80      	pop	{r7}
 800855e:	4770      	bx	lr

08008560 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008560:	b480      	push	{r7}
 8008562:	b087      	sub	sp, #28
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800857a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	021a      	lsls	r2, r3, #8
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	431a      	orrs	r2, r3
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	4313      	orrs	r3, r2
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	4313      	orrs	r3, r2
 800858c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	609a      	str	r2, [r3, #8]
}
 8008594:	bf00      	nop
 8008596:	371c      	adds	r7, #28
 8008598:	46bd      	mov	sp, r7
 800859a:	bc80      	pop	{r7}
 800859c:	4770      	bx	lr
	...

080085a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085b4:	2302      	movs	r3, #2
 80085b6:	e046      	b.n	8008646 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a16      	ldr	r2, [pc, #88]	@ (8008650 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d00e      	beq.n	800861a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008604:	d009      	beq.n	800861a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a12      	ldr	r2, [pc, #72]	@ (8008654 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d004      	beq.n	800861a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a10      	ldr	r2, [pc, #64]	@ (8008658 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d10c      	bne.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008620:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	4313      	orrs	r3, r2
 800862a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	68ba      	ldr	r2, [r7, #8]
 8008632:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3714      	adds	r7, #20
 800864a:	46bd      	mov	sp, r7
 800864c:	bc80      	pop	{r7}
 800864e:	4770      	bx	lr
 8008650:	40012c00 	.word	0x40012c00
 8008654:	40000400 	.word	0x40000400
 8008658:	40000800 	.word	0x40000800

0800865c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d101      	bne.n	800866e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e042      	b.n	80086f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008674:	b2db      	uxtb	r3, r3
 8008676:	2b00      	cmp	r3, #0
 8008678:	d106      	bne.n	8008688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7fc fb1c 	bl	8004cc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2224      	movs	r2, #36	@ 0x24
 800868c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68da      	ldr	r2, [r3, #12]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800869e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 fde5 	bl	8009270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	691a      	ldr	r2, [r3, #16]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	695a      	ldr	r2, [r3, #20]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80086c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68da      	ldr	r2, [r3, #12]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2220      	movs	r2, #32
 80086e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2220      	movs	r2, #32
 80086e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3708      	adds	r7, #8
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b08a      	sub	sp, #40	@ 0x28
 8008700:	af02      	add	r7, sp, #8
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	603b      	str	r3, [r7, #0]
 8008708:	4613      	mov	r3, r2
 800870a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800870c:	2300      	movs	r3, #0
 800870e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b20      	cmp	r3, #32
 800871a:	d175      	bne.n	8008808 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <HAL_UART_Transmit+0x2c>
 8008722:	88fb      	ldrh	r3, [r7, #6]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d101      	bne.n	800872c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	e06e      	b.n	800880a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2221      	movs	r2, #33	@ 0x21
 8008736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800873a:	f7fc fd4b 	bl	80051d4 <HAL_GetTick>
 800873e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	88fa      	ldrh	r2, [r7, #6]
 8008744:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	88fa      	ldrh	r2, [r7, #6]
 800874a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008754:	d108      	bne.n	8008768 <HAL_UART_Transmit+0x6c>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	691b      	ldr	r3, [r3, #16]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d104      	bne.n	8008768 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800875e:	2300      	movs	r3, #0
 8008760:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	61bb      	str	r3, [r7, #24]
 8008766:	e003      	b.n	8008770 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800876c:	2300      	movs	r3, #0
 800876e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008770:	e02e      	b.n	80087d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	2200      	movs	r2, #0
 800877a:	2180      	movs	r1, #128	@ 0x80
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 fb49 	bl	8008e14 <UART_WaitOnFlagUntilTimeout>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d005      	beq.n	8008794 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2220      	movs	r2, #32
 800878c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e03a      	b.n	800880a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d10b      	bne.n	80087b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	881b      	ldrh	r3, [r3, #0]
 800879e:	461a      	mov	r2, r3
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	3302      	adds	r3, #2
 80087ae:	61bb      	str	r3, [r7, #24]
 80087b0:	e007      	b.n	80087c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	781a      	ldrb	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	3301      	adds	r3, #1
 80087c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	3b01      	subs	r3, #1
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1cb      	bne.n	8008772 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2200      	movs	r2, #0
 80087e2:	2140      	movs	r1, #64	@ 0x40
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f000 fb15 	bl	8008e14 <UART_WaitOnFlagUntilTimeout>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d005      	beq.n	80087fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2220      	movs	r2, #32
 80087f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e006      	b.n	800880a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2220      	movs	r2, #32
 8008800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008804:	2300      	movs	r3, #0
 8008806:	e000      	b.n	800880a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008808:	2302      	movs	r3, #2
  }
}
 800880a:	4618      	mov	r0, r3
 800880c:	3720      	adds	r7, #32
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008812:	b480      	push	{r7}
 8008814:	b085      	sub	sp, #20
 8008816:	af00      	add	r7, sp, #0
 8008818:	60f8      	str	r0, [r7, #12]
 800881a:	60b9      	str	r1, [r7, #8]
 800881c:	4613      	mov	r3, r2
 800881e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b20      	cmp	r3, #32
 800882a:	d121      	bne.n	8008870 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d002      	beq.n	8008838 <HAL_UART_Transmit_IT+0x26>
 8008832:	88fb      	ldrh	r3, [r7, #6]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e01a      	b.n	8008872 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	68ba      	ldr	r2, [r7, #8]
 8008840:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	88fa      	ldrh	r2, [r7, #6]
 8008846:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	88fa      	ldrh	r2, [r7, #6]
 800884c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2221      	movs	r2, #33	@ 0x21
 8008858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800886a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	e000      	b.n	8008872 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008870:	2302      	movs	r3, #2
  }
}
 8008872:	4618      	mov	r0, r3
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	bc80      	pop	{r7}
 800887a:	4770      	bx	lr

0800887c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	4613      	mov	r3, r2
 8008888:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b20      	cmp	r3, #32
 8008894:	d112      	bne.n	80088bc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d002      	beq.n	80088a2 <HAL_UART_Receive_IT+0x26>
 800889c:	88fb      	ldrh	r3, [r7, #6]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e00b      	b.n	80088be <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80088ac:	88fb      	ldrh	r3, [r7, #6]
 80088ae:	461a      	mov	r2, r3
 80088b0:	68b9      	ldr	r1, [r7, #8]
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	f000 fb07 	bl	8008ec6 <UART_Start_Receive_IT>
 80088b8:	4603      	mov	r3, r0
 80088ba:	e000      	b.n	80088be <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80088bc:	2302      	movs	r3, #2
  }
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
	...

080088c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b0ba      	sub	sp, #232	@ 0xe8
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	695b      	ldr	r3, [r3, #20]
 80088ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80088f4:	2300      	movs	r3, #0
 80088f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088fe:	f003 030f 	and.w	r3, r3, #15
 8008902:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008906:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800890a:	2b00      	cmp	r3, #0
 800890c:	d10f      	bne.n	800892e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800890e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008912:	f003 0320 	and.w	r3, r3, #32
 8008916:	2b00      	cmp	r3, #0
 8008918:	d009      	beq.n	800892e <HAL_UART_IRQHandler+0x66>
 800891a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800891e:	f003 0320 	and.w	r3, r3, #32
 8008922:	2b00      	cmp	r3, #0
 8008924:	d003      	beq.n	800892e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fbe3 	bl	80090f2 <UART_Receive_IT>
      return;
 800892c:	e25b      	b.n	8008de6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800892e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008932:	2b00      	cmp	r3, #0
 8008934:	f000 80de 	beq.w	8008af4 <HAL_UART_IRQHandler+0x22c>
 8008938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800893c:	f003 0301 	and.w	r3, r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d106      	bne.n	8008952 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008948:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800894c:	2b00      	cmp	r3, #0
 800894e:	f000 80d1 	beq.w	8008af4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008956:	f003 0301 	and.w	r3, r3, #1
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00b      	beq.n	8008976 <HAL_UART_IRQHandler+0xae>
 800895e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008966:	2b00      	cmp	r3, #0
 8008968:	d005      	beq.n	8008976 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800896e:	f043 0201 	orr.w	r2, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	d00b      	beq.n	800899a <HAL_UART_IRQHandler+0xd2>
 8008982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008986:	f003 0301 	and.w	r3, r3, #1
 800898a:	2b00      	cmp	r3, #0
 800898c:	d005      	beq.n	800899a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008992:	f043 0202 	orr.w	r2, r3, #2
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800899a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800899e:	f003 0302 	and.w	r3, r3, #2
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00b      	beq.n	80089be <HAL_UART_IRQHandler+0xf6>
 80089a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d005      	beq.n	80089be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b6:	f043 0204 	orr.w	r2, r3, #4
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c2:	f003 0308 	and.w	r3, r3, #8
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d011      	beq.n	80089ee <HAL_UART_IRQHandler+0x126>
 80089ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089ce:	f003 0320 	and.w	r3, r3, #32
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d105      	bne.n	80089e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80089d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d005      	beq.n	80089ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089e6:	f043 0208 	orr.w	r2, r3, #8
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 81f2 	beq.w	8008ddc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089fc:	f003 0320 	and.w	r3, r3, #32
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d008      	beq.n	8008a16 <HAL_UART_IRQHandler+0x14e>
 8008a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a08:	f003 0320 	and.w	r3, r3, #32
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d002      	beq.n	8008a16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fb6e 	bl	80090f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	695b      	ldr	r3, [r3, #20]
 8008a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	bf14      	ite	ne
 8008a24:	2301      	movne	r3, #1
 8008a26:	2300      	moveq	r3, #0
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a32:	f003 0308 	and.w	r3, r3, #8
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d103      	bne.n	8008a42 <HAL_UART_IRQHandler+0x17a>
 8008a3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d04f      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fa78 	bl	8008f38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	695b      	ldr	r3, [r3, #20]
 8008a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d041      	beq.n	8008ada <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3314      	adds	r3, #20
 8008a5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a64:	e853 3f00 	ldrex	r3, [r3]
 8008a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	3314      	adds	r3, #20
 8008a7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a92:	e841 2300 	strex	r3, r2, [r1]
 8008a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1d9      	bne.n	8008a56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d013      	beq.n	8008ad2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aae:	4a7e      	ldr	r2, [pc, #504]	@ (8008ca8 <HAL_UART_IRQHandler+0x3e0>)
 8008ab0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fc fd5e 	bl	8005578 <HAL_DMA_Abort_IT>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d016      	beq.n	8008af0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008acc:	4610      	mov	r0, r2
 8008ace:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad0:	e00e      	b.n	8008af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f98a 	bl	8008dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad8:	e00a      	b.n	8008af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f986 	bl	8008dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae0:	e006      	b.n	8008af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f982 	bl	8008dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008aee:	e175      	b.n	8008ddc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008af0:	bf00      	nop
    return;
 8008af2:	e173      	b.n	8008ddc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	f040 814f 	bne.w	8008d9c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b02:	f003 0310 	and.w	r3, r3, #16
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 8148 	beq.w	8008d9c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b10:	f003 0310 	and.w	r3, r3, #16
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 8141 	beq.w	8008d9c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	60bb      	str	r3, [r7, #8]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	60bb      	str	r3, [r7, #8]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	60bb      	str	r3, [r7, #8]
 8008b2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	695b      	ldr	r3, [r3, #20]
 8008b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f000 80b6 	beq.w	8008cac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 8145 	beq.w	8008de0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	f080 813e 	bcs.w	8008de0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	2b20      	cmp	r3, #32
 8008b74:	f000 8088 	beq.w	8008c88 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	330c      	adds	r3, #12
 8008b7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b86:	e853 3f00 	ldrex	r3, [r3]
 8008b8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	330c      	adds	r3, #12
 8008ba0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008ba4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ba8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008bb0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008bb4:	e841 2300 	strex	r3, r2, [r1]
 8008bb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008bbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d1d9      	bne.n	8008b78 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	3314      	adds	r3, #20
 8008bca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bce:	e853 3f00 	ldrex	r3, [r3]
 8008bd2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008bd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bd6:	f023 0301 	bic.w	r3, r3, #1
 8008bda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	3314      	adds	r3, #20
 8008be4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008be8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bf0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bf4:	e841 2300 	strex	r3, r2, [r1]
 8008bf8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1e1      	bne.n	8008bc4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	3314      	adds	r3, #20
 8008c06:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c0a:	e853 3f00 	ldrex	r3, [r3]
 8008c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	3314      	adds	r3, #20
 8008c20:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c24:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c28:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c2c:	e841 2300 	strex	r3, r2, [r1]
 8008c30:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1e3      	bne.n	8008c00 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2220      	movs	r2, #32
 8008c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	330c      	adds	r3, #12
 8008c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c58:	f023 0310 	bic.w	r3, r3, #16
 8008c5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	330c      	adds	r3, #12
 8008c66:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008c6a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008c6c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c72:	e841 2300 	strex	r3, r2, [r1]
 8008c76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1e3      	bne.n	8008c46 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7fc fc3c 	bl	8005500 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f8ad 	bl	8008dfe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ca4:	e09c      	b.n	8008de0 <HAL_UART_IRQHandler+0x518>
 8008ca6:	bf00      	nop
 8008ca8:	08008ffd 	.word	0x08008ffd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	1ad3      	subs	r3, r2, r3
 8008cb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f000 808e 	beq.w	8008de4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008cc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f000 8089 	beq.w	8008de4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	330c      	adds	r3, #12
 8008cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cdc:	e853 3f00 	ldrex	r3, [r3]
 8008ce0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ce4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ce8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	330c      	adds	r3, #12
 8008cf2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008cf6:	647a      	str	r2, [r7, #68]	@ 0x44
 8008cf8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1e3      	bne.n	8008cd2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	3314      	adds	r3, #20
 8008d10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d14:	e853 3f00 	ldrex	r3, [r3]
 8008d18:	623b      	str	r3, [r7, #32]
   return(result);
 8008d1a:	6a3b      	ldr	r3, [r7, #32]
 8008d1c:	f023 0301 	bic.w	r3, r3, #1
 8008d20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3314      	adds	r3, #20
 8008d2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d36:	e841 2300 	strex	r3, r2, [r1]
 8008d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1e3      	bne.n	8008d0a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	330c      	adds	r3, #12
 8008d56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	e853 3f00 	ldrex	r3, [r3]
 8008d5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f023 0310 	bic.w	r3, r3, #16
 8008d66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	330c      	adds	r3, #12
 8008d70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008d74:	61fa      	str	r2, [r7, #28]
 8008d76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d78:	69b9      	ldr	r1, [r7, #24]
 8008d7a:	69fa      	ldr	r2, [r7, #28]
 8008d7c:	e841 2300 	strex	r3, r2, [r1]
 8008d80:	617b      	str	r3, [r7, #20]
   return(result);
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d1e3      	bne.n	8008d50 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2202      	movs	r2, #2
 8008d8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d92:	4619      	mov	r1, r3
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f832 	bl	8008dfe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d9a:	e023      	b.n	8008de4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d009      	beq.n	8008dbc <HAL_UART_IRQHandler+0x4f4>
 8008da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d003      	beq.n	8008dbc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 f935 	bl	8009024 <UART_Transmit_IT>
    return;
 8008dba:	e014      	b.n	8008de6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00e      	beq.n	8008de6 <HAL_UART_IRQHandler+0x51e>
 8008dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d008      	beq.n	8008de6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 f974 	bl	80090c2 <UART_EndTransmit_IT>
    return;
 8008dda:	e004      	b.n	8008de6 <HAL_UART_IRQHandler+0x51e>
    return;
 8008ddc:	bf00      	nop
 8008dde:	e002      	b.n	8008de6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008de0:	bf00      	nop
 8008de2:	e000      	b.n	8008de6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008de4:	bf00      	nop
  }
}
 8008de6:	37e8      	adds	r7, #232	@ 0xe8
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bc80      	pop	{r7}
 8008dfc:	4770      	bx	lr

08008dfe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008dfe:	b480      	push	{r7}
 8008e00:	b083      	sub	sp, #12
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
 8008e06:	460b      	mov	r3, r1
 8008e08:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e0a:	bf00      	nop
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bc80      	pop	{r7}
 8008e12:	4770      	bx	lr

08008e14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b086      	sub	sp, #24
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	603b      	str	r3, [r7, #0]
 8008e20:	4613      	mov	r3, r2
 8008e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e24:	e03b      	b.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2c:	d037      	beq.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e2e:	f7fc f9d1 	bl	80051d4 <HAL_GetTick>
 8008e32:	4602      	mov	r2, r0
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	1ad3      	subs	r3, r2, r3
 8008e38:	6a3a      	ldr	r2, [r7, #32]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d302      	bcc.n	8008e44 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e3e:	6a3b      	ldr	r3, [r7, #32]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d101      	bne.n	8008e48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e44:	2303      	movs	r3, #3
 8008e46:	e03a      	b.n	8008ebe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68db      	ldr	r3, [r3, #12]
 8008e4e:	f003 0304 	and.w	r3, r3, #4
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d023      	beq.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b80      	cmp	r3, #128	@ 0x80
 8008e5a:	d020      	beq.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	2b40      	cmp	r3, #64	@ 0x40
 8008e60:	d01d      	beq.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 0308 	and.w	r3, r3, #8
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d116      	bne.n	8008e9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008e70:	2300      	movs	r3, #0
 8008e72:	617b      	str	r3, [r7, #20]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	617b      	str	r3, [r7, #20]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	617b      	str	r3, [r7, #20]
 8008e84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e86:	68f8      	ldr	r0, [r7, #12]
 8008e88:	f000 f856 	bl	8008f38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2208      	movs	r2, #8
 8008e90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e00f      	b.n	8008ebe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	bf0c      	ite	eq
 8008eae:	2301      	moveq	r3, #1
 8008eb0:	2300      	movne	r3, #0
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	79fb      	ldrb	r3, [r7, #7]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d0b4      	beq.n	8008e26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3718      	adds	r7, #24
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}

08008ec6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ec6:	b480      	push	{r7}
 8008ec8:	b085      	sub	sp, #20
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	60f8      	str	r0, [r7, #12]
 8008ece:	60b9      	str	r1, [r7, #8]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	88fa      	ldrh	r2, [r7, #6]
 8008ede:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	88fa      	ldrh	r2, [r7, #6]
 8008ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2222      	movs	r2, #34	@ 0x22
 8008ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d007      	beq.n	8008f0c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f0a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	695a      	ldr	r2, [r3, #20]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f042 0201 	orr.w	r2, r2, #1
 8008f1a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68da      	ldr	r2, [r3, #12]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f042 0220 	orr.w	r2, r2, #32
 8008f2a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3714      	adds	r7, #20
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bc80      	pop	{r7}
 8008f36:	4770      	bx	lr

08008f38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b095      	sub	sp, #84	@ 0x54
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	330c      	adds	r3, #12
 8008f46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f4a:	e853 3f00 	ldrex	r3, [r3]
 8008f4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	330c      	adds	r3, #12
 8008f5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f60:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f68:	e841 2300 	strex	r3, r2, [r1]
 8008f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e5      	bne.n	8008f40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	3314      	adds	r3, #20
 8008f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7c:	6a3b      	ldr	r3, [r7, #32]
 8008f7e:	e853 3f00 	ldrex	r3, [r3]
 8008f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	f023 0301 	bic.w	r3, r3, #1
 8008f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3314      	adds	r3, #20
 8008f92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f9c:	e841 2300 	strex	r3, r2, [r1]
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d1e5      	bne.n	8008f74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d119      	bne.n	8008fe4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	330c      	adds	r3, #12
 8008fb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	e853 3f00 	ldrex	r3, [r3]
 8008fbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	f023 0310 	bic.w	r3, r3, #16
 8008fc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	330c      	adds	r3, #12
 8008fce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008fd0:	61ba      	str	r2, [r7, #24]
 8008fd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd4:	6979      	ldr	r1, [r7, #20]
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	e841 2300 	strex	r3, r2, [r1]
 8008fdc:	613b      	str	r3, [r7, #16]
   return(result);
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d1e5      	bne.n	8008fb0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008ff2:	bf00      	nop
 8008ff4:	3754      	adds	r7, #84	@ 0x54
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bc80      	pop	{r7}
 8008ffa:	4770      	bx	lr

08008ffc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009008:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f7ff fee8 	bl	8008dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800901c:	bf00      	nop
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009032:	b2db      	uxtb	r3, r3
 8009034:	2b21      	cmp	r3, #33	@ 0x21
 8009036:	d13e      	bne.n	80090b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009040:	d114      	bne.n	800906c <UART_Transmit_IT+0x48>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d110      	bne.n	800906c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	881b      	ldrh	r3, [r3, #0]
 8009054:	461a      	mov	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800905e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6a1b      	ldr	r3, [r3, #32]
 8009064:	1c9a      	adds	r2, r3, #2
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	621a      	str	r2, [r3, #32]
 800906a:	e008      	b.n	800907e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	1c59      	adds	r1, r3, #1
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	6211      	str	r1, [r2, #32]
 8009076:	781a      	ldrb	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009082:	b29b      	uxth	r3, r3
 8009084:	3b01      	subs	r3, #1
 8009086:	b29b      	uxth	r3, r3
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	4619      	mov	r1, r3
 800908c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10f      	bne.n	80090b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68da      	ldr	r2, [r3, #12]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80090a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80090b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80090b2:	2300      	movs	r3, #0
 80090b4:	e000      	b.n	80090b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80090b6:	2302      	movs	r3, #2
  }
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3714      	adds	r7, #20
 80090bc:	46bd      	mov	sp, r7
 80090be:	bc80      	pop	{r7}
 80090c0:	4770      	bx	lr

080090c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68da      	ldr	r2, [r3, #12]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2220      	movs	r2, #32
 80090de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f7fb fa90 	bl	8004608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3708      	adds	r7, #8
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b08c      	sub	sp, #48	@ 0x30
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009100:	b2db      	uxtb	r3, r3
 8009102:	2b22      	cmp	r3, #34	@ 0x22
 8009104:	f040 80ae 	bne.w	8009264 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009110:	d117      	bne.n	8009142 <UART_Receive_IT+0x50>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	691b      	ldr	r3, [r3, #16]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d113      	bne.n	8009142 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800911a:	2300      	movs	r3, #0
 800911c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009122:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	b29b      	uxth	r3, r3
 800912c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009130:	b29a      	uxth	r2, r3
 8009132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009134:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800913a:	1c9a      	adds	r2, r3, #2
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009140:	e026      	b.n	8009190 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009146:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009148:	2300      	movs	r3, #0
 800914a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009154:	d007      	beq.n	8009166 <UART_Receive_IT+0x74>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10a      	bne.n	8009174 <UART_Receive_IT+0x82>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d106      	bne.n	8009174 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	b2da      	uxtb	r2, r3
 800916e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009170:	701a      	strb	r2, [r3, #0]
 8009172:	e008      	b.n	8009186 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	b2db      	uxtb	r3, r3
 800917c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009180:	b2da      	uxtb	r2, r3
 8009182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009184:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800918a:	1c5a      	adds	r2, r3, #1
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009194:	b29b      	uxth	r3, r3
 8009196:	3b01      	subs	r3, #1
 8009198:	b29b      	uxth	r3, r3
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	4619      	mov	r1, r3
 800919e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d15d      	bne.n	8009260 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0220 	bic.w	r2, r2, #32
 80091b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68da      	ldr	r2, [r3, #12]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	695a      	ldr	r2, [r3, #20]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f022 0201 	bic.w	r2, r2, #1
 80091d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2220      	movs	r2, #32
 80091d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d135      	bne.n	8009256 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	330c      	adds	r3, #12
 80091f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	e853 3f00 	ldrex	r3, [r3]
 80091fe:	613b      	str	r3, [r7, #16]
   return(result);
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	f023 0310 	bic.w	r3, r3, #16
 8009206:	627b      	str	r3, [r7, #36]	@ 0x24
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	330c      	adds	r3, #12
 800920e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009210:	623a      	str	r2, [r7, #32]
 8009212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009214:	69f9      	ldr	r1, [r7, #28]
 8009216:	6a3a      	ldr	r2, [r7, #32]
 8009218:	e841 2300 	strex	r3, r2, [r1]
 800921c:	61bb      	str	r3, [r7, #24]
   return(result);
 800921e:	69bb      	ldr	r3, [r7, #24]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d1e5      	bne.n	80091f0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0310 	and.w	r3, r3, #16
 800922e:	2b10      	cmp	r3, #16
 8009230:	d10a      	bne.n	8009248 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009232:	2300      	movs	r3, #0
 8009234:	60fb      	str	r3, [r7, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	60fb      	str	r3, [r7, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	60fb      	str	r3, [r7, #12]
 8009246:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800924c:	4619      	mov	r1, r3
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7ff fdd5 	bl	8008dfe <HAL_UARTEx_RxEventCallback>
 8009254:	e002      	b.n	800925c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7fa f8a6 	bl	80033a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800925c:	2300      	movs	r3, #0
 800925e:	e002      	b.n	8009266 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009260:	2300      	movs	r3, #0
 8009262:	e000      	b.n	8009266 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009264:	2302      	movs	r3, #2
  }
}
 8009266:	4618      	mov	r0, r3
 8009268:	3730      	adds	r7, #48	@ 0x30
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	691b      	ldr	r3, [r3, #16]
 800927e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	68da      	ldr	r2, [r3, #12]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	689a      	ldr	r2, [r3, #8]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	431a      	orrs	r2, r3
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	695b      	ldr	r3, [r3, #20]
 800929c:	4313      	orrs	r3, r2
 800929e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80092aa:	f023 030c 	bic.w	r3, r3, #12
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	6812      	ldr	r2, [r2, #0]
 80092b2:	68b9      	ldr	r1, [r7, #8]
 80092b4:	430b      	orrs	r3, r1
 80092b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	699a      	ldr	r2, [r3, #24]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	430a      	orrs	r2, r1
 80092cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a2c      	ldr	r2, [pc, #176]	@ (8009384 <UART_SetConfig+0x114>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d103      	bne.n	80092e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80092d8:	f7fe f8ac 	bl	8007434 <HAL_RCC_GetPCLK2Freq>
 80092dc:	60f8      	str	r0, [r7, #12]
 80092de:	e002      	b.n	80092e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80092e0:	f7fe f894 	bl	800740c <HAL_RCC_GetPCLK1Freq>
 80092e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	4613      	mov	r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	4413      	add	r3, r2
 80092ee:	009a      	lsls	r2, r3, #2
 80092f0:	441a      	add	r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fc:	4a22      	ldr	r2, [pc, #136]	@ (8009388 <UART_SetConfig+0x118>)
 80092fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009302:	095b      	lsrs	r3, r3, #5
 8009304:	0119      	lsls	r1, r3, #4
 8009306:	68fa      	ldr	r2, [r7, #12]
 8009308:	4613      	mov	r3, r2
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	4413      	add	r3, r2
 800930e:	009a      	lsls	r2, r3, #2
 8009310:	441a      	add	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	fbb2 f2f3 	udiv	r2, r2, r3
 800931c:	4b1a      	ldr	r3, [pc, #104]	@ (8009388 <UART_SetConfig+0x118>)
 800931e:	fba3 0302 	umull	r0, r3, r3, r2
 8009322:	095b      	lsrs	r3, r3, #5
 8009324:	2064      	movs	r0, #100	@ 0x64
 8009326:	fb00 f303 	mul.w	r3, r0, r3
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	011b      	lsls	r3, r3, #4
 800932e:	3332      	adds	r3, #50	@ 0x32
 8009330:	4a15      	ldr	r2, [pc, #84]	@ (8009388 <UART_SetConfig+0x118>)
 8009332:	fba2 2303 	umull	r2, r3, r2, r3
 8009336:	095b      	lsrs	r3, r3, #5
 8009338:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800933c:	4419      	add	r1, r3
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	4613      	mov	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	009a      	lsls	r2, r3, #2
 8009348:	441a      	add	r2, r3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	fbb2 f2f3 	udiv	r2, r2, r3
 8009354:	4b0c      	ldr	r3, [pc, #48]	@ (8009388 <UART_SetConfig+0x118>)
 8009356:	fba3 0302 	umull	r0, r3, r3, r2
 800935a:	095b      	lsrs	r3, r3, #5
 800935c:	2064      	movs	r0, #100	@ 0x64
 800935e:	fb00 f303 	mul.w	r3, r0, r3
 8009362:	1ad3      	subs	r3, r2, r3
 8009364:	011b      	lsls	r3, r3, #4
 8009366:	3332      	adds	r3, #50	@ 0x32
 8009368:	4a07      	ldr	r2, [pc, #28]	@ (8009388 <UART_SetConfig+0x118>)
 800936a:	fba2 2303 	umull	r2, r3, r2, r3
 800936e:	095b      	lsrs	r3, r3, #5
 8009370:	f003 020f 	and.w	r2, r3, #15
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	440a      	add	r2, r1
 800937a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800937c:	bf00      	nop
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}
 8009384:	40013800 	.word	0x40013800
 8009388:	51eb851f 	.word	0x51eb851f

0800938c <__cvt>:
 800938c:	2b00      	cmp	r3, #0
 800938e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009392:	461d      	mov	r5, r3
 8009394:	bfbb      	ittet	lt
 8009396:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800939a:	461d      	movlt	r5, r3
 800939c:	2300      	movge	r3, #0
 800939e:	232d      	movlt	r3, #45	@ 0x2d
 80093a0:	b088      	sub	sp, #32
 80093a2:	4614      	mov	r4, r2
 80093a4:	bfb8      	it	lt
 80093a6:	4614      	movlt	r4, r2
 80093a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80093aa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80093ac:	7013      	strb	r3, [r2, #0]
 80093ae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80093b0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80093b4:	f023 0820 	bic.w	r8, r3, #32
 80093b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093bc:	d005      	beq.n	80093ca <__cvt+0x3e>
 80093be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80093c2:	d100      	bne.n	80093c6 <__cvt+0x3a>
 80093c4:	3601      	adds	r6, #1
 80093c6:	2302      	movs	r3, #2
 80093c8:	e000      	b.n	80093cc <__cvt+0x40>
 80093ca:	2303      	movs	r3, #3
 80093cc:	aa07      	add	r2, sp, #28
 80093ce:	9204      	str	r2, [sp, #16]
 80093d0:	aa06      	add	r2, sp, #24
 80093d2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80093d6:	e9cd 3600 	strd	r3, r6, [sp]
 80093da:	4622      	mov	r2, r4
 80093dc:	462b      	mov	r3, r5
 80093de:	f000 fe8f 	bl	800a100 <_dtoa_r>
 80093e2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80093e6:	4607      	mov	r7, r0
 80093e8:	d119      	bne.n	800941e <__cvt+0x92>
 80093ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093ec:	07db      	lsls	r3, r3, #31
 80093ee:	d50e      	bpl.n	800940e <__cvt+0x82>
 80093f0:	eb00 0906 	add.w	r9, r0, r6
 80093f4:	2200      	movs	r2, #0
 80093f6:	2300      	movs	r3, #0
 80093f8:	4620      	mov	r0, r4
 80093fa:	4629      	mov	r1, r5
 80093fc:	f7f7 fad4 	bl	80009a8 <__aeabi_dcmpeq>
 8009400:	b108      	cbz	r0, 8009406 <__cvt+0x7a>
 8009402:	f8cd 901c 	str.w	r9, [sp, #28]
 8009406:	2230      	movs	r2, #48	@ 0x30
 8009408:	9b07      	ldr	r3, [sp, #28]
 800940a:	454b      	cmp	r3, r9
 800940c:	d31e      	bcc.n	800944c <__cvt+0xc0>
 800940e:	4638      	mov	r0, r7
 8009410:	9b07      	ldr	r3, [sp, #28]
 8009412:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009414:	1bdb      	subs	r3, r3, r7
 8009416:	6013      	str	r3, [r2, #0]
 8009418:	b008      	add	sp, #32
 800941a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800941e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009422:	eb00 0906 	add.w	r9, r0, r6
 8009426:	d1e5      	bne.n	80093f4 <__cvt+0x68>
 8009428:	7803      	ldrb	r3, [r0, #0]
 800942a:	2b30      	cmp	r3, #48	@ 0x30
 800942c:	d10a      	bne.n	8009444 <__cvt+0xb8>
 800942e:	2200      	movs	r2, #0
 8009430:	2300      	movs	r3, #0
 8009432:	4620      	mov	r0, r4
 8009434:	4629      	mov	r1, r5
 8009436:	f7f7 fab7 	bl	80009a8 <__aeabi_dcmpeq>
 800943a:	b918      	cbnz	r0, 8009444 <__cvt+0xb8>
 800943c:	f1c6 0601 	rsb	r6, r6, #1
 8009440:	f8ca 6000 	str.w	r6, [sl]
 8009444:	f8da 3000 	ldr.w	r3, [sl]
 8009448:	4499      	add	r9, r3
 800944a:	e7d3      	b.n	80093f4 <__cvt+0x68>
 800944c:	1c59      	adds	r1, r3, #1
 800944e:	9107      	str	r1, [sp, #28]
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	e7d9      	b.n	8009408 <__cvt+0x7c>

08009454 <__exponent>:
 8009454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009456:	2900      	cmp	r1, #0
 8009458:	bfb6      	itet	lt
 800945a:	232d      	movlt	r3, #45	@ 0x2d
 800945c:	232b      	movge	r3, #43	@ 0x2b
 800945e:	4249      	neglt	r1, r1
 8009460:	2909      	cmp	r1, #9
 8009462:	7002      	strb	r2, [r0, #0]
 8009464:	7043      	strb	r3, [r0, #1]
 8009466:	dd29      	ble.n	80094bc <__exponent+0x68>
 8009468:	f10d 0307 	add.w	r3, sp, #7
 800946c:	461d      	mov	r5, r3
 800946e:	270a      	movs	r7, #10
 8009470:	fbb1 f6f7 	udiv	r6, r1, r7
 8009474:	461a      	mov	r2, r3
 8009476:	fb07 1416 	mls	r4, r7, r6, r1
 800947a:	3430      	adds	r4, #48	@ 0x30
 800947c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009480:	460c      	mov	r4, r1
 8009482:	2c63      	cmp	r4, #99	@ 0x63
 8009484:	4631      	mov	r1, r6
 8009486:	f103 33ff 	add.w	r3, r3, #4294967295
 800948a:	dcf1      	bgt.n	8009470 <__exponent+0x1c>
 800948c:	3130      	adds	r1, #48	@ 0x30
 800948e:	1e94      	subs	r4, r2, #2
 8009490:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009494:	4623      	mov	r3, r4
 8009496:	1c41      	adds	r1, r0, #1
 8009498:	42ab      	cmp	r3, r5
 800949a:	d30a      	bcc.n	80094b2 <__exponent+0x5e>
 800949c:	f10d 0309 	add.w	r3, sp, #9
 80094a0:	1a9b      	subs	r3, r3, r2
 80094a2:	42ac      	cmp	r4, r5
 80094a4:	bf88      	it	hi
 80094a6:	2300      	movhi	r3, #0
 80094a8:	3302      	adds	r3, #2
 80094aa:	4403      	add	r3, r0
 80094ac:	1a18      	subs	r0, r3, r0
 80094ae:	b003      	add	sp, #12
 80094b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80094b6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80094ba:	e7ed      	b.n	8009498 <__exponent+0x44>
 80094bc:	2330      	movs	r3, #48	@ 0x30
 80094be:	3130      	adds	r1, #48	@ 0x30
 80094c0:	7083      	strb	r3, [r0, #2]
 80094c2:	70c1      	strb	r1, [r0, #3]
 80094c4:	1d03      	adds	r3, r0, #4
 80094c6:	e7f1      	b.n	80094ac <__exponent+0x58>

080094c8 <_printf_float>:
 80094c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094cc:	b091      	sub	sp, #68	@ 0x44
 80094ce:	460c      	mov	r4, r1
 80094d0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80094d4:	4616      	mov	r6, r2
 80094d6:	461f      	mov	r7, r3
 80094d8:	4605      	mov	r5, r0
 80094da:	f000 fcf3 	bl	8009ec4 <_localeconv_r>
 80094de:	6803      	ldr	r3, [r0, #0]
 80094e0:	4618      	mov	r0, r3
 80094e2:	9308      	str	r3, [sp, #32]
 80094e4:	f7f6 fe34 	bl	8000150 <strlen>
 80094e8:	2300      	movs	r3, #0
 80094ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80094ec:	f8d8 3000 	ldr.w	r3, [r8]
 80094f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80094f2:	3307      	adds	r3, #7
 80094f4:	f023 0307 	bic.w	r3, r3, #7
 80094f8:	f103 0208 	add.w	r2, r3, #8
 80094fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009500:	f8d4 b000 	ldr.w	fp, [r4]
 8009504:	f8c8 2000 	str.w	r2, [r8]
 8009508:	e9d3 8900 	ldrd	r8, r9, [r3]
 800950c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009512:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009516:	f04f 32ff 	mov.w	r2, #4294967295
 800951a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800951e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009522:	4b9c      	ldr	r3, [pc, #624]	@ (8009794 <_printf_float+0x2cc>)
 8009524:	f7f7 fa72 	bl	8000a0c <__aeabi_dcmpun>
 8009528:	bb70      	cbnz	r0, 8009588 <_printf_float+0xc0>
 800952a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800952e:	f04f 32ff 	mov.w	r2, #4294967295
 8009532:	4b98      	ldr	r3, [pc, #608]	@ (8009794 <_printf_float+0x2cc>)
 8009534:	f7f7 fa4c 	bl	80009d0 <__aeabi_dcmple>
 8009538:	bb30      	cbnz	r0, 8009588 <_printf_float+0xc0>
 800953a:	2200      	movs	r2, #0
 800953c:	2300      	movs	r3, #0
 800953e:	4640      	mov	r0, r8
 8009540:	4649      	mov	r1, r9
 8009542:	f7f7 fa3b 	bl	80009bc <__aeabi_dcmplt>
 8009546:	b110      	cbz	r0, 800954e <_printf_float+0x86>
 8009548:	232d      	movs	r3, #45	@ 0x2d
 800954a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800954e:	4a92      	ldr	r2, [pc, #584]	@ (8009798 <_printf_float+0x2d0>)
 8009550:	4b92      	ldr	r3, [pc, #584]	@ (800979c <_printf_float+0x2d4>)
 8009552:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009556:	bf8c      	ite	hi
 8009558:	4690      	movhi	r8, r2
 800955a:	4698      	movls	r8, r3
 800955c:	2303      	movs	r3, #3
 800955e:	f04f 0900 	mov.w	r9, #0
 8009562:	6123      	str	r3, [r4, #16]
 8009564:	f02b 0304 	bic.w	r3, fp, #4
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	4633      	mov	r3, r6
 800956c:	4621      	mov	r1, r4
 800956e:	4628      	mov	r0, r5
 8009570:	9700      	str	r7, [sp, #0]
 8009572:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009574:	f000 f9d4 	bl	8009920 <_printf_common>
 8009578:	3001      	adds	r0, #1
 800957a:	f040 8090 	bne.w	800969e <_printf_float+0x1d6>
 800957e:	f04f 30ff 	mov.w	r0, #4294967295
 8009582:	b011      	add	sp, #68	@ 0x44
 8009584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009588:	4642      	mov	r2, r8
 800958a:	464b      	mov	r3, r9
 800958c:	4640      	mov	r0, r8
 800958e:	4649      	mov	r1, r9
 8009590:	f7f7 fa3c 	bl	8000a0c <__aeabi_dcmpun>
 8009594:	b148      	cbz	r0, 80095aa <_printf_float+0xe2>
 8009596:	464b      	mov	r3, r9
 8009598:	2b00      	cmp	r3, #0
 800959a:	bfb8      	it	lt
 800959c:	232d      	movlt	r3, #45	@ 0x2d
 800959e:	4a80      	ldr	r2, [pc, #512]	@ (80097a0 <_printf_float+0x2d8>)
 80095a0:	bfb8      	it	lt
 80095a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80095a6:	4b7f      	ldr	r3, [pc, #508]	@ (80097a4 <_printf_float+0x2dc>)
 80095a8:	e7d3      	b.n	8009552 <_printf_float+0x8a>
 80095aa:	6863      	ldr	r3, [r4, #4]
 80095ac:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80095b0:	1c5a      	adds	r2, r3, #1
 80095b2:	d13f      	bne.n	8009634 <_printf_float+0x16c>
 80095b4:	2306      	movs	r3, #6
 80095b6:	6063      	str	r3, [r4, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	9206      	str	r2, [sp, #24]
 80095c2:	aa0e      	add	r2, sp, #56	@ 0x38
 80095c4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80095c8:	aa0d      	add	r2, sp, #52	@ 0x34
 80095ca:	9203      	str	r2, [sp, #12]
 80095cc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80095d0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80095d4:	6863      	ldr	r3, [r4, #4]
 80095d6:	4642      	mov	r2, r8
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	4628      	mov	r0, r5
 80095dc:	464b      	mov	r3, r9
 80095de:	910a      	str	r1, [sp, #40]	@ 0x28
 80095e0:	f7ff fed4 	bl	800938c <__cvt>
 80095e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095e6:	4680      	mov	r8, r0
 80095e8:	2947      	cmp	r1, #71	@ 0x47
 80095ea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80095ec:	d128      	bne.n	8009640 <_printf_float+0x178>
 80095ee:	1cc8      	adds	r0, r1, #3
 80095f0:	db02      	blt.n	80095f8 <_printf_float+0x130>
 80095f2:	6863      	ldr	r3, [r4, #4]
 80095f4:	4299      	cmp	r1, r3
 80095f6:	dd40      	ble.n	800967a <_printf_float+0x1b2>
 80095f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80095fc:	fa5f fa8a 	uxtb.w	sl, sl
 8009600:	4652      	mov	r2, sl
 8009602:	3901      	subs	r1, #1
 8009604:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009608:	910d      	str	r1, [sp, #52]	@ 0x34
 800960a:	f7ff ff23 	bl	8009454 <__exponent>
 800960e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009610:	4681      	mov	r9, r0
 8009612:	1813      	adds	r3, r2, r0
 8009614:	2a01      	cmp	r2, #1
 8009616:	6123      	str	r3, [r4, #16]
 8009618:	dc02      	bgt.n	8009620 <_printf_float+0x158>
 800961a:	6822      	ldr	r2, [r4, #0]
 800961c:	07d2      	lsls	r2, r2, #31
 800961e:	d501      	bpl.n	8009624 <_printf_float+0x15c>
 8009620:	3301      	adds	r3, #1
 8009622:	6123      	str	r3, [r4, #16]
 8009624:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009628:	2b00      	cmp	r3, #0
 800962a:	d09e      	beq.n	800956a <_printf_float+0xa2>
 800962c:	232d      	movs	r3, #45	@ 0x2d
 800962e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009632:	e79a      	b.n	800956a <_printf_float+0xa2>
 8009634:	2947      	cmp	r1, #71	@ 0x47
 8009636:	d1bf      	bne.n	80095b8 <_printf_float+0xf0>
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1bd      	bne.n	80095b8 <_printf_float+0xf0>
 800963c:	2301      	movs	r3, #1
 800963e:	e7ba      	b.n	80095b6 <_printf_float+0xee>
 8009640:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009644:	d9dc      	bls.n	8009600 <_printf_float+0x138>
 8009646:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800964a:	d118      	bne.n	800967e <_printf_float+0x1b6>
 800964c:	2900      	cmp	r1, #0
 800964e:	6863      	ldr	r3, [r4, #4]
 8009650:	dd0b      	ble.n	800966a <_printf_float+0x1a2>
 8009652:	6121      	str	r1, [r4, #16]
 8009654:	b913      	cbnz	r3, 800965c <_printf_float+0x194>
 8009656:	6822      	ldr	r2, [r4, #0]
 8009658:	07d0      	lsls	r0, r2, #31
 800965a:	d502      	bpl.n	8009662 <_printf_float+0x19a>
 800965c:	3301      	adds	r3, #1
 800965e:	440b      	add	r3, r1
 8009660:	6123      	str	r3, [r4, #16]
 8009662:	f04f 0900 	mov.w	r9, #0
 8009666:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009668:	e7dc      	b.n	8009624 <_printf_float+0x15c>
 800966a:	b913      	cbnz	r3, 8009672 <_printf_float+0x1aa>
 800966c:	6822      	ldr	r2, [r4, #0]
 800966e:	07d2      	lsls	r2, r2, #31
 8009670:	d501      	bpl.n	8009676 <_printf_float+0x1ae>
 8009672:	3302      	adds	r3, #2
 8009674:	e7f4      	b.n	8009660 <_printf_float+0x198>
 8009676:	2301      	movs	r3, #1
 8009678:	e7f2      	b.n	8009660 <_printf_float+0x198>
 800967a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800967e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009680:	4299      	cmp	r1, r3
 8009682:	db05      	blt.n	8009690 <_printf_float+0x1c8>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	6121      	str	r1, [r4, #16]
 8009688:	07d8      	lsls	r0, r3, #31
 800968a:	d5ea      	bpl.n	8009662 <_printf_float+0x19a>
 800968c:	1c4b      	adds	r3, r1, #1
 800968e:	e7e7      	b.n	8009660 <_printf_float+0x198>
 8009690:	2900      	cmp	r1, #0
 8009692:	bfcc      	ite	gt
 8009694:	2201      	movgt	r2, #1
 8009696:	f1c1 0202 	rsble	r2, r1, #2
 800969a:	4413      	add	r3, r2
 800969c:	e7e0      	b.n	8009660 <_printf_float+0x198>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	055a      	lsls	r2, r3, #21
 80096a2:	d407      	bmi.n	80096b4 <_printf_float+0x1ec>
 80096a4:	6923      	ldr	r3, [r4, #16]
 80096a6:	4642      	mov	r2, r8
 80096a8:	4631      	mov	r1, r6
 80096aa:	4628      	mov	r0, r5
 80096ac:	47b8      	blx	r7
 80096ae:	3001      	adds	r0, #1
 80096b0:	d12b      	bne.n	800970a <_printf_float+0x242>
 80096b2:	e764      	b.n	800957e <_printf_float+0xb6>
 80096b4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80096b8:	f240 80dc 	bls.w	8009874 <_printf_float+0x3ac>
 80096bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80096c0:	2200      	movs	r2, #0
 80096c2:	2300      	movs	r3, #0
 80096c4:	f7f7 f970 	bl	80009a8 <__aeabi_dcmpeq>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d033      	beq.n	8009734 <_printf_float+0x26c>
 80096cc:	2301      	movs	r3, #1
 80096ce:	4631      	mov	r1, r6
 80096d0:	4628      	mov	r0, r5
 80096d2:	4a35      	ldr	r2, [pc, #212]	@ (80097a8 <_printf_float+0x2e0>)
 80096d4:	47b8      	blx	r7
 80096d6:	3001      	adds	r0, #1
 80096d8:	f43f af51 	beq.w	800957e <_printf_float+0xb6>
 80096dc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80096e0:	4543      	cmp	r3, r8
 80096e2:	db02      	blt.n	80096ea <_printf_float+0x222>
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	07d8      	lsls	r0, r3, #31
 80096e8:	d50f      	bpl.n	800970a <_printf_float+0x242>
 80096ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80096ee:	4631      	mov	r1, r6
 80096f0:	4628      	mov	r0, r5
 80096f2:	47b8      	blx	r7
 80096f4:	3001      	adds	r0, #1
 80096f6:	f43f af42 	beq.w	800957e <_printf_float+0xb6>
 80096fa:	f04f 0900 	mov.w	r9, #0
 80096fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8009702:	f104 0a1a 	add.w	sl, r4, #26
 8009706:	45c8      	cmp	r8, r9
 8009708:	dc09      	bgt.n	800971e <_printf_float+0x256>
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	079b      	lsls	r3, r3, #30
 800970e:	f100 8102 	bmi.w	8009916 <_printf_float+0x44e>
 8009712:	68e0      	ldr	r0, [r4, #12]
 8009714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009716:	4298      	cmp	r0, r3
 8009718:	bfb8      	it	lt
 800971a:	4618      	movlt	r0, r3
 800971c:	e731      	b.n	8009582 <_printf_float+0xba>
 800971e:	2301      	movs	r3, #1
 8009720:	4652      	mov	r2, sl
 8009722:	4631      	mov	r1, r6
 8009724:	4628      	mov	r0, r5
 8009726:	47b8      	blx	r7
 8009728:	3001      	adds	r0, #1
 800972a:	f43f af28 	beq.w	800957e <_printf_float+0xb6>
 800972e:	f109 0901 	add.w	r9, r9, #1
 8009732:	e7e8      	b.n	8009706 <_printf_float+0x23e>
 8009734:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009736:	2b00      	cmp	r3, #0
 8009738:	dc38      	bgt.n	80097ac <_printf_float+0x2e4>
 800973a:	2301      	movs	r3, #1
 800973c:	4631      	mov	r1, r6
 800973e:	4628      	mov	r0, r5
 8009740:	4a19      	ldr	r2, [pc, #100]	@ (80097a8 <_printf_float+0x2e0>)
 8009742:	47b8      	blx	r7
 8009744:	3001      	adds	r0, #1
 8009746:	f43f af1a 	beq.w	800957e <_printf_float+0xb6>
 800974a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800974e:	ea59 0303 	orrs.w	r3, r9, r3
 8009752:	d102      	bne.n	800975a <_printf_float+0x292>
 8009754:	6823      	ldr	r3, [r4, #0]
 8009756:	07d9      	lsls	r1, r3, #31
 8009758:	d5d7      	bpl.n	800970a <_printf_float+0x242>
 800975a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800975e:	4631      	mov	r1, r6
 8009760:	4628      	mov	r0, r5
 8009762:	47b8      	blx	r7
 8009764:	3001      	adds	r0, #1
 8009766:	f43f af0a 	beq.w	800957e <_printf_float+0xb6>
 800976a:	f04f 0a00 	mov.w	sl, #0
 800976e:	f104 0b1a 	add.w	fp, r4, #26
 8009772:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009774:	425b      	negs	r3, r3
 8009776:	4553      	cmp	r3, sl
 8009778:	dc01      	bgt.n	800977e <_printf_float+0x2b6>
 800977a:	464b      	mov	r3, r9
 800977c:	e793      	b.n	80096a6 <_printf_float+0x1de>
 800977e:	2301      	movs	r3, #1
 8009780:	465a      	mov	r2, fp
 8009782:	4631      	mov	r1, r6
 8009784:	4628      	mov	r0, r5
 8009786:	47b8      	blx	r7
 8009788:	3001      	adds	r0, #1
 800978a:	f43f aef8 	beq.w	800957e <_printf_float+0xb6>
 800978e:	f10a 0a01 	add.w	sl, sl, #1
 8009792:	e7ee      	b.n	8009772 <_printf_float+0x2aa>
 8009794:	7fefffff 	.word	0x7fefffff
 8009798:	0800cdfe 	.word	0x0800cdfe
 800979c:	0800cdfa 	.word	0x0800cdfa
 80097a0:	0800ce06 	.word	0x0800ce06
 80097a4:	0800ce02 	.word	0x0800ce02
 80097a8:	0800ce0a 	.word	0x0800ce0a
 80097ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097ae:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80097b2:	4553      	cmp	r3, sl
 80097b4:	bfa8      	it	ge
 80097b6:	4653      	movge	r3, sl
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	4699      	mov	r9, r3
 80097bc:	dc36      	bgt.n	800982c <_printf_float+0x364>
 80097be:	f04f 0b00 	mov.w	fp, #0
 80097c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097c6:	f104 021a 	add.w	r2, r4, #26
 80097ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80097ce:	eba3 0309 	sub.w	r3, r3, r9
 80097d2:	455b      	cmp	r3, fp
 80097d4:	dc31      	bgt.n	800983a <_printf_float+0x372>
 80097d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097d8:	459a      	cmp	sl, r3
 80097da:	dc3a      	bgt.n	8009852 <_printf_float+0x38a>
 80097dc:	6823      	ldr	r3, [r4, #0]
 80097de:	07da      	lsls	r2, r3, #31
 80097e0:	d437      	bmi.n	8009852 <_printf_float+0x38a>
 80097e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097e4:	ebaa 0903 	sub.w	r9, sl, r3
 80097e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097ea:	ebaa 0303 	sub.w	r3, sl, r3
 80097ee:	4599      	cmp	r9, r3
 80097f0:	bfa8      	it	ge
 80097f2:	4699      	movge	r9, r3
 80097f4:	f1b9 0f00 	cmp.w	r9, #0
 80097f8:	dc33      	bgt.n	8009862 <_printf_float+0x39a>
 80097fa:	f04f 0800 	mov.w	r8, #0
 80097fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009802:	f104 0b1a 	add.w	fp, r4, #26
 8009806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009808:	ebaa 0303 	sub.w	r3, sl, r3
 800980c:	eba3 0309 	sub.w	r3, r3, r9
 8009810:	4543      	cmp	r3, r8
 8009812:	f77f af7a 	ble.w	800970a <_printf_float+0x242>
 8009816:	2301      	movs	r3, #1
 8009818:	465a      	mov	r2, fp
 800981a:	4631      	mov	r1, r6
 800981c:	4628      	mov	r0, r5
 800981e:	47b8      	blx	r7
 8009820:	3001      	adds	r0, #1
 8009822:	f43f aeac 	beq.w	800957e <_printf_float+0xb6>
 8009826:	f108 0801 	add.w	r8, r8, #1
 800982a:	e7ec      	b.n	8009806 <_printf_float+0x33e>
 800982c:	4642      	mov	r2, r8
 800982e:	4631      	mov	r1, r6
 8009830:	4628      	mov	r0, r5
 8009832:	47b8      	blx	r7
 8009834:	3001      	adds	r0, #1
 8009836:	d1c2      	bne.n	80097be <_printf_float+0x2f6>
 8009838:	e6a1      	b.n	800957e <_printf_float+0xb6>
 800983a:	2301      	movs	r3, #1
 800983c:	4631      	mov	r1, r6
 800983e:	4628      	mov	r0, r5
 8009840:	920a      	str	r2, [sp, #40]	@ 0x28
 8009842:	47b8      	blx	r7
 8009844:	3001      	adds	r0, #1
 8009846:	f43f ae9a 	beq.w	800957e <_printf_float+0xb6>
 800984a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800984c:	f10b 0b01 	add.w	fp, fp, #1
 8009850:	e7bb      	b.n	80097ca <_printf_float+0x302>
 8009852:	4631      	mov	r1, r6
 8009854:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009858:	4628      	mov	r0, r5
 800985a:	47b8      	blx	r7
 800985c:	3001      	adds	r0, #1
 800985e:	d1c0      	bne.n	80097e2 <_printf_float+0x31a>
 8009860:	e68d      	b.n	800957e <_printf_float+0xb6>
 8009862:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009864:	464b      	mov	r3, r9
 8009866:	4631      	mov	r1, r6
 8009868:	4628      	mov	r0, r5
 800986a:	4442      	add	r2, r8
 800986c:	47b8      	blx	r7
 800986e:	3001      	adds	r0, #1
 8009870:	d1c3      	bne.n	80097fa <_printf_float+0x332>
 8009872:	e684      	b.n	800957e <_printf_float+0xb6>
 8009874:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009878:	f1ba 0f01 	cmp.w	sl, #1
 800987c:	dc01      	bgt.n	8009882 <_printf_float+0x3ba>
 800987e:	07db      	lsls	r3, r3, #31
 8009880:	d536      	bpl.n	80098f0 <_printf_float+0x428>
 8009882:	2301      	movs	r3, #1
 8009884:	4642      	mov	r2, r8
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	47b8      	blx	r7
 800988c:	3001      	adds	r0, #1
 800988e:	f43f ae76 	beq.w	800957e <_printf_float+0xb6>
 8009892:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009896:	4631      	mov	r1, r6
 8009898:	4628      	mov	r0, r5
 800989a:	47b8      	blx	r7
 800989c:	3001      	adds	r0, #1
 800989e:	f43f ae6e 	beq.w	800957e <_printf_float+0xb6>
 80098a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80098a6:	2200      	movs	r2, #0
 80098a8:	2300      	movs	r3, #0
 80098aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098ae:	f7f7 f87b 	bl	80009a8 <__aeabi_dcmpeq>
 80098b2:	b9c0      	cbnz	r0, 80098e6 <_printf_float+0x41e>
 80098b4:	4653      	mov	r3, sl
 80098b6:	f108 0201 	add.w	r2, r8, #1
 80098ba:	4631      	mov	r1, r6
 80098bc:	4628      	mov	r0, r5
 80098be:	47b8      	blx	r7
 80098c0:	3001      	adds	r0, #1
 80098c2:	d10c      	bne.n	80098de <_printf_float+0x416>
 80098c4:	e65b      	b.n	800957e <_printf_float+0xb6>
 80098c6:	2301      	movs	r3, #1
 80098c8:	465a      	mov	r2, fp
 80098ca:	4631      	mov	r1, r6
 80098cc:	4628      	mov	r0, r5
 80098ce:	47b8      	blx	r7
 80098d0:	3001      	adds	r0, #1
 80098d2:	f43f ae54 	beq.w	800957e <_printf_float+0xb6>
 80098d6:	f108 0801 	add.w	r8, r8, #1
 80098da:	45d0      	cmp	r8, sl
 80098dc:	dbf3      	blt.n	80098c6 <_printf_float+0x3fe>
 80098de:	464b      	mov	r3, r9
 80098e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80098e4:	e6e0      	b.n	80096a8 <_printf_float+0x1e0>
 80098e6:	f04f 0800 	mov.w	r8, #0
 80098ea:	f104 0b1a 	add.w	fp, r4, #26
 80098ee:	e7f4      	b.n	80098da <_printf_float+0x412>
 80098f0:	2301      	movs	r3, #1
 80098f2:	4642      	mov	r2, r8
 80098f4:	e7e1      	b.n	80098ba <_printf_float+0x3f2>
 80098f6:	2301      	movs	r3, #1
 80098f8:	464a      	mov	r2, r9
 80098fa:	4631      	mov	r1, r6
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b8      	blx	r7
 8009900:	3001      	adds	r0, #1
 8009902:	f43f ae3c 	beq.w	800957e <_printf_float+0xb6>
 8009906:	f108 0801 	add.w	r8, r8, #1
 800990a:	68e3      	ldr	r3, [r4, #12]
 800990c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800990e:	1a5b      	subs	r3, r3, r1
 8009910:	4543      	cmp	r3, r8
 8009912:	dcf0      	bgt.n	80098f6 <_printf_float+0x42e>
 8009914:	e6fd      	b.n	8009712 <_printf_float+0x24a>
 8009916:	f04f 0800 	mov.w	r8, #0
 800991a:	f104 0919 	add.w	r9, r4, #25
 800991e:	e7f4      	b.n	800990a <_printf_float+0x442>

08009920 <_printf_common>:
 8009920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009924:	4616      	mov	r6, r2
 8009926:	4698      	mov	r8, r3
 8009928:	688a      	ldr	r2, [r1, #8]
 800992a:	690b      	ldr	r3, [r1, #16]
 800992c:	4607      	mov	r7, r0
 800992e:	4293      	cmp	r3, r2
 8009930:	bfb8      	it	lt
 8009932:	4613      	movlt	r3, r2
 8009934:	6033      	str	r3, [r6, #0]
 8009936:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800993a:	460c      	mov	r4, r1
 800993c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009940:	b10a      	cbz	r2, 8009946 <_printf_common+0x26>
 8009942:	3301      	adds	r3, #1
 8009944:	6033      	str	r3, [r6, #0]
 8009946:	6823      	ldr	r3, [r4, #0]
 8009948:	0699      	lsls	r1, r3, #26
 800994a:	bf42      	ittt	mi
 800994c:	6833      	ldrmi	r3, [r6, #0]
 800994e:	3302      	addmi	r3, #2
 8009950:	6033      	strmi	r3, [r6, #0]
 8009952:	6825      	ldr	r5, [r4, #0]
 8009954:	f015 0506 	ands.w	r5, r5, #6
 8009958:	d106      	bne.n	8009968 <_printf_common+0x48>
 800995a:	f104 0a19 	add.w	sl, r4, #25
 800995e:	68e3      	ldr	r3, [r4, #12]
 8009960:	6832      	ldr	r2, [r6, #0]
 8009962:	1a9b      	subs	r3, r3, r2
 8009964:	42ab      	cmp	r3, r5
 8009966:	dc2b      	bgt.n	80099c0 <_printf_common+0xa0>
 8009968:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800996c:	6822      	ldr	r2, [r4, #0]
 800996e:	3b00      	subs	r3, #0
 8009970:	bf18      	it	ne
 8009972:	2301      	movne	r3, #1
 8009974:	0692      	lsls	r2, r2, #26
 8009976:	d430      	bmi.n	80099da <_printf_common+0xba>
 8009978:	4641      	mov	r1, r8
 800997a:	4638      	mov	r0, r7
 800997c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009980:	47c8      	blx	r9
 8009982:	3001      	adds	r0, #1
 8009984:	d023      	beq.n	80099ce <_printf_common+0xae>
 8009986:	6823      	ldr	r3, [r4, #0]
 8009988:	6922      	ldr	r2, [r4, #16]
 800998a:	f003 0306 	and.w	r3, r3, #6
 800998e:	2b04      	cmp	r3, #4
 8009990:	bf14      	ite	ne
 8009992:	2500      	movne	r5, #0
 8009994:	6833      	ldreq	r3, [r6, #0]
 8009996:	f04f 0600 	mov.w	r6, #0
 800999a:	bf08      	it	eq
 800999c:	68e5      	ldreq	r5, [r4, #12]
 800999e:	f104 041a 	add.w	r4, r4, #26
 80099a2:	bf08      	it	eq
 80099a4:	1aed      	subeq	r5, r5, r3
 80099a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80099aa:	bf08      	it	eq
 80099ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099b0:	4293      	cmp	r3, r2
 80099b2:	bfc4      	itt	gt
 80099b4:	1a9b      	subgt	r3, r3, r2
 80099b6:	18ed      	addgt	r5, r5, r3
 80099b8:	42b5      	cmp	r5, r6
 80099ba:	d11a      	bne.n	80099f2 <_printf_common+0xd2>
 80099bc:	2000      	movs	r0, #0
 80099be:	e008      	b.n	80099d2 <_printf_common+0xb2>
 80099c0:	2301      	movs	r3, #1
 80099c2:	4652      	mov	r2, sl
 80099c4:	4641      	mov	r1, r8
 80099c6:	4638      	mov	r0, r7
 80099c8:	47c8      	blx	r9
 80099ca:	3001      	adds	r0, #1
 80099cc:	d103      	bne.n	80099d6 <_printf_common+0xb6>
 80099ce:	f04f 30ff 	mov.w	r0, #4294967295
 80099d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d6:	3501      	adds	r5, #1
 80099d8:	e7c1      	b.n	800995e <_printf_common+0x3e>
 80099da:	2030      	movs	r0, #48	@ 0x30
 80099dc:	18e1      	adds	r1, r4, r3
 80099de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099e2:	1c5a      	adds	r2, r3, #1
 80099e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099e8:	4422      	add	r2, r4
 80099ea:	3302      	adds	r3, #2
 80099ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099f0:	e7c2      	b.n	8009978 <_printf_common+0x58>
 80099f2:	2301      	movs	r3, #1
 80099f4:	4622      	mov	r2, r4
 80099f6:	4641      	mov	r1, r8
 80099f8:	4638      	mov	r0, r7
 80099fa:	47c8      	blx	r9
 80099fc:	3001      	adds	r0, #1
 80099fe:	d0e6      	beq.n	80099ce <_printf_common+0xae>
 8009a00:	3601      	adds	r6, #1
 8009a02:	e7d9      	b.n	80099b8 <_printf_common+0x98>

08009a04 <_printf_i>:
 8009a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a08:	7e0f      	ldrb	r7, [r1, #24]
 8009a0a:	4691      	mov	r9, r2
 8009a0c:	2f78      	cmp	r7, #120	@ 0x78
 8009a0e:	4680      	mov	r8, r0
 8009a10:	460c      	mov	r4, r1
 8009a12:	469a      	mov	sl, r3
 8009a14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a1a:	d807      	bhi.n	8009a2c <_printf_i+0x28>
 8009a1c:	2f62      	cmp	r7, #98	@ 0x62
 8009a1e:	d80a      	bhi.n	8009a36 <_printf_i+0x32>
 8009a20:	2f00      	cmp	r7, #0
 8009a22:	f000 80d1 	beq.w	8009bc8 <_printf_i+0x1c4>
 8009a26:	2f58      	cmp	r7, #88	@ 0x58
 8009a28:	f000 80b8 	beq.w	8009b9c <_printf_i+0x198>
 8009a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a34:	e03a      	b.n	8009aac <_printf_i+0xa8>
 8009a36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a3a:	2b15      	cmp	r3, #21
 8009a3c:	d8f6      	bhi.n	8009a2c <_printf_i+0x28>
 8009a3e:	a101      	add	r1, pc, #4	@ (adr r1, 8009a44 <_printf_i+0x40>)
 8009a40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a44:	08009a9d 	.word	0x08009a9d
 8009a48:	08009ab1 	.word	0x08009ab1
 8009a4c:	08009a2d 	.word	0x08009a2d
 8009a50:	08009a2d 	.word	0x08009a2d
 8009a54:	08009a2d 	.word	0x08009a2d
 8009a58:	08009a2d 	.word	0x08009a2d
 8009a5c:	08009ab1 	.word	0x08009ab1
 8009a60:	08009a2d 	.word	0x08009a2d
 8009a64:	08009a2d 	.word	0x08009a2d
 8009a68:	08009a2d 	.word	0x08009a2d
 8009a6c:	08009a2d 	.word	0x08009a2d
 8009a70:	08009baf 	.word	0x08009baf
 8009a74:	08009adb 	.word	0x08009adb
 8009a78:	08009b69 	.word	0x08009b69
 8009a7c:	08009a2d 	.word	0x08009a2d
 8009a80:	08009a2d 	.word	0x08009a2d
 8009a84:	08009bd1 	.word	0x08009bd1
 8009a88:	08009a2d 	.word	0x08009a2d
 8009a8c:	08009adb 	.word	0x08009adb
 8009a90:	08009a2d 	.word	0x08009a2d
 8009a94:	08009a2d 	.word	0x08009a2d
 8009a98:	08009b71 	.word	0x08009b71
 8009a9c:	6833      	ldr	r3, [r6, #0]
 8009a9e:	1d1a      	adds	r2, r3, #4
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	6032      	str	r2, [r6, #0]
 8009aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009aa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009aac:	2301      	movs	r3, #1
 8009aae:	e09c      	b.n	8009bea <_printf_i+0x1e6>
 8009ab0:	6833      	ldr	r3, [r6, #0]
 8009ab2:	6820      	ldr	r0, [r4, #0]
 8009ab4:	1d19      	adds	r1, r3, #4
 8009ab6:	6031      	str	r1, [r6, #0]
 8009ab8:	0606      	lsls	r6, r0, #24
 8009aba:	d501      	bpl.n	8009ac0 <_printf_i+0xbc>
 8009abc:	681d      	ldr	r5, [r3, #0]
 8009abe:	e003      	b.n	8009ac8 <_printf_i+0xc4>
 8009ac0:	0645      	lsls	r5, r0, #25
 8009ac2:	d5fb      	bpl.n	8009abc <_printf_i+0xb8>
 8009ac4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ac8:	2d00      	cmp	r5, #0
 8009aca:	da03      	bge.n	8009ad4 <_printf_i+0xd0>
 8009acc:	232d      	movs	r3, #45	@ 0x2d
 8009ace:	426d      	negs	r5, r5
 8009ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ad4:	230a      	movs	r3, #10
 8009ad6:	4858      	ldr	r0, [pc, #352]	@ (8009c38 <_printf_i+0x234>)
 8009ad8:	e011      	b.n	8009afe <_printf_i+0xfa>
 8009ada:	6821      	ldr	r1, [r4, #0]
 8009adc:	6833      	ldr	r3, [r6, #0]
 8009ade:	0608      	lsls	r0, r1, #24
 8009ae0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ae4:	d402      	bmi.n	8009aec <_printf_i+0xe8>
 8009ae6:	0649      	lsls	r1, r1, #25
 8009ae8:	bf48      	it	mi
 8009aea:	b2ad      	uxthmi	r5, r5
 8009aec:	2f6f      	cmp	r7, #111	@ 0x6f
 8009aee:	6033      	str	r3, [r6, #0]
 8009af0:	bf14      	ite	ne
 8009af2:	230a      	movne	r3, #10
 8009af4:	2308      	moveq	r3, #8
 8009af6:	4850      	ldr	r0, [pc, #320]	@ (8009c38 <_printf_i+0x234>)
 8009af8:	2100      	movs	r1, #0
 8009afa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009afe:	6866      	ldr	r6, [r4, #4]
 8009b00:	2e00      	cmp	r6, #0
 8009b02:	60a6      	str	r6, [r4, #8]
 8009b04:	db05      	blt.n	8009b12 <_printf_i+0x10e>
 8009b06:	6821      	ldr	r1, [r4, #0]
 8009b08:	432e      	orrs	r6, r5
 8009b0a:	f021 0104 	bic.w	r1, r1, #4
 8009b0e:	6021      	str	r1, [r4, #0]
 8009b10:	d04b      	beq.n	8009baa <_printf_i+0x1a6>
 8009b12:	4616      	mov	r6, r2
 8009b14:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b18:	fb03 5711 	mls	r7, r3, r1, r5
 8009b1c:	5dc7      	ldrb	r7, [r0, r7]
 8009b1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b22:	462f      	mov	r7, r5
 8009b24:	42bb      	cmp	r3, r7
 8009b26:	460d      	mov	r5, r1
 8009b28:	d9f4      	bls.n	8009b14 <_printf_i+0x110>
 8009b2a:	2b08      	cmp	r3, #8
 8009b2c:	d10b      	bne.n	8009b46 <_printf_i+0x142>
 8009b2e:	6823      	ldr	r3, [r4, #0]
 8009b30:	07df      	lsls	r7, r3, #31
 8009b32:	d508      	bpl.n	8009b46 <_printf_i+0x142>
 8009b34:	6923      	ldr	r3, [r4, #16]
 8009b36:	6861      	ldr	r1, [r4, #4]
 8009b38:	4299      	cmp	r1, r3
 8009b3a:	bfde      	ittt	le
 8009b3c:	2330      	movle	r3, #48	@ 0x30
 8009b3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b46:	1b92      	subs	r2, r2, r6
 8009b48:	6122      	str	r2, [r4, #16]
 8009b4a:	464b      	mov	r3, r9
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	4640      	mov	r0, r8
 8009b50:	f8cd a000 	str.w	sl, [sp]
 8009b54:	aa03      	add	r2, sp, #12
 8009b56:	f7ff fee3 	bl	8009920 <_printf_common>
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	d14a      	bne.n	8009bf4 <_printf_i+0x1f0>
 8009b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b62:	b004      	add	sp, #16
 8009b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	f043 0320 	orr.w	r3, r3, #32
 8009b6e:	6023      	str	r3, [r4, #0]
 8009b70:	2778      	movs	r7, #120	@ 0x78
 8009b72:	4832      	ldr	r0, [pc, #200]	@ (8009c3c <_printf_i+0x238>)
 8009b74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b78:	6823      	ldr	r3, [r4, #0]
 8009b7a:	6831      	ldr	r1, [r6, #0]
 8009b7c:	061f      	lsls	r7, r3, #24
 8009b7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b82:	d402      	bmi.n	8009b8a <_printf_i+0x186>
 8009b84:	065f      	lsls	r7, r3, #25
 8009b86:	bf48      	it	mi
 8009b88:	b2ad      	uxthmi	r5, r5
 8009b8a:	6031      	str	r1, [r6, #0]
 8009b8c:	07d9      	lsls	r1, r3, #31
 8009b8e:	bf44      	itt	mi
 8009b90:	f043 0320 	orrmi.w	r3, r3, #32
 8009b94:	6023      	strmi	r3, [r4, #0]
 8009b96:	b11d      	cbz	r5, 8009ba0 <_printf_i+0x19c>
 8009b98:	2310      	movs	r3, #16
 8009b9a:	e7ad      	b.n	8009af8 <_printf_i+0xf4>
 8009b9c:	4826      	ldr	r0, [pc, #152]	@ (8009c38 <_printf_i+0x234>)
 8009b9e:	e7e9      	b.n	8009b74 <_printf_i+0x170>
 8009ba0:	6823      	ldr	r3, [r4, #0]
 8009ba2:	f023 0320 	bic.w	r3, r3, #32
 8009ba6:	6023      	str	r3, [r4, #0]
 8009ba8:	e7f6      	b.n	8009b98 <_printf_i+0x194>
 8009baa:	4616      	mov	r6, r2
 8009bac:	e7bd      	b.n	8009b2a <_printf_i+0x126>
 8009bae:	6833      	ldr	r3, [r6, #0]
 8009bb0:	6825      	ldr	r5, [r4, #0]
 8009bb2:	1d18      	adds	r0, r3, #4
 8009bb4:	6961      	ldr	r1, [r4, #20]
 8009bb6:	6030      	str	r0, [r6, #0]
 8009bb8:	062e      	lsls	r6, r5, #24
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	d501      	bpl.n	8009bc2 <_printf_i+0x1be>
 8009bbe:	6019      	str	r1, [r3, #0]
 8009bc0:	e002      	b.n	8009bc8 <_printf_i+0x1c4>
 8009bc2:	0668      	lsls	r0, r5, #25
 8009bc4:	d5fb      	bpl.n	8009bbe <_printf_i+0x1ba>
 8009bc6:	8019      	strh	r1, [r3, #0]
 8009bc8:	2300      	movs	r3, #0
 8009bca:	4616      	mov	r6, r2
 8009bcc:	6123      	str	r3, [r4, #16]
 8009bce:	e7bc      	b.n	8009b4a <_printf_i+0x146>
 8009bd0:	6833      	ldr	r3, [r6, #0]
 8009bd2:	2100      	movs	r1, #0
 8009bd4:	1d1a      	adds	r2, r3, #4
 8009bd6:	6032      	str	r2, [r6, #0]
 8009bd8:	681e      	ldr	r6, [r3, #0]
 8009bda:	6862      	ldr	r2, [r4, #4]
 8009bdc:	4630      	mov	r0, r6
 8009bde:	f000 f9e8 	bl	8009fb2 <memchr>
 8009be2:	b108      	cbz	r0, 8009be8 <_printf_i+0x1e4>
 8009be4:	1b80      	subs	r0, r0, r6
 8009be6:	6060      	str	r0, [r4, #4]
 8009be8:	6863      	ldr	r3, [r4, #4]
 8009bea:	6123      	str	r3, [r4, #16]
 8009bec:	2300      	movs	r3, #0
 8009bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bf2:	e7aa      	b.n	8009b4a <_printf_i+0x146>
 8009bf4:	4632      	mov	r2, r6
 8009bf6:	4649      	mov	r1, r9
 8009bf8:	4640      	mov	r0, r8
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	47d0      	blx	sl
 8009bfe:	3001      	adds	r0, #1
 8009c00:	d0ad      	beq.n	8009b5e <_printf_i+0x15a>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	079b      	lsls	r3, r3, #30
 8009c06:	d413      	bmi.n	8009c30 <_printf_i+0x22c>
 8009c08:	68e0      	ldr	r0, [r4, #12]
 8009c0a:	9b03      	ldr	r3, [sp, #12]
 8009c0c:	4298      	cmp	r0, r3
 8009c0e:	bfb8      	it	lt
 8009c10:	4618      	movlt	r0, r3
 8009c12:	e7a6      	b.n	8009b62 <_printf_i+0x15e>
 8009c14:	2301      	movs	r3, #1
 8009c16:	4632      	mov	r2, r6
 8009c18:	4649      	mov	r1, r9
 8009c1a:	4640      	mov	r0, r8
 8009c1c:	47d0      	blx	sl
 8009c1e:	3001      	adds	r0, #1
 8009c20:	d09d      	beq.n	8009b5e <_printf_i+0x15a>
 8009c22:	3501      	adds	r5, #1
 8009c24:	68e3      	ldr	r3, [r4, #12]
 8009c26:	9903      	ldr	r1, [sp, #12]
 8009c28:	1a5b      	subs	r3, r3, r1
 8009c2a:	42ab      	cmp	r3, r5
 8009c2c:	dcf2      	bgt.n	8009c14 <_printf_i+0x210>
 8009c2e:	e7eb      	b.n	8009c08 <_printf_i+0x204>
 8009c30:	2500      	movs	r5, #0
 8009c32:	f104 0619 	add.w	r6, r4, #25
 8009c36:	e7f5      	b.n	8009c24 <_printf_i+0x220>
 8009c38:	0800ce0c 	.word	0x0800ce0c
 8009c3c:	0800ce1d 	.word	0x0800ce1d

08009c40 <std>:
 8009c40:	2300      	movs	r3, #0
 8009c42:	b510      	push	{r4, lr}
 8009c44:	4604      	mov	r4, r0
 8009c46:	e9c0 3300 	strd	r3, r3, [r0]
 8009c4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c4e:	6083      	str	r3, [r0, #8]
 8009c50:	8181      	strh	r1, [r0, #12]
 8009c52:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c54:	81c2      	strh	r2, [r0, #14]
 8009c56:	6183      	str	r3, [r0, #24]
 8009c58:	4619      	mov	r1, r3
 8009c5a:	2208      	movs	r2, #8
 8009c5c:	305c      	adds	r0, #92	@ 0x5c
 8009c5e:	f000 f916 	bl	8009e8e <memset>
 8009c62:	4b0d      	ldr	r3, [pc, #52]	@ (8009c98 <std+0x58>)
 8009c64:	6224      	str	r4, [r4, #32]
 8009c66:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c68:	4b0c      	ldr	r3, [pc, #48]	@ (8009c9c <std+0x5c>)
 8009c6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ca0 <std+0x60>)
 8009c6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c70:	4b0c      	ldr	r3, [pc, #48]	@ (8009ca4 <std+0x64>)
 8009c72:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c74:	4b0c      	ldr	r3, [pc, #48]	@ (8009ca8 <std+0x68>)
 8009c76:	429c      	cmp	r4, r3
 8009c78:	d006      	beq.n	8009c88 <std+0x48>
 8009c7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c7e:	4294      	cmp	r4, r2
 8009c80:	d002      	beq.n	8009c88 <std+0x48>
 8009c82:	33d0      	adds	r3, #208	@ 0xd0
 8009c84:	429c      	cmp	r4, r3
 8009c86:	d105      	bne.n	8009c94 <std+0x54>
 8009c88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c90:	f000 b98c 	b.w	8009fac <__retarget_lock_init_recursive>
 8009c94:	bd10      	pop	{r4, pc}
 8009c96:	bf00      	nop
 8009c98:	08009e09 	.word	0x08009e09
 8009c9c:	08009e2b 	.word	0x08009e2b
 8009ca0:	08009e63 	.word	0x08009e63
 8009ca4:	08009e87 	.word	0x08009e87
 8009ca8:	200007b0 	.word	0x200007b0

08009cac <stdio_exit_handler>:
 8009cac:	4a02      	ldr	r2, [pc, #8]	@ (8009cb8 <stdio_exit_handler+0xc>)
 8009cae:	4903      	ldr	r1, [pc, #12]	@ (8009cbc <stdio_exit_handler+0x10>)
 8009cb0:	4803      	ldr	r0, [pc, #12]	@ (8009cc0 <stdio_exit_handler+0x14>)
 8009cb2:	f000 b869 	b.w	8009d88 <_fwalk_sglue>
 8009cb6:	bf00      	nop
 8009cb8:	2000000c 	.word	0x2000000c
 8009cbc:	0800b949 	.word	0x0800b949
 8009cc0:	2000001c 	.word	0x2000001c

08009cc4 <cleanup_stdio>:
 8009cc4:	6841      	ldr	r1, [r0, #4]
 8009cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf8 <cleanup_stdio+0x34>)
 8009cc8:	b510      	push	{r4, lr}
 8009cca:	4299      	cmp	r1, r3
 8009ccc:	4604      	mov	r4, r0
 8009cce:	d001      	beq.n	8009cd4 <cleanup_stdio+0x10>
 8009cd0:	f001 fe3a 	bl	800b948 <_fflush_r>
 8009cd4:	68a1      	ldr	r1, [r4, #8]
 8009cd6:	4b09      	ldr	r3, [pc, #36]	@ (8009cfc <cleanup_stdio+0x38>)
 8009cd8:	4299      	cmp	r1, r3
 8009cda:	d002      	beq.n	8009ce2 <cleanup_stdio+0x1e>
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f001 fe33 	bl	800b948 <_fflush_r>
 8009ce2:	68e1      	ldr	r1, [r4, #12]
 8009ce4:	4b06      	ldr	r3, [pc, #24]	@ (8009d00 <cleanup_stdio+0x3c>)
 8009ce6:	4299      	cmp	r1, r3
 8009ce8:	d004      	beq.n	8009cf4 <cleanup_stdio+0x30>
 8009cea:	4620      	mov	r0, r4
 8009cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cf0:	f001 be2a 	b.w	800b948 <_fflush_r>
 8009cf4:	bd10      	pop	{r4, pc}
 8009cf6:	bf00      	nop
 8009cf8:	200007b0 	.word	0x200007b0
 8009cfc:	20000818 	.word	0x20000818
 8009d00:	20000880 	.word	0x20000880

08009d04 <global_stdio_init.part.0>:
 8009d04:	b510      	push	{r4, lr}
 8009d06:	4b0b      	ldr	r3, [pc, #44]	@ (8009d34 <global_stdio_init.part.0+0x30>)
 8009d08:	4c0b      	ldr	r4, [pc, #44]	@ (8009d38 <global_stdio_init.part.0+0x34>)
 8009d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8009d3c <global_stdio_init.part.0+0x38>)
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	2104      	movs	r1, #4
 8009d12:	2200      	movs	r2, #0
 8009d14:	f7ff ff94 	bl	8009c40 <std>
 8009d18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	2109      	movs	r1, #9
 8009d20:	f7ff ff8e 	bl	8009c40 <std>
 8009d24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d28:	2202      	movs	r2, #2
 8009d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d2e:	2112      	movs	r1, #18
 8009d30:	f7ff bf86 	b.w	8009c40 <std>
 8009d34:	200008e8 	.word	0x200008e8
 8009d38:	200007b0 	.word	0x200007b0
 8009d3c:	08009cad 	.word	0x08009cad

08009d40 <__sfp_lock_acquire>:
 8009d40:	4801      	ldr	r0, [pc, #4]	@ (8009d48 <__sfp_lock_acquire+0x8>)
 8009d42:	f000 b934 	b.w	8009fae <__retarget_lock_acquire_recursive>
 8009d46:	bf00      	nop
 8009d48:	200008f1 	.word	0x200008f1

08009d4c <__sfp_lock_release>:
 8009d4c:	4801      	ldr	r0, [pc, #4]	@ (8009d54 <__sfp_lock_release+0x8>)
 8009d4e:	f000 b92f 	b.w	8009fb0 <__retarget_lock_release_recursive>
 8009d52:	bf00      	nop
 8009d54:	200008f1 	.word	0x200008f1

08009d58 <__sinit>:
 8009d58:	b510      	push	{r4, lr}
 8009d5a:	4604      	mov	r4, r0
 8009d5c:	f7ff fff0 	bl	8009d40 <__sfp_lock_acquire>
 8009d60:	6a23      	ldr	r3, [r4, #32]
 8009d62:	b11b      	cbz	r3, 8009d6c <__sinit+0x14>
 8009d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d68:	f7ff bff0 	b.w	8009d4c <__sfp_lock_release>
 8009d6c:	4b04      	ldr	r3, [pc, #16]	@ (8009d80 <__sinit+0x28>)
 8009d6e:	6223      	str	r3, [r4, #32]
 8009d70:	4b04      	ldr	r3, [pc, #16]	@ (8009d84 <__sinit+0x2c>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d1f5      	bne.n	8009d64 <__sinit+0xc>
 8009d78:	f7ff ffc4 	bl	8009d04 <global_stdio_init.part.0>
 8009d7c:	e7f2      	b.n	8009d64 <__sinit+0xc>
 8009d7e:	bf00      	nop
 8009d80:	08009cc5 	.word	0x08009cc5
 8009d84:	200008e8 	.word	0x200008e8

08009d88 <_fwalk_sglue>:
 8009d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d8c:	4607      	mov	r7, r0
 8009d8e:	4688      	mov	r8, r1
 8009d90:	4614      	mov	r4, r2
 8009d92:	2600      	movs	r6, #0
 8009d94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d98:	f1b9 0901 	subs.w	r9, r9, #1
 8009d9c:	d505      	bpl.n	8009daa <_fwalk_sglue+0x22>
 8009d9e:	6824      	ldr	r4, [r4, #0]
 8009da0:	2c00      	cmp	r4, #0
 8009da2:	d1f7      	bne.n	8009d94 <_fwalk_sglue+0xc>
 8009da4:	4630      	mov	r0, r6
 8009da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009daa:	89ab      	ldrh	r3, [r5, #12]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d907      	bls.n	8009dc0 <_fwalk_sglue+0x38>
 8009db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009db4:	3301      	adds	r3, #1
 8009db6:	d003      	beq.n	8009dc0 <_fwalk_sglue+0x38>
 8009db8:	4629      	mov	r1, r5
 8009dba:	4638      	mov	r0, r7
 8009dbc:	47c0      	blx	r8
 8009dbe:	4306      	orrs	r6, r0
 8009dc0:	3568      	adds	r5, #104	@ 0x68
 8009dc2:	e7e9      	b.n	8009d98 <_fwalk_sglue+0x10>

08009dc4 <siprintf>:
 8009dc4:	b40e      	push	{r1, r2, r3}
 8009dc6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009dca:	b510      	push	{r4, lr}
 8009dcc:	2400      	movs	r4, #0
 8009dce:	b09d      	sub	sp, #116	@ 0x74
 8009dd0:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009dd2:	9002      	str	r0, [sp, #8]
 8009dd4:	9006      	str	r0, [sp, #24]
 8009dd6:	9107      	str	r1, [sp, #28]
 8009dd8:	9104      	str	r1, [sp, #16]
 8009dda:	4809      	ldr	r0, [pc, #36]	@ (8009e00 <siprintf+0x3c>)
 8009ddc:	4909      	ldr	r1, [pc, #36]	@ (8009e04 <siprintf+0x40>)
 8009dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de2:	9105      	str	r1, [sp, #20]
 8009de4:	6800      	ldr	r0, [r0, #0]
 8009de6:	a902      	add	r1, sp, #8
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009dec:	f001 fc30 	bl	800b650 <_svfiprintf_r>
 8009df0:	9b02      	ldr	r3, [sp, #8]
 8009df2:	701c      	strb	r4, [r3, #0]
 8009df4:	b01d      	add	sp, #116	@ 0x74
 8009df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dfa:	b003      	add	sp, #12
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	20000018 	.word	0x20000018
 8009e04:	ffff0208 	.word	0xffff0208

08009e08 <__sread>:
 8009e08:	b510      	push	{r4, lr}
 8009e0a:	460c      	mov	r4, r1
 8009e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e10:	f000 f87e 	bl	8009f10 <_read_r>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	bfab      	itete	ge
 8009e18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e1a:	89a3      	ldrhlt	r3, [r4, #12]
 8009e1c:	181b      	addge	r3, r3, r0
 8009e1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e22:	bfac      	ite	ge
 8009e24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e26:	81a3      	strhlt	r3, [r4, #12]
 8009e28:	bd10      	pop	{r4, pc}

08009e2a <__swrite>:
 8009e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e2e:	461f      	mov	r7, r3
 8009e30:	898b      	ldrh	r3, [r1, #12]
 8009e32:	4605      	mov	r5, r0
 8009e34:	05db      	lsls	r3, r3, #23
 8009e36:	460c      	mov	r4, r1
 8009e38:	4616      	mov	r6, r2
 8009e3a:	d505      	bpl.n	8009e48 <__swrite+0x1e>
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e44:	f000 f852 	bl	8009eec <_lseek_r>
 8009e48:	89a3      	ldrh	r3, [r4, #12]
 8009e4a:	4632      	mov	r2, r6
 8009e4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e50:	81a3      	strh	r3, [r4, #12]
 8009e52:	4628      	mov	r0, r5
 8009e54:	463b      	mov	r3, r7
 8009e56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e5e:	f000 b869 	b.w	8009f34 <_write_r>

08009e62 <__sseek>:
 8009e62:	b510      	push	{r4, lr}
 8009e64:	460c      	mov	r4, r1
 8009e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e6a:	f000 f83f 	bl	8009eec <_lseek_r>
 8009e6e:	1c43      	adds	r3, r0, #1
 8009e70:	89a3      	ldrh	r3, [r4, #12]
 8009e72:	bf15      	itete	ne
 8009e74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e7e:	81a3      	strheq	r3, [r4, #12]
 8009e80:	bf18      	it	ne
 8009e82:	81a3      	strhne	r3, [r4, #12]
 8009e84:	bd10      	pop	{r4, pc}

08009e86 <__sclose>:
 8009e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e8a:	f000 b81f 	b.w	8009ecc <_close_r>

08009e8e <memset>:
 8009e8e:	4603      	mov	r3, r0
 8009e90:	4402      	add	r2, r0
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d100      	bne.n	8009e98 <memset+0xa>
 8009e96:	4770      	bx	lr
 8009e98:	f803 1b01 	strb.w	r1, [r3], #1
 8009e9c:	e7f9      	b.n	8009e92 <memset+0x4>

08009e9e <strncmp>:
 8009e9e:	b510      	push	{r4, lr}
 8009ea0:	b16a      	cbz	r2, 8009ebe <strncmp+0x20>
 8009ea2:	3901      	subs	r1, #1
 8009ea4:	1884      	adds	r4, r0, r2
 8009ea6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eaa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d103      	bne.n	8009eba <strncmp+0x1c>
 8009eb2:	42a0      	cmp	r0, r4
 8009eb4:	d001      	beq.n	8009eba <strncmp+0x1c>
 8009eb6:	2a00      	cmp	r2, #0
 8009eb8:	d1f5      	bne.n	8009ea6 <strncmp+0x8>
 8009eba:	1ad0      	subs	r0, r2, r3
 8009ebc:	bd10      	pop	{r4, pc}
 8009ebe:	4610      	mov	r0, r2
 8009ec0:	e7fc      	b.n	8009ebc <strncmp+0x1e>
	...

08009ec4 <_localeconv_r>:
 8009ec4:	4800      	ldr	r0, [pc, #0]	@ (8009ec8 <_localeconv_r+0x4>)
 8009ec6:	4770      	bx	lr
 8009ec8:	20000158 	.word	0x20000158

08009ecc <_close_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	2300      	movs	r3, #0
 8009ed0:	4d05      	ldr	r5, [pc, #20]	@ (8009ee8 <_close_r+0x1c>)
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	f7fb f891 	bl	8004ffe <_close>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d102      	bne.n	8009ee6 <_close_r+0x1a>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	b103      	cbz	r3, 8009ee6 <_close_r+0x1a>
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	bd38      	pop	{r3, r4, r5, pc}
 8009ee8:	200008ec 	.word	0x200008ec

08009eec <_lseek_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4604      	mov	r4, r0
 8009ef0:	4608      	mov	r0, r1
 8009ef2:	4611      	mov	r1, r2
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	4d05      	ldr	r5, [pc, #20]	@ (8009f0c <_lseek_r+0x20>)
 8009ef8:	602a      	str	r2, [r5, #0]
 8009efa:	461a      	mov	r2, r3
 8009efc:	f7fb f8a3 	bl	8005046 <_lseek>
 8009f00:	1c43      	adds	r3, r0, #1
 8009f02:	d102      	bne.n	8009f0a <_lseek_r+0x1e>
 8009f04:	682b      	ldr	r3, [r5, #0]
 8009f06:	b103      	cbz	r3, 8009f0a <_lseek_r+0x1e>
 8009f08:	6023      	str	r3, [r4, #0]
 8009f0a:	bd38      	pop	{r3, r4, r5, pc}
 8009f0c:	200008ec 	.word	0x200008ec

08009f10 <_read_r>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	4604      	mov	r4, r0
 8009f14:	4608      	mov	r0, r1
 8009f16:	4611      	mov	r1, r2
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4d05      	ldr	r5, [pc, #20]	@ (8009f30 <_read_r+0x20>)
 8009f1c:	602a      	str	r2, [r5, #0]
 8009f1e:	461a      	mov	r2, r3
 8009f20:	f7fb f834 	bl	8004f8c <_read>
 8009f24:	1c43      	adds	r3, r0, #1
 8009f26:	d102      	bne.n	8009f2e <_read_r+0x1e>
 8009f28:	682b      	ldr	r3, [r5, #0]
 8009f2a:	b103      	cbz	r3, 8009f2e <_read_r+0x1e>
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	200008ec 	.word	0x200008ec

08009f34 <_write_r>:
 8009f34:	b538      	push	{r3, r4, r5, lr}
 8009f36:	4604      	mov	r4, r0
 8009f38:	4608      	mov	r0, r1
 8009f3a:	4611      	mov	r1, r2
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	4d05      	ldr	r5, [pc, #20]	@ (8009f54 <_write_r+0x20>)
 8009f40:	602a      	str	r2, [r5, #0]
 8009f42:	461a      	mov	r2, r3
 8009f44:	f7fb f83f 	bl	8004fc6 <_write>
 8009f48:	1c43      	adds	r3, r0, #1
 8009f4a:	d102      	bne.n	8009f52 <_write_r+0x1e>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	b103      	cbz	r3, 8009f52 <_write_r+0x1e>
 8009f50:	6023      	str	r3, [r4, #0]
 8009f52:	bd38      	pop	{r3, r4, r5, pc}
 8009f54:	200008ec 	.word	0x200008ec

08009f58 <__errno>:
 8009f58:	4b01      	ldr	r3, [pc, #4]	@ (8009f60 <__errno+0x8>)
 8009f5a:	6818      	ldr	r0, [r3, #0]
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	20000018 	.word	0x20000018

08009f64 <__libc_init_array>:
 8009f64:	b570      	push	{r4, r5, r6, lr}
 8009f66:	2600      	movs	r6, #0
 8009f68:	4d0c      	ldr	r5, [pc, #48]	@ (8009f9c <__libc_init_array+0x38>)
 8009f6a:	4c0d      	ldr	r4, [pc, #52]	@ (8009fa0 <__libc_init_array+0x3c>)
 8009f6c:	1b64      	subs	r4, r4, r5
 8009f6e:	10a4      	asrs	r4, r4, #2
 8009f70:	42a6      	cmp	r6, r4
 8009f72:	d109      	bne.n	8009f88 <__libc_init_array+0x24>
 8009f74:	f002 feba 	bl	800ccec <_init>
 8009f78:	2600      	movs	r6, #0
 8009f7a:	4d0a      	ldr	r5, [pc, #40]	@ (8009fa4 <__libc_init_array+0x40>)
 8009f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8009fa8 <__libc_init_array+0x44>)
 8009f7e:	1b64      	subs	r4, r4, r5
 8009f80:	10a4      	asrs	r4, r4, #2
 8009f82:	42a6      	cmp	r6, r4
 8009f84:	d105      	bne.n	8009f92 <__libc_init_array+0x2e>
 8009f86:	bd70      	pop	{r4, r5, r6, pc}
 8009f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f8c:	4798      	blx	r3
 8009f8e:	3601      	adds	r6, #1
 8009f90:	e7ee      	b.n	8009f70 <__libc_init_array+0xc>
 8009f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f96:	4798      	blx	r3
 8009f98:	3601      	adds	r6, #1
 8009f9a:	e7f2      	b.n	8009f82 <__libc_init_array+0x1e>
 8009f9c:	0800d1cc 	.word	0x0800d1cc
 8009fa0:	0800d1cc 	.word	0x0800d1cc
 8009fa4:	0800d1cc 	.word	0x0800d1cc
 8009fa8:	0800d1d0 	.word	0x0800d1d0

08009fac <__retarget_lock_init_recursive>:
 8009fac:	4770      	bx	lr

08009fae <__retarget_lock_acquire_recursive>:
 8009fae:	4770      	bx	lr

08009fb0 <__retarget_lock_release_recursive>:
 8009fb0:	4770      	bx	lr

08009fb2 <memchr>:
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	b510      	push	{r4, lr}
 8009fb6:	b2c9      	uxtb	r1, r1
 8009fb8:	4402      	add	r2, r0
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	d101      	bne.n	8009fc4 <memchr+0x12>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	e003      	b.n	8009fcc <memchr+0x1a>
 8009fc4:	7804      	ldrb	r4, [r0, #0]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	428c      	cmp	r4, r1
 8009fca:	d1f6      	bne.n	8009fba <memchr+0x8>
 8009fcc:	bd10      	pop	{r4, pc}

08009fce <memcpy>:
 8009fce:	440a      	add	r2, r1
 8009fd0:	4291      	cmp	r1, r2
 8009fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fd6:	d100      	bne.n	8009fda <memcpy+0xc>
 8009fd8:	4770      	bx	lr
 8009fda:	b510      	push	{r4, lr}
 8009fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fe0:	4291      	cmp	r1, r2
 8009fe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fe6:	d1f9      	bne.n	8009fdc <memcpy+0xe>
 8009fe8:	bd10      	pop	{r4, pc}

08009fea <quorem>:
 8009fea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fee:	6903      	ldr	r3, [r0, #16]
 8009ff0:	690c      	ldr	r4, [r1, #16]
 8009ff2:	4607      	mov	r7, r0
 8009ff4:	42a3      	cmp	r3, r4
 8009ff6:	db7e      	blt.n	800a0f6 <quorem+0x10c>
 8009ff8:	3c01      	subs	r4, #1
 8009ffa:	00a3      	lsls	r3, r4, #2
 8009ffc:	f100 0514 	add.w	r5, r0, #20
 800a000:	f101 0814 	add.w	r8, r1, #20
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a00a:	9301      	str	r3, [sp, #4]
 800a00c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a010:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a014:	3301      	adds	r3, #1
 800a016:	429a      	cmp	r2, r3
 800a018:	fbb2 f6f3 	udiv	r6, r2, r3
 800a01c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a020:	d32e      	bcc.n	800a080 <quorem+0x96>
 800a022:	f04f 0a00 	mov.w	sl, #0
 800a026:	46c4      	mov	ip, r8
 800a028:	46ae      	mov	lr, r5
 800a02a:	46d3      	mov	fp, sl
 800a02c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a030:	b298      	uxth	r0, r3
 800a032:	fb06 a000 	mla	r0, r6, r0, sl
 800a036:	0c1b      	lsrs	r3, r3, #16
 800a038:	0c02      	lsrs	r2, r0, #16
 800a03a:	fb06 2303 	mla	r3, r6, r3, r2
 800a03e:	f8de 2000 	ldr.w	r2, [lr]
 800a042:	b280      	uxth	r0, r0
 800a044:	b292      	uxth	r2, r2
 800a046:	1a12      	subs	r2, r2, r0
 800a048:	445a      	add	r2, fp
 800a04a:	f8de 0000 	ldr.w	r0, [lr]
 800a04e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a052:	b29b      	uxth	r3, r3
 800a054:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a058:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a05c:	b292      	uxth	r2, r2
 800a05e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a062:	45e1      	cmp	r9, ip
 800a064:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a068:	f84e 2b04 	str.w	r2, [lr], #4
 800a06c:	d2de      	bcs.n	800a02c <quorem+0x42>
 800a06e:	9b00      	ldr	r3, [sp, #0]
 800a070:	58eb      	ldr	r3, [r5, r3]
 800a072:	b92b      	cbnz	r3, 800a080 <quorem+0x96>
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	3b04      	subs	r3, #4
 800a078:	429d      	cmp	r5, r3
 800a07a:	461a      	mov	r2, r3
 800a07c:	d32f      	bcc.n	800a0de <quorem+0xf4>
 800a07e:	613c      	str	r4, [r7, #16]
 800a080:	4638      	mov	r0, r7
 800a082:	f001 f981 	bl	800b388 <__mcmp>
 800a086:	2800      	cmp	r0, #0
 800a088:	db25      	blt.n	800a0d6 <quorem+0xec>
 800a08a:	4629      	mov	r1, r5
 800a08c:	2000      	movs	r0, #0
 800a08e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a092:	f8d1 c000 	ldr.w	ip, [r1]
 800a096:	fa1f fe82 	uxth.w	lr, r2
 800a09a:	fa1f f38c 	uxth.w	r3, ip
 800a09e:	eba3 030e 	sub.w	r3, r3, lr
 800a0a2:	4403      	add	r3, r0
 800a0a4:	0c12      	lsrs	r2, r2, #16
 800a0a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a0aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0b4:	45c1      	cmp	r9, r8
 800a0b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0ba:	f841 3b04 	str.w	r3, [r1], #4
 800a0be:	d2e6      	bcs.n	800a08e <quorem+0xa4>
 800a0c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0c8:	b922      	cbnz	r2, 800a0d4 <quorem+0xea>
 800a0ca:	3b04      	subs	r3, #4
 800a0cc:	429d      	cmp	r5, r3
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	d30b      	bcc.n	800a0ea <quorem+0x100>
 800a0d2:	613c      	str	r4, [r7, #16]
 800a0d4:	3601      	adds	r6, #1
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	b003      	add	sp, #12
 800a0da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0de:	6812      	ldr	r2, [r2, #0]
 800a0e0:	3b04      	subs	r3, #4
 800a0e2:	2a00      	cmp	r2, #0
 800a0e4:	d1cb      	bne.n	800a07e <quorem+0x94>
 800a0e6:	3c01      	subs	r4, #1
 800a0e8:	e7c6      	b.n	800a078 <quorem+0x8e>
 800a0ea:	6812      	ldr	r2, [r2, #0]
 800a0ec:	3b04      	subs	r3, #4
 800a0ee:	2a00      	cmp	r2, #0
 800a0f0:	d1ef      	bne.n	800a0d2 <quorem+0xe8>
 800a0f2:	3c01      	subs	r4, #1
 800a0f4:	e7ea      	b.n	800a0cc <quorem+0xe2>
 800a0f6:	2000      	movs	r0, #0
 800a0f8:	e7ee      	b.n	800a0d8 <quorem+0xee>
 800a0fa:	0000      	movs	r0, r0
 800a0fc:	0000      	movs	r0, r0
	...

0800a100 <_dtoa_r>:
 800a100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a104:	4614      	mov	r4, r2
 800a106:	461d      	mov	r5, r3
 800a108:	69c7      	ldr	r7, [r0, #28]
 800a10a:	b097      	sub	sp, #92	@ 0x5c
 800a10c:	4681      	mov	r9, r0
 800a10e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a112:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a114:	b97f      	cbnz	r7, 800a136 <_dtoa_r+0x36>
 800a116:	2010      	movs	r0, #16
 800a118:	f000 fe0e 	bl	800ad38 <malloc>
 800a11c:	4602      	mov	r2, r0
 800a11e:	f8c9 001c 	str.w	r0, [r9, #28]
 800a122:	b920      	cbnz	r0, 800a12e <_dtoa_r+0x2e>
 800a124:	21ef      	movs	r1, #239	@ 0xef
 800a126:	4bac      	ldr	r3, [pc, #688]	@ (800a3d8 <_dtoa_r+0x2d8>)
 800a128:	48ac      	ldr	r0, [pc, #688]	@ (800a3dc <_dtoa_r+0x2dc>)
 800a12a:	f001 fc5f 	bl	800b9ec <__assert_func>
 800a12e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a132:	6007      	str	r7, [r0, #0]
 800a134:	60c7      	str	r7, [r0, #12]
 800a136:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a13a:	6819      	ldr	r1, [r3, #0]
 800a13c:	b159      	cbz	r1, 800a156 <_dtoa_r+0x56>
 800a13e:	685a      	ldr	r2, [r3, #4]
 800a140:	2301      	movs	r3, #1
 800a142:	4093      	lsls	r3, r2
 800a144:	604a      	str	r2, [r1, #4]
 800a146:	608b      	str	r3, [r1, #8]
 800a148:	4648      	mov	r0, r9
 800a14a:	f000 feeb 	bl	800af24 <_Bfree>
 800a14e:	2200      	movs	r2, #0
 800a150:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a154:	601a      	str	r2, [r3, #0]
 800a156:	1e2b      	subs	r3, r5, #0
 800a158:	bfaf      	iteee	ge
 800a15a:	2300      	movge	r3, #0
 800a15c:	2201      	movlt	r2, #1
 800a15e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a162:	9307      	strlt	r3, [sp, #28]
 800a164:	bfa8      	it	ge
 800a166:	6033      	strge	r3, [r6, #0]
 800a168:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a16c:	4b9c      	ldr	r3, [pc, #624]	@ (800a3e0 <_dtoa_r+0x2e0>)
 800a16e:	bfb8      	it	lt
 800a170:	6032      	strlt	r2, [r6, #0]
 800a172:	ea33 0308 	bics.w	r3, r3, r8
 800a176:	d112      	bne.n	800a19e <_dtoa_r+0x9e>
 800a178:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a17c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a17e:	6013      	str	r3, [r2, #0]
 800a180:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a184:	4323      	orrs	r3, r4
 800a186:	f000 855e 	beq.w	800ac46 <_dtoa_r+0xb46>
 800a18a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a18c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a3e4 <_dtoa_r+0x2e4>
 800a190:	2b00      	cmp	r3, #0
 800a192:	f000 8560 	beq.w	800ac56 <_dtoa_r+0xb56>
 800a196:	f10a 0303 	add.w	r3, sl, #3
 800a19a:	f000 bd5a 	b.w	800ac52 <_dtoa_r+0xb52>
 800a19e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a1a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	f7f6 fbfb 	bl	80009a8 <__aeabi_dcmpeq>
 800a1b2:	4607      	mov	r7, r0
 800a1b4:	b158      	cbz	r0, 800a1ce <_dtoa_r+0xce>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a1ba:	6013      	str	r3, [r2, #0]
 800a1bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a1be:	b113      	cbz	r3, 800a1c6 <_dtoa_r+0xc6>
 800a1c0:	4b89      	ldr	r3, [pc, #548]	@ (800a3e8 <_dtoa_r+0x2e8>)
 800a1c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a1c4:	6013      	str	r3, [r2, #0]
 800a1c6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a3ec <_dtoa_r+0x2ec>
 800a1ca:	f000 bd44 	b.w	800ac56 <_dtoa_r+0xb56>
 800a1ce:	ab14      	add	r3, sp, #80	@ 0x50
 800a1d0:	9301      	str	r3, [sp, #4]
 800a1d2:	ab15      	add	r3, sp, #84	@ 0x54
 800a1d4:	9300      	str	r3, [sp, #0]
 800a1d6:	4648      	mov	r0, r9
 800a1d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a1dc:	f001 f984 	bl	800b4e8 <__d2b>
 800a1e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a1e4:	9003      	str	r0, [sp, #12]
 800a1e6:	2e00      	cmp	r6, #0
 800a1e8:	d078      	beq.n	800a2dc <_dtoa_r+0x1dc>
 800a1ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a1f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a1fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a200:	9712      	str	r7, [sp, #72]	@ 0x48
 800a202:	4619      	mov	r1, r3
 800a204:	2200      	movs	r2, #0
 800a206:	4b7a      	ldr	r3, [pc, #488]	@ (800a3f0 <_dtoa_r+0x2f0>)
 800a208:	f7f5 ffae 	bl	8000168 <__aeabi_dsub>
 800a20c:	a36c      	add	r3, pc, #432	@ (adr r3, 800a3c0 <_dtoa_r+0x2c0>)
 800a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a212:	f7f6 f961 	bl	80004d8 <__aeabi_dmul>
 800a216:	a36c      	add	r3, pc, #432	@ (adr r3, 800a3c8 <_dtoa_r+0x2c8>)
 800a218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21c:	f7f5 ffa6 	bl	800016c <__adddf3>
 800a220:	4604      	mov	r4, r0
 800a222:	4630      	mov	r0, r6
 800a224:	460d      	mov	r5, r1
 800a226:	f7f6 f8ed 	bl	8000404 <__aeabi_i2d>
 800a22a:	a369      	add	r3, pc, #420	@ (adr r3, 800a3d0 <_dtoa_r+0x2d0>)
 800a22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a230:	f7f6 f952 	bl	80004d8 <__aeabi_dmul>
 800a234:	4602      	mov	r2, r0
 800a236:	460b      	mov	r3, r1
 800a238:	4620      	mov	r0, r4
 800a23a:	4629      	mov	r1, r5
 800a23c:	f7f5 ff96 	bl	800016c <__adddf3>
 800a240:	4604      	mov	r4, r0
 800a242:	460d      	mov	r5, r1
 800a244:	f7f6 fbf8 	bl	8000a38 <__aeabi_d2iz>
 800a248:	2200      	movs	r2, #0
 800a24a:	4607      	mov	r7, r0
 800a24c:	2300      	movs	r3, #0
 800a24e:	4620      	mov	r0, r4
 800a250:	4629      	mov	r1, r5
 800a252:	f7f6 fbb3 	bl	80009bc <__aeabi_dcmplt>
 800a256:	b140      	cbz	r0, 800a26a <_dtoa_r+0x16a>
 800a258:	4638      	mov	r0, r7
 800a25a:	f7f6 f8d3 	bl	8000404 <__aeabi_i2d>
 800a25e:	4622      	mov	r2, r4
 800a260:	462b      	mov	r3, r5
 800a262:	f7f6 fba1 	bl	80009a8 <__aeabi_dcmpeq>
 800a266:	b900      	cbnz	r0, 800a26a <_dtoa_r+0x16a>
 800a268:	3f01      	subs	r7, #1
 800a26a:	2f16      	cmp	r7, #22
 800a26c:	d854      	bhi.n	800a318 <_dtoa_r+0x218>
 800a26e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a272:	4b60      	ldr	r3, [pc, #384]	@ (800a3f4 <_dtoa_r+0x2f4>)
 800a274:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27c:	f7f6 fb9e 	bl	80009bc <__aeabi_dcmplt>
 800a280:	2800      	cmp	r0, #0
 800a282:	d04b      	beq.n	800a31c <_dtoa_r+0x21c>
 800a284:	2300      	movs	r3, #0
 800a286:	3f01      	subs	r7, #1
 800a288:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a28a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a28c:	1b9b      	subs	r3, r3, r6
 800a28e:	1e5a      	subs	r2, r3, #1
 800a290:	bf49      	itett	mi
 800a292:	f1c3 0301 	rsbmi	r3, r3, #1
 800a296:	2300      	movpl	r3, #0
 800a298:	9304      	strmi	r3, [sp, #16]
 800a29a:	2300      	movmi	r3, #0
 800a29c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a29e:	bf54      	ite	pl
 800a2a0:	9304      	strpl	r3, [sp, #16]
 800a2a2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a2a4:	2f00      	cmp	r7, #0
 800a2a6:	db3b      	blt.n	800a320 <_dtoa_r+0x220>
 800a2a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2aa:	970e      	str	r7, [sp, #56]	@ 0x38
 800a2ac:	443b      	add	r3, r7
 800a2ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2b6:	2b09      	cmp	r3, #9
 800a2b8:	d865      	bhi.n	800a386 <_dtoa_r+0x286>
 800a2ba:	2b05      	cmp	r3, #5
 800a2bc:	bfc4      	itt	gt
 800a2be:	3b04      	subgt	r3, #4
 800a2c0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a2c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2c4:	bfc8      	it	gt
 800a2c6:	2400      	movgt	r4, #0
 800a2c8:	f1a3 0302 	sub.w	r3, r3, #2
 800a2cc:	bfd8      	it	le
 800a2ce:	2401      	movle	r4, #1
 800a2d0:	2b03      	cmp	r3, #3
 800a2d2:	d864      	bhi.n	800a39e <_dtoa_r+0x29e>
 800a2d4:	e8df f003 	tbb	[pc, r3]
 800a2d8:	2c385553 	.word	0x2c385553
 800a2dc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a2e0:	441e      	add	r6, r3
 800a2e2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a2e6:	2b20      	cmp	r3, #32
 800a2e8:	bfc1      	itttt	gt
 800a2ea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a2ee:	fa08 f803 	lslgt.w	r8, r8, r3
 800a2f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a2f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a2fa:	bfd6      	itet	le
 800a2fc:	f1c3 0320 	rsble	r3, r3, #32
 800a300:	ea48 0003 	orrgt.w	r0, r8, r3
 800a304:	fa04 f003 	lslle.w	r0, r4, r3
 800a308:	f7f6 f86c 	bl	80003e4 <__aeabi_ui2d>
 800a30c:	2201      	movs	r2, #1
 800a30e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a312:	3e01      	subs	r6, #1
 800a314:	9212      	str	r2, [sp, #72]	@ 0x48
 800a316:	e774      	b.n	800a202 <_dtoa_r+0x102>
 800a318:	2301      	movs	r3, #1
 800a31a:	e7b5      	b.n	800a288 <_dtoa_r+0x188>
 800a31c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a31e:	e7b4      	b.n	800a28a <_dtoa_r+0x18a>
 800a320:	9b04      	ldr	r3, [sp, #16]
 800a322:	1bdb      	subs	r3, r3, r7
 800a324:	9304      	str	r3, [sp, #16]
 800a326:	427b      	negs	r3, r7
 800a328:	930a      	str	r3, [sp, #40]	@ 0x28
 800a32a:	2300      	movs	r3, #0
 800a32c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a32e:	e7c1      	b.n	800a2b4 <_dtoa_r+0x1b4>
 800a330:	2301      	movs	r3, #1
 800a332:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a334:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a336:	eb07 0b03 	add.w	fp, r7, r3
 800a33a:	f10b 0301 	add.w	r3, fp, #1
 800a33e:	2b01      	cmp	r3, #1
 800a340:	9308      	str	r3, [sp, #32]
 800a342:	bfb8      	it	lt
 800a344:	2301      	movlt	r3, #1
 800a346:	e006      	b.n	800a356 <_dtoa_r+0x256>
 800a348:	2301      	movs	r3, #1
 800a34a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a34c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a34e:	2b00      	cmp	r3, #0
 800a350:	dd28      	ble.n	800a3a4 <_dtoa_r+0x2a4>
 800a352:	469b      	mov	fp, r3
 800a354:	9308      	str	r3, [sp, #32]
 800a356:	2100      	movs	r1, #0
 800a358:	2204      	movs	r2, #4
 800a35a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a35e:	f102 0514 	add.w	r5, r2, #20
 800a362:	429d      	cmp	r5, r3
 800a364:	d926      	bls.n	800a3b4 <_dtoa_r+0x2b4>
 800a366:	6041      	str	r1, [r0, #4]
 800a368:	4648      	mov	r0, r9
 800a36a:	f000 fd9b 	bl	800aea4 <_Balloc>
 800a36e:	4682      	mov	sl, r0
 800a370:	2800      	cmp	r0, #0
 800a372:	d143      	bne.n	800a3fc <_dtoa_r+0x2fc>
 800a374:	4602      	mov	r2, r0
 800a376:	f240 11af 	movw	r1, #431	@ 0x1af
 800a37a:	4b1f      	ldr	r3, [pc, #124]	@ (800a3f8 <_dtoa_r+0x2f8>)
 800a37c:	e6d4      	b.n	800a128 <_dtoa_r+0x28>
 800a37e:	2300      	movs	r3, #0
 800a380:	e7e3      	b.n	800a34a <_dtoa_r+0x24a>
 800a382:	2300      	movs	r3, #0
 800a384:	e7d5      	b.n	800a332 <_dtoa_r+0x232>
 800a386:	2401      	movs	r4, #1
 800a388:	2300      	movs	r3, #0
 800a38a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a38c:	9320      	str	r3, [sp, #128]	@ 0x80
 800a38e:	f04f 3bff 	mov.w	fp, #4294967295
 800a392:	2200      	movs	r2, #0
 800a394:	2312      	movs	r3, #18
 800a396:	f8cd b020 	str.w	fp, [sp, #32]
 800a39a:	9221      	str	r2, [sp, #132]	@ 0x84
 800a39c:	e7db      	b.n	800a356 <_dtoa_r+0x256>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3a2:	e7f4      	b.n	800a38e <_dtoa_r+0x28e>
 800a3a4:	f04f 0b01 	mov.w	fp, #1
 800a3a8:	465b      	mov	r3, fp
 800a3aa:	f8cd b020 	str.w	fp, [sp, #32]
 800a3ae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800a3b2:	e7d0      	b.n	800a356 <_dtoa_r+0x256>
 800a3b4:	3101      	adds	r1, #1
 800a3b6:	0052      	lsls	r2, r2, #1
 800a3b8:	e7d1      	b.n	800a35e <_dtoa_r+0x25e>
 800a3ba:	bf00      	nop
 800a3bc:	f3af 8000 	nop.w
 800a3c0:	636f4361 	.word	0x636f4361
 800a3c4:	3fd287a7 	.word	0x3fd287a7
 800a3c8:	8b60c8b3 	.word	0x8b60c8b3
 800a3cc:	3fc68a28 	.word	0x3fc68a28
 800a3d0:	509f79fb 	.word	0x509f79fb
 800a3d4:	3fd34413 	.word	0x3fd34413
 800a3d8:	0800ce3b 	.word	0x0800ce3b
 800a3dc:	0800ce52 	.word	0x0800ce52
 800a3e0:	7ff00000 	.word	0x7ff00000
 800a3e4:	0800ce37 	.word	0x0800ce37
 800a3e8:	0800ce0b 	.word	0x0800ce0b
 800a3ec:	0800ce0a 	.word	0x0800ce0a
 800a3f0:	3ff80000 	.word	0x3ff80000
 800a3f4:	0800cfa0 	.word	0x0800cfa0
 800a3f8:	0800ceaa 	.word	0x0800ceaa
 800a3fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a400:	6018      	str	r0, [r3, #0]
 800a402:	9b08      	ldr	r3, [sp, #32]
 800a404:	2b0e      	cmp	r3, #14
 800a406:	f200 80a1 	bhi.w	800a54c <_dtoa_r+0x44c>
 800a40a:	2c00      	cmp	r4, #0
 800a40c:	f000 809e 	beq.w	800a54c <_dtoa_r+0x44c>
 800a410:	2f00      	cmp	r7, #0
 800a412:	dd33      	ble.n	800a47c <_dtoa_r+0x37c>
 800a414:	4b9c      	ldr	r3, [pc, #624]	@ (800a688 <_dtoa_r+0x588>)
 800a416:	f007 020f 	and.w	r2, r7, #15
 800a41a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a41e:	05f8      	lsls	r0, r7, #23
 800a420:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a424:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800a428:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a42c:	d516      	bpl.n	800a45c <_dtoa_r+0x35c>
 800a42e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a432:	4b96      	ldr	r3, [pc, #600]	@ (800a68c <_dtoa_r+0x58c>)
 800a434:	2603      	movs	r6, #3
 800a436:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a43a:	f7f6 f977 	bl	800072c <__aeabi_ddiv>
 800a43e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a442:	f004 040f 	and.w	r4, r4, #15
 800a446:	4d91      	ldr	r5, [pc, #580]	@ (800a68c <_dtoa_r+0x58c>)
 800a448:	b954      	cbnz	r4, 800a460 <_dtoa_r+0x360>
 800a44a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a44e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a452:	f7f6 f96b 	bl	800072c <__aeabi_ddiv>
 800a456:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a45a:	e028      	b.n	800a4ae <_dtoa_r+0x3ae>
 800a45c:	2602      	movs	r6, #2
 800a45e:	e7f2      	b.n	800a446 <_dtoa_r+0x346>
 800a460:	07e1      	lsls	r1, r4, #31
 800a462:	d508      	bpl.n	800a476 <_dtoa_r+0x376>
 800a464:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a468:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a46c:	f7f6 f834 	bl	80004d8 <__aeabi_dmul>
 800a470:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a474:	3601      	adds	r6, #1
 800a476:	1064      	asrs	r4, r4, #1
 800a478:	3508      	adds	r5, #8
 800a47a:	e7e5      	b.n	800a448 <_dtoa_r+0x348>
 800a47c:	f000 80af 	beq.w	800a5de <_dtoa_r+0x4de>
 800a480:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a484:	427c      	negs	r4, r7
 800a486:	4b80      	ldr	r3, [pc, #512]	@ (800a688 <_dtoa_r+0x588>)
 800a488:	f004 020f 	and.w	r2, r4, #15
 800a48c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	f7f6 f820 	bl	80004d8 <__aeabi_dmul>
 800a498:	2602      	movs	r6, #2
 800a49a:	2300      	movs	r3, #0
 800a49c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4a0:	4d7a      	ldr	r5, [pc, #488]	@ (800a68c <_dtoa_r+0x58c>)
 800a4a2:	1124      	asrs	r4, r4, #4
 800a4a4:	2c00      	cmp	r4, #0
 800a4a6:	f040 808f 	bne.w	800a5c8 <_dtoa_r+0x4c8>
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1d3      	bne.n	800a456 <_dtoa_r+0x356>
 800a4ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a4b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f000 8094 	beq.w	800a5e2 <_dtoa_r+0x4e2>
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	4620      	mov	r0, r4
 800a4be:	4629      	mov	r1, r5
 800a4c0:	4b73      	ldr	r3, [pc, #460]	@ (800a690 <_dtoa_r+0x590>)
 800a4c2:	f7f6 fa7b 	bl	80009bc <__aeabi_dcmplt>
 800a4c6:	2800      	cmp	r0, #0
 800a4c8:	f000 808b 	beq.w	800a5e2 <_dtoa_r+0x4e2>
 800a4cc:	9b08      	ldr	r3, [sp, #32]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	f000 8087 	beq.w	800a5e2 <_dtoa_r+0x4e2>
 800a4d4:	f1bb 0f00 	cmp.w	fp, #0
 800a4d8:	dd34      	ble.n	800a544 <_dtoa_r+0x444>
 800a4da:	4620      	mov	r0, r4
 800a4dc:	2200      	movs	r2, #0
 800a4de:	4629      	mov	r1, r5
 800a4e0:	4b6c      	ldr	r3, [pc, #432]	@ (800a694 <_dtoa_r+0x594>)
 800a4e2:	f7f5 fff9 	bl	80004d8 <__aeabi_dmul>
 800a4e6:	465c      	mov	r4, fp
 800a4e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4ec:	f107 38ff 	add.w	r8, r7, #4294967295
 800a4f0:	3601      	adds	r6, #1
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	f7f5 ff86 	bl	8000404 <__aeabi_i2d>
 800a4f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a4fc:	f7f5 ffec 	bl	80004d8 <__aeabi_dmul>
 800a500:	2200      	movs	r2, #0
 800a502:	4b65      	ldr	r3, [pc, #404]	@ (800a698 <_dtoa_r+0x598>)
 800a504:	f7f5 fe32 	bl	800016c <__adddf3>
 800a508:	4605      	mov	r5, r0
 800a50a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a50e:	2c00      	cmp	r4, #0
 800a510:	d16a      	bne.n	800a5e8 <_dtoa_r+0x4e8>
 800a512:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a516:	2200      	movs	r2, #0
 800a518:	4b60      	ldr	r3, [pc, #384]	@ (800a69c <_dtoa_r+0x59c>)
 800a51a:	f7f5 fe25 	bl	8000168 <__aeabi_dsub>
 800a51e:	4602      	mov	r2, r0
 800a520:	460b      	mov	r3, r1
 800a522:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a526:	462a      	mov	r2, r5
 800a528:	4633      	mov	r3, r6
 800a52a:	f7f6 fa65 	bl	80009f8 <__aeabi_dcmpgt>
 800a52e:	2800      	cmp	r0, #0
 800a530:	f040 8298 	bne.w	800aa64 <_dtoa_r+0x964>
 800a534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a538:	462a      	mov	r2, r5
 800a53a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a53e:	f7f6 fa3d 	bl	80009bc <__aeabi_dcmplt>
 800a542:	bb38      	cbnz	r0, 800a594 <_dtoa_r+0x494>
 800a544:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a548:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a54c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f2c0 8157 	blt.w	800a802 <_dtoa_r+0x702>
 800a554:	2f0e      	cmp	r7, #14
 800a556:	f300 8154 	bgt.w	800a802 <_dtoa_r+0x702>
 800a55a:	4b4b      	ldr	r3, [pc, #300]	@ (800a688 <_dtoa_r+0x588>)
 800a55c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a560:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a564:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a568:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f280 80e5 	bge.w	800a73a <_dtoa_r+0x63a>
 800a570:	9b08      	ldr	r3, [sp, #32]
 800a572:	2b00      	cmp	r3, #0
 800a574:	f300 80e1 	bgt.w	800a73a <_dtoa_r+0x63a>
 800a578:	d10c      	bne.n	800a594 <_dtoa_r+0x494>
 800a57a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a57e:	2200      	movs	r2, #0
 800a580:	4b46      	ldr	r3, [pc, #280]	@ (800a69c <_dtoa_r+0x59c>)
 800a582:	f7f5 ffa9 	bl	80004d8 <__aeabi_dmul>
 800a586:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a58a:	f7f6 fa2b 	bl	80009e4 <__aeabi_dcmpge>
 800a58e:	2800      	cmp	r0, #0
 800a590:	f000 8266 	beq.w	800aa60 <_dtoa_r+0x960>
 800a594:	2400      	movs	r4, #0
 800a596:	4625      	mov	r5, r4
 800a598:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a59a:	4656      	mov	r6, sl
 800a59c:	ea6f 0803 	mvn.w	r8, r3
 800a5a0:	2700      	movs	r7, #0
 800a5a2:	4621      	mov	r1, r4
 800a5a4:	4648      	mov	r0, r9
 800a5a6:	f000 fcbd 	bl	800af24 <_Bfree>
 800a5aa:	2d00      	cmp	r5, #0
 800a5ac:	f000 80bd 	beq.w	800a72a <_dtoa_r+0x62a>
 800a5b0:	b12f      	cbz	r7, 800a5be <_dtoa_r+0x4be>
 800a5b2:	42af      	cmp	r7, r5
 800a5b4:	d003      	beq.n	800a5be <_dtoa_r+0x4be>
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	4648      	mov	r0, r9
 800a5ba:	f000 fcb3 	bl	800af24 <_Bfree>
 800a5be:	4629      	mov	r1, r5
 800a5c0:	4648      	mov	r0, r9
 800a5c2:	f000 fcaf 	bl	800af24 <_Bfree>
 800a5c6:	e0b0      	b.n	800a72a <_dtoa_r+0x62a>
 800a5c8:	07e2      	lsls	r2, r4, #31
 800a5ca:	d505      	bpl.n	800a5d8 <_dtoa_r+0x4d8>
 800a5cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5d0:	f7f5 ff82 	bl	80004d8 <__aeabi_dmul>
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	3601      	adds	r6, #1
 800a5d8:	1064      	asrs	r4, r4, #1
 800a5da:	3508      	adds	r5, #8
 800a5dc:	e762      	b.n	800a4a4 <_dtoa_r+0x3a4>
 800a5de:	2602      	movs	r6, #2
 800a5e0:	e765      	b.n	800a4ae <_dtoa_r+0x3ae>
 800a5e2:	46b8      	mov	r8, r7
 800a5e4:	9c08      	ldr	r4, [sp, #32]
 800a5e6:	e784      	b.n	800a4f2 <_dtoa_r+0x3f2>
 800a5e8:	4b27      	ldr	r3, [pc, #156]	@ (800a688 <_dtoa_r+0x588>)
 800a5ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a5f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5f4:	4454      	add	r4, sl
 800a5f6:	2900      	cmp	r1, #0
 800a5f8:	d054      	beq.n	800a6a4 <_dtoa_r+0x5a4>
 800a5fa:	2000      	movs	r0, #0
 800a5fc:	4928      	ldr	r1, [pc, #160]	@ (800a6a0 <_dtoa_r+0x5a0>)
 800a5fe:	f7f6 f895 	bl	800072c <__aeabi_ddiv>
 800a602:	4633      	mov	r3, r6
 800a604:	462a      	mov	r2, r5
 800a606:	f7f5 fdaf 	bl	8000168 <__aeabi_dsub>
 800a60a:	4656      	mov	r6, sl
 800a60c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a614:	f7f6 fa10 	bl	8000a38 <__aeabi_d2iz>
 800a618:	4605      	mov	r5, r0
 800a61a:	f7f5 fef3 	bl	8000404 <__aeabi_i2d>
 800a61e:	4602      	mov	r2, r0
 800a620:	460b      	mov	r3, r1
 800a622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a626:	f7f5 fd9f 	bl	8000168 <__aeabi_dsub>
 800a62a:	4602      	mov	r2, r0
 800a62c:	460b      	mov	r3, r1
 800a62e:	3530      	adds	r5, #48	@ 0x30
 800a630:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a634:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a638:	f806 5b01 	strb.w	r5, [r6], #1
 800a63c:	f7f6 f9be 	bl	80009bc <__aeabi_dcmplt>
 800a640:	2800      	cmp	r0, #0
 800a642:	d172      	bne.n	800a72a <_dtoa_r+0x62a>
 800a644:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a648:	2000      	movs	r0, #0
 800a64a:	4911      	ldr	r1, [pc, #68]	@ (800a690 <_dtoa_r+0x590>)
 800a64c:	f7f5 fd8c 	bl	8000168 <__aeabi_dsub>
 800a650:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a654:	f7f6 f9b2 	bl	80009bc <__aeabi_dcmplt>
 800a658:	2800      	cmp	r0, #0
 800a65a:	f040 80b4 	bne.w	800a7c6 <_dtoa_r+0x6c6>
 800a65e:	42a6      	cmp	r6, r4
 800a660:	f43f af70 	beq.w	800a544 <_dtoa_r+0x444>
 800a664:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a668:	2200      	movs	r2, #0
 800a66a:	4b0a      	ldr	r3, [pc, #40]	@ (800a694 <_dtoa_r+0x594>)
 800a66c:	f7f5 ff34 	bl	80004d8 <__aeabi_dmul>
 800a670:	2200      	movs	r2, #0
 800a672:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a67a:	4b06      	ldr	r3, [pc, #24]	@ (800a694 <_dtoa_r+0x594>)
 800a67c:	f7f5 ff2c 	bl	80004d8 <__aeabi_dmul>
 800a680:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a684:	e7c4      	b.n	800a610 <_dtoa_r+0x510>
 800a686:	bf00      	nop
 800a688:	0800cfa0 	.word	0x0800cfa0
 800a68c:	0800cf78 	.word	0x0800cf78
 800a690:	3ff00000 	.word	0x3ff00000
 800a694:	40240000 	.word	0x40240000
 800a698:	401c0000 	.word	0x401c0000
 800a69c:	40140000 	.word	0x40140000
 800a6a0:	3fe00000 	.word	0x3fe00000
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	f7f5 ff16 	bl	80004d8 <__aeabi_dmul>
 800a6ac:	4656      	mov	r6, sl
 800a6ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a6b2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a6b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6b8:	f7f6 f9be 	bl	8000a38 <__aeabi_d2iz>
 800a6bc:	4605      	mov	r5, r0
 800a6be:	f7f5 fea1 	bl	8000404 <__aeabi_i2d>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ca:	f7f5 fd4d 	bl	8000168 <__aeabi_dsub>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	3530      	adds	r5, #48	@ 0x30
 800a6d4:	f806 5b01 	strb.w	r5, [r6], #1
 800a6d8:	42a6      	cmp	r6, r4
 800a6da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a6de:	f04f 0200 	mov.w	r2, #0
 800a6e2:	d124      	bne.n	800a72e <_dtoa_r+0x62e>
 800a6e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a6e8:	4bae      	ldr	r3, [pc, #696]	@ (800a9a4 <_dtoa_r+0x8a4>)
 800a6ea:	f7f5 fd3f 	bl	800016c <__adddf3>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6f6:	f7f6 f97f 	bl	80009f8 <__aeabi_dcmpgt>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d163      	bne.n	800a7c6 <_dtoa_r+0x6c6>
 800a6fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a702:	2000      	movs	r0, #0
 800a704:	49a7      	ldr	r1, [pc, #668]	@ (800a9a4 <_dtoa_r+0x8a4>)
 800a706:	f7f5 fd2f 	bl	8000168 <__aeabi_dsub>
 800a70a:	4602      	mov	r2, r0
 800a70c:	460b      	mov	r3, r1
 800a70e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a712:	f7f6 f953 	bl	80009bc <__aeabi_dcmplt>
 800a716:	2800      	cmp	r0, #0
 800a718:	f43f af14 	beq.w	800a544 <_dtoa_r+0x444>
 800a71c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a71e:	1e73      	subs	r3, r6, #1
 800a720:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a722:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a726:	2b30      	cmp	r3, #48	@ 0x30
 800a728:	d0f8      	beq.n	800a71c <_dtoa_r+0x61c>
 800a72a:	4647      	mov	r7, r8
 800a72c:	e03b      	b.n	800a7a6 <_dtoa_r+0x6a6>
 800a72e:	4b9e      	ldr	r3, [pc, #632]	@ (800a9a8 <_dtoa_r+0x8a8>)
 800a730:	f7f5 fed2 	bl	80004d8 <__aeabi_dmul>
 800a734:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a738:	e7bc      	b.n	800a6b4 <_dtoa_r+0x5b4>
 800a73a:	4656      	mov	r6, sl
 800a73c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a744:	4620      	mov	r0, r4
 800a746:	4629      	mov	r1, r5
 800a748:	f7f5 fff0 	bl	800072c <__aeabi_ddiv>
 800a74c:	f7f6 f974 	bl	8000a38 <__aeabi_d2iz>
 800a750:	4680      	mov	r8, r0
 800a752:	f7f5 fe57 	bl	8000404 <__aeabi_i2d>
 800a756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a75a:	f7f5 febd 	bl	80004d8 <__aeabi_dmul>
 800a75e:	4602      	mov	r2, r0
 800a760:	460b      	mov	r3, r1
 800a762:	4620      	mov	r0, r4
 800a764:	4629      	mov	r1, r5
 800a766:	f7f5 fcff 	bl	8000168 <__aeabi_dsub>
 800a76a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a76e:	9d08      	ldr	r5, [sp, #32]
 800a770:	f806 4b01 	strb.w	r4, [r6], #1
 800a774:	eba6 040a 	sub.w	r4, r6, sl
 800a778:	42a5      	cmp	r5, r4
 800a77a:	4602      	mov	r2, r0
 800a77c:	460b      	mov	r3, r1
 800a77e:	d133      	bne.n	800a7e8 <_dtoa_r+0x6e8>
 800a780:	f7f5 fcf4 	bl	800016c <__adddf3>
 800a784:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a788:	4604      	mov	r4, r0
 800a78a:	460d      	mov	r5, r1
 800a78c:	f7f6 f934 	bl	80009f8 <__aeabi_dcmpgt>
 800a790:	b9c0      	cbnz	r0, 800a7c4 <_dtoa_r+0x6c4>
 800a792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a796:	4620      	mov	r0, r4
 800a798:	4629      	mov	r1, r5
 800a79a:	f7f6 f905 	bl	80009a8 <__aeabi_dcmpeq>
 800a79e:	b110      	cbz	r0, 800a7a6 <_dtoa_r+0x6a6>
 800a7a0:	f018 0f01 	tst.w	r8, #1
 800a7a4:	d10e      	bne.n	800a7c4 <_dtoa_r+0x6c4>
 800a7a6:	4648      	mov	r0, r9
 800a7a8:	9903      	ldr	r1, [sp, #12]
 800a7aa:	f000 fbbb 	bl	800af24 <_Bfree>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	7033      	strb	r3, [r6, #0]
 800a7b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a7b4:	3701      	adds	r7, #1
 800a7b6:	601f      	str	r7, [r3, #0]
 800a7b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 824b 	beq.w	800ac56 <_dtoa_r+0xb56>
 800a7c0:	601e      	str	r6, [r3, #0]
 800a7c2:	e248      	b.n	800ac56 <_dtoa_r+0xb56>
 800a7c4:	46b8      	mov	r8, r7
 800a7c6:	4633      	mov	r3, r6
 800a7c8:	461e      	mov	r6, r3
 800a7ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7ce:	2a39      	cmp	r2, #57	@ 0x39
 800a7d0:	d106      	bne.n	800a7e0 <_dtoa_r+0x6e0>
 800a7d2:	459a      	cmp	sl, r3
 800a7d4:	d1f8      	bne.n	800a7c8 <_dtoa_r+0x6c8>
 800a7d6:	2230      	movs	r2, #48	@ 0x30
 800a7d8:	f108 0801 	add.w	r8, r8, #1
 800a7dc:	f88a 2000 	strb.w	r2, [sl]
 800a7e0:	781a      	ldrb	r2, [r3, #0]
 800a7e2:	3201      	adds	r2, #1
 800a7e4:	701a      	strb	r2, [r3, #0]
 800a7e6:	e7a0      	b.n	800a72a <_dtoa_r+0x62a>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	4b6f      	ldr	r3, [pc, #444]	@ (800a9a8 <_dtoa_r+0x8a8>)
 800a7ec:	f7f5 fe74 	bl	80004d8 <__aeabi_dmul>
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	4604      	mov	r4, r0
 800a7f6:	460d      	mov	r5, r1
 800a7f8:	f7f6 f8d6 	bl	80009a8 <__aeabi_dcmpeq>
 800a7fc:	2800      	cmp	r0, #0
 800a7fe:	d09f      	beq.n	800a740 <_dtoa_r+0x640>
 800a800:	e7d1      	b.n	800a7a6 <_dtoa_r+0x6a6>
 800a802:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a804:	2a00      	cmp	r2, #0
 800a806:	f000 80ea 	beq.w	800a9de <_dtoa_r+0x8de>
 800a80a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a80c:	2a01      	cmp	r2, #1
 800a80e:	f300 80cd 	bgt.w	800a9ac <_dtoa_r+0x8ac>
 800a812:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a814:	2a00      	cmp	r2, #0
 800a816:	f000 80c1 	beq.w	800a99c <_dtoa_r+0x89c>
 800a81a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a81e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a820:	9e04      	ldr	r6, [sp, #16]
 800a822:	9a04      	ldr	r2, [sp, #16]
 800a824:	2101      	movs	r1, #1
 800a826:	441a      	add	r2, r3
 800a828:	9204      	str	r2, [sp, #16]
 800a82a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a82c:	4648      	mov	r0, r9
 800a82e:	441a      	add	r2, r3
 800a830:	9209      	str	r2, [sp, #36]	@ 0x24
 800a832:	f000 fc2b 	bl	800b08c <__i2b>
 800a836:	4605      	mov	r5, r0
 800a838:	b166      	cbz	r6, 800a854 <_dtoa_r+0x754>
 800a83a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	dd09      	ble.n	800a854 <_dtoa_r+0x754>
 800a840:	42b3      	cmp	r3, r6
 800a842:	bfa8      	it	ge
 800a844:	4633      	movge	r3, r6
 800a846:	9a04      	ldr	r2, [sp, #16]
 800a848:	1af6      	subs	r6, r6, r3
 800a84a:	1ad2      	subs	r2, r2, r3
 800a84c:	9204      	str	r2, [sp, #16]
 800a84e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	9309      	str	r3, [sp, #36]	@ 0x24
 800a854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a856:	b30b      	cbz	r3, 800a89c <_dtoa_r+0x79c>
 800a858:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 80c6 	beq.w	800a9ec <_dtoa_r+0x8ec>
 800a860:	2c00      	cmp	r4, #0
 800a862:	f000 80c0 	beq.w	800a9e6 <_dtoa_r+0x8e6>
 800a866:	4629      	mov	r1, r5
 800a868:	4622      	mov	r2, r4
 800a86a:	4648      	mov	r0, r9
 800a86c:	f000 fcc6 	bl	800b1fc <__pow5mult>
 800a870:	9a03      	ldr	r2, [sp, #12]
 800a872:	4601      	mov	r1, r0
 800a874:	4605      	mov	r5, r0
 800a876:	4648      	mov	r0, r9
 800a878:	f000 fc1e 	bl	800b0b8 <__multiply>
 800a87c:	9903      	ldr	r1, [sp, #12]
 800a87e:	4680      	mov	r8, r0
 800a880:	4648      	mov	r0, r9
 800a882:	f000 fb4f 	bl	800af24 <_Bfree>
 800a886:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a888:	1b1b      	subs	r3, r3, r4
 800a88a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a88c:	f000 80b1 	beq.w	800a9f2 <_dtoa_r+0x8f2>
 800a890:	4641      	mov	r1, r8
 800a892:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a894:	4648      	mov	r0, r9
 800a896:	f000 fcb1 	bl	800b1fc <__pow5mult>
 800a89a:	9003      	str	r0, [sp, #12]
 800a89c:	2101      	movs	r1, #1
 800a89e:	4648      	mov	r0, r9
 800a8a0:	f000 fbf4 	bl	800b08c <__i2b>
 800a8a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8a6:	4604      	mov	r4, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f000 81d8 	beq.w	800ac5e <_dtoa_r+0xb5e>
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	4601      	mov	r1, r0
 800a8b2:	4648      	mov	r0, r9
 800a8b4:	f000 fca2 	bl	800b1fc <__pow5mult>
 800a8b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	f300 809f 	bgt.w	800aa00 <_dtoa_r+0x900>
 800a8c2:	9b06      	ldr	r3, [sp, #24]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f040 8097 	bne.w	800a9f8 <_dtoa_r+0x8f8>
 800a8ca:	9b07      	ldr	r3, [sp, #28]
 800a8cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f040 8093 	bne.w	800a9fc <_dtoa_r+0x8fc>
 800a8d6:	9b07      	ldr	r3, [sp, #28]
 800a8d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8dc:	0d1b      	lsrs	r3, r3, #20
 800a8de:	051b      	lsls	r3, r3, #20
 800a8e0:	b133      	cbz	r3, 800a8f0 <_dtoa_r+0x7f0>
 800a8e2:	9b04      	ldr	r3, [sp, #16]
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	9304      	str	r3, [sp, #16]
 800a8e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 81b8 	beq.w	800ac6a <_dtoa_r+0xb6a>
 800a8fa:	6923      	ldr	r3, [r4, #16]
 800a8fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a900:	6918      	ldr	r0, [r3, #16]
 800a902:	f000 fb77 	bl	800aff4 <__hi0bits>
 800a906:	f1c0 0020 	rsb	r0, r0, #32
 800a90a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90c:	4418      	add	r0, r3
 800a90e:	f010 001f 	ands.w	r0, r0, #31
 800a912:	f000 8082 	beq.w	800aa1a <_dtoa_r+0x91a>
 800a916:	f1c0 0320 	rsb	r3, r0, #32
 800a91a:	2b04      	cmp	r3, #4
 800a91c:	dd73      	ble.n	800aa06 <_dtoa_r+0x906>
 800a91e:	9b04      	ldr	r3, [sp, #16]
 800a920:	f1c0 001c 	rsb	r0, r0, #28
 800a924:	4403      	add	r3, r0
 800a926:	9304      	str	r3, [sp, #16]
 800a928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a92a:	4406      	add	r6, r0
 800a92c:	4403      	add	r3, r0
 800a92e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a930:	9b04      	ldr	r3, [sp, #16]
 800a932:	2b00      	cmp	r3, #0
 800a934:	dd05      	ble.n	800a942 <_dtoa_r+0x842>
 800a936:	461a      	mov	r2, r3
 800a938:	4648      	mov	r0, r9
 800a93a:	9903      	ldr	r1, [sp, #12]
 800a93c:	f000 fcb8 	bl	800b2b0 <__lshift>
 800a940:	9003      	str	r0, [sp, #12]
 800a942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a944:	2b00      	cmp	r3, #0
 800a946:	dd05      	ble.n	800a954 <_dtoa_r+0x854>
 800a948:	4621      	mov	r1, r4
 800a94a:	461a      	mov	r2, r3
 800a94c:	4648      	mov	r0, r9
 800a94e:	f000 fcaf 	bl	800b2b0 <__lshift>
 800a952:	4604      	mov	r4, r0
 800a954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a956:	2b00      	cmp	r3, #0
 800a958:	d061      	beq.n	800aa1e <_dtoa_r+0x91e>
 800a95a:	4621      	mov	r1, r4
 800a95c:	9803      	ldr	r0, [sp, #12]
 800a95e:	f000 fd13 	bl	800b388 <__mcmp>
 800a962:	2800      	cmp	r0, #0
 800a964:	da5b      	bge.n	800aa1e <_dtoa_r+0x91e>
 800a966:	2300      	movs	r3, #0
 800a968:	220a      	movs	r2, #10
 800a96a:	4648      	mov	r0, r9
 800a96c:	9903      	ldr	r1, [sp, #12]
 800a96e:	f000 fafb 	bl	800af68 <__multadd>
 800a972:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a974:	f107 38ff 	add.w	r8, r7, #4294967295
 800a978:	9003      	str	r0, [sp, #12]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	f000 8177 	beq.w	800ac6e <_dtoa_r+0xb6e>
 800a980:	4629      	mov	r1, r5
 800a982:	2300      	movs	r3, #0
 800a984:	220a      	movs	r2, #10
 800a986:	4648      	mov	r0, r9
 800a988:	f000 faee 	bl	800af68 <__multadd>
 800a98c:	f1bb 0f00 	cmp.w	fp, #0
 800a990:	4605      	mov	r5, r0
 800a992:	dc6f      	bgt.n	800aa74 <_dtoa_r+0x974>
 800a994:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a996:	2b02      	cmp	r3, #2
 800a998:	dc49      	bgt.n	800aa2e <_dtoa_r+0x92e>
 800a99a:	e06b      	b.n	800aa74 <_dtoa_r+0x974>
 800a99c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a99e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a9a2:	e73c      	b.n	800a81e <_dtoa_r+0x71e>
 800a9a4:	3fe00000 	.word	0x3fe00000
 800a9a8:	40240000 	.word	0x40240000
 800a9ac:	9b08      	ldr	r3, [sp, #32]
 800a9ae:	1e5c      	subs	r4, r3, #1
 800a9b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9b2:	42a3      	cmp	r3, r4
 800a9b4:	db09      	blt.n	800a9ca <_dtoa_r+0x8ca>
 800a9b6:	1b1c      	subs	r4, r3, r4
 800a9b8:	9b08      	ldr	r3, [sp, #32]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f6bf af30 	bge.w	800a820 <_dtoa_r+0x720>
 800a9c0:	9b04      	ldr	r3, [sp, #16]
 800a9c2:	9a08      	ldr	r2, [sp, #32]
 800a9c4:	1a9e      	subs	r6, r3, r2
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	e72b      	b.n	800a822 <_dtoa_r+0x722>
 800a9ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9ce:	1ae3      	subs	r3, r4, r3
 800a9d0:	441a      	add	r2, r3
 800a9d2:	940a      	str	r4, [sp, #40]	@ 0x28
 800a9d4:	9e04      	ldr	r6, [sp, #16]
 800a9d6:	2400      	movs	r4, #0
 800a9d8:	9b08      	ldr	r3, [sp, #32]
 800a9da:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9dc:	e721      	b.n	800a822 <_dtoa_r+0x722>
 800a9de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9e0:	9e04      	ldr	r6, [sp, #16]
 800a9e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a9e4:	e728      	b.n	800a838 <_dtoa_r+0x738>
 800a9e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a9ea:	e751      	b.n	800a890 <_dtoa_r+0x790>
 800a9ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9ee:	9903      	ldr	r1, [sp, #12]
 800a9f0:	e750      	b.n	800a894 <_dtoa_r+0x794>
 800a9f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9f6:	e751      	b.n	800a89c <_dtoa_r+0x79c>
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	e779      	b.n	800a8f0 <_dtoa_r+0x7f0>
 800a9fc:	9b06      	ldr	r3, [sp, #24]
 800a9fe:	e777      	b.n	800a8f0 <_dtoa_r+0x7f0>
 800aa00:	2300      	movs	r3, #0
 800aa02:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa04:	e779      	b.n	800a8fa <_dtoa_r+0x7fa>
 800aa06:	d093      	beq.n	800a930 <_dtoa_r+0x830>
 800aa08:	9a04      	ldr	r2, [sp, #16]
 800aa0a:	331c      	adds	r3, #28
 800aa0c:	441a      	add	r2, r3
 800aa0e:	9204      	str	r2, [sp, #16]
 800aa10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa12:	441e      	add	r6, r3
 800aa14:	441a      	add	r2, r3
 800aa16:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa18:	e78a      	b.n	800a930 <_dtoa_r+0x830>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	e7f4      	b.n	800aa08 <_dtoa_r+0x908>
 800aa1e:	9b08      	ldr	r3, [sp, #32]
 800aa20:	46b8      	mov	r8, r7
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	dc20      	bgt.n	800aa68 <_dtoa_r+0x968>
 800aa26:	469b      	mov	fp, r3
 800aa28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	dd1e      	ble.n	800aa6c <_dtoa_r+0x96c>
 800aa2e:	f1bb 0f00 	cmp.w	fp, #0
 800aa32:	f47f adb1 	bne.w	800a598 <_dtoa_r+0x498>
 800aa36:	4621      	mov	r1, r4
 800aa38:	465b      	mov	r3, fp
 800aa3a:	2205      	movs	r2, #5
 800aa3c:	4648      	mov	r0, r9
 800aa3e:	f000 fa93 	bl	800af68 <__multadd>
 800aa42:	4601      	mov	r1, r0
 800aa44:	4604      	mov	r4, r0
 800aa46:	9803      	ldr	r0, [sp, #12]
 800aa48:	f000 fc9e 	bl	800b388 <__mcmp>
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	f77f ada3 	ble.w	800a598 <_dtoa_r+0x498>
 800aa52:	4656      	mov	r6, sl
 800aa54:	2331      	movs	r3, #49	@ 0x31
 800aa56:	f108 0801 	add.w	r8, r8, #1
 800aa5a:	f806 3b01 	strb.w	r3, [r6], #1
 800aa5e:	e59f      	b.n	800a5a0 <_dtoa_r+0x4a0>
 800aa60:	46b8      	mov	r8, r7
 800aa62:	9c08      	ldr	r4, [sp, #32]
 800aa64:	4625      	mov	r5, r4
 800aa66:	e7f4      	b.n	800aa52 <_dtoa_r+0x952>
 800aa68:	f8dd b020 	ldr.w	fp, [sp, #32]
 800aa6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	f000 8101 	beq.w	800ac76 <_dtoa_r+0xb76>
 800aa74:	2e00      	cmp	r6, #0
 800aa76:	dd05      	ble.n	800aa84 <_dtoa_r+0x984>
 800aa78:	4629      	mov	r1, r5
 800aa7a:	4632      	mov	r2, r6
 800aa7c:	4648      	mov	r0, r9
 800aa7e:	f000 fc17 	bl	800b2b0 <__lshift>
 800aa82:	4605      	mov	r5, r0
 800aa84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d05c      	beq.n	800ab44 <_dtoa_r+0xa44>
 800aa8a:	4648      	mov	r0, r9
 800aa8c:	6869      	ldr	r1, [r5, #4]
 800aa8e:	f000 fa09 	bl	800aea4 <_Balloc>
 800aa92:	4606      	mov	r6, r0
 800aa94:	b928      	cbnz	r0, 800aaa2 <_dtoa_r+0x9a2>
 800aa96:	4602      	mov	r2, r0
 800aa98:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aa9c:	4b80      	ldr	r3, [pc, #512]	@ (800aca0 <_dtoa_r+0xba0>)
 800aa9e:	f7ff bb43 	b.w	800a128 <_dtoa_r+0x28>
 800aaa2:	692a      	ldr	r2, [r5, #16]
 800aaa4:	f105 010c 	add.w	r1, r5, #12
 800aaa8:	3202      	adds	r2, #2
 800aaaa:	0092      	lsls	r2, r2, #2
 800aaac:	300c      	adds	r0, #12
 800aaae:	f7ff fa8e 	bl	8009fce <memcpy>
 800aab2:	2201      	movs	r2, #1
 800aab4:	4631      	mov	r1, r6
 800aab6:	4648      	mov	r0, r9
 800aab8:	f000 fbfa 	bl	800b2b0 <__lshift>
 800aabc:	462f      	mov	r7, r5
 800aabe:	4605      	mov	r5, r0
 800aac0:	f10a 0301 	add.w	r3, sl, #1
 800aac4:	9304      	str	r3, [sp, #16]
 800aac6:	eb0a 030b 	add.w	r3, sl, fp
 800aaca:	930a      	str	r3, [sp, #40]	@ 0x28
 800aacc:	9b06      	ldr	r3, [sp, #24]
 800aace:	f003 0301 	and.w	r3, r3, #1
 800aad2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	4621      	mov	r1, r4
 800aad8:	9803      	ldr	r0, [sp, #12]
 800aada:	f103 3bff 	add.w	fp, r3, #4294967295
 800aade:	f7ff fa84 	bl	8009fea <quorem>
 800aae2:	4603      	mov	r3, r0
 800aae4:	4639      	mov	r1, r7
 800aae6:	3330      	adds	r3, #48	@ 0x30
 800aae8:	9006      	str	r0, [sp, #24]
 800aaea:	9803      	ldr	r0, [sp, #12]
 800aaec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aaee:	f000 fc4b 	bl	800b388 <__mcmp>
 800aaf2:	462a      	mov	r2, r5
 800aaf4:	9008      	str	r0, [sp, #32]
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	4648      	mov	r0, r9
 800aafa:	f000 fc61 	bl	800b3c0 <__mdiff>
 800aafe:	68c2      	ldr	r2, [r0, #12]
 800ab00:	4606      	mov	r6, r0
 800ab02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab04:	bb02      	cbnz	r2, 800ab48 <_dtoa_r+0xa48>
 800ab06:	4601      	mov	r1, r0
 800ab08:	9803      	ldr	r0, [sp, #12]
 800ab0a:	f000 fc3d 	bl	800b388 <__mcmp>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab12:	4631      	mov	r1, r6
 800ab14:	4648      	mov	r0, r9
 800ab16:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800ab1a:	f000 fa03 	bl	800af24 <_Bfree>
 800ab1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab22:	9e04      	ldr	r6, [sp, #16]
 800ab24:	ea42 0103 	orr.w	r1, r2, r3
 800ab28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab2a:	4319      	orrs	r1, r3
 800ab2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab2e:	d10d      	bne.n	800ab4c <_dtoa_r+0xa4c>
 800ab30:	2b39      	cmp	r3, #57	@ 0x39
 800ab32:	d027      	beq.n	800ab84 <_dtoa_r+0xa84>
 800ab34:	9a08      	ldr	r2, [sp, #32]
 800ab36:	2a00      	cmp	r2, #0
 800ab38:	dd01      	ble.n	800ab3e <_dtoa_r+0xa3e>
 800ab3a:	9b06      	ldr	r3, [sp, #24]
 800ab3c:	3331      	adds	r3, #49	@ 0x31
 800ab3e:	f88b 3000 	strb.w	r3, [fp]
 800ab42:	e52e      	b.n	800a5a2 <_dtoa_r+0x4a2>
 800ab44:	4628      	mov	r0, r5
 800ab46:	e7b9      	b.n	800aabc <_dtoa_r+0x9bc>
 800ab48:	2201      	movs	r2, #1
 800ab4a:	e7e2      	b.n	800ab12 <_dtoa_r+0xa12>
 800ab4c:	9908      	ldr	r1, [sp, #32]
 800ab4e:	2900      	cmp	r1, #0
 800ab50:	db04      	blt.n	800ab5c <_dtoa_r+0xa5c>
 800ab52:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800ab54:	4301      	orrs	r1, r0
 800ab56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab58:	4301      	orrs	r1, r0
 800ab5a:	d120      	bne.n	800ab9e <_dtoa_r+0xa9e>
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	ddee      	ble.n	800ab3e <_dtoa_r+0xa3e>
 800ab60:	2201      	movs	r2, #1
 800ab62:	9903      	ldr	r1, [sp, #12]
 800ab64:	4648      	mov	r0, r9
 800ab66:	9304      	str	r3, [sp, #16]
 800ab68:	f000 fba2 	bl	800b2b0 <__lshift>
 800ab6c:	4621      	mov	r1, r4
 800ab6e:	9003      	str	r0, [sp, #12]
 800ab70:	f000 fc0a 	bl	800b388 <__mcmp>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	9b04      	ldr	r3, [sp, #16]
 800ab78:	dc02      	bgt.n	800ab80 <_dtoa_r+0xa80>
 800ab7a:	d1e0      	bne.n	800ab3e <_dtoa_r+0xa3e>
 800ab7c:	07da      	lsls	r2, r3, #31
 800ab7e:	d5de      	bpl.n	800ab3e <_dtoa_r+0xa3e>
 800ab80:	2b39      	cmp	r3, #57	@ 0x39
 800ab82:	d1da      	bne.n	800ab3a <_dtoa_r+0xa3a>
 800ab84:	2339      	movs	r3, #57	@ 0x39
 800ab86:	f88b 3000 	strb.w	r3, [fp]
 800ab8a:	4633      	mov	r3, r6
 800ab8c:	461e      	mov	r6, r3
 800ab8e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ab92:	3b01      	subs	r3, #1
 800ab94:	2a39      	cmp	r2, #57	@ 0x39
 800ab96:	d04e      	beq.n	800ac36 <_dtoa_r+0xb36>
 800ab98:	3201      	adds	r2, #1
 800ab9a:	701a      	strb	r2, [r3, #0]
 800ab9c:	e501      	b.n	800a5a2 <_dtoa_r+0x4a2>
 800ab9e:	2a00      	cmp	r2, #0
 800aba0:	dd03      	ble.n	800abaa <_dtoa_r+0xaaa>
 800aba2:	2b39      	cmp	r3, #57	@ 0x39
 800aba4:	d0ee      	beq.n	800ab84 <_dtoa_r+0xa84>
 800aba6:	3301      	adds	r3, #1
 800aba8:	e7c9      	b.n	800ab3e <_dtoa_r+0xa3e>
 800abaa:	9a04      	ldr	r2, [sp, #16]
 800abac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800abae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800abb2:	428a      	cmp	r2, r1
 800abb4:	d028      	beq.n	800ac08 <_dtoa_r+0xb08>
 800abb6:	2300      	movs	r3, #0
 800abb8:	220a      	movs	r2, #10
 800abba:	9903      	ldr	r1, [sp, #12]
 800abbc:	4648      	mov	r0, r9
 800abbe:	f000 f9d3 	bl	800af68 <__multadd>
 800abc2:	42af      	cmp	r7, r5
 800abc4:	9003      	str	r0, [sp, #12]
 800abc6:	f04f 0300 	mov.w	r3, #0
 800abca:	f04f 020a 	mov.w	r2, #10
 800abce:	4639      	mov	r1, r7
 800abd0:	4648      	mov	r0, r9
 800abd2:	d107      	bne.n	800abe4 <_dtoa_r+0xae4>
 800abd4:	f000 f9c8 	bl	800af68 <__multadd>
 800abd8:	4607      	mov	r7, r0
 800abda:	4605      	mov	r5, r0
 800abdc:	9b04      	ldr	r3, [sp, #16]
 800abde:	3301      	adds	r3, #1
 800abe0:	9304      	str	r3, [sp, #16]
 800abe2:	e777      	b.n	800aad4 <_dtoa_r+0x9d4>
 800abe4:	f000 f9c0 	bl	800af68 <__multadd>
 800abe8:	4629      	mov	r1, r5
 800abea:	4607      	mov	r7, r0
 800abec:	2300      	movs	r3, #0
 800abee:	220a      	movs	r2, #10
 800abf0:	4648      	mov	r0, r9
 800abf2:	f000 f9b9 	bl	800af68 <__multadd>
 800abf6:	4605      	mov	r5, r0
 800abf8:	e7f0      	b.n	800abdc <_dtoa_r+0xadc>
 800abfa:	f1bb 0f00 	cmp.w	fp, #0
 800abfe:	bfcc      	ite	gt
 800ac00:	465e      	movgt	r6, fp
 800ac02:	2601      	movle	r6, #1
 800ac04:	2700      	movs	r7, #0
 800ac06:	4456      	add	r6, sl
 800ac08:	2201      	movs	r2, #1
 800ac0a:	9903      	ldr	r1, [sp, #12]
 800ac0c:	4648      	mov	r0, r9
 800ac0e:	9304      	str	r3, [sp, #16]
 800ac10:	f000 fb4e 	bl	800b2b0 <__lshift>
 800ac14:	4621      	mov	r1, r4
 800ac16:	9003      	str	r0, [sp, #12]
 800ac18:	f000 fbb6 	bl	800b388 <__mcmp>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	dcb4      	bgt.n	800ab8a <_dtoa_r+0xa8a>
 800ac20:	d102      	bne.n	800ac28 <_dtoa_r+0xb28>
 800ac22:	9b04      	ldr	r3, [sp, #16]
 800ac24:	07db      	lsls	r3, r3, #31
 800ac26:	d4b0      	bmi.n	800ab8a <_dtoa_r+0xa8a>
 800ac28:	4633      	mov	r3, r6
 800ac2a:	461e      	mov	r6, r3
 800ac2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac30:	2a30      	cmp	r2, #48	@ 0x30
 800ac32:	d0fa      	beq.n	800ac2a <_dtoa_r+0xb2a>
 800ac34:	e4b5      	b.n	800a5a2 <_dtoa_r+0x4a2>
 800ac36:	459a      	cmp	sl, r3
 800ac38:	d1a8      	bne.n	800ab8c <_dtoa_r+0xa8c>
 800ac3a:	2331      	movs	r3, #49	@ 0x31
 800ac3c:	f108 0801 	add.w	r8, r8, #1
 800ac40:	f88a 3000 	strb.w	r3, [sl]
 800ac44:	e4ad      	b.n	800a5a2 <_dtoa_r+0x4a2>
 800ac46:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ac48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800aca4 <_dtoa_r+0xba4>
 800ac4c:	b11b      	cbz	r3, 800ac56 <_dtoa_r+0xb56>
 800ac4e:	f10a 0308 	add.w	r3, sl, #8
 800ac52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ac54:	6013      	str	r3, [r2, #0]
 800ac56:	4650      	mov	r0, sl
 800ac58:	b017      	add	sp, #92	@ 0x5c
 800ac5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac5e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	f77f ae2e 	ble.w	800a8c2 <_dtoa_r+0x7c2>
 800ac66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac68:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac6a:	2001      	movs	r0, #1
 800ac6c:	e64d      	b.n	800a90a <_dtoa_r+0x80a>
 800ac6e:	f1bb 0f00 	cmp.w	fp, #0
 800ac72:	f77f aed9 	ble.w	800aa28 <_dtoa_r+0x928>
 800ac76:	4656      	mov	r6, sl
 800ac78:	4621      	mov	r1, r4
 800ac7a:	9803      	ldr	r0, [sp, #12]
 800ac7c:	f7ff f9b5 	bl	8009fea <quorem>
 800ac80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ac84:	f806 3b01 	strb.w	r3, [r6], #1
 800ac88:	eba6 020a 	sub.w	r2, r6, sl
 800ac8c:	4593      	cmp	fp, r2
 800ac8e:	ddb4      	ble.n	800abfa <_dtoa_r+0xafa>
 800ac90:	2300      	movs	r3, #0
 800ac92:	220a      	movs	r2, #10
 800ac94:	4648      	mov	r0, r9
 800ac96:	9903      	ldr	r1, [sp, #12]
 800ac98:	f000 f966 	bl	800af68 <__multadd>
 800ac9c:	9003      	str	r0, [sp, #12]
 800ac9e:	e7eb      	b.n	800ac78 <_dtoa_r+0xb78>
 800aca0:	0800ceaa 	.word	0x0800ceaa
 800aca4:	0800ce2e 	.word	0x0800ce2e

0800aca8 <_free_r>:
 800aca8:	b538      	push	{r3, r4, r5, lr}
 800acaa:	4605      	mov	r5, r0
 800acac:	2900      	cmp	r1, #0
 800acae:	d040      	beq.n	800ad32 <_free_r+0x8a>
 800acb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acb4:	1f0c      	subs	r4, r1, #4
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	bfb8      	it	lt
 800acba:	18e4      	addlt	r4, r4, r3
 800acbc:	f000 f8e6 	bl	800ae8c <__malloc_lock>
 800acc0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad34 <_free_r+0x8c>)
 800acc2:	6813      	ldr	r3, [r2, #0]
 800acc4:	b933      	cbnz	r3, 800acd4 <_free_r+0x2c>
 800acc6:	6063      	str	r3, [r4, #4]
 800acc8:	6014      	str	r4, [r2, #0]
 800acca:	4628      	mov	r0, r5
 800accc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acd0:	f000 b8e2 	b.w	800ae98 <__malloc_unlock>
 800acd4:	42a3      	cmp	r3, r4
 800acd6:	d908      	bls.n	800acea <_free_r+0x42>
 800acd8:	6820      	ldr	r0, [r4, #0]
 800acda:	1821      	adds	r1, r4, r0
 800acdc:	428b      	cmp	r3, r1
 800acde:	bf01      	itttt	eq
 800ace0:	6819      	ldreq	r1, [r3, #0]
 800ace2:	685b      	ldreq	r3, [r3, #4]
 800ace4:	1809      	addeq	r1, r1, r0
 800ace6:	6021      	streq	r1, [r4, #0]
 800ace8:	e7ed      	b.n	800acc6 <_free_r+0x1e>
 800acea:	461a      	mov	r2, r3
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	b10b      	cbz	r3, 800acf4 <_free_r+0x4c>
 800acf0:	42a3      	cmp	r3, r4
 800acf2:	d9fa      	bls.n	800acea <_free_r+0x42>
 800acf4:	6811      	ldr	r1, [r2, #0]
 800acf6:	1850      	adds	r0, r2, r1
 800acf8:	42a0      	cmp	r0, r4
 800acfa:	d10b      	bne.n	800ad14 <_free_r+0x6c>
 800acfc:	6820      	ldr	r0, [r4, #0]
 800acfe:	4401      	add	r1, r0
 800ad00:	1850      	adds	r0, r2, r1
 800ad02:	4283      	cmp	r3, r0
 800ad04:	6011      	str	r1, [r2, #0]
 800ad06:	d1e0      	bne.n	800acca <_free_r+0x22>
 800ad08:	6818      	ldr	r0, [r3, #0]
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	4408      	add	r0, r1
 800ad0e:	6010      	str	r0, [r2, #0]
 800ad10:	6053      	str	r3, [r2, #4]
 800ad12:	e7da      	b.n	800acca <_free_r+0x22>
 800ad14:	d902      	bls.n	800ad1c <_free_r+0x74>
 800ad16:	230c      	movs	r3, #12
 800ad18:	602b      	str	r3, [r5, #0]
 800ad1a:	e7d6      	b.n	800acca <_free_r+0x22>
 800ad1c:	6820      	ldr	r0, [r4, #0]
 800ad1e:	1821      	adds	r1, r4, r0
 800ad20:	428b      	cmp	r3, r1
 800ad22:	bf01      	itttt	eq
 800ad24:	6819      	ldreq	r1, [r3, #0]
 800ad26:	685b      	ldreq	r3, [r3, #4]
 800ad28:	1809      	addeq	r1, r1, r0
 800ad2a:	6021      	streq	r1, [r4, #0]
 800ad2c:	6063      	str	r3, [r4, #4]
 800ad2e:	6054      	str	r4, [r2, #4]
 800ad30:	e7cb      	b.n	800acca <_free_r+0x22>
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	200008f8 	.word	0x200008f8

0800ad38 <malloc>:
 800ad38:	4b02      	ldr	r3, [pc, #8]	@ (800ad44 <malloc+0xc>)
 800ad3a:	4601      	mov	r1, r0
 800ad3c:	6818      	ldr	r0, [r3, #0]
 800ad3e:	f000 b825 	b.w	800ad8c <_malloc_r>
 800ad42:	bf00      	nop
 800ad44:	20000018 	.word	0x20000018

0800ad48 <sbrk_aligned>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	4e0f      	ldr	r6, [pc, #60]	@ (800ad88 <sbrk_aligned+0x40>)
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	6831      	ldr	r1, [r6, #0]
 800ad50:	4605      	mov	r5, r0
 800ad52:	b911      	cbnz	r1, 800ad5a <sbrk_aligned+0x12>
 800ad54:	f000 fe3a 	bl	800b9cc <_sbrk_r>
 800ad58:	6030      	str	r0, [r6, #0]
 800ad5a:	4621      	mov	r1, r4
 800ad5c:	4628      	mov	r0, r5
 800ad5e:	f000 fe35 	bl	800b9cc <_sbrk_r>
 800ad62:	1c43      	adds	r3, r0, #1
 800ad64:	d103      	bne.n	800ad6e <sbrk_aligned+0x26>
 800ad66:	f04f 34ff 	mov.w	r4, #4294967295
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	bd70      	pop	{r4, r5, r6, pc}
 800ad6e:	1cc4      	adds	r4, r0, #3
 800ad70:	f024 0403 	bic.w	r4, r4, #3
 800ad74:	42a0      	cmp	r0, r4
 800ad76:	d0f8      	beq.n	800ad6a <sbrk_aligned+0x22>
 800ad78:	1a21      	subs	r1, r4, r0
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	f000 fe26 	bl	800b9cc <_sbrk_r>
 800ad80:	3001      	adds	r0, #1
 800ad82:	d1f2      	bne.n	800ad6a <sbrk_aligned+0x22>
 800ad84:	e7ef      	b.n	800ad66 <sbrk_aligned+0x1e>
 800ad86:	bf00      	nop
 800ad88:	200008f4 	.word	0x200008f4

0800ad8c <_malloc_r>:
 800ad8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad90:	1ccd      	adds	r5, r1, #3
 800ad92:	f025 0503 	bic.w	r5, r5, #3
 800ad96:	3508      	adds	r5, #8
 800ad98:	2d0c      	cmp	r5, #12
 800ad9a:	bf38      	it	cc
 800ad9c:	250c      	movcc	r5, #12
 800ad9e:	2d00      	cmp	r5, #0
 800ada0:	4606      	mov	r6, r0
 800ada2:	db01      	blt.n	800ada8 <_malloc_r+0x1c>
 800ada4:	42a9      	cmp	r1, r5
 800ada6:	d904      	bls.n	800adb2 <_malloc_r+0x26>
 800ada8:	230c      	movs	r3, #12
 800adaa:	6033      	str	r3, [r6, #0]
 800adac:	2000      	movs	r0, #0
 800adae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae88 <_malloc_r+0xfc>
 800adb6:	f000 f869 	bl	800ae8c <__malloc_lock>
 800adba:	f8d8 3000 	ldr.w	r3, [r8]
 800adbe:	461c      	mov	r4, r3
 800adc0:	bb44      	cbnz	r4, 800ae14 <_malloc_r+0x88>
 800adc2:	4629      	mov	r1, r5
 800adc4:	4630      	mov	r0, r6
 800adc6:	f7ff ffbf 	bl	800ad48 <sbrk_aligned>
 800adca:	1c43      	adds	r3, r0, #1
 800adcc:	4604      	mov	r4, r0
 800adce:	d158      	bne.n	800ae82 <_malloc_r+0xf6>
 800add0:	f8d8 4000 	ldr.w	r4, [r8]
 800add4:	4627      	mov	r7, r4
 800add6:	2f00      	cmp	r7, #0
 800add8:	d143      	bne.n	800ae62 <_malloc_r+0xd6>
 800adda:	2c00      	cmp	r4, #0
 800addc:	d04b      	beq.n	800ae76 <_malloc_r+0xea>
 800adde:	6823      	ldr	r3, [r4, #0]
 800ade0:	4639      	mov	r1, r7
 800ade2:	4630      	mov	r0, r6
 800ade4:	eb04 0903 	add.w	r9, r4, r3
 800ade8:	f000 fdf0 	bl	800b9cc <_sbrk_r>
 800adec:	4581      	cmp	r9, r0
 800adee:	d142      	bne.n	800ae76 <_malloc_r+0xea>
 800adf0:	6821      	ldr	r1, [r4, #0]
 800adf2:	4630      	mov	r0, r6
 800adf4:	1a6d      	subs	r5, r5, r1
 800adf6:	4629      	mov	r1, r5
 800adf8:	f7ff ffa6 	bl	800ad48 <sbrk_aligned>
 800adfc:	3001      	adds	r0, #1
 800adfe:	d03a      	beq.n	800ae76 <_malloc_r+0xea>
 800ae00:	6823      	ldr	r3, [r4, #0]
 800ae02:	442b      	add	r3, r5
 800ae04:	6023      	str	r3, [r4, #0]
 800ae06:	f8d8 3000 	ldr.w	r3, [r8]
 800ae0a:	685a      	ldr	r2, [r3, #4]
 800ae0c:	bb62      	cbnz	r2, 800ae68 <_malloc_r+0xdc>
 800ae0e:	f8c8 7000 	str.w	r7, [r8]
 800ae12:	e00f      	b.n	800ae34 <_malloc_r+0xa8>
 800ae14:	6822      	ldr	r2, [r4, #0]
 800ae16:	1b52      	subs	r2, r2, r5
 800ae18:	d420      	bmi.n	800ae5c <_malloc_r+0xd0>
 800ae1a:	2a0b      	cmp	r2, #11
 800ae1c:	d917      	bls.n	800ae4e <_malloc_r+0xc2>
 800ae1e:	1961      	adds	r1, r4, r5
 800ae20:	42a3      	cmp	r3, r4
 800ae22:	6025      	str	r5, [r4, #0]
 800ae24:	bf18      	it	ne
 800ae26:	6059      	strne	r1, [r3, #4]
 800ae28:	6863      	ldr	r3, [r4, #4]
 800ae2a:	bf08      	it	eq
 800ae2c:	f8c8 1000 	streq.w	r1, [r8]
 800ae30:	5162      	str	r2, [r4, r5]
 800ae32:	604b      	str	r3, [r1, #4]
 800ae34:	4630      	mov	r0, r6
 800ae36:	f000 f82f 	bl	800ae98 <__malloc_unlock>
 800ae3a:	f104 000b 	add.w	r0, r4, #11
 800ae3e:	1d23      	adds	r3, r4, #4
 800ae40:	f020 0007 	bic.w	r0, r0, #7
 800ae44:	1ac2      	subs	r2, r0, r3
 800ae46:	bf1c      	itt	ne
 800ae48:	1a1b      	subne	r3, r3, r0
 800ae4a:	50a3      	strne	r3, [r4, r2]
 800ae4c:	e7af      	b.n	800adae <_malloc_r+0x22>
 800ae4e:	6862      	ldr	r2, [r4, #4]
 800ae50:	42a3      	cmp	r3, r4
 800ae52:	bf0c      	ite	eq
 800ae54:	f8c8 2000 	streq.w	r2, [r8]
 800ae58:	605a      	strne	r2, [r3, #4]
 800ae5a:	e7eb      	b.n	800ae34 <_malloc_r+0xa8>
 800ae5c:	4623      	mov	r3, r4
 800ae5e:	6864      	ldr	r4, [r4, #4]
 800ae60:	e7ae      	b.n	800adc0 <_malloc_r+0x34>
 800ae62:	463c      	mov	r4, r7
 800ae64:	687f      	ldr	r7, [r7, #4]
 800ae66:	e7b6      	b.n	800add6 <_malloc_r+0x4a>
 800ae68:	461a      	mov	r2, r3
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	42a3      	cmp	r3, r4
 800ae6e:	d1fb      	bne.n	800ae68 <_malloc_r+0xdc>
 800ae70:	2300      	movs	r3, #0
 800ae72:	6053      	str	r3, [r2, #4]
 800ae74:	e7de      	b.n	800ae34 <_malloc_r+0xa8>
 800ae76:	230c      	movs	r3, #12
 800ae78:	4630      	mov	r0, r6
 800ae7a:	6033      	str	r3, [r6, #0]
 800ae7c:	f000 f80c 	bl	800ae98 <__malloc_unlock>
 800ae80:	e794      	b.n	800adac <_malloc_r+0x20>
 800ae82:	6005      	str	r5, [r0, #0]
 800ae84:	e7d6      	b.n	800ae34 <_malloc_r+0xa8>
 800ae86:	bf00      	nop
 800ae88:	200008f8 	.word	0x200008f8

0800ae8c <__malloc_lock>:
 800ae8c:	4801      	ldr	r0, [pc, #4]	@ (800ae94 <__malloc_lock+0x8>)
 800ae8e:	f7ff b88e 	b.w	8009fae <__retarget_lock_acquire_recursive>
 800ae92:	bf00      	nop
 800ae94:	200008f0 	.word	0x200008f0

0800ae98 <__malloc_unlock>:
 800ae98:	4801      	ldr	r0, [pc, #4]	@ (800aea0 <__malloc_unlock+0x8>)
 800ae9a:	f7ff b889 	b.w	8009fb0 <__retarget_lock_release_recursive>
 800ae9e:	bf00      	nop
 800aea0:	200008f0 	.word	0x200008f0

0800aea4 <_Balloc>:
 800aea4:	b570      	push	{r4, r5, r6, lr}
 800aea6:	69c6      	ldr	r6, [r0, #28]
 800aea8:	4604      	mov	r4, r0
 800aeaa:	460d      	mov	r5, r1
 800aeac:	b976      	cbnz	r6, 800aecc <_Balloc+0x28>
 800aeae:	2010      	movs	r0, #16
 800aeb0:	f7ff ff42 	bl	800ad38 <malloc>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	61e0      	str	r0, [r4, #28]
 800aeb8:	b920      	cbnz	r0, 800aec4 <_Balloc+0x20>
 800aeba:	216b      	movs	r1, #107	@ 0x6b
 800aebc:	4b17      	ldr	r3, [pc, #92]	@ (800af1c <_Balloc+0x78>)
 800aebe:	4818      	ldr	r0, [pc, #96]	@ (800af20 <_Balloc+0x7c>)
 800aec0:	f000 fd94 	bl	800b9ec <__assert_func>
 800aec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aec8:	6006      	str	r6, [r0, #0]
 800aeca:	60c6      	str	r6, [r0, #12]
 800aecc:	69e6      	ldr	r6, [r4, #28]
 800aece:	68f3      	ldr	r3, [r6, #12]
 800aed0:	b183      	cbz	r3, 800aef4 <_Balloc+0x50>
 800aed2:	69e3      	ldr	r3, [r4, #28]
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aeda:	b9b8      	cbnz	r0, 800af0c <_Balloc+0x68>
 800aedc:	2101      	movs	r1, #1
 800aede:	fa01 f605 	lsl.w	r6, r1, r5
 800aee2:	1d72      	adds	r2, r6, #5
 800aee4:	4620      	mov	r0, r4
 800aee6:	0092      	lsls	r2, r2, #2
 800aee8:	f000 fd9e 	bl	800ba28 <_calloc_r>
 800aeec:	b160      	cbz	r0, 800af08 <_Balloc+0x64>
 800aeee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aef2:	e00e      	b.n	800af12 <_Balloc+0x6e>
 800aef4:	2221      	movs	r2, #33	@ 0x21
 800aef6:	2104      	movs	r1, #4
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 fd95 	bl	800ba28 <_calloc_r>
 800aefe:	69e3      	ldr	r3, [r4, #28]
 800af00:	60f0      	str	r0, [r6, #12]
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d1e4      	bne.n	800aed2 <_Balloc+0x2e>
 800af08:	2000      	movs	r0, #0
 800af0a:	bd70      	pop	{r4, r5, r6, pc}
 800af0c:	6802      	ldr	r2, [r0, #0]
 800af0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af12:	2300      	movs	r3, #0
 800af14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af18:	e7f7      	b.n	800af0a <_Balloc+0x66>
 800af1a:	bf00      	nop
 800af1c:	0800ce3b 	.word	0x0800ce3b
 800af20:	0800cebb 	.word	0x0800cebb

0800af24 <_Bfree>:
 800af24:	b570      	push	{r4, r5, r6, lr}
 800af26:	69c6      	ldr	r6, [r0, #28]
 800af28:	4605      	mov	r5, r0
 800af2a:	460c      	mov	r4, r1
 800af2c:	b976      	cbnz	r6, 800af4c <_Bfree+0x28>
 800af2e:	2010      	movs	r0, #16
 800af30:	f7ff ff02 	bl	800ad38 <malloc>
 800af34:	4602      	mov	r2, r0
 800af36:	61e8      	str	r0, [r5, #28]
 800af38:	b920      	cbnz	r0, 800af44 <_Bfree+0x20>
 800af3a:	218f      	movs	r1, #143	@ 0x8f
 800af3c:	4b08      	ldr	r3, [pc, #32]	@ (800af60 <_Bfree+0x3c>)
 800af3e:	4809      	ldr	r0, [pc, #36]	@ (800af64 <_Bfree+0x40>)
 800af40:	f000 fd54 	bl	800b9ec <__assert_func>
 800af44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af48:	6006      	str	r6, [r0, #0]
 800af4a:	60c6      	str	r6, [r0, #12]
 800af4c:	b13c      	cbz	r4, 800af5e <_Bfree+0x3a>
 800af4e:	69eb      	ldr	r3, [r5, #28]
 800af50:	6862      	ldr	r2, [r4, #4]
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af58:	6021      	str	r1, [r4, #0]
 800af5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af5e:	bd70      	pop	{r4, r5, r6, pc}
 800af60:	0800ce3b 	.word	0x0800ce3b
 800af64:	0800cebb 	.word	0x0800cebb

0800af68 <__multadd>:
 800af68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af6c:	4607      	mov	r7, r0
 800af6e:	460c      	mov	r4, r1
 800af70:	461e      	mov	r6, r3
 800af72:	2000      	movs	r0, #0
 800af74:	690d      	ldr	r5, [r1, #16]
 800af76:	f101 0c14 	add.w	ip, r1, #20
 800af7a:	f8dc 3000 	ldr.w	r3, [ip]
 800af7e:	3001      	adds	r0, #1
 800af80:	b299      	uxth	r1, r3
 800af82:	fb02 6101 	mla	r1, r2, r1, r6
 800af86:	0c1e      	lsrs	r6, r3, #16
 800af88:	0c0b      	lsrs	r3, r1, #16
 800af8a:	fb02 3306 	mla	r3, r2, r6, r3
 800af8e:	b289      	uxth	r1, r1
 800af90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af94:	4285      	cmp	r5, r0
 800af96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af9a:	f84c 1b04 	str.w	r1, [ip], #4
 800af9e:	dcec      	bgt.n	800af7a <__multadd+0x12>
 800afa0:	b30e      	cbz	r6, 800afe6 <__multadd+0x7e>
 800afa2:	68a3      	ldr	r3, [r4, #8]
 800afa4:	42ab      	cmp	r3, r5
 800afa6:	dc19      	bgt.n	800afdc <__multadd+0x74>
 800afa8:	6861      	ldr	r1, [r4, #4]
 800afaa:	4638      	mov	r0, r7
 800afac:	3101      	adds	r1, #1
 800afae:	f7ff ff79 	bl	800aea4 <_Balloc>
 800afb2:	4680      	mov	r8, r0
 800afb4:	b928      	cbnz	r0, 800afc2 <__multadd+0x5a>
 800afb6:	4602      	mov	r2, r0
 800afb8:	21ba      	movs	r1, #186	@ 0xba
 800afba:	4b0c      	ldr	r3, [pc, #48]	@ (800afec <__multadd+0x84>)
 800afbc:	480c      	ldr	r0, [pc, #48]	@ (800aff0 <__multadd+0x88>)
 800afbe:	f000 fd15 	bl	800b9ec <__assert_func>
 800afc2:	6922      	ldr	r2, [r4, #16]
 800afc4:	f104 010c 	add.w	r1, r4, #12
 800afc8:	3202      	adds	r2, #2
 800afca:	0092      	lsls	r2, r2, #2
 800afcc:	300c      	adds	r0, #12
 800afce:	f7fe fffe 	bl	8009fce <memcpy>
 800afd2:	4621      	mov	r1, r4
 800afd4:	4638      	mov	r0, r7
 800afd6:	f7ff ffa5 	bl	800af24 <_Bfree>
 800afda:	4644      	mov	r4, r8
 800afdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afe0:	3501      	adds	r5, #1
 800afe2:	615e      	str	r6, [r3, #20]
 800afe4:	6125      	str	r5, [r4, #16]
 800afe6:	4620      	mov	r0, r4
 800afe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afec:	0800ceaa 	.word	0x0800ceaa
 800aff0:	0800cebb 	.word	0x0800cebb

0800aff4 <__hi0bits>:
 800aff4:	4603      	mov	r3, r0
 800aff6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800affa:	bf3a      	itte	cc
 800affc:	0403      	lslcc	r3, r0, #16
 800affe:	2010      	movcc	r0, #16
 800b000:	2000      	movcs	r0, #0
 800b002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b006:	bf3c      	itt	cc
 800b008:	021b      	lslcc	r3, r3, #8
 800b00a:	3008      	addcc	r0, #8
 800b00c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b010:	bf3c      	itt	cc
 800b012:	011b      	lslcc	r3, r3, #4
 800b014:	3004      	addcc	r0, #4
 800b016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b01a:	bf3c      	itt	cc
 800b01c:	009b      	lslcc	r3, r3, #2
 800b01e:	3002      	addcc	r0, #2
 800b020:	2b00      	cmp	r3, #0
 800b022:	db05      	blt.n	800b030 <__hi0bits+0x3c>
 800b024:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b028:	f100 0001 	add.w	r0, r0, #1
 800b02c:	bf08      	it	eq
 800b02e:	2020      	moveq	r0, #32
 800b030:	4770      	bx	lr

0800b032 <__lo0bits>:
 800b032:	6803      	ldr	r3, [r0, #0]
 800b034:	4602      	mov	r2, r0
 800b036:	f013 0007 	ands.w	r0, r3, #7
 800b03a:	d00b      	beq.n	800b054 <__lo0bits+0x22>
 800b03c:	07d9      	lsls	r1, r3, #31
 800b03e:	d421      	bmi.n	800b084 <__lo0bits+0x52>
 800b040:	0798      	lsls	r0, r3, #30
 800b042:	bf49      	itett	mi
 800b044:	085b      	lsrmi	r3, r3, #1
 800b046:	089b      	lsrpl	r3, r3, #2
 800b048:	2001      	movmi	r0, #1
 800b04a:	6013      	strmi	r3, [r2, #0]
 800b04c:	bf5c      	itt	pl
 800b04e:	2002      	movpl	r0, #2
 800b050:	6013      	strpl	r3, [r2, #0]
 800b052:	4770      	bx	lr
 800b054:	b299      	uxth	r1, r3
 800b056:	b909      	cbnz	r1, 800b05c <__lo0bits+0x2a>
 800b058:	2010      	movs	r0, #16
 800b05a:	0c1b      	lsrs	r3, r3, #16
 800b05c:	b2d9      	uxtb	r1, r3
 800b05e:	b909      	cbnz	r1, 800b064 <__lo0bits+0x32>
 800b060:	3008      	adds	r0, #8
 800b062:	0a1b      	lsrs	r3, r3, #8
 800b064:	0719      	lsls	r1, r3, #28
 800b066:	bf04      	itt	eq
 800b068:	091b      	lsreq	r3, r3, #4
 800b06a:	3004      	addeq	r0, #4
 800b06c:	0799      	lsls	r1, r3, #30
 800b06e:	bf04      	itt	eq
 800b070:	089b      	lsreq	r3, r3, #2
 800b072:	3002      	addeq	r0, #2
 800b074:	07d9      	lsls	r1, r3, #31
 800b076:	d403      	bmi.n	800b080 <__lo0bits+0x4e>
 800b078:	085b      	lsrs	r3, r3, #1
 800b07a:	f100 0001 	add.w	r0, r0, #1
 800b07e:	d003      	beq.n	800b088 <__lo0bits+0x56>
 800b080:	6013      	str	r3, [r2, #0]
 800b082:	4770      	bx	lr
 800b084:	2000      	movs	r0, #0
 800b086:	4770      	bx	lr
 800b088:	2020      	movs	r0, #32
 800b08a:	4770      	bx	lr

0800b08c <__i2b>:
 800b08c:	b510      	push	{r4, lr}
 800b08e:	460c      	mov	r4, r1
 800b090:	2101      	movs	r1, #1
 800b092:	f7ff ff07 	bl	800aea4 <_Balloc>
 800b096:	4602      	mov	r2, r0
 800b098:	b928      	cbnz	r0, 800b0a6 <__i2b+0x1a>
 800b09a:	f240 1145 	movw	r1, #325	@ 0x145
 800b09e:	4b04      	ldr	r3, [pc, #16]	@ (800b0b0 <__i2b+0x24>)
 800b0a0:	4804      	ldr	r0, [pc, #16]	@ (800b0b4 <__i2b+0x28>)
 800b0a2:	f000 fca3 	bl	800b9ec <__assert_func>
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	6144      	str	r4, [r0, #20]
 800b0aa:	6103      	str	r3, [r0, #16]
 800b0ac:	bd10      	pop	{r4, pc}
 800b0ae:	bf00      	nop
 800b0b0:	0800ceaa 	.word	0x0800ceaa
 800b0b4:	0800cebb 	.word	0x0800cebb

0800b0b8 <__multiply>:
 800b0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0bc:	4617      	mov	r7, r2
 800b0be:	690a      	ldr	r2, [r1, #16]
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	4689      	mov	r9, r1
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	bfa2      	ittt	ge
 800b0c8:	463b      	movge	r3, r7
 800b0ca:	460f      	movge	r7, r1
 800b0cc:	4699      	movge	r9, r3
 800b0ce:	693d      	ldr	r5, [r7, #16]
 800b0d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	6879      	ldr	r1, [r7, #4]
 800b0d8:	eb05 060a 	add.w	r6, r5, sl
 800b0dc:	42b3      	cmp	r3, r6
 800b0de:	b085      	sub	sp, #20
 800b0e0:	bfb8      	it	lt
 800b0e2:	3101      	addlt	r1, #1
 800b0e4:	f7ff fede 	bl	800aea4 <_Balloc>
 800b0e8:	b930      	cbnz	r0, 800b0f8 <__multiply+0x40>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b0f0:	4b40      	ldr	r3, [pc, #256]	@ (800b1f4 <__multiply+0x13c>)
 800b0f2:	4841      	ldr	r0, [pc, #260]	@ (800b1f8 <__multiply+0x140>)
 800b0f4:	f000 fc7a 	bl	800b9ec <__assert_func>
 800b0f8:	f100 0414 	add.w	r4, r0, #20
 800b0fc:	4623      	mov	r3, r4
 800b0fe:	2200      	movs	r2, #0
 800b100:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b104:	4573      	cmp	r3, lr
 800b106:	d320      	bcc.n	800b14a <__multiply+0x92>
 800b108:	f107 0814 	add.w	r8, r7, #20
 800b10c:	f109 0114 	add.w	r1, r9, #20
 800b110:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b114:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b118:	9302      	str	r3, [sp, #8]
 800b11a:	1beb      	subs	r3, r5, r7
 800b11c:	3b15      	subs	r3, #21
 800b11e:	f023 0303 	bic.w	r3, r3, #3
 800b122:	3304      	adds	r3, #4
 800b124:	3715      	adds	r7, #21
 800b126:	42bd      	cmp	r5, r7
 800b128:	bf38      	it	cc
 800b12a:	2304      	movcc	r3, #4
 800b12c:	9301      	str	r3, [sp, #4]
 800b12e:	9b02      	ldr	r3, [sp, #8]
 800b130:	9103      	str	r1, [sp, #12]
 800b132:	428b      	cmp	r3, r1
 800b134:	d80c      	bhi.n	800b150 <__multiply+0x98>
 800b136:	2e00      	cmp	r6, #0
 800b138:	dd03      	ble.n	800b142 <__multiply+0x8a>
 800b13a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d055      	beq.n	800b1ee <__multiply+0x136>
 800b142:	6106      	str	r6, [r0, #16]
 800b144:	b005      	add	sp, #20
 800b146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b14a:	f843 2b04 	str.w	r2, [r3], #4
 800b14e:	e7d9      	b.n	800b104 <__multiply+0x4c>
 800b150:	f8b1 a000 	ldrh.w	sl, [r1]
 800b154:	f1ba 0f00 	cmp.w	sl, #0
 800b158:	d01f      	beq.n	800b19a <__multiply+0xe2>
 800b15a:	46c4      	mov	ip, r8
 800b15c:	46a1      	mov	r9, r4
 800b15e:	2700      	movs	r7, #0
 800b160:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b164:	f8d9 3000 	ldr.w	r3, [r9]
 800b168:	fa1f fb82 	uxth.w	fp, r2
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	fb0a 330b 	mla	r3, sl, fp, r3
 800b172:	443b      	add	r3, r7
 800b174:	f8d9 7000 	ldr.w	r7, [r9]
 800b178:	0c12      	lsrs	r2, r2, #16
 800b17a:	0c3f      	lsrs	r7, r7, #16
 800b17c:	fb0a 7202 	mla	r2, sl, r2, r7
 800b180:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b184:	b29b      	uxth	r3, r3
 800b186:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b18a:	4565      	cmp	r5, ip
 800b18c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b190:	f849 3b04 	str.w	r3, [r9], #4
 800b194:	d8e4      	bhi.n	800b160 <__multiply+0xa8>
 800b196:	9b01      	ldr	r3, [sp, #4]
 800b198:	50e7      	str	r7, [r4, r3]
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	3104      	adds	r1, #4
 800b19e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b1a2:	f1b9 0f00 	cmp.w	r9, #0
 800b1a6:	d020      	beq.n	800b1ea <__multiply+0x132>
 800b1a8:	4647      	mov	r7, r8
 800b1aa:	46a4      	mov	ip, r4
 800b1ac:	f04f 0a00 	mov.w	sl, #0
 800b1b0:	6823      	ldr	r3, [r4, #0]
 800b1b2:	f8b7 b000 	ldrh.w	fp, [r7]
 800b1b6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	fb09 220b 	mla	r2, r9, fp, r2
 800b1c0:	4452      	add	r2, sl
 800b1c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1c6:	f84c 3b04 	str.w	r3, [ip], #4
 800b1ca:	f857 3b04 	ldr.w	r3, [r7], #4
 800b1ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1d2:	f8bc 3000 	ldrh.w	r3, [ip]
 800b1d6:	42bd      	cmp	r5, r7
 800b1d8:	fb09 330a 	mla	r3, r9, sl, r3
 800b1dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b1e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1e4:	d8e5      	bhi.n	800b1b2 <__multiply+0xfa>
 800b1e6:	9a01      	ldr	r2, [sp, #4]
 800b1e8:	50a3      	str	r3, [r4, r2]
 800b1ea:	3404      	adds	r4, #4
 800b1ec:	e79f      	b.n	800b12e <__multiply+0x76>
 800b1ee:	3e01      	subs	r6, #1
 800b1f0:	e7a1      	b.n	800b136 <__multiply+0x7e>
 800b1f2:	bf00      	nop
 800b1f4:	0800ceaa 	.word	0x0800ceaa
 800b1f8:	0800cebb 	.word	0x0800cebb

0800b1fc <__pow5mult>:
 800b1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b200:	4615      	mov	r5, r2
 800b202:	f012 0203 	ands.w	r2, r2, #3
 800b206:	4607      	mov	r7, r0
 800b208:	460e      	mov	r6, r1
 800b20a:	d007      	beq.n	800b21c <__pow5mult+0x20>
 800b20c:	4c25      	ldr	r4, [pc, #148]	@ (800b2a4 <__pow5mult+0xa8>)
 800b20e:	3a01      	subs	r2, #1
 800b210:	2300      	movs	r3, #0
 800b212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b216:	f7ff fea7 	bl	800af68 <__multadd>
 800b21a:	4606      	mov	r6, r0
 800b21c:	10ad      	asrs	r5, r5, #2
 800b21e:	d03d      	beq.n	800b29c <__pow5mult+0xa0>
 800b220:	69fc      	ldr	r4, [r7, #28]
 800b222:	b97c      	cbnz	r4, 800b244 <__pow5mult+0x48>
 800b224:	2010      	movs	r0, #16
 800b226:	f7ff fd87 	bl	800ad38 <malloc>
 800b22a:	4602      	mov	r2, r0
 800b22c:	61f8      	str	r0, [r7, #28]
 800b22e:	b928      	cbnz	r0, 800b23c <__pow5mult+0x40>
 800b230:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b234:	4b1c      	ldr	r3, [pc, #112]	@ (800b2a8 <__pow5mult+0xac>)
 800b236:	481d      	ldr	r0, [pc, #116]	@ (800b2ac <__pow5mult+0xb0>)
 800b238:	f000 fbd8 	bl	800b9ec <__assert_func>
 800b23c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b240:	6004      	str	r4, [r0, #0]
 800b242:	60c4      	str	r4, [r0, #12]
 800b244:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b24c:	b94c      	cbnz	r4, 800b262 <__pow5mult+0x66>
 800b24e:	f240 2171 	movw	r1, #625	@ 0x271
 800b252:	4638      	mov	r0, r7
 800b254:	f7ff ff1a 	bl	800b08c <__i2b>
 800b258:	2300      	movs	r3, #0
 800b25a:	4604      	mov	r4, r0
 800b25c:	f8c8 0008 	str.w	r0, [r8, #8]
 800b260:	6003      	str	r3, [r0, #0]
 800b262:	f04f 0900 	mov.w	r9, #0
 800b266:	07eb      	lsls	r3, r5, #31
 800b268:	d50a      	bpl.n	800b280 <__pow5mult+0x84>
 800b26a:	4631      	mov	r1, r6
 800b26c:	4622      	mov	r2, r4
 800b26e:	4638      	mov	r0, r7
 800b270:	f7ff ff22 	bl	800b0b8 <__multiply>
 800b274:	4680      	mov	r8, r0
 800b276:	4631      	mov	r1, r6
 800b278:	4638      	mov	r0, r7
 800b27a:	f7ff fe53 	bl	800af24 <_Bfree>
 800b27e:	4646      	mov	r6, r8
 800b280:	106d      	asrs	r5, r5, #1
 800b282:	d00b      	beq.n	800b29c <__pow5mult+0xa0>
 800b284:	6820      	ldr	r0, [r4, #0]
 800b286:	b938      	cbnz	r0, 800b298 <__pow5mult+0x9c>
 800b288:	4622      	mov	r2, r4
 800b28a:	4621      	mov	r1, r4
 800b28c:	4638      	mov	r0, r7
 800b28e:	f7ff ff13 	bl	800b0b8 <__multiply>
 800b292:	6020      	str	r0, [r4, #0]
 800b294:	f8c0 9000 	str.w	r9, [r0]
 800b298:	4604      	mov	r4, r0
 800b29a:	e7e4      	b.n	800b266 <__pow5mult+0x6a>
 800b29c:	4630      	mov	r0, r6
 800b29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a2:	bf00      	nop
 800b2a4:	0800cf6c 	.word	0x0800cf6c
 800b2a8:	0800ce3b 	.word	0x0800ce3b
 800b2ac:	0800cebb 	.word	0x0800cebb

0800b2b0 <__lshift>:
 800b2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2b4:	460c      	mov	r4, r1
 800b2b6:	4607      	mov	r7, r0
 800b2b8:	4691      	mov	r9, r2
 800b2ba:	6923      	ldr	r3, [r4, #16]
 800b2bc:	6849      	ldr	r1, [r1, #4]
 800b2be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2c2:	68a3      	ldr	r3, [r4, #8]
 800b2c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b2c8:	f108 0601 	add.w	r6, r8, #1
 800b2cc:	42b3      	cmp	r3, r6
 800b2ce:	db0b      	blt.n	800b2e8 <__lshift+0x38>
 800b2d0:	4638      	mov	r0, r7
 800b2d2:	f7ff fde7 	bl	800aea4 <_Balloc>
 800b2d6:	4605      	mov	r5, r0
 800b2d8:	b948      	cbnz	r0, 800b2ee <__lshift+0x3e>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b2e0:	4b27      	ldr	r3, [pc, #156]	@ (800b380 <__lshift+0xd0>)
 800b2e2:	4828      	ldr	r0, [pc, #160]	@ (800b384 <__lshift+0xd4>)
 800b2e4:	f000 fb82 	bl	800b9ec <__assert_func>
 800b2e8:	3101      	adds	r1, #1
 800b2ea:	005b      	lsls	r3, r3, #1
 800b2ec:	e7ee      	b.n	800b2cc <__lshift+0x1c>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	f100 0114 	add.w	r1, r0, #20
 800b2f4:	f100 0210 	add.w	r2, r0, #16
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	4553      	cmp	r3, sl
 800b2fc:	db33      	blt.n	800b366 <__lshift+0xb6>
 800b2fe:	6920      	ldr	r0, [r4, #16]
 800b300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b304:	f104 0314 	add.w	r3, r4, #20
 800b308:	f019 091f 	ands.w	r9, r9, #31
 800b30c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b310:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b314:	d02b      	beq.n	800b36e <__lshift+0xbe>
 800b316:	468a      	mov	sl, r1
 800b318:	2200      	movs	r2, #0
 800b31a:	f1c9 0e20 	rsb	lr, r9, #32
 800b31e:	6818      	ldr	r0, [r3, #0]
 800b320:	fa00 f009 	lsl.w	r0, r0, r9
 800b324:	4310      	orrs	r0, r2
 800b326:	f84a 0b04 	str.w	r0, [sl], #4
 800b32a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b32e:	459c      	cmp	ip, r3
 800b330:	fa22 f20e 	lsr.w	r2, r2, lr
 800b334:	d8f3      	bhi.n	800b31e <__lshift+0x6e>
 800b336:	ebac 0304 	sub.w	r3, ip, r4
 800b33a:	3b15      	subs	r3, #21
 800b33c:	f023 0303 	bic.w	r3, r3, #3
 800b340:	3304      	adds	r3, #4
 800b342:	f104 0015 	add.w	r0, r4, #21
 800b346:	4560      	cmp	r0, ip
 800b348:	bf88      	it	hi
 800b34a:	2304      	movhi	r3, #4
 800b34c:	50ca      	str	r2, [r1, r3]
 800b34e:	b10a      	cbz	r2, 800b354 <__lshift+0xa4>
 800b350:	f108 0602 	add.w	r6, r8, #2
 800b354:	3e01      	subs	r6, #1
 800b356:	4638      	mov	r0, r7
 800b358:	4621      	mov	r1, r4
 800b35a:	612e      	str	r6, [r5, #16]
 800b35c:	f7ff fde2 	bl	800af24 <_Bfree>
 800b360:	4628      	mov	r0, r5
 800b362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b366:	f842 0f04 	str.w	r0, [r2, #4]!
 800b36a:	3301      	adds	r3, #1
 800b36c:	e7c5      	b.n	800b2fa <__lshift+0x4a>
 800b36e:	3904      	subs	r1, #4
 800b370:	f853 2b04 	ldr.w	r2, [r3], #4
 800b374:	459c      	cmp	ip, r3
 800b376:	f841 2f04 	str.w	r2, [r1, #4]!
 800b37a:	d8f9      	bhi.n	800b370 <__lshift+0xc0>
 800b37c:	e7ea      	b.n	800b354 <__lshift+0xa4>
 800b37e:	bf00      	nop
 800b380:	0800ceaa 	.word	0x0800ceaa
 800b384:	0800cebb 	.word	0x0800cebb

0800b388 <__mcmp>:
 800b388:	4603      	mov	r3, r0
 800b38a:	690a      	ldr	r2, [r1, #16]
 800b38c:	6900      	ldr	r0, [r0, #16]
 800b38e:	b530      	push	{r4, r5, lr}
 800b390:	1a80      	subs	r0, r0, r2
 800b392:	d10e      	bne.n	800b3b2 <__mcmp+0x2a>
 800b394:	3314      	adds	r3, #20
 800b396:	3114      	adds	r1, #20
 800b398:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b39c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b3a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b3a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b3a8:	4295      	cmp	r5, r2
 800b3aa:	d003      	beq.n	800b3b4 <__mcmp+0x2c>
 800b3ac:	d205      	bcs.n	800b3ba <__mcmp+0x32>
 800b3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b2:	bd30      	pop	{r4, r5, pc}
 800b3b4:	42a3      	cmp	r3, r4
 800b3b6:	d3f3      	bcc.n	800b3a0 <__mcmp+0x18>
 800b3b8:	e7fb      	b.n	800b3b2 <__mcmp+0x2a>
 800b3ba:	2001      	movs	r0, #1
 800b3bc:	e7f9      	b.n	800b3b2 <__mcmp+0x2a>
	...

0800b3c0 <__mdiff>:
 800b3c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c4:	4689      	mov	r9, r1
 800b3c6:	4606      	mov	r6, r0
 800b3c8:	4611      	mov	r1, r2
 800b3ca:	4648      	mov	r0, r9
 800b3cc:	4614      	mov	r4, r2
 800b3ce:	f7ff ffdb 	bl	800b388 <__mcmp>
 800b3d2:	1e05      	subs	r5, r0, #0
 800b3d4:	d112      	bne.n	800b3fc <__mdiff+0x3c>
 800b3d6:	4629      	mov	r1, r5
 800b3d8:	4630      	mov	r0, r6
 800b3da:	f7ff fd63 	bl	800aea4 <_Balloc>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	b928      	cbnz	r0, 800b3ee <__mdiff+0x2e>
 800b3e2:	f240 2137 	movw	r1, #567	@ 0x237
 800b3e6:	4b3e      	ldr	r3, [pc, #248]	@ (800b4e0 <__mdiff+0x120>)
 800b3e8:	483e      	ldr	r0, [pc, #248]	@ (800b4e4 <__mdiff+0x124>)
 800b3ea:	f000 faff 	bl	800b9ec <__assert_func>
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3f4:	4610      	mov	r0, r2
 800b3f6:	b003      	add	sp, #12
 800b3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3fc:	bfbc      	itt	lt
 800b3fe:	464b      	movlt	r3, r9
 800b400:	46a1      	movlt	r9, r4
 800b402:	4630      	mov	r0, r6
 800b404:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b408:	bfba      	itte	lt
 800b40a:	461c      	movlt	r4, r3
 800b40c:	2501      	movlt	r5, #1
 800b40e:	2500      	movge	r5, #0
 800b410:	f7ff fd48 	bl	800aea4 <_Balloc>
 800b414:	4602      	mov	r2, r0
 800b416:	b918      	cbnz	r0, 800b420 <__mdiff+0x60>
 800b418:	f240 2145 	movw	r1, #581	@ 0x245
 800b41c:	4b30      	ldr	r3, [pc, #192]	@ (800b4e0 <__mdiff+0x120>)
 800b41e:	e7e3      	b.n	800b3e8 <__mdiff+0x28>
 800b420:	f100 0b14 	add.w	fp, r0, #20
 800b424:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b428:	f109 0310 	add.w	r3, r9, #16
 800b42c:	60c5      	str	r5, [r0, #12]
 800b42e:	f04f 0c00 	mov.w	ip, #0
 800b432:	f109 0514 	add.w	r5, r9, #20
 800b436:	46d9      	mov	r9, fp
 800b438:	6926      	ldr	r6, [r4, #16]
 800b43a:	f104 0e14 	add.w	lr, r4, #20
 800b43e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b442:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b446:	9301      	str	r3, [sp, #4]
 800b448:	9b01      	ldr	r3, [sp, #4]
 800b44a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b44e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b452:	b281      	uxth	r1, r0
 800b454:	9301      	str	r3, [sp, #4]
 800b456:	fa1f f38a 	uxth.w	r3, sl
 800b45a:	1a5b      	subs	r3, r3, r1
 800b45c:	0c00      	lsrs	r0, r0, #16
 800b45e:	4463      	add	r3, ip
 800b460:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b464:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b468:	b29b      	uxth	r3, r3
 800b46a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b46e:	4576      	cmp	r6, lr
 800b470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b474:	f849 3b04 	str.w	r3, [r9], #4
 800b478:	d8e6      	bhi.n	800b448 <__mdiff+0x88>
 800b47a:	1b33      	subs	r3, r6, r4
 800b47c:	3b15      	subs	r3, #21
 800b47e:	f023 0303 	bic.w	r3, r3, #3
 800b482:	3415      	adds	r4, #21
 800b484:	3304      	adds	r3, #4
 800b486:	42a6      	cmp	r6, r4
 800b488:	bf38      	it	cc
 800b48a:	2304      	movcc	r3, #4
 800b48c:	441d      	add	r5, r3
 800b48e:	445b      	add	r3, fp
 800b490:	461e      	mov	r6, r3
 800b492:	462c      	mov	r4, r5
 800b494:	4544      	cmp	r4, r8
 800b496:	d30e      	bcc.n	800b4b6 <__mdiff+0xf6>
 800b498:	f108 0103 	add.w	r1, r8, #3
 800b49c:	1b49      	subs	r1, r1, r5
 800b49e:	f021 0103 	bic.w	r1, r1, #3
 800b4a2:	3d03      	subs	r5, #3
 800b4a4:	45a8      	cmp	r8, r5
 800b4a6:	bf38      	it	cc
 800b4a8:	2100      	movcc	r1, #0
 800b4aa:	440b      	add	r3, r1
 800b4ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4b0:	b199      	cbz	r1, 800b4da <__mdiff+0x11a>
 800b4b2:	6117      	str	r7, [r2, #16]
 800b4b4:	e79e      	b.n	800b3f4 <__mdiff+0x34>
 800b4b6:	46e6      	mov	lr, ip
 800b4b8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b4bc:	fa1f fc81 	uxth.w	ip, r1
 800b4c0:	44f4      	add	ip, lr
 800b4c2:	0c08      	lsrs	r0, r1, #16
 800b4c4:	4471      	add	r1, lr
 800b4c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b4ca:	b289      	uxth	r1, r1
 800b4cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b4d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4d4:	f846 1b04 	str.w	r1, [r6], #4
 800b4d8:	e7dc      	b.n	800b494 <__mdiff+0xd4>
 800b4da:	3f01      	subs	r7, #1
 800b4dc:	e7e6      	b.n	800b4ac <__mdiff+0xec>
 800b4de:	bf00      	nop
 800b4e0:	0800ceaa 	.word	0x0800ceaa
 800b4e4:	0800cebb 	.word	0x0800cebb

0800b4e8 <__d2b>:
 800b4e8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	4690      	mov	r8, r2
 800b4f0:	4699      	mov	r9, r3
 800b4f2:	9e08      	ldr	r6, [sp, #32]
 800b4f4:	f7ff fcd6 	bl	800aea4 <_Balloc>
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	b930      	cbnz	r0, 800b50a <__d2b+0x22>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	f240 310f 	movw	r1, #783	@ 0x30f
 800b502:	4b23      	ldr	r3, [pc, #140]	@ (800b590 <__d2b+0xa8>)
 800b504:	4823      	ldr	r0, [pc, #140]	@ (800b594 <__d2b+0xac>)
 800b506:	f000 fa71 	bl	800b9ec <__assert_func>
 800b50a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b50e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b512:	b10d      	cbz	r5, 800b518 <__d2b+0x30>
 800b514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b518:	9301      	str	r3, [sp, #4]
 800b51a:	f1b8 0300 	subs.w	r3, r8, #0
 800b51e:	d024      	beq.n	800b56a <__d2b+0x82>
 800b520:	4668      	mov	r0, sp
 800b522:	9300      	str	r3, [sp, #0]
 800b524:	f7ff fd85 	bl	800b032 <__lo0bits>
 800b528:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b52c:	b1d8      	cbz	r0, 800b566 <__d2b+0x7e>
 800b52e:	f1c0 0320 	rsb	r3, r0, #32
 800b532:	fa02 f303 	lsl.w	r3, r2, r3
 800b536:	430b      	orrs	r3, r1
 800b538:	40c2      	lsrs	r2, r0
 800b53a:	6163      	str	r3, [r4, #20]
 800b53c:	9201      	str	r2, [sp, #4]
 800b53e:	9b01      	ldr	r3, [sp, #4]
 800b540:	2b00      	cmp	r3, #0
 800b542:	bf0c      	ite	eq
 800b544:	2201      	moveq	r2, #1
 800b546:	2202      	movne	r2, #2
 800b548:	61a3      	str	r3, [r4, #24]
 800b54a:	6122      	str	r2, [r4, #16]
 800b54c:	b1ad      	cbz	r5, 800b57a <__d2b+0x92>
 800b54e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b552:	4405      	add	r5, r0
 800b554:	6035      	str	r5, [r6, #0]
 800b556:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b55a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b55c:	6018      	str	r0, [r3, #0]
 800b55e:	4620      	mov	r0, r4
 800b560:	b002      	add	sp, #8
 800b562:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b566:	6161      	str	r1, [r4, #20]
 800b568:	e7e9      	b.n	800b53e <__d2b+0x56>
 800b56a:	a801      	add	r0, sp, #4
 800b56c:	f7ff fd61 	bl	800b032 <__lo0bits>
 800b570:	9b01      	ldr	r3, [sp, #4]
 800b572:	2201      	movs	r2, #1
 800b574:	6163      	str	r3, [r4, #20]
 800b576:	3020      	adds	r0, #32
 800b578:	e7e7      	b.n	800b54a <__d2b+0x62>
 800b57a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b57e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b582:	6030      	str	r0, [r6, #0]
 800b584:	6918      	ldr	r0, [r3, #16]
 800b586:	f7ff fd35 	bl	800aff4 <__hi0bits>
 800b58a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b58e:	e7e4      	b.n	800b55a <__d2b+0x72>
 800b590:	0800ceaa 	.word	0x0800ceaa
 800b594:	0800cebb 	.word	0x0800cebb

0800b598 <__ssputs_r>:
 800b598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b59c:	461f      	mov	r7, r3
 800b59e:	688e      	ldr	r6, [r1, #8]
 800b5a0:	4682      	mov	sl, r0
 800b5a2:	42be      	cmp	r6, r7
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	4690      	mov	r8, r2
 800b5a8:	680b      	ldr	r3, [r1, #0]
 800b5aa:	d82d      	bhi.n	800b608 <__ssputs_r+0x70>
 800b5ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b5b4:	d026      	beq.n	800b604 <__ssputs_r+0x6c>
 800b5b6:	6965      	ldr	r5, [r4, #20]
 800b5b8:	6909      	ldr	r1, [r1, #16]
 800b5ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5be:	eba3 0901 	sub.w	r9, r3, r1
 800b5c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5c6:	1c7b      	adds	r3, r7, #1
 800b5c8:	444b      	add	r3, r9
 800b5ca:	106d      	asrs	r5, r5, #1
 800b5cc:	429d      	cmp	r5, r3
 800b5ce:	bf38      	it	cc
 800b5d0:	461d      	movcc	r5, r3
 800b5d2:	0553      	lsls	r3, r2, #21
 800b5d4:	d527      	bpl.n	800b626 <__ssputs_r+0x8e>
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	f7ff fbd8 	bl	800ad8c <_malloc_r>
 800b5dc:	4606      	mov	r6, r0
 800b5de:	b360      	cbz	r0, 800b63a <__ssputs_r+0xa2>
 800b5e0:	464a      	mov	r2, r9
 800b5e2:	6921      	ldr	r1, [r4, #16]
 800b5e4:	f7fe fcf3 	bl	8009fce <memcpy>
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5f2:	81a3      	strh	r3, [r4, #12]
 800b5f4:	6126      	str	r6, [r4, #16]
 800b5f6:	444e      	add	r6, r9
 800b5f8:	6026      	str	r6, [r4, #0]
 800b5fa:	463e      	mov	r6, r7
 800b5fc:	6165      	str	r5, [r4, #20]
 800b5fe:	eba5 0509 	sub.w	r5, r5, r9
 800b602:	60a5      	str	r5, [r4, #8]
 800b604:	42be      	cmp	r6, r7
 800b606:	d900      	bls.n	800b60a <__ssputs_r+0x72>
 800b608:	463e      	mov	r6, r7
 800b60a:	4632      	mov	r2, r6
 800b60c:	4641      	mov	r1, r8
 800b60e:	6820      	ldr	r0, [r4, #0]
 800b610:	f000 f9c2 	bl	800b998 <memmove>
 800b614:	2000      	movs	r0, #0
 800b616:	68a3      	ldr	r3, [r4, #8]
 800b618:	1b9b      	subs	r3, r3, r6
 800b61a:	60a3      	str	r3, [r4, #8]
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	4433      	add	r3, r6
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b626:	462a      	mov	r2, r5
 800b628:	f000 fa24 	bl	800ba74 <_realloc_r>
 800b62c:	4606      	mov	r6, r0
 800b62e:	2800      	cmp	r0, #0
 800b630:	d1e0      	bne.n	800b5f4 <__ssputs_r+0x5c>
 800b632:	4650      	mov	r0, sl
 800b634:	6921      	ldr	r1, [r4, #16]
 800b636:	f7ff fb37 	bl	800aca8 <_free_r>
 800b63a:	230c      	movs	r3, #12
 800b63c:	f8ca 3000 	str.w	r3, [sl]
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	f04f 30ff 	mov.w	r0, #4294967295
 800b646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b64a:	81a3      	strh	r3, [r4, #12]
 800b64c:	e7e9      	b.n	800b622 <__ssputs_r+0x8a>
	...

0800b650 <_svfiprintf_r>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4698      	mov	r8, r3
 800b656:	898b      	ldrh	r3, [r1, #12]
 800b658:	4607      	mov	r7, r0
 800b65a:	061b      	lsls	r3, r3, #24
 800b65c:	460d      	mov	r5, r1
 800b65e:	4614      	mov	r4, r2
 800b660:	b09d      	sub	sp, #116	@ 0x74
 800b662:	d510      	bpl.n	800b686 <_svfiprintf_r+0x36>
 800b664:	690b      	ldr	r3, [r1, #16]
 800b666:	b973      	cbnz	r3, 800b686 <_svfiprintf_r+0x36>
 800b668:	2140      	movs	r1, #64	@ 0x40
 800b66a:	f7ff fb8f 	bl	800ad8c <_malloc_r>
 800b66e:	6028      	str	r0, [r5, #0]
 800b670:	6128      	str	r0, [r5, #16]
 800b672:	b930      	cbnz	r0, 800b682 <_svfiprintf_r+0x32>
 800b674:	230c      	movs	r3, #12
 800b676:	603b      	str	r3, [r7, #0]
 800b678:	f04f 30ff 	mov.w	r0, #4294967295
 800b67c:	b01d      	add	sp, #116	@ 0x74
 800b67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b682:	2340      	movs	r3, #64	@ 0x40
 800b684:	616b      	str	r3, [r5, #20]
 800b686:	2300      	movs	r3, #0
 800b688:	9309      	str	r3, [sp, #36]	@ 0x24
 800b68a:	2320      	movs	r3, #32
 800b68c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b690:	2330      	movs	r3, #48	@ 0x30
 800b692:	f04f 0901 	mov.w	r9, #1
 800b696:	f8cd 800c 	str.w	r8, [sp, #12]
 800b69a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b834 <_svfiprintf_r+0x1e4>
 800b69e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b6a2:	4623      	mov	r3, r4
 800b6a4:	469a      	mov	sl, r3
 800b6a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6aa:	b10a      	cbz	r2, 800b6b0 <_svfiprintf_r+0x60>
 800b6ac:	2a25      	cmp	r2, #37	@ 0x25
 800b6ae:	d1f9      	bne.n	800b6a4 <_svfiprintf_r+0x54>
 800b6b0:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b4:	d00b      	beq.n	800b6ce <_svfiprintf_r+0x7e>
 800b6b6:	465b      	mov	r3, fp
 800b6b8:	4622      	mov	r2, r4
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	4638      	mov	r0, r7
 800b6be:	f7ff ff6b 	bl	800b598 <__ssputs_r>
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	f000 80a7 	beq.w	800b816 <_svfiprintf_r+0x1c6>
 800b6c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6ca:	445a      	add	r2, fp
 800b6cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	f000 809f 	beq.w	800b816 <_svfiprintf_r+0x1c6>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	f04f 32ff 	mov.w	r2, #4294967295
 800b6de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e2:	f10a 0a01 	add.w	sl, sl, #1
 800b6e6:	9304      	str	r3, [sp, #16]
 800b6e8:	9307      	str	r3, [sp, #28]
 800b6ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6f0:	4654      	mov	r4, sl
 800b6f2:	2205      	movs	r2, #5
 800b6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f8:	484e      	ldr	r0, [pc, #312]	@ (800b834 <_svfiprintf_r+0x1e4>)
 800b6fa:	f7fe fc5a 	bl	8009fb2 <memchr>
 800b6fe:	9a04      	ldr	r2, [sp, #16]
 800b700:	b9d8      	cbnz	r0, 800b73a <_svfiprintf_r+0xea>
 800b702:	06d0      	lsls	r0, r2, #27
 800b704:	bf44      	itt	mi
 800b706:	2320      	movmi	r3, #32
 800b708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b70c:	0711      	lsls	r1, r2, #28
 800b70e:	bf44      	itt	mi
 800b710:	232b      	movmi	r3, #43	@ 0x2b
 800b712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b716:	f89a 3000 	ldrb.w	r3, [sl]
 800b71a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71c:	d015      	beq.n	800b74a <_svfiprintf_r+0xfa>
 800b71e:	4654      	mov	r4, sl
 800b720:	2000      	movs	r0, #0
 800b722:	f04f 0c0a 	mov.w	ip, #10
 800b726:	9a07      	ldr	r2, [sp, #28]
 800b728:	4621      	mov	r1, r4
 800b72a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72e:	3b30      	subs	r3, #48	@ 0x30
 800b730:	2b09      	cmp	r3, #9
 800b732:	d94b      	bls.n	800b7cc <_svfiprintf_r+0x17c>
 800b734:	b1b0      	cbz	r0, 800b764 <_svfiprintf_r+0x114>
 800b736:	9207      	str	r2, [sp, #28]
 800b738:	e014      	b.n	800b764 <_svfiprintf_r+0x114>
 800b73a:	eba0 0308 	sub.w	r3, r0, r8
 800b73e:	fa09 f303 	lsl.w	r3, r9, r3
 800b742:	4313      	orrs	r3, r2
 800b744:	46a2      	mov	sl, r4
 800b746:	9304      	str	r3, [sp, #16]
 800b748:	e7d2      	b.n	800b6f0 <_svfiprintf_r+0xa0>
 800b74a:	9b03      	ldr	r3, [sp, #12]
 800b74c:	1d19      	adds	r1, r3, #4
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	9103      	str	r1, [sp, #12]
 800b752:	2b00      	cmp	r3, #0
 800b754:	bfbb      	ittet	lt
 800b756:	425b      	neglt	r3, r3
 800b758:	f042 0202 	orrlt.w	r2, r2, #2
 800b75c:	9307      	strge	r3, [sp, #28]
 800b75e:	9307      	strlt	r3, [sp, #28]
 800b760:	bfb8      	it	lt
 800b762:	9204      	strlt	r2, [sp, #16]
 800b764:	7823      	ldrb	r3, [r4, #0]
 800b766:	2b2e      	cmp	r3, #46	@ 0x2e
 800b768:	d10a      	bne.n	800b780 <_svfiprintf_r+0x130>
 800b76a:	7863      	ldrb	r3, [r4, #1]
 800b76c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76e:	d132      	bne.n	800b7d6 <_svfiprintf_r+0x186>
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	3402      	adds	r4, #2
 800b774:	1d1a      	adds	r2, r3, #4
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	9203      	str	r2, [sp, #12]
 800b77a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b77e:	9305      	str	r3, [sp, #20]
 800b780:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b838 <_svfiprintf_r+0x1e8>
 800b784:	2203      	movs	r2, #3
 800b786:	4650      	mov	r0, sl
 800b788:	7821      	ldrb	r1, [r4, #0]
 800b78a:	f7fe fc12 	bl	8009fb2 <memchr>
 800b78e:	b138      	cbz	r0, 800b7a0 <_svfiprintf_r+0x150>
 800b790:	2240      	movs	r2, #64	@ 0x40
 800b792:	9b04      	ldr	r3, [sp, #16]
 800b794:	eba0 000a 	sub.w	r0, r0, sl
 800b798:	4082      	lsls	r2, r0
 800b79a:	4313      	orrs	r3, r2
 800b79c:	3401      	adds	r4, #1
 800b79e:	9304      	str	r3, [sp, #16]
 800b7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a4:	2206      	movs	r2, #6
 800b7a6:	4825      	ldr	r0, [pc, #148]	@ (800b83c <_svfiprintf_r+0x1ec>)
 800b7a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7ac:	f7fe fc01 	bl	8009fb2 <memchr>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d036      	beq.n	800b822 <_svfiprintf_r+0x1d2>
 800b7b4:	4b22      	ldr	r3, [pc, #136]	@ (800b840 <_svfiprintf_r+0x1f0>)
 800b7b6:	bb1b      	cbnz	r3, 800b800 <_svfiprintf_r+0x1b0>
 800b7b8:	9b03      	ldr	r3, [sp, #12]
 800b7ba:	3307      	adds	r3, #7
 800b7bc:	f023 0307 	bic.w	r3, r3, #7
 800b7c0:	3308      	adds	r3, #8
 800b7c2:	9303      	str	r3, [sp, #12]
 800b7c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c6:	4433      	add	r3, r6
 800b7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ca:	e76a      	b.n	800b6a2 <_svfiprintf_r+0x52>
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	2001      	movs	r0, #1
 800b7d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7d4:	e7a8      	b.n	800b728 <_svfiprintf_r+0xd8>
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	f04f 0c0a 	mov.w	ip, #10
 800b7dc:	4619      	mov	r1, r3
 800b7de:	3401      	adds	r4, #1
 800b7e0:	9305      	str	r3, [sp, #20]
 800b7e2:	4620      	mov	r0, r4
 800b7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e8:	3a30      	subs	r2, #48	@ 0x30
 800b7ea:	2a09      	cmp	r2, #9
 800b7ec:	d903      	bls.n	800b7f6 <_svfiprintf_r+0x1a6>
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d0c6      	beq.n	800b780 <_svfiprintf_r+0x130>
 800b7f2:	9105      	str	r1, [sp, #20]
 800b7f4:	e7c4      	b.n	800b780 <_svfiprintf_r+0x130>
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7fe:	e7f0      	b.n	800b7e2 <_svfiprintf_r+0x192>
 800b800:	ab03      	add	r3, sp, #12
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	462a      	mov	r2, r5
 800b806:	4638      	mov	r0, r7
 800b808:	4b0e      	ldr	r3, [pc, #56]	@ (800b844 <_svfiprintf_r+0x1f4>)
 800b80a:	a904      	add	r1, sp, #16
 800b80c:	f7fd fe5c 	bl	80094c8 <_printf_float>
 800b810:	1c42      	adds	r2, r0, #1
 800b812:	4606      	mov	r6, r0
 800b814:	d1d6      	bne.n	800b7c4 <_svfiprintf_r+0x174>
 800b816:	89ab      	ldrh	r3, [r5, #12]
 800b818:	065b      	lsls	r3, r3, #25
 800b81a:	f53f af2d 	bmi.w	800b678 <_svfiprintf_r+0x28>
 800b81e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b820:	e72c      	b.n	800b67c <_svfiprintf_r+0x2c>
 800b822:	ab03      	add	r3, sp, #12
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	462a      	mov	r2, r5
 800b828:	4638      	mov	r0, r7
 800b82a:	4b06      	ldr	r3, [pc, #24]	@ (800b844 <_svfiprintf_r+0x1f4>)
 800b82c:	a904      	add	r1, sp, #16
 800b82e:	f7fe f8e9 	bl	8009a04 <_printf_i>
 800b832:	e7ed      	b.n	800b810 <_svfiprintf_r+0x1c0>
 800b834:	0800cf14 	.word	0x0800cf14
 800b838:	0800cf1a 	.word	0x0800cf1a
 800b83c:	0800cf1e 	.word	0x0800cf1e
 800b840:	080094c9 	.word	0x080094c9
 800b844:	0800b599 	.word	0x0800b599

0800b848 <__sflush_r>:
 800b848:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b84e:	0716      	lsls	r6, r2, #28
 800b850:	4605      	mov	r5, r0
 800b852:	460c      	mov	r4, r1
 800b854:	d454      	bmi.n	800b900 <__sflush_r+0xb8>
 800b856:	684b      	ldr	r3, [r1, #4]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	dc02      	bgt.n	800b862 <__sflush_r+0x1a>
 800b85c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b85e:	2b00      	cmp	r3, #0
 800b860:	dd48      	ble.n	800b8f4 <__sflush_r+0xac>
 800b862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b864:	2e00      	cmp	r6, #0
 800b866:	d045      	beq.n	800b8f4 <__sflush_r+0xac>
 800b868:	2300      	movs	r3, #0
 800b86a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b86e:	682f      	ldr	r7, [r5, #0]
 800b870:	6a21      	ldr	r1, [r4, #32]
 800b872:	602b      	str	r3, [r5, #0]
 800b874:	d030      	beq.n	800b8d8 <__sflush_r+0x90>
 800b876:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b878:	89a3      	ldrh	r3, [r4, #12]
 800b87a:	0759      	lsls	r1, r3, #29
 800b87c:	d505      	bpl.n	800b88a <__sflush_r+0x42>
 800b87e:	6863      	ldr	r3, [r4, #4]
 800b880:	1ad2      	subs	r2, r2, r3
 800b882:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b884:	b10b      	cbz	r3, 800b88a <__sflush_r+0x42>
 800b886:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b888:	1ad2      	subs	r2, r2, r3
 800b88a:	2300      	movs	r3, #0
 800b88c:	4628      	mov	r0, r5
 800b88e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b890:	6a21      	ldr	r1, [r4, #32]
 800b892:	47b0      	blx	r6
 800b894:	1c43      	adds	r3, r0, #1
 800b896:	89a3      	ldrh	r3, [r4, #12]
 800b898:	d106      	bne.n	800b8a8 <__sflush_r+0x60>
 800b89a:	6829      	ldr	r1, [r5, #0]
 800b89c:	291d      	cmp	r1, #29
 800b89e:	d82b      	bhi.n	800b8f8 <__sflush_r+0xb0>
 800b8a0:	4a28      	ldr	r2, [pc, #160]	@ (800b944 <__sflush_r+0xfc>)
 800b8a2:	40ca      	lsrs	r2, r1
 800b8a4:	07d6      	lsls	r6, r2, #31
 800b8a6:	d527      	bpl.n	800b8f8 <__sflush_r+0xb0>
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	6062      	str	r2, [r4, #4]
 800b8ac:	6922      	ldr	r2, [r4, #16]
 800b8ae:	04d9      	lsls	r1, r3, #19
 800b8b0:	6022      	str	r2, [r4, #0]
 800b8b2:	d504      	bpl.n	800b8be <__sflush_r+0x76>
 800b8b4:	1c42      	adds	r2, r0, #1
 800b8b6:	d101      	bne.n	800b8bc <__sflush_r+0x74>
 800b8b8:	682b      	ldr	r3, [r5, #0]
 800b8ba:	b903      	cbnz	r3, 800b8be <__sflush_r+0x76>
 800b8bc:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8c0:	602f      	str	r7, [r5, #0]
 800b8c2:	b1b9      	cbz	r1, 800b8f4 <__sflush_r+0xac>
 800b8c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8c8:	4299      	cmp	r1, r3
 800b8ca:	d002      	beq.n	800b8d2 <__sflush_r+0x8a>
 800b8cc:	4628      	mov	r0, r5
 800b8ce:	f7ff f9eb 	bl	800aca8 <_free_r>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8d6:	e00d      	b.n	800b8f4 <__sflush_r+0xac>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	4628      	mov	r0, r5
 800b8dc:	47b0      	blx	r6
 800b8de:	4602      	mov	r2, r0
 800b8e0:	1c50      	adds	r0, r2, #1
 800b8e2:	d1c9      	bne.n	800b878 <__sflush_r+0x30>
 800b8e4:	682b      	ldr	r3, [r5, #0]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d0c6      	beq.n	800b878 <__sflush_r+0x30>
 800b8ea:	2b1d      	cmp	r3, #29
 800b8ec:	d001      	beq.n	800b8f2 <__sflush_r+0xaa>
 800b8ee:	2b16      	cmp	r3, #22
 800b8f0:	d11d      	bne.n	800b92e <__sflush_r+0xe6>
 800b8f2:	602f      	str	r7, [r5, #0]
 800b8f4:	2000      	movs	r0, #0
 800b8f6:	e021      	b.n	800b93c <__sflush_r+0xf4>
 800b8f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8fc:	b21b      	sxth	r3, r3
 800b8fe:	e01a      	b.n	800b936 <__sflush_r+0xee>
 800b900:	690f      	ldr	r7, [r1, #16]
 800b902:	2f00      	cmp	r7, #0
 800b904:	d0f6      	beq.n	800b8f4 <__sflush_r+0xac>
 800b906:	0793      	lsls	r3, r2, #30
 800b908:	bf18      	it	ne
 800b90a:	2300      	movne	r3, #0
 800b90c:	680e      	ldr	r6, [r1, #0]
 800b90e:	bf08      	it	eq
 800b910:	694b      	ldreq	r3, [r1, #20]
 800b912:	1bf6      	subs	r6, r6, r7
 800b914:	600f      	str	r7, [r1, #0]
 800b916:	608b      	str	r3, [r1, #8]
 800b918:	2e00      	cmp	r6, #0
 800b91a:	ddeb      	ble.n	800b8f4 <__sflush_r+0xac>
 800b91c:	4633      	mov	r3, r6
 800b91e:	463a      	mov	r2, r7
 800b920:	4628      	mov	r0, r5
 800b922:	6a21      	ldr	r1, [r4, #32]
 800b924:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b928:	47e0      	blx	ip
 800b92a:	2800      	cmp	r0, #0
 800b92c:	dc07      	bgt.n	800b93e <__sflush_r+0xf6>
 800b92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b936:	f04f 30ff 	mov.w	r0, #4294967295
 800b93a:	81a3      	strh	r3, [r4, #12]
 800b93c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b93e:	4407      	add	r7, r0
 800b940:	1a36      	subs	r6, r6, r0
 800b942:	e7e9      	b.n	800b918 <__sflush_r+0xd0>
 800b944:	20400001 	.word	0x20400001

0800b948 <_fflush_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	690b      	ldr	r3, [r1, #16]
 800b94c:	4605      	mov	r5, r0
 800b94e:	460c      	mov	r4, r1
 800b950:	b913      	cbnz	r3, 800b958 <_fflush_r+0x10>
 800b952:	2500      	movs	r5, #0
 800b954:	4628      	mov	r0, r5
 800b956:	bd38      	pop	{r3, r4, r5, pc}
 800b958:	b118      	cbz	r0, 800b962 <_fflush_r+0x1a>
 800b95a:	6a03      	ldr	r3, [r0, #32]
 800b95c:	b90b      	cbnz	r3, 800b962 <_fflush_r+0x1a>
 800b95e:	f7fe f9fb 	bl	8009d58 <__sinit>
 800b962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d0f3      	beq.n	800b952 <_fflush_r+0xa>
 800b96a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b96c:	07d0      	lsls	r0, r2, #31
 800b96e:	d404      	bmi.n	800b97a <_fflush_r+0x32>
 800b970:	0599      	lsls	r1, r3, #22
 800b972:	d402      	bmi.n	800b97a <_fflush_r+0x32>
 800b974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b976:	f7fe fb1a 	bl	8009fae <__retarget_lock_acquire_recursive>
 800b97a:	4628      	mov	r0, r5
 800b97c:	4621      	mov	r1, r4
 800b97e:	f7ff ff63 	bl	800b848 <__sflush_r>
 800b982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b984:	4605      	mov	r5, r0
 800b986:	07da      	lsls	r2, r3, #31
 800b988:	d4e4      	bmi.n	800b954 <_fflush_r+0xc>
 800b98a:	89a3      	ldrh	r3, [r4, #12]
 800b98c:	059b      	lsls	r3, r3, #22
 800b98e:	d4e1      	bmi.n	800b954 <_fflush_r+0xc>
 800b990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b992:	f7fe fb0d 	bl	8009fb0 <__retarget_lock_release_recursive>
 800b996:	e7dd      	b.n	800b954 <_fflush_r+0xc>

0800b998 <memmove>:
 800b998:	4288      	cmp	r0, r1
 800b99a:	b510      	push	{r4, lr}
 800b99c:	eb01 0402 	add.w	r4, r1, r2
 800b9a0:	d902      	bls.n	800b9a8 <memmove+0x10>
 800b9a2:	4284      	cmp	r4, r0
 800b9a4:	4623      	mov	r3, r4
 800b9a6:	d807      	bhi.n	800b9b8 <memmove+0x20>
 800b9a8:	1e43      	subs	r3, r0, #1
 800b9aa:	42a1      	cmp	r1, r4
 800b9ac:	d008      	beq.n	800b9c0 <memmove+0x28>
 800b9ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9b6:	e7f8      	b.n	800b9aa <memmove+0x12>
 800b9b8:	4601      	mov	r1, r0
 800b9ba:	4402      	add	r2, r0
 800b9bc:	428a      	cmp	r2, r1
 800b9be:	d100      	bne.n	800b9c2 <memmove+0x2a>
 800b9c0:	bd10      	pop	{r4, pc}
 800b9c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9ca:	e7f7      	b.n	800b9bc <memmove+0x24>

0800b9cc <_sbrk_r>:
 800b9cc:	b538      	push	{r3, r4, r5, lr}
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	4d05      	ldr	r5, [pc, #20]	@ (800b9e8 <_sbrk_r+0x1c>)
 800b9d2:	4604      	mov	r4, r0
 800b9d4:	4608      	mov	r0, r1
 800b9d6:	602b      	str	r3, [r5, #0]
 800b9d8:	f7f9 fb42 	bl	8005060 <_sbrk>
 800b9dc:	1c43      	adds	r3, r0, #1
 800b9de:	d102      	bne.n	800b9e6 <_sbrk_r+0x1a>
 800b9e0:	682b      	ldr	r3, [r5, #0]
 800b9e2:	b103      	cbz	r3, 800b9e6 <_sbrk_r+0x1a>
 800b9e4:	6023      	str	r3, [r4, #0]
 800b9e6:	bd38      	pop	{r3, r4, r5, pc}
 800b9e8:	200008ec 	.word	0x200008ec

0800b9ec <__assert_func>:
 800b9ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9ee:	4614      	mov	r4, r2
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	4b09      	ldr	r3, [pc, #36]	@ (800ba18 <__assert_func+0x2c>)
 800b9f4:	4605      	mov	r5, r0
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	68d8      	ldr	r0, [r3, #12]
 800b9fa:	b14c      	cbz	r4, 800ba10 <__assert_func+0x24>
 800b9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ba1c <__assert_func+0x30>)
 800b9fe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba02:	9100      	str	r1, [sp, #0]
 800ba04:	462b      	mov	r3, r5
 800ba06:	4906      	ldr	r1, [pc, #24]	@ (800ba20 <__assert_func+0x34>)
 800ba08:	f000 f870 	bl	800baec <fiprintf>
 800ba0c:	f000 f880 	bl	800bb10 <abort>
 800ba10:	4b04      	ldr	r3, [pc, #16]	@ (800ba24 <__assert_func+0x38>)
 800ba12:	461c      	mov	r4, r3
 800ba14:	e7f3      	b.n	800b9fe <__assert_func+0x12>
 800ba16:	bf00      	nop
 800ba18:	20000018 	.word	0x20000018
 800ba1c:	0800cf2f 	.word	0x0800cf2f
 800ba20:	0800cf3c 	.word	0x0800cf3c
 800ba24:	0800cf6a 	.word	0x0800cf6a

0800ba28 <_calloc_r>:
 800ba28:	b570      	push	{r4, r5, r6, lr}
 800ba2a:	fba1 5402 	umull	r5, r4, r1, r2
 800ba2e:	b934      	cbnz	r4, 800ba3e <_calloc_r+0x16>
 800ba30:	4629      	mov	r1, r5
 800ba32:	f7ff f9ab 	bl	800ad8c <_malloc_r>
 800ba36:	4606      	mov	r6, r0
 800ba38:	b928      	cbnz	r0, 800ba46 <_calloc_r+0x1e>
 800ba3a:	4630      	mov	r0, r6
 800ba3c:	bd70      	pop	{r4, r5, r6, pc}
 800ba3e:	220c      	movs	r2, #12
 800ba40:	2600      	movs	r6, #0
 800ba42:	6002      	str	r2, [r0, #0]
 800ba44:	e7f9      	b.n	800ba3a <_calloc_r+0x12>
 800ba46:	462a      	mov	r2, r5
 800ba48:	4621      	mov	r1, r4
 800ba4a:	f7fe fa20 	bl	8009e8e <memset>
 800ba4e:	e7f4      	b.n	800ba3a <_calloc_r+0x12>

0800ba50 <__ascii_mbtowc>:
 800ba50:	b082      	sub	sp, #8
 800ba52:	b901      	cbnz	r1, 800ba56 <__ascii_mbtowc+0x6>
 800ba54:	a901      	add	r1, sp, #4
 800ba56:	b142      	cbz	r2, 800ba6a <__ascii_mbtowc+0x1a>
 800ba58:	b14b      	cbz	r3, 800ba6e <__ascii_mbtowc+0x1e>
 800ba5a:	7813      	ldrb	r3, [r2, #0]
 800ba5c:	600b      	str	r3, [r1, #0]
 800ba5e:	7812      	ldrb	r2, [r2, #0]
 800ba60:	1e10      	subs	r0, r2, #0
 800ba62:	bf18      	it	ne
 800ba64:	2001      	movne	r0, #1
 800ba66:	b002      	add	sp, #8
 800ba68:	4770      	bx	lr
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	e7fb      	b.n	800ba66 <__ascii_mbtowc+0x16>
 800ba6e:	f06f 0001 	mvn.w	r0, #1
 800ba72:	e7f8      	b.n	800ba66 <__ascii_mbtowc+0x16>

0800ba74 <_realloc_r>:
 800ba74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba78:	4607      	mov	r7, r0
 800ba7a:	4614      	mov	r4, r2
 800ba7c:	460d      	mov	r5, r1
 800ba7e:	b921      	cbnz	r1, 800ba8a <_realloc_r+0x16>
 800ba80:	4611      	mov	r1, r2
 800ba82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba86:	f7ff b981 	b.w	800ad8c <_malloc_r>
 800ba8a:	b92a      	cbnz	r2, 800ba98 <_realloc_r+0x24>
 800ba8c:	f7ff f90c 	bl	800aca8 <_free_r>
 800ba90:	4625      	mov	r5, r4
 800ba92:	4628      	mov	r0, r5
 800ba94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba98:	f000 f841 	bl	800bb1e <_malloc_usable_size_r>
 800ba9c:	4284      	cmp	r4, r0
 800ba9e:	4606      	mov	r6, r0
 800baa0:	d802      	bhi.n	800baa8 <_realloc_r+0x34>
 800baa2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800baa6:	d8f4      	bhi.n	800ba92 <_realloc_r+0x1e>
 800baa8:	4621      	mov	r1, r4
 800baaa:	4638      	mov	r0, r7
 800baac:	f7ff f96e 	bl	800ad8c <_malloc_r>
 800bab0:	4680      	mov	r8, r0
 800bab2:	b908      	cbnz	r0, 800bab8 <_realloc_r+0x44>
 800bab4:	4645      	mov	r5, r8
 800bab6:	e7ec      	b.n	800ba92 <_realloc_r+0x1e>
 800bab8:	42b4      	cmp	r4, r6
 800baba:	4622      	mov	r2, r4
 800babc:	4629      	mov	r1, r5
 800babe:	bf28      	it	cs
 800bac0:	4632      	movcs	r2, r6
 800bac2:	f7fe fa84 	bl	8009fce <memcpy>
 800bac6:	4629      	mov	r1, r5
 800bac8:	4638      	mov	r0, r7
 800baca:	f7ff f8ed 	bl	800aca8 <_free_r>
 800bace:	e7f1      	b.n	800bab4 <_realloc_r+0x40>

0800bad0 <__ascii_wctomb>:
 800bad0:	4603      	mov	r3, r0
 800bad2:	4608      	mov	r0, r1
 800bad4:	b141      	cbz	r1, 800bae8 <__ascii_wctomb+0x18>
 800bad6:	2aff      	cmp	r2, #255	@ 0xff
 800bad8:	d904      	bls.n	800bae4 <__ascii_wctomb+0x14>
 800bada:	228a      	movs	r2, #138	@ 0x8a
 800badc:	f04f 30ff 	mov.w	r0, #4294967295
 800bae0:	601a      	str	r2, [r3, #0]
 800bae2:	4770      	bx	lr
 800bae4:	2001      	movs	r0, #1
 800bae6:	700a      	strb	r2, [r1, #0]
 800bae8:	4770      	bx	lr
	...

0800baec <fiprintf>:
 800baec:	b40e      	push	{r1, r2, r3}
 800baee:	b503      	push	{r0, r1, lr}
 800baf0:	4601      	mov	r1, r0
 800baf2:	ab03      	add	r3, sp, #12
 800baf4:	4805      	ldr	r0, [pc, #20]	@ (800bb0c <fiprintf+0x20>)
 800baf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bafa:	6800      	ldr	r0, [r0, #0]
 800bafc:	9301      	str	r3, [sp, #4]
 800bafe:	f000 f83d 	bl	800bb7c <_vfiprintf_r>
 800bb02:	b002      	add	sp, #8
 800bb04:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb08:	b003      	add	sp, #12
 800bb0a:	4770      	bx	lr
 800bb0c:	20000018 	.word	0x20000018

0800bb10 <abort>:
 800bb10:	2006      	movs	r0, #6
 800bb12:	b508      	push	{r3, lr}
 800bb14:	f000 fa06 	bl	800bf24 <raise>
 800bb18:	2001      	movs	r0, #1
 800bb1a:	f7f9 fa2c 	bl	8004f76 <_exit>

0800bb1e <_malloc_usable_size_r>:
 800bb1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb22:	1f18      	subs	r0, r3, #4
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	bfbc      	itt	lt
 800bb28:	580b      	ldrlt	r3, [r1, r0]
 800bb2a:	18c0      	addlt	r0, r0, r3
 800bb2c:	4770      	bx	lr

0800bb2e <__sfputc_r>:
 800bb2e:	6893      	ldr	r3, [r2, #8]
 800bb30:	b410      	push	{r4}
 800bb32:	3b01      	subs	r3, #1
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	6093      	str	r3, [r2, #8]
 800bb38:	da07      	bge.n	800bb4a <__sfputc_r+0x1c>
 800bb3a:	6994      	ldr	r4, [r2, #24]
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	db01      	blt.n	800bb44 <__sfputc_r+0x16>
 800bb40:	290a      	cmp	r1, #10
 800bb42:	d102      	bne.n	800bb4a <__sfputc_r+0x1c>
 800bb44:	bc10      	pop	{r4}
 800bb46:	f000 b931 	b.w	800bdac <__swbuf_r>
 800bb4a:	6813      	ldr	r3, [r2, #0]
 800bb4c:	1c58      	adds	r0, r3, #1
 800bb4e:	6010      	str	r0, [r2, #0]
 800bb50:	7019      	strb	r1, [r3, #0]
 800bb52:	4608      	mov	r0, r1
 800bb54:	bc10      	pop	{r4}
 800bb56:	4770      	bx	lr

0800bb58 <__sfputs_r>:
 800bb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb5a:	4606      	mov	r6, r0
 800bb5c:	460f      	mov	r7, r1
 800bb5e:	4614      	mov	r4, r2
 800bb60:	18d5      	adds	r5, r2, r3
 800bb62:	42ac      	cmp	r4, r5
 800bb64:	d101      	bne.n	800bb6a <__sfputs_r+0x12>
 800bb66:	2000      	movs	r0, #0
 800bb68:	e007      	b.n	800bb7a <__sfputs_r+0x22>
 800bb6a:	463a      	mov	r2, r7
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb72:	f7ff ffdc 	bl	800bb2e <__sfputc_r>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	d1f3      	bne.n	800bb62 <__sfputs_r+0xa>
 800bb7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bb7c <_vfiprintf_r>:
 800bb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb80:	460d      	mov	r5, r1
 800bb82:	4614      	mov	r4, r2
 800bb84:	4698      	mov	r8, r3
 800bb86:	4606      	mov	r6, r0
 800bb88:	b09d      	sub	sp, #116	@ 0x74
 800bb8a:	b118      	cbz	r0, 800bb94 <_vfiprintf_r+0x18>
 800bb8c:	6a03      	ldr	r3, [r0, #32]
 800bb8e:	b90b      	cbnz	r3, 800bb94 <_vfiprintf_r+0x18>
 800bb90:	f7fe f8e2 	bl	8009d58 <__sinit>
 800bb94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb96:	07d9      	lsls	r1, r3, #31
 800bb98:	d405      	bmi.n	800bba6 <_vfiprintf_r+0x2a>
 800bb9a:	89ab      	ldrh	r3, [r5, #12]
 800bb9c:	059a      	lsls	r2, r3, #22
 800bb9e:	d402      	bmi.n	800bba6 <_vfiprintf_r+0x2a>
 800bba0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bba2:	f7fe fa04 	bl	8009fae <__retarget_lock_acquire_recursive>
 800bba6:	89ab      	ldrh	r3, [r5, #12]
 800bba8:	071b      	lsls	r3, r3, #28
 800bbaa:	d501      	bpl.n	800bbb0 <_vfiprintf_r+0x34>
 800bbac:	692b      	ldr	r3, [r5, #16]
 800bbae:	b99b      	cbnz	r3, 800bbd8 <_vfiprintf_r+0x5c>
 800bbb0:	4629      	mov	r1, r5
 800bbb2:	4630      	mov	r0, r6
 800bbb4:	f000 f938 	bl	800be28 <__swsetup_r>
 800bbb8:	b170      	cbz	r0, 800bbd8 <_vfiprintf_r+0x5c>
 800bbba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbbc:	07dc      	lsls	r4, r3, #31
 800bbbe:	d504      	bpl.n	800bbca <_vfiprintf_r+0x4e>
 800bbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc4:	b01d      	add	sp, #116	@ 0x74
 800bbc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbca:	89ab      	ldrh	r3, [r5, #12]
 800bbcc:	0598      	lsls	r0, r3, #22
 800bbce:	d4f7      	bmi.n	800bbc0 <_vfiprintf_r+0x44>
 800bbd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbd2:	f7fe f9ed 	bl	8009fb0 <__retarget_lock_release_recursive>
 800bbd6:	e7f3      	b.n	800bbc0 <_vfiprintf_r+0x44>
 800bbd8:	2300      	movs	r3, #0
 800bbda:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbdc:	2320      	movs	r3, #32
 800bbde:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbe2:	2330      	movs	r3, #48	@ 0x30
 800bbe4:	f04f 0901 	mov.w	r9, #1
 800bbe8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800bd98 <_vfiprintf_r+0x21c>
 800bbf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbf4:	4623      	mov	r3, r4
 800bbf6:	469a      	mov	sl, r3
 800bbf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbfc:	b10a      	cbz	r2, 800bc02 <_vfiprintf_r+0x86>
 800bbfe:	2a25      	cmp	r2, #37	@ 0x25
 800bc00:	d1f9      	bne.n	800bbf6 <_vfiprintf_r+0x7a>
 800bc02:	ebba 0b04 	subs.w	fp, sl, r4
 800bc06:	d00b      	beq.n	800bc20 <_vfiprintf_r+0xa4>
 800bc08:	465b      	mov	r3, fp
 800bc0a:	4622      	mov	r2, r4
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	4630      	mov	r0, r6
 800bc10:	f7ff ffa2 	bl	800bb58 <__sfputs_r>
 800bc14:	3001      	adds	r0, #1
 800bc16:	f000 80a7 	beq.w	800bd68 <_vfiprintf_r+0x1ec>
 800bc1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc1c:	445a      	add	r2, fp
 800bc1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc20:	f89a 3000 	ldrb.w	r3, [sl]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	f000 809f 	beq.w	800bd68 <_vfiprintf_r+0x1ec>
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc34:	f10a 0a01 	add.w	sl, sl, #1
 800bc38:	9304      	str	r3, [sp, #16]
 800bc3a:	9307      	str	r3, [sp, #28]
 800bc3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc40:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc42:	4654      	mov	r4, sl
 800bc44:	2205      	movs	r2, #5
 800bc46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc4a:	4853      	ldr	r0, [pc, #332]	@ (800bd98 <_vfiprintf_r+0x21c>)
 800bc4c:	f7fe f9b1 	bl	8009fb2 <memchr>
 800bc50:	9a04      	ldr	r2, [sp, #16]
 800bc52:	b9d8      	cbnz	r0, 800bc8c <_vfiprintf_r+0x110>
 800bc54:	06d1      	lsls	r1, r2, #27
 800bc56:	bf44      	itt	mi
 800bc58:	2320      	movmi	r3, #32
 800bc5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc5e:	0713      	lsls	r3, r2, #28
 800bc60:	bf44      	itt	mi
 800bc62:	232b      	movmi	r3, #43	@ 0x2b
 800bc64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc68:	f89a 3000 	ldrb.w	r3, [sl]
 800bc6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc6e:	d015      	beq.n	800bc9c <_vfiprintf_r+0x120>
 800bc70:	4654      	mov	r4, sl
 800bc72:	2000      	movs	r0, #0
 800bc74:	f04f 0c0a 	mov.w	ip, #10
 800bc78:	9a07      	ldr	r2, [sp, #28]
 800bc7a:	4621      	mov	r1, r4
 800bc7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc80:	3b30      	subs	r3, #48	@ 0x30
 800bc82:	2b09      	cmp	r3, #9
 800bc84:	d94b      	bls.n	800bd1e <_vfiprintf_r+0x1a2>
 800bc86:	b1b0      	cbz	r0, 800bcb6 <_vfiprintf_r+0x13a>
 800bc88:	9207      	str	r2, [sp, #28]
 800bc8a:	e014      	b.n	800bcb6 <_vfiprintf_r+0x13a>
 800bc8c:	eba0 0308 	sub.w	r3, r0, r8
 800bc90:	fa09 f303 	lsl.w	r3, r9, r3
 800bc94:	4313      	orrs	r3, r2
 800bc96:	46a2      	mov	sl, r4
 800bc98:	9304      	str	r3, [sp, #16]
 800bc9a:	e7d2      	b.n	800bc42 <_vfiprintf_r+0xc6>
 800bc9c:	9b03      	ldr	r3, [sp, #12]
 800bc9e:	1d19      	adds	r1, r3, #4
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	9103      	str	r1, [sp, #12]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	bfbb      	ittet	lt
 800bca8:	425b      	neglt	r3, r3
 800bcaa:	f042 0202 	orrlt.w	r2, r2, #2
 800bcae:	9307      	strge	r3, [sp, #28]
 800bcb0:	9307      	strlt	r3, [sp, #28]
 800bcb2:	bfb8      	it	lt
 800bcb4:	9204      	strlt	r2, [sp, #16]
 800bcb6:	7823      	ldrb	r3, [r4, #0]
 800bcb8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcba:	d10a      	bne.n	800bcd2 <_vfiprintf_r+0x156>
 800bcbc:	7863      	ldrb	r3, [r4, #1]
 800bcbe:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcc0:	d132      	bne.n	800bd28 <_vfiprintf_r+0x1ac>
 800bcc2:	9b03      	ldr	r3, [sp, #12]
 800bcc4:	3402      	adds	r4, #2
 800bcc6:	1d1a      	adds	r2, r3, #4
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	9203      	str	r2, [sp, #12]
 800bccc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bcd0:	9305      	str	r3, [sp, #20]
 800bcd2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800bd9c <_vfiprintf_r+0x220>
 800bcd6:	2203      	movs	r2, #3
 800bcd8:	4650      	mov	r0, sl
 800bcda:	7821      	ldrb	r1, [r4, #0]
 800bcdc:	f7fe f969 	bl	8009fb2 <memchr>
 800bce0:	b138      	cbz	r0, 800bcf2 <_vfiprintf_r+0x176>
 800bce2:	2240      	movs	r2, #64	@ 0x40
 800bce4:	9b04      	ldr	r3, [sp, #16]
 800bce6:	eba0 000a 	sub.w	r0, r0, sl
 800bcea:	4082      	lsls	r2, r0
 800bcec:	4313      	orrs	r3, r2
 800bcee:	3401      	adds	r4, #1
 800bcf0:	9304      	str	r3, [sp, #16]
 800bcf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcf6:	2206      	movs	r2, #6
 800bcf8:	4829      	ldr	r0, [pc, #164]	@ (800bda0 <_vfiprintf_r+0x224>)
 800bcfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcfe:	f7fe f958 	bl	8009fb2 <memchr>
 800bd02:	2800      	cmp	r0, #0
 800bd04:	d03f      	beq.n	800bd86 <_vfiprintf_r+0x20a>
 800bd06:	4b27      	ldr	r3, [pc, #156]	@ (800bda4 <_vfiprintf_r+0x228>)
 800bd08:	bb1b      	cbnz	r3, 800bd52 <_vfiprintf_r+0x1d6>
 800bd0a:	9b03      	ldr	r3, [sp, #12]
 800bd0c:	3307      	adds	r3, #7
 800bd0e:	f023 0307 	bic.w	r3, r3, #7
 800bd12:	3308      	adds	r3, #8
 800bd14:	9303      	str	r3, [sp, #12]
 800bd16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd18:	443b      	add	r3, r7
 800bd1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd1c:	e76a      	b.n	800bbf4 <_vfiprintf_r+0x78>
 800bd1e:	460c      	mov	r4, r1
 800bd20:	2001      	movs	r0, #1
 800bd22:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd26:	e7a8      	b.n	800bc7a <_vfiprintf_r+0xfe>
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f04f 0c0a 	mov.w	ip, #10
 800bd2e:	4619      	mov	r1, r3
 800bd30:	3401      	adds	r4, #1
 800bd32:	9305      	str	r3, [sp, #20]
 800bd34:	4620      	mov	r0, r4
 800bd36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd3a:	3a30      	subs	r2, #48	@ 0x30
 800bd3c:	2a09      	cmp	r2, #9
 800bd3e:	d903      	bls.n	800bd48 <_vfiprintf_r+0x1cc>
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d0c6      	beq.n	800bcd2 <_vfiprintf_r+0x156>
 800bd44:	9105      	str	r1, [sp, #20]
 800bd46:	e7c4      	b.n	800bcd2 <_vfiprintf_r+0x156>
 800bd48:	4604      	mov	r4, r0
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd50:	e7f0      	b.n	800bd34 <_vfiprintf_r+0x1b8>
 800bd52:	ab03      	add	r3, sp, #12
 800bd54:	9300      	str	r3, [sp, #0]
 800bd56:	462a      	mov	r2, r5
 800bd58:	4630      	mov	r0, r6
 800bd5a:	4b13      	ldr	r3, [pc, #76]	@ (800bda8 <_vfiprintf_r+0x22c>)
 800bd5c:	a904      	add	r1, sp, #16
 800bd5e:	f7fd fbb3 	bl	80094c8 <_printf_float>
 800bd62:	4607      	mov	r7, r0
 800bd64:	1c78      	adds	r0, r7, #1
 800bd66:	d1d6      	bne.n	800bd16 <_vfiprintf_r+0x19a>
 800bd68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd6a:	07d9      	lsls	r1, r3, #31
 800bd6c:	d405      	bmi.n	800bd7a <_vfiprintf_r+0x1fe>
 800bd6e:	89ab      	ldrh	r3, [r5, #12]
 800bd70:	059a      	lsls	r2, r3, #22
 800bd72:	d402      	bmi.n	800bd7a <_vfiprintf_r+0x1fe>
 800bd74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd76:	f7fe f91b 	bl	8009fb0 <__retarget_lock_release_recursive>
 800bd7a:	89ab      	ldrh	r3, [r5, #12]
 800bd7c:	065b      	lsls	r3, r3, #25
 800bd7e:	f53f af1f 	bmi.w	800bbc0 <_vfiprintf_r+0x44>
 800bd82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd84:	e71e      	b.n	800bbc4 <_vfiprintf_r+0x48>
 800bd86:	ab03      	add	r3, sp, #12
 800bd88:	9300      	str	r3, [sp, #0]
 800bd8a:	462a      	mov	r2, r5
 800bd8c:	4630      	mov	r0, r6
 800bd8e:	4b06      	ldr	r3, [pc, #24]	@ (800bda8 <_vfiprintf_r+0x22c>)
 800bd90:	a904      	add	r1, sp, #16
 800bd92:	f7fd fe37 	bl	8009a04 <_printf_i>
 800bd96:	e7e4      	b.n	800bd62 <_vfiprintf_r+0x1e6>
 800bd98:	0800cf14 	.word	0x0800cf14
 800bd9c:	0800cf1a 	.word	0x0800cf1a
 800bda0:	0800cf1e 	.word	0x0800cf1e
 800bda4:	080094c9 	.word	0x080094c9
 800bda8:	0800bb59 	.word	0x0800bb59

0800bdac <__swbuf_r>:
 800bdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdae:	460e      	mov	r6, r1
 800bdb0:	4614      	mov	r4, r2
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	b118      	cbz	r0, 800bdbe <__swbuf_r+0x12>
 800bdb6:	6a03      	ldr	r3, [r0, #32]
 800bdb8:	b90b      	cbnz	r3, 800bdbe <__swbuf_r+0x12>
 800bdba:	f7fd ffcd 	bl	8009d58 <__sinit>
 800bdbe:	69a3      	ldr	r3, [r4, #24]
 800bdc0:	60a3      	str	r3, [r4, #8]
 800bdc2:	89a3      	ldrh	r3, [r4, #12]
 800bdc4:	071a      	lsls	r2, r3, #28
 800bdc6:	d501      	bpl.n	800bdcc <__swbuf_r+0x20>
 800bdc8:	6923      	ldr	r3, [r4, #16]
 800bdca:	b943      	cbnz	r3, 800bdde <__swbuf_r+0x32>
 800bdcc:	4621      	mov	r1, r4
 800bdce:	4628      	mov	r0, r5
 800bdd0:	f000 f82a 	bl	800be28 <__swsetup_r>
 800bdd4:	b118      	cbz	r0, 800bdde <__swbuf_r+0x32>
 800bdd6:	f04f 37ff 	mov.w	r7, #4294967295
 800bdda:	4638      	mov	r0, r7
 800bddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	6922      	ldr	r2, [r4, #16]
 800bde2:	b2f6      	uxtb	r6, r6
 800bde4:	1a98      	subs	r0, r3, r2
 800bde6:	6963      	ldr	r3, [r4, #20]
 800bde8:	4637      	mov	r7, r6
 800bdea:	4283      	cmp	r3, r0
 800bdec:	dc05      	bgt.n	800bdfa <__swbuf_r+0x4e>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f7ff fda9 	bl	800b948 <_fflush_r>
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d1ed      	bne.n	800bdd6 <__swbuf_r+0x2a>
 800bdfa:	68a3      	ldr	r3, [r4, #8]
 800bdfc:	3b01      	subs	r3, #1
 800bdfe:	60a3      	str	r3, [r4, #8]
 800be00:	6823      	ldr	r3, [r4, #0]
 800be02:	1c5a      	adds	r2, r3, #1
 800be04:	6022      	str	r2, [r4, #0]
 800be06:	701e      	strb	r6, [r3, #0]
 800be08:	6962      	ldr	r2, [r4, #20]
 800be0a:	1c43      	adds	r3, r0, #1
 800be0c:	429a      	cmp	r2, r3
 800be0e:	d004      	beq.n	800be1a <__swbuf_r+0x6e>
 800be10:	89a3      	ldrh	r3, [r4, #12]
 800be12:	07db      	lsls	r3, r3, #31
 800be14:	d5e1      	bpl.n	800bdda <__swbuf_r+0x2e>
 800be16:	2e0a      	cmp	r6, #10
 800be18:	d1df      	bne.n	800bdda <__swbuf_r+0x2e>
 800be1a:	4621      	mov	r1, r4
 800be1c:	4628      	mov	r0, r5
 800be1e:	f7ff fd93 	bl	800b948 <_fflush_r>
 800be22:	2800      	cmp	r0, #0
 800be24:	d0d9      	beq.n	800bdda <__swbuf_r+0x2e>
 800be26:	e7d6      	b.n	800bdd6 <__swbuf_r+0x2a>

0800be28 <__swsetup_r>:
 800be28:	b538      	push	{r3, r4, r5, lr}
 800be2a:	4b29      	ldr	r3, [pc, #164]	@ (800bed0 <__swsetup_r+0xa8>)
 800be2c:	4605      	mov	r5, r0
 800be2e:	6818      	ldr	r0, [r3, #0]
 800be30:	460c      	mov	r4, r1
 800be32:	b118      	cbz	r0, 800be3c <__swsetup_r+0x14>
 800be34:	6a03      	ldr	r3, [r0, #32]
 800be36:	b90b      	cbnz	r3, 800be3c <__swsetup_r+0x14>
 800be38:	f7fd ff8e 	bl	8009d58 <__sinit>
 800be3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be40:	0719      	lsls	r1, r3, #28
 800be42:	d422      	bmi.n	800be8a <__swsetup_r+0x62>
 800be44:	06da      	lsls	r2, r3, #27
 800be46:	d407      	bmi.n	800be58 <__swsetup_r+0x30>
 800be48:	2209      	movs	r2, #9
 800be4a:	602a      	str	r2, [r5, #0]
 800be4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be50:	f04f 30ff 	mov.w	r0, #4294967295
 800be54:	81a3      	strh	r3, [r4, #12]
 800be56:	e033      	b.n	800bec0 <__swsetup_r+0x98>
 800be58:	0758      	lsls	r0, r3, #29
 800be5a:	d512      	bpl.n	800be82 <__swsetup_r+0x5a>
 800be5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be5e:	b141      	cbz	r1, 800be72 <__swsetup_r+0x4a>
 800be60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be64:	4299      	cmp	r1, r3
 800be66:	d002      	beq.n	800be6e <__swsetup_r+0x46>
 800be68:	4628      	mov	r0, r5
 800be6a:	f7fe ff1d 	bl	800aca8 <_free_r>
 800be6e:	2300      	movs	r3, #0
 800be70:	6363      	str	r3, [r4, #52]	@ 0x34
 800be72:	89a3      	ldrh	r3, [r4, #12]
 800be74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be78:	81a3      	strh	r3, [r4, #12]
 800be7a:	2300      	movs	r3, #0
 800be7c:	6063      	str	r3, [r4, #4]
 800be7e:	6923      	ldr	r3, [r4, #16]
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	89a3      	ldrh	r3, [r4, #12]
 800be84:	f043 0308 	orr.w	r3, r3, #8
 800be88:	81a3      	strh	r3, [r4, #12]
 800be8a:	6923      	ldr	r3, [r4, #16]
 800be8c:	b94b      	cbnz	r3, 800bea2 <__swsetup_r+0x7a>
 800be8e:	89a3      	ldrh	r3, [r4, #12]
 800be90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be98:	d003      	beq.n	800bea2 <__swsetup_r+0x7a>
 800be9a:	4621      	mov	r1, r4
 800be9c:	4628      	mov	r0, r5
 800be9e:	f000 f882 	bl	800bfa6 <__smakebuf_r>
 800bea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bea6:	f013 0201 	ands.w	r2, r3, #1
 800beaa:	d00a      	beq.n	800bec2 <__swsetup_r+0x9a>
 800beac:	2200      	movs	r2, #0
 800beae:	60a2      	str	r2, [r4, #8]
 800beb0:	6962      	ldr	r2, [r4, #20]
 800beb2:	4252      	negs	r2, r2
 800beb4:	61a2      	str	r2, [r4, #24]
 800beb6:	6922      	ldr	r2, [r4, #16]
 800beb8:	b942      	cbnz	r2, 800becc <__swsetup_r+0xa4>
 800beba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bebe:	d1c5      	bne.n	800be4c <__swsetup_r+0x24>
 800bec0:	bd38      	pop	{r3, r4, r5, pc}
 800bec2:	0799      	lsls	r1, r3, #30
 800bec4:	bf58      	it	pl
 800bec6:	6962      	ldrpl	r2, [r4, #20]
 800bec8:	60a2      	str	r2, [r4, #8]
 800beca:	e7f4      	b.n	800beb6 <__swsetup_r+0x8e>
 800becc:	2000      	movs	r0, #0
 800bece:	e7f7      	b.n	800bec0 <__swsetup_r+0x98>
 800bed0:	20000018 	.word	0x20000018

0800bed4 <_raise_r>:
 800bed4:	291f      	cmp	r1, #31
 800bed6:	b538      	push	{r3, r4, r5, lr}
 800bed8:	4605      	mov	r5, r0
 800beda:	460c      	mov	r4, r1
 800bedc:	d904      	bls.n	800bee8 <_raise_r+0x14>
 800bede:	2316      	movs	r3, #22
 800bee0:	6003      	str	r3, [r0, #0]
 800bee2:	f04f 30ff 	mov.w	r0, #4294967295
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800beea:	b112      	cbz	r2, 800bef2 <_raise_r+0x1e>
 800beec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bef0:	b94b      	cbnz	r3, 800bf06 <_raise_r+0x32>
 800bef2:	4628      	mov	r0, r5
 800bef4:	f000 f830 	bl	800bf58 <_getpid_r>
 800bef8:	4622      	mov	r2, r4
 800befa:	4601      	mov	r1, r0
 800befc:	4628      	mov	r0, r5
 800befe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf02:	f000 b817 	b.w	800bf34 <_kill_r>
 800bf06:	2b01      	cmp	r3, #1
 800bf08:	d00a      	beq.n	800bf20 <_raise_r+0x4c>
 800bf0a:	1c59      	adds	r1, r3, #1
 800bf0c:	d103      	bne.n	800bf16 <_raise_r+0x42>
 800bf0e:	2316      	movs	r3, #22
 800bf10:	6003      	str	r3, [r0, #0]
 800bf12:	2001      	movs	r0, #1
 800bf14:	e7e7      	b.n	800bee6 <_raise_r+0x12>
 800bf16:	2100      	movs	r1, #0
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bf1e:	4798      	blx	r3
 800bf20:	2000      	movs	r0, #0
 800bf22:	e7e0      	b.n	800bee6 <_raise_r+0x12>

0800bf24 <raise>:
 800bf24:	4b02      	ldr	r3, [pc, #8]	@ (800bf30 <raise+0xc>)
 800bf26:	4601      	mov	r1, r0
 800bf28:	6818      	ldr	r0, [r3, #0]
 800bf2a:	f7ff bfd3 	b.w	800bed4 <_raise_r>
 800bf2e:	bf00      	nop
 800bf30:	20000018 	.word	0x20000018

0800bf34 <_kill_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	2300      	movs	r3, #0
 800bf38:	4d06      	ldr	r5, [pc, #24]	@ (800bf54 <_kill_r+0x20>)
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	4608      	mov	r0, r1
 800bf3e:	4611      	mov	r1, r2
 800bf40:	602b      	str	r3, [r5, #0]
 800bf42:	f7f9 f808 	bl	8004f56 <_kill>
 800bf46:	1c43      	adds	r3, r0, #1
 800bf48:	d102      	bne.n	800bf50 <_kill_r+0x1c>
 800bf4a:	682b      	ldr	r3, [r5, #0]
 800bf4c:	b103      	cbz	r3, 800bf50 <_kill_r+0x1c>
 800bf4e:	6023      	str	r3, [r4, #0]
 800bf50:	bd38      	pop	{r3, r4, r5, pc}
 800bf52:	bf00      	nop
 800bf54:	200008ec 	.word	0x200008ec

0800bf58 <_getpid_r>:
 800bf58:	f7f8 bff6 	b.w	8004f48 <_getpid>

0800bf5c <__swhatbuf_r>:
 800bf5c:	b570      	push	{r4, r5, r6, lr}
 800bf5e:	460c      	mov	r4, r1
 800bf60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf64:	4615      	mov	r5, r2
 800bf66:	2900      	cmp	r1, #0
 800bf68:	461e      	mov	r6, r3
 800bf6a:	b096      	sub	sp, #88	@ 0x58
 800bf6c:	da0c      	bge.n	800bf88 <__swhatbuf_r+0x2c>
 800bf6e:	89a3      	ldrh	r3, [r4, #12]
 800bf70:	2100      	movs	r1, #0
 800bf72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf76:	bf14      	ite	ne
 800bf78:	2340      	movne	r3, #64	@ 0x40
 800bf7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf7e:	2000      	movs	r0, #0
 800bf80:	6031      	str	r1, [r6, #0]
 800bf82:	602b      	str	r3, [r5, #0]
 800bf84:	b016      	add	sp, #88	@ 0x58
 800bf86:	bd70      	pop	{r4, r5, r6, pc}
 800bf88:	466a      	mov	r2, sp
 800bf8a:	f000 f849 	bl	800c020 <_fstat_r>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	dbed      	blt.n	800bf6e <__swhatbuf_r+0x12>
 800bf92:	9901      	ldr	r1, [sp, #4]
 800bf94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf9c:	4259      	negs	r1, r3
 800bf9e:	4159      	adcs	r1, r3
 800bfa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfa4:	e7eb      	b.n	800bf7e <__swhatbuf_r+0x22>

0800bfa6 <__smakebuf_r>:
 800bfa6:	898b      	ldrh	r3, [r1, #12]
 800bfa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfaa:	079d      	lsls	r5, r3, #30
 800bfac:	4606      	mov	r6, r0
 800bfae:	460c      	mov	r4, r1
 800bfb0:	d507      	bpl.n	800bfc2 <__smakebuf_r+0x1c>
 800bfb2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bfb6:	6023      	str	r3, [r4, #0]
 800bfb8:	6123      	str	r3, [r4, #16]
 800bfba:	2301      	movs	r3, #1
 800bfbc:	6163      	str	r3, [r4, #20]
 800bfbe:	b003      	add	sp, #12
 800bfc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfc2:	466a      	mov	r2, sp
 800bfc4:	ab01      	add	r3, sp, #4
 800bfc6:	f7ff ffc9 	bl	800bf5c <__swhatbuf_r>
 800bfca:	9f00      	ldr	r7, [sp, #0]
 800bfcc:	4605      	mov	r5, r0
 800bfce:	4639      	mov	r1, r7
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	f7fe fedb 	bl	800ad8c <_malloc_r>
 800bfd6:	b948      	cbnz	r0, 800bfec <__smakebuf_r+0x46>
 800bfd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfdc:	059a      	lsls	r2, r3, #22
 800bfde:	d4ee      	bmi.n	800bfbe <__smakebuf_r+0x18>
 800bfe0:	f023 0303 	bic.w	r3, r3, #3
 800bfe4:	f043 0302 	orr.w	r3, r3, #2
 800bfe8:	81a3      	strh	r3, [r4, #12]
 800bfea:	e7e2      	b.n	800bfb2 <__smakebuf_r+0xc>
 800bfec:	89a3      	ldrh	r3, [r4, #12]
 800bfee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bff6:	81a3      	strh	r3, [r4, #12]
 800bff8:	9b01      	ldr	r3, [sp, #4]
 800bffa:	6020      	str	r0, [r4, #0]
 800bffc:	b15b      	cbz	r3, 800c016 <__smakebuf_r+0x70>
 800bffe:	4630      	mov	r0, r6
 800c000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c004:	f000 f81e 	bl	800c044 <_isatty_r>
 800c008:	b128      	cbz	r0, 800c016 <__smakebuf_r+0x70>
 800c00a:	89a3      	ldrh	r3, [r4, #12]
 800c00c:	f023 0303 	bic.w	r3, r3, #3
 800c010:	f043 0301 	orr.w	r3, r3, #1
 800c014:	81a3      	strh	r3, [r4, #12]
 800c016:	89a3      	ldrh	r3, [r4, #12]
 800c018:	431d      	orrs	r5, r3
 800c01a:	81a5      	strh	r5, [r4, #12]
 800c01c:	e7cf      	b.n	800bfbe <__smakebuf_r+0x18>
	...

0800c020 <_fstat_r>:
 800c020:	b538      	push	{r3, r4, r5, lr}
 800c022:	2300      	movs	r3, #0
 800c024:	4d06      	ldr	r5, [pc, #24]	@ (800c040 <_fstat_r+0x20>)
 800c026:	4604      	mov	r4, r0
 800c028:	4608      	mov	r0, r1
 800c02a:	4611      	mov	r1, r2
 800c02c:	602b      	str	r3, [r5, #0]
 800c02e:	f7f8 fff1 	bl	8005014 <_fstat>
 800c032:	1c43      	adds	r3, r0, #1
 800c034:	d102      	bne.n	800c03c <_fstat_r+0x1c>
 800c036:	682b      	ldr	r3, [r5, #0]
 800c038:	b103      	cbz	r3, 800c03c <_fstat_r+0x1c>
 800c03a:	6023      	str	r3, [r4, #0]
 800c03c:	bd38      	pop	{r3, r4, r5, pc}
 800c03e:	bf00      	nop
 800c040:	200008ec 	.word	0x200008ec

0800c044 <_isatty_r>:
 800c044:	b538      	push	{r3, r4, r5, lr}
 800c046:	2300      	movs	r3, #0
 800c048:	4d05      	ldr	r5, [pc, #20]	@ (800c060 <_isatty_r+0x1c>)
 800c04a:	4604      	mov	r4, r0
 800c04c:	4608      	mov	r0, r1
 800c04e:	602b      	str	r3, [r5, #0]
 800c050:	f7f8 ffef 	bl	8005032 <_isatty>
 800c054:	1c43      	adds	r3, r0, #1
 800c056:	d102      	bne.n	800c05e <_isatty_r+0x1a>
 800c058:	682b      	ldr	r3, [r5, #0]
 800c05a:	b103      	cbz	r3, 800c05e <_isatty_r+0x1a>
 800c05c:	6023      	str	r3, [r4, #0]
 800c05e:	bd38      	pop	{r3, r4, r5, pc}
 800c060:	200008ec 	.word	0x200008ec

0800c064 <atan2f>:
 800c064:	f000 b8e0 	b.w	800c228 <__ieee754_atan2f>

0800c068 <powf>:
 800c068:	b570      	push	{r4, r5, r6, lr}
 800c06a:	460c      	mov	r4, r1
 800c06c:	4606      	mov	r6, r0
 800c06e:	f000 f963 	bl	800c338 <__ieee754_powf>
 800c072:	4621      	mov	r1, r4
 800c074:	4605      	mov	r5, r0
 800c076:	4620      	mov	r0, r4
 800c078:	f7f5 f82a 	bl	80010d0 <__aeabi_fcmpun>
 800c07c:	bb68      	cbnz	r0, 800c0da <powf+0x72>
 800c07e:	2100      	movs	r1, #0
 800c080:	4630      	mov	r0, r6
 800c082:	f7f4 fff3 	bl	800106c <__aeabi_fcmpeq>
 800c086:	b190      	cbz	r0, 800c0ae <powf+0x46>
 800c088:	2100      	movs	r1, #0
 800c08a:	4620      	mov	r0, r4
 800c08c:	f7f4 ffee 	bl	800106c <__aeabi_fcmpeq>
 800c090:	2800      	cmp	r0, #0
 800c092:	d133      	bne.n	800c0fc <powf+0x94>
 800c094:	4620      	mov	r0, r4
 800c096:	f000 f84e 	bl	800c136 <finitef>
 800c09a:	b1f0      	cbz	r0, 800c0da <powf+0x72>
 800c09c:	2100      	movs	r1, #0
 800c09e:	4620      	mov	r0, r4
 800c0a0:	f7f4 ffee 	bl	8001080 <__aeabi_fcmplt>
 800c0a4:	b1c8      	cbz	r0, 800c0da <powf+0x72>
 800c0a6:	f7fd ff57 	bl	8009f58 <__errno>
 800c0aa:	2322      	movs	r3, #34	@ 0x22
 800c0ac:	e014      	b.n	800c0d8 <powf+0x70>
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	f000 f841 	bl	800c136 <finitef>
 800c0b4:	b998      	cbnz	r0, 800c0de <powf+0x76>
 800c0b6:	4630      	mov	r0, r6
 800c0b8:	f000 f83d 	bl	800c136 <finitef>
 800c0bc:	b178      	cbz	r0, 800c0de <powf+0x76>
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f000 f839 	bl	800c136 <finitef>
 800c0c4:	b158      	cbz	r0, 800c0de <powf+0x76>
 800c0c6:	4629      	mov	r1, r5
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	f7f5 f801 	bl	80010d0 <__aeabi_fcmpun>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d0e9      	beq.n	800c0a6 <powf+0x3e>
 800c0d2:	f7fd ff41 	bl	8009f58 <__errno>
 800c0d6:	2321      	movs	r3, #33	@ 0x21
 800c0d8:	6003      	str	r3, [r0, #0]
 800c0da:	4628      	mov	r0, r5
 800c0dc:	bd70      	pop	{r4, r5, r6, pc}
 800c0de:	2100      	movs	r1, #0
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	f7f4 ffc3 	bl	800106c <__aeabi_fcmpeq>
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d0f7      	beq.n	800c0da <powf+0x72>
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	f000 f823 	bl	800c136 <finitef>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d0f2      	beq.n	800c0da <powf+0x72>
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 f81e 	bl	800c136 <finitef>
 800c0fa:	e7d3      	b.n	800c0a4 <powf+0x3c>
 800c0fc:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 800c100:	e7eb      	b.n	800c0da <powf+0x72>

0800c102 <sqrtf>:
 800c102:	b538      	push	{r3, r4, r5, lr}
 800c104:	4605      	mov	r5, r0
 800c106:	f000 f81f 	bl	800c148 <__ieee754_sqrtf>
 800c10a:	4629      	mov	r1, r5
 800c10c:	4604      	mov	r4, r0
 800c10e:	4628      	mov	r0, r5
 800c110:	f7f4 ffde 	bl	80010d0 <__aeabi_fcmpun>
 800c114:	b968      	cbnz	r0, 800c132 <sqrtf+0x30>
 800c116:	2100      	movs	r1, #0
 800c118:	4628      	mov	r0, r5
 800c11a:	f7f4 ffb1 	bl	8001080 <__aeabi_fcmplt>
 800c11e:	b140      	cbz	r0, 800c132 <sqrtf+0x30>
 800c120:	f7fd ff1a 	bl	8009f58 <__errno>
 800c124:	2321      	movs	r3, #33	@ 0x21
 800c126:	2100      	movs	r1, #0
 800c128:	6003      	str	r3, [r0, #0]
 800c12a:	4608      	mov	r0, r1
 800c12c:	f7f4 febe 	bl	8000eac <__aeabi_fdiv>
 800c130:	4604      	mov	r4, r0
 800c132:	4620      	mov	r0, r4
 800c134:	bd38      	pop	{r3, r4, r5, pc}

0800c136 <finitef>:
 800c136:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c13a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800c13e:	bfac      	ite	ge
 800c140:	2000      	movge	r0, #0
 800c142:	2001      	movlt	r0, #1
 800c144:	4770      	bx	lr
	...

0800c148 <__ieee754_sqrtf>:
 800c148:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 800c14c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c154:	4603      	mov	r3, r0
 800c156:	4604      	mov	r4, r0
 800c158:	d30a      	bcc.n	800c170 <__ieee754_sqrtf+0x28>
 800c15a:	4601      	mov	r1, r0
 800c15c:	f7f4 fdf2 	bl	8000d44 <__aeabi_fmul>
 800c160:	4601      	mov	r1, r0
 800c162:	4620      	mov	r0, r4
 800c164:	f7f4 fce6 	bl	8000b34 <__addsf3>
 800c168:	4604      	mov	r4, r0
 800c16a:	4620      	mov	r0, r4
 800c16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c170:	2a00      	cmp	r2, #0
 800c172:	d0fa      	beq.n	800c16a <__ieee754_sqrtf+0x22>
 800c174:	2800      	cmp	r0, #0
 800c176:	da06      	bge.n	800c186 <__ieee754_sqrtf+0x3e>
 800c178:	4601      	mov	r1, r0
 800c17a:	f7f4 fcd9 	bl	8000b30 <__aeabi_fsub>
 800c17e:	4601      	mov	r1, r0
 800c180:	f7f4 fe94 	bl	8000eac <__aeabi_fdiv>
 800c184:	e7f0      	b.n	800c168 <__ieee754_sqrtf+0x20>
 800c186:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 800c18a:	d03c      	beq.n	800c206 <__ieee754_sqrtf+0xbe>
 800c18c:	15c2      	asrs	r2, r0, #23
 800c18e:	2400      	movs	r4, #0
 800c190:	2019      	movs	r0, #25
 800c192:	4626      	mov	r6, r4
 800c194:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800c198:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c19c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 800c1a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c1a4:	07d2      	lsls	r2, r2, #31
 800c1a6:	bf58      	it	pl
 800c1a8:	005b      	lslpl	r3, r3, #1
 800c1aa:	106d      	asrs	r5, r5, #1
 800c1ac:	005b      	lsls	r3, r3, #1
 800c1ae:	1872      	adds	r2, r6, r1
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	bfcf      	iteee	gt
 800c1b4:	461a      	movgt	r2, r3
 800c1b6:	1856      	addle	r6, r2, r1
 800c1b8:	1864      	addle	r4, r4, r1
 800c1ba:	1a9a      	suble	r2, r3, r2
 800c1bc:	3801      	subs	r0, #1
 800c1be:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800c1c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c1c6:	d1f2      	bne.n	800c1ae <__ieee754_sqrtf+0x66>
 800c1c8:	b1ba      	cbz	r2, 800c1fa <__ieee754_sqrtf+0xb2>
 800c1ca:	4e15      	ldr	r6, [pc, #84]	@ (800c220 <__ieee754_sqrtf+0xd8>)
 800c1cc:	4f15      	ldr	r7, [pc, #84]	@ (800c224 <__ieee754_sqrtf+0xdc>)
 800c1ce:	6830      	ldr	r0, [r6, #0]
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	f7f4 fcad 	bl	8000b30 <__aeabi_fsub>
 800c1d6:	f8d6 8000 	ldr.w	r8, [r6]
 800c1da:	4601      	mov	r1, r0
 800c1dc:	4640      	mov	r0, r8
 800c1de:	f7f4 ff59 	bl	8001094 <__aeabi_fcmple>
 800c1e2:	b150      	cbz	r0, 800c1fa <__ieee754_sqrtf+0xb2>
 800c1e4:	6830      	ldr	r0, [r6, #0]
 800c1e6:	6839      	ldr	r1, [r7, #0]
 800c1e8:	f7f4 fca4 	bl	8000b34 <__addsf3>
 800c1ec:	6836      	ldr	r6, [r6, #0]
 800c1ee:	4601      	mov	r1, r0
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	f7f4 ff45 	bl	8001080 <__aeabi_fcmplt>
 800c1f6:	b170      	cbz	r0, 800c216 <__ieee754_sqrtf+0xce>
 800c1f8:	3402      	adds	r4, #2
 800c1fa:	1064      	asrs	r4, r4, #1
 800c1fc:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 800c200:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 800c204:	e7b1      	b.n	800c16a <__ieee754_sqrtf+0x22>
 800c206:	005b      	lsls	r3, r3, #1
 800c208:	0218      	lsls	r0, r3, #8
 800c20a:	460a      	mov	r2, r1
 800c20c:	f101 0101 	add.w	r1, r1, #1
 800c210:	d5f9      	bpl.n	800c206 <__ieee754_sqrtf+0xbe>
 800c212:	4252      	negs	r2, r2
 800c214:	e7bb      	b.n	800c18e <__ieee754_sqrtf+0x46>
 800c216:	3401      	adds	r4, #1
 800c218:	f024 0401 	bic.w	r4, r4, #1
 800c21c:	e7ed      	b.n	800c1fa <__ieee754_sqrtf+0xb2>
 800c21e:	bf00      	nop
 800c220:	0800d170 	.word	0x0800d170
 800c224:	0800d16c 	.word	0x0800d16c

0800c228 <__ieee754_atan2f>:
 800c228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800c22e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800c232:	4603      	mov	r3, r0
 800c234:	d805      	bhi.n	800c242 <__ieee754_atan2f+0x1a>
 800c236:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 800c23a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c23e:	4607      	mov	r7, r0
 800c240:	d904      	bls.n	800c24c <__ieee754_atan2f+0x24>
 800c242:	4618      	mov	r0, r3
 800c244:	f7f4 fc76 	bl	8000b34 <__addsf3>
 800c248:	4603      	mov	r3, r0
 800c24a:	e010      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c24c:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 800c250:	d103      	bne.n	800c25a <__ieee754_atan2f+0x32>
 800c252:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c256:	f000 bbcf 	b.w	800c9f8 <atanf>
 800c25a:	178c      	asrs	r4, r1, #30
 800c25c:	f004 0402 	and.w	r4, r4, #2
 800c260:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c264:	b92a      	cbnz	r2, 800c272 <__ieee754_atan2f+0x4a>
 800c266:	2c02      	cmp	r4, #2
 800c268:	d04b      	beq.n	800c302 <__ieee754_atan2f+0xda>
 800c26a:	2c03      	cmp	r4, #3
 800c26c:	d04b      	beq.n	800c306 <__ieee754_atan2f+0xde>
 800c26e:	4618      	mov	r0, r3
 800c270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c272:	b91e      	cbnz	r6, 800c27c <__ieee754_atan2f+0x54>
 800c274:	2f00      	cmp	r7, #0
 800c276:	db4c      	blt.n	800c312 <__ieee754_atan2f+0xea>
 800c278:	4b27      	ldr	r3, [pc, #156]	@ (800c318 <__ieee754_atan2f+0xf0>)
 800c27a:	e7f8      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c27c:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800c280:	d10e      	bne.n	800c2a0 <__ieee754_atan2f+0x78>
 800c282:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c286:	f104 34ff 	add.w	r4, r4, #4294967295
 800c28a:	d105      	bne.n	800c298 <__ieee754_atan2f+0x70>
 800c28c:	2c02      	cmp	r4, #2
 800c28e:	d83c      	bhi.n	800c30a <__ieee754_atan2f+0xe2>
 800c290:	4b22      	ldr	r3, [pc, #136]	@ (800c31c <__ieee754_atan2f+0xf4>)
 800c292:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c296:	e7ea      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c298:	2c02      	cmp	r4, #2
 800c29a:	d838      	bhi.n	800c30e <__ieee754_atan2f+0xe6>
 800c29c:	4b20      	ldr	r3, [pc, #128]	@ (800c320 <__ieee754_atan2f+0xf8>)
 800c29e:	e7f8      	b.n	800c292 <__ieee754_atan2f+0x6a>
 800c2a0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c2a4:	d0e6      	beq.n	800c274 <__ieee754_atan2f+0x4c>
 800c2a6:	1b92      	subs	r2, r2, r6
 800c2a8:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 800c2ac:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800c2b0:	da17      	bge.n	800c2e2 <__ieee754_atan2f+0xba>
 800c2b2:	2900      	cmp	r1, #0
 800c2b4:	da01      	bge.n	800c2ba <__ieee754_atan2f+0x92>
 800c2b6:	303c      	adds	r0, #60	@ 0x3c
 800c2b8:	db15      	blt.n	800c2e6 <__ieee754_atan2f+0xbe>
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7f4 fdf6 	bl	8000eac <__aeabi_fdiv>
 800c2c0:	f000 fca6 	bl	800cc10 <fabsf>
 800c2c4:	f000 fb98 	bl	800c9f8 <atanf>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2c01      	cmp	r4, #1
 800c2cc:	d00d      	beq.n	800c2ea <__ieee754_atan2f+0xc2>
 800c2ce:	2c02      	cmp	r4, #2
 800c2d0:	d00e      	beq.n	800c2f0 <__ieee754_atan2f+0xc8>
 800c2d2:	2c00      	cmp	r4, #0
 800c2d4:	d0cb      	beq.n	800c26e <__ieee754_atan2f+0x46>
 800c2d6:	4913      	ldr	r1, [pc, #76]	@ (800c324 <__ieee754_atan2f+0xfc>)
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7f4 fc2b 	bl	8000b34 <__addsf3>
 800c2de:	4912      	ldr	r1, [pc, #72]	@ (800c328 <__ieee754_atan2f+0x100>)
 800c2e0:	e00c      	b.n	800c2fc <__ieee754_atan2f+0xd4>
 800c2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c318 <__ieee754_atan2f+0xf0>)
 800c2e4:	e7f1      	b.n	800c2ca <__ieee754_atan2f+0xa2>
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	e7ef      	b.n	800c2ca <__ieee754_atan2f+0xa2>
 800c2ea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c2ee:	e7be      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c2f0:	490c      	ldr	r1, [pc, #48]	@ (800c324 <__ieee754_atan2f+0xfc>)
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7f4 fc1e 	bl	8000b34 <__addsf3>
 800c2f8:	4601      	mov	r1, r0
 800c2fa:	480b      	ldr	r0, [pc, #44]	@ (800c328 <__ieee754_atan2f+0x100>)
 800c2fc:	f7f4 fc18 	bl	8000b30 <__aeabi_fsub>
 800c300:	e7a2      	b.n	800c248 <__ieee754_atan2f+0x20>
 800c302:	4b09      	ldr	r3, [pc, #36]	@ (800c328 <__ieee754_atan2f+0x100>)
 800c304:	e7b3      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c306:	4b09      	ldr	r3, [pc, #36]	@ (800c32c <__ieee754_atan2f+0x104>)
 800c308:	e7b1      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c30a:	4b09      	ldr	r3, [pc, #36]	@ (800c330 <__ieee754_atan2f+0x108>)
 800c30c:	e7af      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c30e:	2300      	movs	r3, #0
 800c310:	e7ad      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c312:	4b08      	ldr	r3, [pc, #32]	@ (800c334 <__ieee754_atan2f+0x10c>)
 800c314:	e7ab      	b.n	800c26e <__ieee754_atan2f+0x46>
 800c316:	bf00      	nop
 800c318:	3fc90fdb 	.word	0x3fc90fdb
 800c31c:	0800d180 	.word	0x0800d180
 800c320:	0800d174 	.word	0x0800d174
 800c324:	33bbbd2e 	.word	0x33bbbd2e
 800c328:	40490fdb 	.word	0x40490fdb
 800c32c:	c0490fdb 	.word	0xc0490fdb
 800c330:	3f490fdb 	.word	0x3f490fdb
 800c334:	bfc90fdb 	.word	0xbfc90fdb

0800c338 <__ieee754_powf>:
 800c338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c33c:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 800c340:	4681      	mov	r9, r0
 800c342:	460f      	mov	r7, r1
 800c344:	4606      	mov	r6, r0
 800c346:	460c      	mov	r4, r1
 800c348:	b087      	sub	sp, #28
 800c34a:	d10c      	bne.n	800c366 <__ieee754_powf+0x2e>
 800c34c:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 800c350:	0076      	lsls	r6, r6, #1
 800c352:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800c356:	f240 8310 	bls.w	800c97a <__ieee754_powf+0x642>
 800c35a:	4639      	mov	r1, r7
 800c35c:	4648      	mov	r0, r9
 800c35e:	f7f4 fbe9 	bl	8000b34 <__addsf3>
 800c362:	4601      	mov	r1, r0
 800c364:	e043      	b.n	800c3ee <__ieee754_powf+0xb6>
 800c366:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800c36a:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800c36e:	d802      	bhi.n	800c376 <__ieee754_powf+0x3e>
 800c370:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800c374:	d908      	bls.n	800c388 <__ieee754_powf+0x50>
 800c376:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800c37a:	d1ee      	bne.n	800c35a <__ieee754_powf+0x22>
 800c37c:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800c380:	0064      	lsls	r4, r4, #1
 800c382:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800c386:	e7e6      	b.n	800c356 <__ieee754_powf+0x1e>
 800c388:	2800      	cmp	r0, #0
 800c38a:	da1f      	bge.n	800c3cc <__ieee754_powf+0x94>
 800c38c:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 800c390:	f080 82f8 	bcs.w	800c984 <__ieee754_powf+0x64c>
 800c394:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 800c398:	d32f      	bcc.n	800c3fa <__ieee754_powf+0xc2>
 800c39a:	ea4f 53eb 	mov.w	r3, fp, asr #23
 800c39e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800c3a2:	fa4b f503 	asr.w	r5, fp, r3
 800c3a6:	fa05 f303 	lsl.w	r3, r5, r3
 800c3aa:	455b      	cmp	r3, fp
 800c3ac:	d123      	bne.n	800c3f6 <__ieee754_powf+0xbe>
 800c3ae:	f005 0501 	and.w	r5, r5, #1
 800c3b2:	f1c5 0502 	rsb	r5, r5, #2
 800c3b6:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 800c3ba:	d11f      	bne.n	800c3fc <__ieee754_powf+0xc4>
 800c3bc:	2c00      	cmp	r4, #0
 800c3be:	4649      	mov	r1, r9
 800c3c0:	da15      	bge.n	800c3ee <__ieee754_powf+0xb6>
 800c3c2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800c3c6:	f7f4 fd71 	bl	8000eac <__aeabi_fdiv>
 800c3ca:	e7ca      	b.n	800c362 <__ieee754_powf+0x2a>
 800c3cc:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800c3d0:	d111      	bne.n	800c3f6 <__ieee754_powf+0xbe>
 800c3d2:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800c3d6:	f000 82d0 	beq.w	800c97a <__ieee754_powf+0x642>
 800c3da:	d904      	bls.n	800c3e6 <__ieee754_powf+0xae>
 800c3dc:	2c00      	cmp	r4, #0
 800c3de:	f280 82cf 	bge.w	800c980 <__ieee754_powf+0x648>
 800c3e2:	2100      	movs	r1, #0
 800c3e4:	e003      	b.n	800c3ee <__ieee754_powf+0xb6>
 800c3e6:	2c00      	cmp	r4, #0
 800c3e8:	dafb      	bge.n	800c3e2 <__ieee754_powf+0xaa>
 800c3ea:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800c3ee:	4608      	mov	r0, r1
 800c3f0:	b007      	add	sp, #28
 800c3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3f6:	2500      	movs	r5, #0
 800c3f8:	e7dd      	b.n	800c3b6 <__ieee754_powf+0x7e>
 800c3fa:	2500      	movs	r5, #0
 800c3fc:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800c400:	d104      	bne.n	800c40c <__ieee754_powf+0xd4>
 800c402:	4649      	mov	r1, r9
 800c404:	4648      	mov	r0, r9
 800c406:	f7f4 fc9d 	bl	8000d44 <__aeabi_fmul>
 800c40a:	e7aa      	b.n	800c362 <__ieee754_powf+0x2a>
 800c40c:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c410:	f040 82bd 	bne.w	800c98e <__ieee754_powf+0x656>
 800c414:	2e00      	cmp	r6, #0
 800c416:	f2c0 82ba 	blt.w	800c98e <__ieee754_powf+0x656>
 800c41a:	4648      	mov	r0, r9
 800c41c:	b007      	add	sp, #28
 800c41e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c422:	f7ff be91 	b.w	800c148 <__ieee754_sqrtf>
 800c426:	2d01      	cmp	r5, #1
 800c428:	d1e1      	bne.n	800c3ee <__ieee754_powf+0xb6>
 800c42a:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800c42e:	e798      	b.n	800c362 <__ieee754_powf+0x2a>
 800c430:	0ff3      	lsrs	r3, r6, #31
 800c432:	3b01      	subs	r3, #1
 800c434:	9303      	str	r3, [sp, #12]
 800c436:	432b      	orrs	r3, r5
 800c438:	d101      	bne.n	800c43e <__ieee754_powf+0x106>
 800c43a:	4649      	mov	r1, r9
 800c43c:	e2c5      	b.n	800c9ca <__ieee754_powf+0x692>
 800c43e:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 800c442:	f240 809b 	bls.w	800c57c <__ieee754_powf+0x244>
 800c446:	4b46      	ldr	r3, [pc, #280]	@ (800c560 <__ieee754_powf+0x228>)
 800c448:	4598      	cmp	r8, r3
 800c44a:	d807      	bhi.n	800c45c <__ieee754_powf+0x124>
 800c44c:	2c00      	cmp	r4, #0
 800c44e:	da0a      	bge.n	800c466 <__ieee754_powf+0x12e>
 800c450:	2000      	movs	r0, #0
 800c452:	b007      	add	sp, #28
 800c454:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	f000 bc43 	b.w	800cce2 <__math_oflowf>
 800c45c:	4b41      	ldr	r3, [pc, #260]	@ (800c564 <__ieee754_powf+0x22c>)
 800c45e:	4598      	cmp	r8, r3
 800c460:	d907      	bls.n	800c472 <__ieee754_powf+0x13a>
 800c462:	2c00      	cmp	r4, #0
 800c464:	dcf4      	bgt.n	800c450 <__ieee754_powf+0x118>
 800c466:	2000      	movs	r0, #0
 800c468:	b007      	add	sp, #28
 800c46a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46e:	f000 bc34 	b.w	800ccda <__math_uflowf>
 800c472:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800c476:	f7f4 fb5b 	bl	8000b30 <__aeabi_fsub>
 800c47a:	493b      	ldr	r1, [pc, #236]	@ (800c568 <__ieee754_powf+0x230>)
 800c47c:	4606      	mov	r6, r0
 800c47e:	f7f4 fc61 	bl	8000d44 <__aeabi_fmul>
 800c482:	493a      	ldr	r1, [pc, #232]	@ (800c56c <__ieee754_powf+0x234>)
 800c484:	4680      	mov	r8, r0
 800c486:	4630      	mov	r0, r6
 800c488:	f7f4 fc5c 	bl	8000d44 <__aeabi_fmul>
 800c48c:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 800c490:	4681      	mov	r9, r0
 800c492:	4630      	mov	r0, r6
 800c494:	f7f4 fc56 	bl	8000d44 <__aeabi_fmul>
 800c498:	4601      	mov	r1, r0
 800c49a:	4835      	ldr	r0, [pc, #212]	@ (800c570 <__ieee754_powf+0x238>)
 800c49c:	f7f4 fb48 	bl	8000b30 <__aeabi_fsub>
 800c4a0:	4631      	mov	r1, r6
 800c4a2:	f7f4 fc4f 	bl	8000d44 <__aeabi_fmul>
 800c4a6:	4601      	mov	r1, r0
 800c4a8:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 800c4ac:	f7f4 fb40 	bl	8000b30 <__aeabi_fsub>
 800c4b0:	4631      	mov	r1, r6
 800c4b2:	4682      	mov	sl, r0
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f7f4 fc45 	bl	8000d44 <__aeabi_fmul>
 800c4ba:	4601      	mov	r1, r0
 800c4bc:	4650      	mov	r0, sl
 800c4be:	f7f4 fc41 	bl	8000d44 <__aeabi_fmul>
 800c4c2:	492c      	ldr	r1, [pc, #176]	@ (800c574 <__ieee754_powf+0x23c>)
 800c4c4:	f7f4 fc3e 	bl	8000d44 <__aeabi_fmul>
 800c4c8:	4601      	mov	r1, r0
 800c4ca:	4648      	mov	r0, r9
 800c4cc:	f7f4 fb30 	bl	8000b30 <__aeabi_fsub>
 800c4d0:	4601      	mov	r1, r0
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	4640      	mov	r0, r8
 800c4d6:	f7f4 fb2d 	bl	8000b34 <__addsf3>
 800c4da:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800c4de:	f02b 0b0f 	bic.w	fp, fp, #15
 800c4e2:	4641      	mov	r1, r8
 800c4e4:	4658      	mov	r0, fp
 800c4e6:	f7f4 fb23 	bl	8000b30 <__aeabi_fsub>
 800c4ea:	4601      	mov	r1, r0
 800c4ec:	4630      	mov	r0, r6
 800c4ee:	f7f4 fb1f 	bl	8000b30 <__aeabi_fsub>
 800c4f2:	9b03      	ldr	r3, [sp, #12]
 800c4f4:	3d01      	subs	r5, #1
 800c4f6:	f36f 040b 	bfc	r4, #0, #12
 800c4fa:	431d      	orrs	r5, r3
 800c4fc:	4606      	mov	r6, r0
 800c4fe:	4621      	mov	r1, r4
 800c500:	4638      	mov	r0, r7
 800c502:	bf14      	ite	ne
 800c504:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 800c508:	4d1b      	ldreq	r5, [pc, #108]	@ (800c578 <__ieee754_powf+0x240>)
 800c50a:	f7f4 fb11 	bl	8000b30 <__aeabi_fsub>
 800c50e:	4659      	mov	r1, fp
 800c510:	f7f4 fc18 	bl	8000d44 <__aeabi_fmul>
 800c514:	4639      	mov	r1, r7
 800c516:	4680      	mov	r8, r0
 800c518:	4630      	mov	r0, r6
 800c51a:	f7f4 fc13 	bl	8000d44 <__aeabi_fmul>
 800c51e:	4601      	mov	r1, r0
 800c520:	4640      	mov	r0, r8
 800c522:	f7f4 fb07 	bl	8000b34 <__addsf3>
 800c526:	4621      	mov	r1, r4
 800c528:	4606      	mov	r6, r0
 800c52a:	4658      	mov	r0, fp
 800c52c:	f7f4 fc0a 	bl	8000d44 <__aeabi_fmul>
 800c530:	4601      	mov	r1, r0
 800c532:	4607      	mov	r7, r0
 800c534:	4630      	mov	r0, r6
 800c536:	f7f4 fafd 	bl	8000b34 <__addsf3>
 800c53a:	2800      	cmp	r0, #0
 800c53c:	4604      	mov	r4, r0
 800c53e:	4680      	mov	r8, r0
 800c540:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c544:	f340 813f 	ble.w	800c7c6 <__ieee754_powf+0x48e>
 800c548:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800c54c:	f240 8128 	bls.w	800c7a0 <__ieee754_powf+0x468>
 800c550:	2100      	movs	r1, #0
 800c552:	4628      	mov	r0, r5
 800c554:	f7f4 fd94 	bl	8001080 <__aeabi_fcmplt>
 800c558:	3800      	subs	r0, #0
 800c55a:	bf18      	it	ne
 800c55c:	2001      	movne	r0, #1
 800c55e:	e778      	b.n	800c452 <__ieee754_powf+0x11a>
 800c560:	3f7ffff3 	.word	0x3f7ffff3
 800c564:	3f800007 	.word	0x3f800007
 800c568:	3fb8aa00 	.word	0x3fb8aa00
 800c56c:	36eca570 	.word	0x36eca570
 800c570:	3eaaaaab 	.word	0x3eaaaaab
 800c574:	3fb8aa3b 	.word	0x3fb8aa3b
 800c578:	bf800000 	.word	0xbf800000
 800c57c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c580:	f040 810a 	bne.w	800c798 <__ieee754_powf+0x460>
 800c584:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 800c588:	f7f4 fbdc 	bl	8000d44 <__aeabi_fmul>
 800c58c:	f06f 0217 	mvn.w	r2, #23
 800c590:	4682      	mov	sl, r0
 800c592:	ea4f 53ea 	mov.w	r3, sl, asr #23
 800c596:	3b7f      	subs	r3, #127	@ 0x7f
 800c598:	441a      	add	r2, r3
 800c59a:	4b95      	ldr	r3, [pc, #596]	@ (800c7f0 <__ieee754_powf+0x4b8>)
 800c59c:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 800c5a0:	459a      	cmp	sl, r3
 800c5a2:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 800c5a6:	dd06      	ble.n	800c5b6 <__ieee754_powf+0x27e>
 800c5a8:	4b92      	ldr	r3, [pc, #584]	@ (800c7f4 <__ieee754_powf+0x4bc>)
 800c5aa:	459a      	cmp	sl, r3
 800c5ac:	f340 80f6 	ble.w	800c79c <__ieee754_powf+0x464>
 800c5b0:	3201      	adds	r2, #1
 800c5b2:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	9205      	str	r2, [sp, #20]
 800c5bc:	4b8e      	ldr	r3, [pc, #568]	@ (800c7f8 <__ieee754_powf+0x4c0>)
 800c5be:	9a01      	ldr	r2, [sp, #4]
 800c5c0:	4630      	mov	r0, r6
 800c5c2:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 800c5c6:	46b2      	mov	sl, r6
 800c5c8:	4659      	mov	r1, fp
 800c5ca:	f7f4 fab1 	bl	8000b30 <__aeabi_fsub>
 800c5ce:	4631      	mov	r1, r6
 800c5d0:	4681      	mov	r9, r0
 800c5d2:	4658      	mov	r0, fp
 800c5d4:	f7f4 faae 	bl	8000b34 <__addsf3>
 800c5d8:	4601      	mov	r1, r0
 800c5da:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800c5de:	f7f4 fc65 	bl	8000eac <__aeabi_fdiv>
 800c5e2:	4601      	mov	r1, r0
 800c5e4:	9004      	str	r0, [sp, #16]
 800c5e6:	4648      	mov	r0, r9
 800c5e8:	f7f4 fbac 	bl	8000d44 <__aeabi_fmul>
 800c5ec:	9002      	str	r0, [sp, #8]
 800c5ee:	9b02      	ldr	r3, [sp, #8]
 800c5f0:	1076      	asrs	r6, r6, #1
 800c5f2:	f36f 030b 	bfc	r3, #0, #12
 800c5f6:	4698      	mov	r8, r3
 800c5f8:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 800c5fc:	9b01      	ldr	r3, [sp, #4]
 800c5fe:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 800c602:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 800c606:	4631      	mov	r1, r6
 800c608:	4640      	mov	r0, r8
 800c60a:	f7f4 fb9b 	bl	8000d44 <__aeabi_fmul>
 800c60e:	4601      	mov	r1, r0
 800c610:	4648      	mov	r0, r9
 800c612:	f7f4 fa8d 	bl	8000b30 <__aeabi_fsub>
 800c616:	4659      	mov	r1, fp
 800c618:	4681      	mov	r9, r0
 800c61a:	4630      	mov	r0, r6
 800c61c:	f7f4 fa88 	bl	8000b30 <__aeabi_fsub>
 800c620:	4601      	mov	r1, r0
 800c622:	4650      	mov	r0, sl
 800c624:	f7f4 fa84 	bl	8000b30 <__aeabi_fsub>
 800c628:	4641      	mov	r1, r8
 800c62a:	f7f4 fb8b 	bl	8000d44 <__aeabi_fmul>
 800c62e:	4601      	mov	r1, r0
 800c630:	4648      	mov	r0, r9
 800c632:	f7f4 fa7d 	bl	8000b30 <__aeabi_fsub>
 800c636:	9b04      	ldr	r3, [sp, #16]
 800c638:	4619      	mov	r1, r3
 800c63a:	f7f4 fb83 	bl	8000d44 <__aeabi_fmul>
 800c63e:	9902      	ldr	r1, [sp, #8]
 800c640:	4683      	mov	fp, r0
 800c642:	4608      	mov	r0, r1
 800c644:	f7f4 fb7e 	bl	8000d44 <__aeabi_fmul>
 800c648:	4606      	mov	r6, r0
 800c64a:	496c      	ldr	r1, [pc, #432]	@ (800c7fc <__ieee754_powf+0x4c4>)
 800c64c:	f7f4 fb7a 	bl	8000d44 <__aeabi_fmul>
 800c650:	496b      	ldr	r1, [pc, #428]	@ (800c800 <__ieee754_powf+0x4c8>)
 800c652:	f7f4 fa6f 	bl	8000b34 <__addsf3>
 800c656:	4631      	mov	r1, r6
 800c658:	f7f4 fb74 	bl	8000d44 <__aeabi_fmul>
 800c65c:	4969      	ldr	r1, [pc, #420]	@ (800c804 <__ieee754_powf+0x4cc>)
 800c65e:	f7f4 fa69 	bl	8000b34 <__addsf3>
 800c662:	4631      	mov	r1, r6
 800c664:	f7f4 fb6e 	bl	8000d44 <__aeabi_fmul>
 800c668:	4967      	ldr	r1, [pc, #412]	@ (800c808 <__ieee754_powf+0x4d0>)
 800c66a:	f7f4 fa63 	bl	8000b34 <__addsf3>
 800c66e:	4631      	mov	r1, r6
 800c670:	f7f4 fb68 	bl	8000d44 <__aeabi_fmul>
 800c674:	4965      	ldr	r1, [pc, #404]	@ (800c80c <__ieee754_powf+0x4d4>)
 800c676:	f7f4 fa5d 	bl	8000b34 <__addsf3>
 800c67a:	4631      	mov	r1, r6
 800c67c:	f7f4 fb62 	bl	8000d44 <__aeabi_fmul>
 800c680:	4963      	ldr	r1, [pc, #396]	@ (800c810 <__ieee754_powf+0x4d8>)
 800c682:	f7f4 fa57 	bl	8000b34 <__addsf3>
 800c686:	4631      	mov	r1, r6
 800c688:	4681      	mov	r9, r0
 800c68a:	4630      	mov	r0, r6
 800c68c:	f7f4 fb5a 	bl	8000d44 <__aeabi_fmul>
 800c690:	4601      	mov	r1, r0
 800c692:	4648      	mov	r0, r9
 800c694:	f7f4 fb56 	bl	8000d44 <__aeabi_fmul>
 800c698:	4606      	mov	r6, r0
 800c69a:	4641      	mov	r1, r8
 800c69c:	9802      	ldr	r0, [sp, #8]
 800c69e:	f7f4 fa49 	bl	8000b34 <__addsf3>
 800c6a2:	4659      	mov	r1, fp
 800c6a4:	f7f4 fb4e 	bl	8000d44 <__aeabi_fmul>
 800c6a8:	4631      	mov	r1, r6
 800c6aa:	f7f4 fa43 	bl	8000b34 <__addsf3>
 800c6ae:	4641      	mov	r1, r8
 800c6b0:	4681      	mov	r9, r0
 800c6b2:	4640      	mov	r0, r8
 800c6b4:	f7f4 fb46 	bl	8000d44 <__aeabi_fmul>
 800c6b8:	4956      	ldr	r1, [pc, #344]	@ (800c814 <__ieee754_powf+0x4dc>)
 800c6ba:	4682      	mov	sl, r0
 800c6bc:	f7f4 fa3a 	bl	8000b34 <__addsf3>
 800c6c0:	4649      	mov	r1, r9
 800c6c2:	f7f4 fa37 	bl	8000b34 <__addsf3>
 800c6c6:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800c6ca:	f026 060f 	bic.w	r6, r6, #15
 800c6ce:	4631      	mov	r1, r6
 800c6d0:	4640      	mov	r0, r8
 800c6d2:	f7f4 fb37 	bl	8000d44 <__aeabi_fmul>
 800c6d6:	494f      	ldr	r1, [pc, #316]	@ (800c814 <__ieee754_powf+0x4dc>)
 800c6d8:	4680      	mov	r8, r0
 800c6da:	4630      	mov	r0, r6
 800c6dc:	f7f4 fa28 	bl	8000b30 <__aeabi_fsub>
 800c6e0:	4651      	mov	r1, sl
 800c6e2:	f7f4 fa25 	bl	8000b30 <__aeabi_fsub>
 800c6e6:	4601      	mov	r1, r0
 800c6e8:	4648      	mov	r0, r9
 800c6ea:	f7f4 fa21 	bl	8000b30 <__aeabi_fsub>
 800c6ee:	9902      	ldr	r1, [sp, #8]
 800c6f0:	f7f4 fb28 	bl	8000d44 <__aeabi_fmul>
 800c6f4:	4631      	mov	r1, r6
 800c6f6:	4681      	mov	r9, r0
 800c6f8:	4658      	mov	r0, fp
 800c6fa:	f7f4 fb23 	bl	8000d44 <__aeabi_fmul>
 800c6fe:	4601      	mov	r1, r0
 800c700:	4648      	mov	r0, r9
 800c702:	f7f4 fa17 	bl	8000b34 <__addsf3>
 800c706:	4682      	mov	sl, r0
 800c708:	4601      	mov	r1, r0
 800c70a:	4640      	mov	r0, r8
 800c70c:	f7f4 fa12 	bl	8000b34 <__addsf3>
 800c710:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800c714:	f026 060f 	bic.w	r6, r6, #15
 800c718:	4630      	mov	r0, r6
 800c71a:	493f      	ldr	r1, [pc, #252]	@ (800c818 <__ieee754_powf+0x4e0>)
 800c71c:	f7f4 fb12 	bl	8000d44 <__aeabi_fmul>
 800c720:	4641      	mov	r1, r8
 800c722:	4681      	mov	r9, r0
 800c724:	4630      	mov	r0, r6
 800c726:	f7f4 fa03 	bl	8000b30 <__aeabi_fsub>
 800c72a:	4601      	mov	r1, r0
 800c72c:	4650      	mov	r0, sl
 800c72e:	f7f4 f9ff 	bl	8000b30 <__aeabi_fsub>
 800c732:	493a      	ldr	r1, [pc, #232]	@ (800c81c <__ieee754_powf+0x4e4>)
 800c734:	f7f4 fb06 	bl	8000d44 <__aeabi_fmul>
 800c738:	4939      	ldr	r1, [pc, #228]	@ (800c820 <__ieee754_powf+0x4e8>)
 800c73a:	4680      	mov	r8, r0
 800c73c:	4630      	mov	r0, r6
 800c73e:	f7f4 fb01 	bl	8000d44 <__aeabi_fmul>
 800c742:	4601      	mov	r1, r0
 800c744:	4640      	mov	r0, r8
 800c746:	f7f4 f9f5 	bl	8000b34 <__addsf3>
 800c74a:	4b36      	ldr	r3, [pc, #216]	@ (800c824 <__ieee754_powf+0x4ec>)
 800c74c:	9a01      	ldr	r2, [sp, #4]
 800c74e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c752:	f7f4 f9ef 	bl	8000b34 <__addsf3>
 800c756:	9a05      	ldr	r2, [sp, #20]
 800c758:	4606      	mov	r6, r0
 800c75a:	4610      	mov	r0, r2
 800c75c:	f7f4 fa9e 	bl	8000c9c <__aeabi_i2f>
 800c760:	4680      	mov	r8, r0
 800c762:	4b31      	ldr	r3, [pc, #196]	@ (800c828 <__ieee754_powf+0x4f0>)
 800c764:	9a01      	ldr	r2, [sp, #4]
 800c766:	4631      	mov	r1, r6
 800c768:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 800c76c:	4648      	mov	r0, r9
 800c76e:	f7f4 f9e1 	bl	8000b34 <__addsf3>
 800c772:	4651      	mov	r1, sl
 800c774:	f7f4 f9de 	bl	8000b34 <__addsf3>
 800c778:	4641      	mov	r1, r8
 800c77a:	f7f4 f9db 	bl	8000b34 <__addsf3>
 800c77e:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800c782:	f02b 0b0f 	bic.w	fp, fp, #15
 800c786:	4641      	mov	r1, r8
 800c788:	4658      	mov	r0, fp
 800c78a:	f7f4 f9d1 	bl	8000b30 <__aeabi_fsub>
 800c78e:	4651      	mov	r1, sl
 800c790:	f7f4 f9ce 	bl	8000b30 <__aeabi_fsub>
 800c794:	4649      	mov	r1, r9
 800c796:	e6a6      	b.n	800c4e6 <__ieee754_powf+0x1ae>
 800c798:	2200      	movs	r2, #0
 800c79a:	e6fa      	b.n	800c592 <__ieee754_powf+0x25a>
 800c79c:	2301      	movs	r3, #1
 800c79e:	e70b      	b.n	800c5b8 <__ieee754_powf+0x280>
 800c7a0:	d148      	bne.n	800c834 <__ieee754_powf+0x4fc>
 800c7a2:	4922      	ldr	r1, [pc, #136]	@ (800c82c <__ieee754_powf+0x4f4>)
 800c7a4:	4630      	mov	r0, r6
 800c7a6:	f7f4 f9c5 	bl	8000b34 <__addsf3>
 800c7aa:	4639      	mov	r1, r7
 800c7ac:	4681      	mov	r9, r0
 800c7ae:	4620      	mov	r0, r4
 800c7b0:	f7f4 f9be 	bl	8000b30 <__aeabi_fsub>
 800c7b4:	4601      	mov	r1, r0
 800c7b6:	4648      	mov	r0, r9
 800c7b8:	f7f4 fc80 	bl	80010bc <__aeabi_fcmpgt>
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	f47f aec7 	bne.w	800c550 <__ieee754_powf+0x218>
 800c7c2:	2386      	movs	r3, #134	@ 0x86
 800c7c4:	e03b      	b.n	800c83e <__ieee754_powf+0x506>
 800c7c6:	4a1a      	ldr	r2, [pc, #104]	@ (800c830 <__ieee754_powf+0x4f8>)
 800c7c8:	4293      	cmp	r3, r2
 800c7ca:	d907      	bls.n	800c7dc <__ieee754_powf+0x4a4>
 800c7cc:	2100      	movs	r1, #0
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f7f4 fc56 	bl	8001080 <__aeabi_fcmplt>
 800c7d4:	3800      	subs	r0, #0
 800c7d6:	bf18      	it	ne
 800c7d8:	2001      	movne	r0, #1
 800c7da:	e645      	b.n	800c468 <__ieee754_powf+0x130>
 800c7dc:	d12a      	bne.n	800c834 <__ieee754_powf+0x4fc>
 800c7de:	4639      	mov	r1, r7
 800c7e0:	f7f4 f9a6 	bl	8000b30 <__aeabi_fsub>
 800c7e4:	4631      	mov	r1, r6
 800c7e6:	f7f4 fc5f 	bl	80010a8 <__aeabi_fcmpge>
 800c7ea:	2800      	cmp	r0, #0
 800c7ec:	d0e9      	beq.n	800c7c2 <__ieee754_powf+0x48a>
 800c7ee:	e7ed      	b.n	800c7cc <__ieee754_powf+0x494>
 800c7f0:	001cc471 	.word	0x001cc471
 800c7f4:	005db3d6 	.word	0x005db3d6
 800c7f8:	0800d19c 	.word	0x0800d19c
 800c7fc:	3e53f142 	.word	0x3e53f142
 800c800:	3e6c3255 	.word	0x3e6c3255
 800c804:	3e8ba305 	.word	0x3e8ba305
 800c808:	3eaaaaab 	.word	0x3eaaaaab
 800c80c:	3edb6db7 	.word	0x3edb6db7
 800c810:	3f19999a 	.word	0x3f19999a
 800c814:	40400000 	.word	0x40400000
 800c818:	3f763800 	.word	0x3f763800
 800c81c:	3f76384f 	.word	0x3f76384f
 800c820:	369dc3a0 	.word	0x369dc3a0
 800c824:	0800d18c 	.word	0x0800d18c
 800c828:	0800d194 	.word	0x0800d194
 800c82c:	3338aa3c 	.word	0x3338aa3c
 800c830:	43160000 	.word	0x43160000
 800c834:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800c838:	f240 809b 	bls.w	800c972 <__ieee754_powf+0x63a>
 800c83c:	15db      	asrs	r3, r3, #23
 800c83e:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 800c842:	3b7e      	subs	r3, #126	@ 0x7e
 800c844:	411c      	asrs	r4, r3
 800c846:	4444      	add	r4, r8
 800c848:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 800c84c:	4961      	ldr	r1, [pc, #388]	@ (800c9d4 <__ieee754_powf+0x69c>)
 800c84e:	3b7f      	subs	r3, #127	@ 0x7f
 800c850:	4119      	asrs	r1, r3
 800c852:	4021      	ands	r1, r4
 800c854:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800c858:	f1c3 0317 	rsb	r3, r3, #23
 800c85c:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 800c860:	4638      	mov	r0, r7
 800c862:	411c      	asrs	r4, r3
 800c864:	f1b8 0f00 	cmp.w	r8, #0
 800c868:	bfb8      	it	lt
 800c86a:	4264      	neglt	r4, r4
 800c86c:	f7f4 f960 	bl	8000b30 <__aeabi_fsub>
 800c870:	4607      	mov	r7, r0
 800c872:	4631      	mov	r1, r6
 800c874:	4638      	mov	r0, r7
 800c876:	f7f4 f95d 	bl	8000b34 <__addsf3>
 800c87a:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 800c87e:	f028 080f 	bic.w	r8, r8, #15
 800c882:	4640      	mov	r0, r8
 800c884:	4954      	ldr	r1, [pc, #336]	@ (800c9d8 <__ieee754_powf+0x6a0>)
 800c886:	f7f4 fa5d 	bl	8000d44 <__aeabi_fmul>
 800c88a:	4639      	mov	r1, r7
 800c88c:	4681      	mov	r9, r0
 800c88e:	4640      	mov	r0, r8
 800c890:	f7f4 f94e 	bl	8000b30 <__aeabi_fsub>
 800c894:	4601      	mov	r1, r0
 800c896:	4630      	mov	r0, r6
 800c898:	f7f4 f94a 	bl	8000b30 <__aeabi_fsub>
 800c89c:	494f      	ldr	r1, [pc, #316]	@ (800c9dc <__ieee754_powf+0x6a4>)
 800c89e:	f7f4 fa51 	bl	8000d44 <__aeabi_fmul>
 800c8a2:	494f      	ldr	r1, [pc, #316]	@ (800c9e0 <__ieee754_powf+0x6a8>)
 800c8a4:	4606      	mov	r6, r0
 800c8a6:	4640      	mov	r0, r8
 800c8a8:	f7f4 fa4c 	bl	8000d44 <__aeabi_fmul>
 800c8ac:	4601      	mov	r1, r0
 800c8ae:	4630      	mov	r0, r6
 800c8b0:	f7f4 f940 	bl	8000b34 <__addsf3>
 800c8b4:	4607      	mov	r7, r0
 800c8b6:	4601      	mov	r1, r0
 800c8b8:	4648      	mov	r0, r9
 800c8ba:	f7f4 f93b 	bl	8000b34 <__addsf3>
 800c8be:	4649      	mov	r1, r9
 800c8c0:	4606      	mov	r6, r0
 800c8c2:	f7f4 f935 	bl	8000b30 <__aeabi_fsub>
 800c8c6:	4601      	mov	r1, r0
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	f7f4 f931 	bl	8000b30 <__aeabi_fsub>
 800c8ce:	4631      	mov	r1, r6
 800c8d0:	4680      	mov	r8, r0
 800c8d2:	4630      	mov	r0, r6
 800c8d4:	f7f4 fa36 	bl	8000d44 <__aeabi_fmul>
 800c8d8:	4607      	mov	r7, r0
 800c8da:	4942      	ldr	r1, [pc, #264]	@ (800c9e4 <__ieee754_powf+0x6ac>)
 800c8dc:	f7f4 fa32 	bl	8000d44 <__aeabi_fmul>
 800c8e0:	4941      	ldr	r1, [pc, #260]	@ (800c9e8 <__ieee754_powf+0x6b0>)
 800c8e2:	f7f4 f925 	bl	8000b30 <__aeabi_fsub>
 800c8e6:	4639      	mov	r1, r7
 800c8e8:	f7f4 fa2c 	bl	8000d44 <__aeabi_fmul>
 800c8ec:	493f      	ldr	r1, [pc, #252]	@ (800c9ec <__ieee754_powf+0x6b4>)
 800c8ee:	f7f4 f921 	bl	8000b34 <__addsf3>
 800c8f2:	4639      	mov	r1, r7
 800c8f4:	f7f4 fa26 	bl	8000d44 <__aeabi_fmul>
 800c8f8:	493d      	ldr	r1, [pc, #244]	@ (800c9f0 <__ieee754_powf+0x6b8>)
 800c8fa:	f7f4 f919 	bl	8000b30 <__aeabi_fsub>
 800c8fe:	4639      	mov	r1, r7
 800c900:	f7f4 fa20 	bl	8000d44 <__aeabi_fmul>
 800c904:	493b      	ldr	r1, [pc, #236]	@ (800c9f4 <__ieee754_powf+0x6bc>)
 800c906:	f7f4 f915 	bl	8000b34 <__addsf3>
 800c90a:	4639      	mov	r1, r7
 800c90c:	f7f4 fa1a 	bl	8000d44 <__aeabi_fmul>
 800c910:	4601      	mov	r1, r0
 800c912:	4630      	mov	r0, r6
 800c914:	f7f4 f90c 	bl	8000b30 <__aeabi_fsub>
 800c918:	4607      	mov	r7, r0
 800c91a:	4601      	mov	r1, r0
 800c91c:	4630      	mov	r0, r6
 800c91e:	f7f4 fa11 	bl	8000d44 <__aeabi_fmul>
 800c922:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800c926:	4681      	mov	r9, r0
 800c928:	4638      	mov	r0, r7
 800c92a:	f7f4 f901 	bl	8000b30 <__aeabi_fsub>
 800c92e:	4601      	mov	r1, r0
 800c930:	4648      	mov	r0, r9
 800c932:	f7f4 fabb 	bl	8000eac <__aeabi_fdiv>
 800c936:	4641      	mov	r1, r8
 800c938:	4607      	mov	r7, r0
 800c93a:	4630      	mov	r0, r6
 800c93c:	f7f4 fa02 	bl	8000d44 <__aeabi_fmul>
 800c940:	4641      	mov	r1, r8
 800c942:	f7f4 f8f7 	bl	8000b34 <__addsf3>
 800c946:	4601      	mov	r1, r0
 800c948:	4638      	mov	r0, r7
 800c94a:	f7f4 f8f1 	bl	8000b30 <__aeabi_fsub>
 800c94e:	4631      	mov	r1, r6
 800c950:	f7f4 f8ee 	bl	8000b30 <__aeabi_fsub>
 800c954:	4601      	mov	r1, r0
 800c956:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800c95a:	f7f4 f8e9 	bl	8000b30 <__aeabi_fsub>
 800c95e:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800c962:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c966:	da06      	bge.n	800c976 <__ieee754_powf+0x63e>
 800c968:	4621      	mov	r1, r4
 800c96a:	f000 f955 	bl	800cc18 <scalbnf>
 800c96e:	4629      	mov	r1, r5
 800c970:	e549      	b.n	800c406 <__ieee754_powf+0xce>
 800c972:	2400      	movs	r4, #0
 800c974:	e77d      	b.n	800c872 <__ieee754_powf+0x53a>
 800c976:	4618      	mov	r0, r3
 800c978:	e7f9      	b.n	800c96e <__ieee754_powf+0x636>
 800c97a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800c97e:	e536      	b.n	800c3ee <__ieee754_powf+0xb6>
 800c980:	4639      	mov	r1, r7
 800c982:	e534      	b.n	800c3ee <__ieee754_powf+0xb6>
 800c984:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800c988:	f43f ad23 	beq.w	800c3d2 <__ieee754_powf+0x9a>
 800c98c:	2502      	movs	r5, #2
 800c98e:	4648      	mov	r0, r9
 800c990:	f000 f93e 	bl	800cc10 <fabsf>
 800c994:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800c998:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800c99c:	46c2      	mov	sl, r8
 800c99e:	4601      	mov	r1, r0
 800c9a0:	d003      	beq.n	800c9aa <__ieee754_powf+0x672>
 800c9a2:	f1b8 0f00 	cmp.w	r8, #0
 800c9a6:	f47f ad43 	bne.w	800c430 <__ieee754_powf+0xf8>
 800c9aa:	2c00      	cmp	r4, #0
 800c9ac:	da04      	bge.n	800c9b8 <__ieee754_powf+0x680>
 800c9ae:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800c9b2:	f7f4 fa7b 	bl	8000eac <__aeabi_fdiv>
 800c9b6:	4601      	mov	r1, r0
 800c9b8:	2e00      	cmp	r6, #0
 800c9ba:	f6bf ad18 	bge.w	800c3ee <__ieee754_powf+0xb6>
 800c9be:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800c9c2:	ea58 0805 	orrs.w	r8, r8, r5
 800c9c6:	f47f ad2e 	bne.w	800c426 <__ieee754_powf+0xee>
 800c9ca:	4608      	mov	r0, r1
 800c9cc:	f7f4 f8b0 	bl	8000b30 <__aeabi_fsub>
 800c9d0:	4601      	mov	r1, r0
 800c9d2:	e4f8      	b.n	800c3c6 <__ieee754_powf+0x8e>
 800c9d4:	ff800000 	.word	0xff800000
 800c9d8:	3f317200 	.word	0x3f317200
 800c9dc:	3f317218 	.word	0x3f317218
 800c9e0:	35bfbe8c 	.word	0x35bfbe8c
 800c9e4:	3331bb4c 	.word	0x3331bb4c
 800c9e8:	35ddea0e 	.word	0x35ddea0e
 800c9ec:	388ab355 	.word	0x388ab355
 800c9f0:	3b360b61 	.word	0x3b360b61
 800c9f4:	3e2aaaab 	.word	0x3e2aaaab

0800c9f8 <atanf>:
 800c9f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9fc:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800ca00:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 800ca04:	4604      	mov	r4, r0
 800ca06:	4680      	mov	r8, r0
 800ca08:	d30e      	bcc.n	800ca28 <atanf+0x30>
 800ca0a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800ca0e:	d904      	bls.n	800ca1a <atanf+0x22>
 800ca10:	4601      	mov	r1, r0
 800ca12:	f7f4 f88f 	bl	8000b34 <__addsf3>
 800ca16:	4604      	mov	r4, r0
 800ca18:	e003      	b.n	800ca22 <atanf+0x2a>
 800ca1a:	2800      	cmp	r0, #0
 800ca1c:	f340 80ce 	ble.w	800cbbc <atanf+0x1c4>
 800ca20:	4c67      	ldr	r4, [pc, #412]	@ (800cbc0 <atanf+0x1c8>)
 800ca22:	4620      	mov	r0, r4
 800ca24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca28:	4b66      	ldr	r3, [pc, #408]	@ (800cbc4 <atanf+0x1cc>)
 800ca2a:	429d      	cmp	r5, r3
 800ca2c:	d80e      	bhi.n	800ca4c <atanf+0x54>
 800ca2e:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 800ca32:	d208      	bcs.n	800ca46 <atanf+0x4e>
 800ca34:	4964      	ldr	r1, [pc, #400]	@ (800cbc8 <atanf+0x1d0>)
 800ca36:	f7f4 f87d 	bl	8000b34 <__addsf3>
 800ca3a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800ca3e:	f7f4 fb3d 	bl	80010bc <__aeabi_fcmpgt>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	d1ed      	bne.n	800ca22 <atanf+0x2a>
 800ca46:	f04f 36ff 	mov.w	r6, #4294967295
 800ca4a:	e01c      	b.n	800ca86 <atanf+0x8e>
 800ca4c:	f000 f8e0 	bl	800cc10 <fabsf>
 800ca50:	4b5e      	ldr	r3, [pc, #376]	@ (800cbcc <atanf+0x1d4>)
 800ca52:	4604      	mov	r4, r0
 800ca54:	429d      	cmp	r5, r3
 800ca56:	d87c      	bhi.n	800cb52 <atanf+0x15a>
 800ca58:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ca5c:	429d      	cmp	r5, r3
 800ca5e:	d867      	bhi.n	800cb30 <atanf+0x138>
 800ca60:	4601      	mov	r1, r0
 800ca62:	f7f4 f867 	bl	8000b34 <__addsf3>
 800ca66:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800ca6a:	f7f4 f861 	bl	8000b30 <__aeabi_fsub>
 800ca6e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800ca72:	4605      	mov	r5, r0
 800ca74:	4620      	mov	r0, r4
 800ca76:	f7f4 f85d 	bl	8000b34 <__addsf3>
 800ca7a:	4601      	mov	r1, r0
 800ca7c:	4628      	mov	r0, r5
 800ca7e:	f7f4 fa15 	bl	8000eac <__aeabi_fdiv>
 800ca82:	2600      	movs	r6, #0
 800ca84:	4604      	mov	r4, r0
 800ca86:	4621      	mov	r1, r4
 800ca88:	4620      	mov	r0, r4
 800ca8a:	f7f4 f95b 	bl	8000d44 <__aeabi_fmul>
 800ca8e:	4601      	mov	r1, r0
 800ca90:	4607      	mov	r7, r0
 800ca92:	f7f4 f957 	bl	8000d44 <__aeabi_fmul>
 800ca96:	4605      	mov	r5, r0
 800ca98:	494d      	ldr	r1, [pc, #308]	@ (800cbd0 <atanf+0x1d8>)
 800ca9a:	f7f4 f953 	bl	8000d44 <__aeabi_fmul>
 800ca9e:	494d      	ldr	r1, [pc, #308]	@ (800cbd4 <atanf+0x1dc>)
 800caa0:	f7f4 f848 	bl	8000b34 <__addsf3>
 800caa4:	4629      	mov	r1, r5
 800caa6:	f7f4 f94d 	bl	8000d44 <__aeabi_fmul>
 800caaa:	494b      	ldr	r1, [pc, #300]	@ (800cbd8 <atanf+0x1e0>)
 800caac:	f7f4 f842 	bl	8000b34 <__addsf3>
 800cab0:	4629      	mov	r1, r5
 800cab2:	f7f4 f947 	bl	8000d44 <__aeabi_fmul>
 800cab6:	4949      	ldr	r1, [pc, #292]	@ (800cbdc <atanf+0x1e4>)
 800cab8:	f7f4 f83c 	bl	8000b34 <__addsf3>
 800cabc:	4629      	mov	r1, r5
 800cabe:	f7f4 f941 	bl	8000d44 <__aeabi_fmul>
 800cac2:	4947      	ldr	r1, [pc, #284]	@ (800cbe0 <atanf+0x1e8>)
 800cac4:	f7f4 f836 	bl	8000b34 <__addsf3>
 800cac8:	4629      	mov	r1, r5
 800caca:	f7f4 f93b 	bl	8000d44 <__aeabi_fmul>
 800cace:	4945      	ldr	r1, [pc, #276]	@ (800cbe4 <atanf+0x1ec>)
 800cad0:	f7f4 f830 	bl	8000b34 <__addsf3>
 800cad4:	4639      	mov	r1, r7
 800cad6:	f7f4 f935 	bl	8000d44 <__aeabi_fmul>
 800cada:	4943      	ldr	r1, [pc, #268]	@ (800cbe8 <atanf+0x1f0>)
 800cadc:	4607      	mov	r7, r0
 800cade:	4628      	mov	r0, r5
 800cae0:	f7f4 f930 	bl	8000d44 <__aeabi_fmul>
 800cae4:	4941      	ldr	r1, [pc, #260]	@ (800cbec <atanf+0x1f4>)
 800cae6:	f7f4 f823 	bl	8000b30 <__aeabi_fsub>
 800caea:	4629      	mov	r1, r5
 800caec:	f7f4 f92a 	bl	8000d44 <__aeabi_fmul>
 800caf0:	493f      	ldr	r1, [pc, #252]	@ (800cbf0 <atanf+0x1f8>)
 800caf2:	f7f4 f81d 	bl	8000b30 <__aeabi_fsub>
 800caf6:	4629      	mov	r1, r5
 800caf8:	f7f4 f924 	bl	8000d44 <__aeabi_fmul>
 800cafc:	493d      	ldr	r1, [pc, #244]	@ (800cbf4 <atanf+0x1fc>)
 800cafe:	f7f4 f817 	bl	8000b30 <__aeabi_fsub>
 800cb02:	4629      	mov	r1, r5
 800cb04:	f7f4 f91e 	bl	8000d44 <__aeabi_fmul>
 800cb08:	493b      	ldr	r1, [pc, #236]	@ (800cbf8 <atanf+0x200>)
 800cb0a:	f7f4 f811 	bl	8000b30 <__aeabi_fsub>
 800cb0e:	4629      	mov	r1, r5
 800cb10:	f7f4 f918 	bl	8000d44 <__aeabi_fmul>
 800cb14:	4601      	mov	r1, r0
 800cb16:	4638      	mov	r0, r7
 800cb18:	f7f4 f80c 	bl	8000b34 <__addsf3>
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	f7f4 f911 	bl	8000d44 <__aeabi_fmul>
 800cb22:	1c73      	adds	r3, r6, #1
 800cb24:	4601      	mov	r1, r0
 800cb26:	d133      	bne.n	800cb90 <atanf+0x198>
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f7f4 f801 	bl	8000b30 <__aeabi_fsub>
 800cb2e:	e772      	b.n	800ca16 <atanf+0x1e>
 800cb30:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800cb34:	f7f3 fffc 	bl	8000b30 <__aeabi_fsub>
 800cb38:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800cb3c:	4605      	mov	r5, r0
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f7f3 fff8 	bl	8000b34 <__addsf3>
 800cb44:	4601      	mov	r1, r0
 800cb46:	4628      	mov	r0, r5
 800cb48:	f7f4 f9b0 	bl	8000eac <__aeabi_fdiv>
 800cb4c:	2601      	movs	r6, #1
 800cb4e:	4604      	mov	r4, r0
 800cb50:	e799      	b.n	800ca86 <atanf+0x8e>
 800cb52:	4b2a      	ldr	r3, [pc, #168]	@ (800cbfc <atanf+0x204>)
 800cb54:	429d      	cmp	r5, r3
 800cb56:	d814      	bhi.n	800cb82 <atanf+0x18a>
 800cb58:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800cb5c:	f7f3 ffe8 	bl	8000b30 <__aeabi_fsub>
 800cb60:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800cb64:	4605      	mov	r5, r0
 800cb66:	4620      	mov	r0, r4
 800cb68:	f7f4 f8ec 	bl	8000d44 <__aeabi_fmul>
 800cb6c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800cb70:	f7f3 ffe0 	bl	8000b34 <__addsf3>
 800cb74:	4601      	mov	r1, r0
 800cb76:	4628      	mov	r0, r5
 800cb78:	f7f4 f998 	bl	8000eac <__aeabi_fdiv>
 800cb7c:	2602      	movs	r6, #2
 800cb7e:	4604      	mov	r4, r0
 800cb80:	e781      	b.n	800ca86 <atanf+0x8e>
 800cb82:	4601      	mov	r1, r0
 800cb84:	481e      	ldr	r0, [pc, #120]	@ (800cc00 <atanf+0x208>)
 800cb86:	f7f4 f991 	bl	8000eac <__aeabi_fdiv>
 800cb8a:	2603      	movs	r6, #3
 800cb8c:	4604      	mov	r4, r0
 800cb8e:	e77a      	b.n	800ca86 <atanf+0x8e>
 800cb90:	4b1c      	ldr	r3, [pc, #112]	@ (800cc04 <atanf+0x20c>)
 800cb92:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800cb96:	f7f3 ffcb 	bl	8000b30 <__aeabi_fsub>
 800cb9a:	4621      	mov	r1, r4
 800cb9c:	f7f3 ffc8 	bl	8000b30 <__aeabi_fsub>
 800cba0:	4b19      	ldr	r3, [pc, #100]	@ (800cc08 <atanf+0x210>)
 800cba2:	4601      	mov	r1, r0
 800cba4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cba8:	f7f3 ffc2 	bl	8000b30 <__aeabi_fsub>
 800cbac:	f1b8 0f00 	cmp.w	r8, #0
 800cbb0:	4604      	mov	r4, r0
 800cbb2:	f6bf af36 	bge.w	800ca22 <atanf+0x2a>
 800cbb6:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800cbba:	e732      	b.n	800ca22 <atanf+0x2a>
 800cbbc:	4c13      	ldr	r4, [pc, #76]	@ (800cc0c <atanf+0x214>)
 800cbbe:	e730      	b.n	800ca22 <atanf+0x2a>
 800cbc0:	3fc90fdb 	.word	0x3fc90fdb
 800cbc4:	3edfffff 	.word	0x3edfffff
 800cbc8:	7149f2ca 	.word	0x7149f2ca
 800cbcc:	3f97ffff 	.word	0x3f97ffff
 800cbd0:	3c8569d7 	.word	0x3c8569d7
 800cbd4:	3d4bda59 	.word	0x3d4bda59
 800cbd8:	3d886b35 	.word	0x3d886b35
 800cbdc:	3dba2e6e 	.word	0x3dba2e6e
 800cbe0:	3e124925 	.word	0x3e124925
 800cbe4:	3eaaaaab 	.word	0x3eaaaaab
 800cbe8:	bd15a221 	.word	0xbd15a221
 800cbec:	3d6ef16b 	.word	0x3d6ef16b
 800cbf0:	3d9d8795 	.word	0x3d9d8795
 800cbf4:	3de38e38 	.word	0x3de38e38
 800cbf8:	3e4ccccd 	.word	0x3e4ccccd
 800cbfc:	401bffff 	.word	0x401bffff
 800cc00:	bf800000 	.word	0xbf800000
 800cc04:	0800d1a4 	.word	0x0800d1a4
 800cc08:	0800d1b4 	.word	0x0800d1b4
 800cc0c:	bfc90fdb 	.word	0xbfc90fdb

0800cc10 <fabsf>:
 800cc10:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800cc14:	4770      	bx	lr
	...

0800cc18 <scalbnf>:
 800cc18:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800cc1c:	b538      	push	{r3, r4, r5, lr}
 800cc1e:	4603      	mov	r3, r0
 800cc20:	460d      	mov	r5, r1
 800cc22:	4604      	mov	r4, r0
 800cc24:	d02e      	beq.n	800cc84 <scalbnf+0x6c>
 800cc26:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800cc2a:	d304      	bcc.n	800cc36 <scalbnf+0x1e>
 800cc2c:	4601      	mov	r1, r0
 800cc2e:	f7f3 ff81 	bl	8000b34 <__addsf3>
 800cc32:	4603      	mov	r3, r0
 800cc34:	e026      	b.n	800cc84 <scalbnf+0x6c>
 800cc36:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800cc3a:	d118      	bne.n	800cc6e <scalbnf+0x56>
 800cc3c:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800cc40:	f7f4 f880 	bl	8000d44 <__aeabi_fmul>
 800cc44:	4a17      	ldr	r2, [pc, #92]	@ (800cca4 <scalbnf+0x8c>)
 800cc46:	4603      	mov	r3, r0
 800cc48:	4295      	cmp	r5, r2
 800cc4a:	db0c      	blt.n	800cc66 <scalbnf+0x4e>
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800cc52:	3a19      	subs	r2, #25
 800cc54:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800cc58:	428d      	cmp	r5, r1
 800cc5a:	dd0a      	ble.n	800cc72 <scalbnf+0x5a>
 800cc5c:	4912      	ldr	r1, [pc, #72]	@ (800cca8 <scalbnf+0x90>)
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f361 001e 	bfi	r0, r1, #0, #31
 800cc64:	e000      	b.n	800cc68 <scalbnf+0x50>
 800cc66:	4911      	ldr	r1, [pc, #68]	@ (800ccac <scalbnf+0x94>)
 800cc68:	f7f4 f86c 	bl	8000d44 <__aeabi_fmul>
 800cc6c:	e7e1      	b.n	800cc32 <scalbnf+0x1a>
 800cc6e:	0dd2      	lsrs	r2, r2, #23
 800cc70:	e7f0      	b.n	800cc54 <scalbnf+0x3c>
 800cc72:	1951      	adds	r1, r2, r5
 800cc74:	29fe      	cmp	r1, #254	@ 0xfe
 800cc76:	dcf1      	bgt.n	800cc5c <scalbnf+0x44>
 800cc78:	2900      	cmp	r1, #0
 800cc7a:	dd05      	ble.n	800cc88 <scalbnf+0x70>
 800cc7c:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800cc80:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800cc84:	4618      	mov	r0, r3
 800cc86:	bd38      	pop	{r3, r4, r5, pc}
 800cc88:	f111 0f16 	cmn.w	r1, #22
 800cc8c:	da01      	bge.n	800cc92 <scalbnf+0x7a>
 800cc8e:	4907      	ldr	r1, [pc, #28]	@ (800ccac <scalbnf+0x94>)
 800cc90:	e7e5      	b.n	800cc5e <scalbnf+0x46>
 800cc92:	f101 0019 	add.w	r0, r1, #25
 800cc96:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800cc9a:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800cc9e:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800cca2:	e7e1      	b.n	800cc68 <scalbnf+0x50>
 800cca4:	ffff3cb0 	.word	0xffff3cb0
 800cca8:	7149f2ca 	.word	0x7149f2ca
 800ccac:	0da24260 	.word	0x0da24260

0800ccb0 <with_errnof>:
 800ccb0:	b538      	push	{r3, r4, r5, lr}
 800ccb2:	4604      	mov	r4, r0
 800ccb4:	460d      	mov	r5, r1
 800ccb6:	f7fd f94f 	bl	8009f58 <__errno>
 800ccba:	6005      	str	r5, [r0, #0]
 800ccbc:	4620      	mov	r0, r4
 800ccbe:	bd38      	pop	{r3, r4, r5, pc}

0800ccc0 <xflowf>:
 800ccc0:	b508      	push	{r3, lr}
 800ccc2:	b140      	cbz	r0, 800ccd6 <xflowf+0x16>
 800ccc4:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800ccc8:	f7f4 f83c 	bl	8000d44 <__aeabi_fmul>
 800cccc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ccd0:	2122      	movs	r1, #34	@ 0x22
 800ccd2:	f7ff bfed 	b.w	800ccb0 <with_errnof>
 800ccd6:	4608      	mov	r0, r1
 800ccd8:	e7f6      	b.n	800ccc8 <xflowf+0x8>

0800ccda <__math_uflowf>:
 800ccda:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800ccde:	f7ff bfef 	b.w	800ccc0 <xflowf>

0800cce2 <__math_oflowf>:
 800cce2:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800cce6:	f7ff bfeb 	b.w	800ccc0 <xflowf>
	...

0800ccec <_init>:
 800ccec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccee:	bf00      	nop
 800ccf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccf2:	bc08      	pop	{r3}
 800ccf4:	469e      	mov	lr, r3
 800ccf6:	4770      	bx	lr

0800ccf8 <_fini>:
 800ccf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccfa:	bf00      	nop
 800ccfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccfe:	bc08      	pop	{r3}
 800cd00:	469e      	mov	lr, r3
 800cd02:	4770      	bx	lr
