<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="15,993.801 ns"></ZoomStartTime>
      <ZoomEndTime time="16,069.502 ns"></ZoomEndTime>
      <Cursor1Time time="16,043.402 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="231"></NameColumnWidth>
      <ValueColumnWidth column_width="131"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="47" />
   <wave_markers>
      <marker label="" time="16033505" />
   </wave_markers>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/nReset">
      <obj_property name="ElementShortName">nReset</obj_property>
      <obj_property name="ObjectShortName">nReset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_valid">
      <obj_property name="ElementShortName">iBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_ready">
      <obj_property name="ElementShortName">iBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_payload_pc">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_valid">
      <obj_property name="ElementShortName">iBus_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_error">
      <obj_property name="ElementShortName">iBus_rsp_payload_error</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_inst">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_valid">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_wr">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_address">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_data">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_size">
      <obj_property name="ElementShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_size[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_ready">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_error">
      <obj_property name="ElementShortName">dBus_rsp_error</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_data">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_cmd_valid_i">
      <obj_property name="ElementShortName">port_cmd_valid_i[0:1]</obj_property>
      <obj_property name="ObjectShortName">port_cmd_valid_i[0:1]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_cmd_addr_i">
      <obj_property name="ElementShortName">port_cmd_addr_i[0:1][31:0]</obj_property>
      <obj_property name="ObjectShortName">port_cmd_addr_i[0:1][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_cmd_ready_o">
      <obj_property name="ElementShortName">port_cmd_ready_o[0:1]</obj_property>
      <obj_property name="ObjectShortName">port_cmd_ready_o[0:1]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_cmd_write_mask_i">
      <obj_property name="ElementShortName">port_cmd_write_mask_i[0:1][15:0]</obj_property>
      <obj_property name="ObjectShortName">port_cmd_write_mask_i[0:1][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_cmd_write_data_i">
      <obj_property name="ElementShortName">port_cmd_write_data_i[0:1][127:0]</obj_property>
      <obj_property name="ObjectShortName">port_cmd_write_data_i[0:1][127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_rsp_valid_o">
      <obj_property name="ElementShortName">port_rsp_valid_o[0:1]</obj_property>
      <obj_property name="ObjectShortName">port_rsp_valid_o[0:1]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/port_rsp_read_data_o">
      <obj_property name="ElementShortName">port_rsp_read_data_o[0:1][127:0]</obj_property>
      <obj_property name="ObjectShortName">port_rsp_read_data_o[0:1][127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/command_state">
      <obj_property name="ElementShortName">command_state[31:0]</obj_property>
      <obj_property name="ObjectShortName">command_state[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/command_state_next">
      <obj_property name="ElementShortName">command_state_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">command_state_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/active_port">
      <obj_property name="ElementShortName">active_port[0:0]</obj_property>
      <obj_property name="ObjectShortName">active_port[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/active_command">
      <obj_property name="ElementShortName">active_command</obj_property>
      <obj_property name="ObjectShortName">active_command</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/md_addr">
      <obj_property name="ElementShortName">md_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">md_addr[10:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/md_dout">
      <obj_property name="ElementShortName">md_dout</obj_property>
      <obj_property name="ObjectShortName">md_dout</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/md_din">
      <obj_property name="ElementShortName">md_din</obj_property>
      <obj_property name="ObjectShortName">md_din</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/cache_port_addr">
      <obj_property name="ElementShortName">cache_port_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">cache_port_addr[10:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/cache_port_din">
      <obj_property name="ElementShortName">cache_port_din[127:0]</obj_property>
      <obj_property name="ObjectShortName">cache_port_din[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/cache_port_enable">
      <obj_property name="ElementShortName">cache_port_enable</obj_property>
      <obj_property name="ObjectShortName">cache_port_enable</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/cache_port_we">
      <obj_property name="ElementShortName">cache_port_we[15:0]</obj_property>
      <obj_property name="ObjectShortName">cache_port_we[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/cache_mem_addr">
      <obj_property name="ElementShortName">cache_mem_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">cache_mem_addr[10:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/cache_mem_din">
      <obj_property name="ElementShortName">cache_mem_din[127:0]</obj_property>
      <obj_property name="ObjectShortName">cache_mem_din[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/cache_mem_enable">
      <obj_property name="ElementShortName">cache_mem_enable</obj_property>
      <obj_property name="ObjectShortName">cache_mem_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/cache_mem_we">
      <obj_property name="ElementShortName">cache_mem_we</obj_property>
      <obj_property name="ObjectShortName">cache_mem_we</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/\port_state[0].pending ">
      <obj_property name="ElementShortName">\port_state[0].pending </obj_property>
      <obj_property name="ObjectShortName">\port_state[0].pending </obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/\port_state[0].prev_pending ">
      <obj_property name="ElementShortName">\port_state[0].prev_pending </obj_property>
      <obj_property name="ObjectShortName">\port_state[0].prev_pending </obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/\port_state[0].next_active ">
      <obj_property name="ElementShortName">\port_state[0].next_active [0:0]</obj_property>
      <obj_property name="ObjectShortName">\port_state[0].next_active [0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/\port_state[0].active_port ">
      <obj_property name="ElementShortName">\port_state[0].active_port [0:0]</obj_property>
      <obj_property name="ObjectShortName">\port_state[0].active_port [0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/\port_state[1].pending ">
      <obj_property name="ElementShortName">\port_state[1].pending </obj_property>
      <obj_property name="ObjectShortName">\port_state[1].pending </obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/cache/\port_state[1].prev_pending ">
      <obj_property name="ElementShortName">\port_state[1].prev_pending </obj_property>
      <obj_property name="ObjectShortName">\port_state[1].prev_pending </obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/\port_state[1].next_active ">
      <obj_property name="ElementShortName">\port_state[1].next_active [0:0]</obj_property>
      <obj_property name="ObjectShortName">\port_state[1].next_active [0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/cache/\port_state[1].active_port ">
      <obj_property name="ElementShortName">\port_state[1].active_port [0:0]</obj_property>
      <obj_property name="ObjectShortName">\port_state[1].active_port [0:0]</obj_property>
   </wvobject>
</wave_config>
