<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDECCDATA2REGBUS</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDECCDATA2REGBUS</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p.html">Component : ALT_ECC_HMC_OCP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>ECC of data from RAM will be written to register</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> </td></tr>
<tr>
<td align="left">[23:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e860c6d4f8d127660b25684a3170255"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS"></a></p>
<p>ECC of data [63:0] from RAM which will be written to register.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8ac04439986eb88bbe0b5baeb40f844f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga8ac04439986eb88bbe0b5baeb40f844f">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ac04439986eb88bbe0b5baeb40f844f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d65aac3ca882fee22b2e2f73713b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga84d65aac3ca882fee22b2e2f73713b09">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga84d65aac3ca882fee22b2e2f73713b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b588b4ef44610e4768e8f5008ba5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gac5b588b4ef44610e4768e8f5008ba5e9">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac5b588b4ef44610e4768e8f5008ba5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e88da5f0709716753601cab3392b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gad2e88da5f0709716753601cab3392b68">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gad2e88da5f0709716753601cab3392b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd97b7655ed9adbb661a8b6be6df7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga3fd97b7655ed9adbb661a8b6be6df7c2">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga3fd97b7655ed9adbb661a8b6be6df7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16eb98a19a4d74d1251476f2dc34c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gaf16eb98a19a4d74d1251476f2dc34c54">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf16eb98a19a4d74d1251476f2dc34c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048d44d4d4a10c1d86985cde2c5f32f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga048d44d4d4a10c1d86985cde2c5f32f5">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga048d44d4d4a10c1d86985cde2c5f32f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0899c20b24c6b8c53c3fbe429d4515b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga0899c20b24c6b8c53c3fbe429d4515b2">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:ga0899c20b24c6b8c53c3fbe429d4515b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp217a6e69c080911f89b4832d505aa327"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS"></a></p>
<p>ECC of data [127:64] from RAM which will be written to register.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga322d407965d39c045bc2e8cb060f6bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga322d407965d39c045bc2e8cb060f6bdd">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga322d407965d39c045bc2e8cb060f6bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8415a2ccb9b8dc33a6023c9fb4cb8dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga8415a2ccb9b8dc33a6023c9fb4cb8dfc">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8415a2ccb9b8dc33a6023c9fb4cb8dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79481eee5a0150ace6508510472149b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gab79481eee5a0150ace6508510472149b">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab79481eee5a0150ace6508510472149b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3789cac0d31d08b8b82fd4f9312caf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gae3789cac0d31d08b8b82fd4f9312caf3">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:gae3789cac0d31d08b8b82fd4f9312caf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a19f5c73dc300a712bd6816dbec208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga40a19f5c73dc300a712bd6816dbec208">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff00ff</td></tr>
<tr class="separator:ga40a19f5c73dc300a712bd6816dbec208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afb7798d29e3538b1eacce985ff01dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga3afb7798d29e3538b1eacce985ff01dd">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3afb7798d29e3538b1eacce985ff01dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fdbe0f4e368d1267d7dd773d323a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gae1fdbe0f4e368d1267d7dd773d323a1b">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae1fdbe0f4e368d1267d7dd773d323a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce70634d65995245e6bf6958dac44fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga8ce70634d65995245e6bf6958dac44fc">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td></tr>
<tr class="separator:ga8ce70634d65995245e6bf6958dac44fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3664f5bc6e80f32ecc728d5855eb9ae4"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS"></a></p>
<p>ECC of data [191:128] from RAM which will be written to register.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga01a6c4ffa7e43ace7005a019de01fc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga01a6c4ffa7e43ace7005a019de01fc69">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga01a6c4ffa7e43ace7005a019de01fc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87046d49b7428c495a359d7ff6954a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gad87046d49b7428c495a359d7ff6954a8">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gad87046d49b7428c495a359d7ff6954a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287096194ace6d49bd6777ab254e4890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga287096194ace6d49bd6777ab254e4890">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga287096194ace6d49bd6777ab254e4890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e5235614fbeb9fa136b0e6274ade75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga24e5235614fbeb9fa136b0e6274ade75">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x00ff0000</td></tr>
<tr class="separator:ga24e5235614fbeb9fa136b0e6274ade75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855da26ff863f3f7ba34e7c1678ba9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga855da26ff863f3f7ba34e7c1678ba9aa">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff00ffff</td></tr>
<tr class="separator:ga855da26ff863f3f7ba34e7c1678ba9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751503bc89178510d19bb5ce6e124a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga751503bc89178510d19bb5ce6e124a0a">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga751503bc89178510d19bb5ce6e124a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5f4d17d61bd7c3a3db1b00feb8e783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gafb5f4d17d61bd7c3a3db1b00feb8e783">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gafb5f4d17d61bd7c3a3db1b00feb8e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3b3378369cac387d13f19a73c2b27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga2f3b3378369cac387d13f19a73c2b27b">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td></tr>
<tr class="separator:ga2f3b3378369cac387d13f19a73c2b27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb30a634ea52baf850375a35b1b21ccb7"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS"></a></p>
<p>ECC of data [255:192] from RAM which will be written to register.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad27e57242ace53840d69347611b90fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gad27e57242ace53840d69347611b90fad">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad27e57242ace53840d69347611b90fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9299485e3d6ed6759b15d0379f0690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga5d9299485e3d6ed6759b15d0379f0690">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga5d9299485e3d6ed6759b15d0379f0690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1175c9ec99017a9541ca8c40ab0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga54e1175c9ec99017a9541ca8c40ab0de">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga54e1175c9ec99017a9541ca8c40ab0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702475cdd7cd78c10c55982250e2f87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga702475cdd7cd78c10c55982250e2f87c">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_SET_MSK</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="separator:ga702475cdd7cd78c10c55982250e2f87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3bd9e3cd0244544851ae9bee875033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga8a3bd9e3cd0244544851ae9bee875033">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x00ffffff</td></tr>
<tr class="separator:ga8a3bd9e3cd0244544851ae9bee875033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f91d4c1a0ce9e5ab8c5d5b36ded803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gab3f91d4c1a0ce9e5ab8c5d5b36ded803">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab3f91d4c1a0ce9e5ab8c5d5b36ded803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbffe3b659470170dfd8cba64281d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#gadbbffe3b659470170dfd8cba64281d52">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gadbbffe3b659470170dfd8cba64281d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488f5b89a42fef1645b28d06a29a5646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga488f5b89a42fef1645b28d06a29a5646">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td></tr>
<tr class="separator:ga488f5b89a42fef1645b28d06a29a5646"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5393ecb689e3c5df01695528f2cd1c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga5393ecb689e3c5df01695528f2cd1c29">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5393ecb689e3c5df01695528f2cd1c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6964d3cfcfaefcd0e2666b0d8cddbb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga6964d3cfcfaefcd0e2666b0d8cddbb1e">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_OFST</a>&#160;&#160;&#160;0x148</td></tr>
<tr class="separator:ga6964d3cfcfaefcd0e2666b0d8cddbb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6d356fe5766e6aa5ba294c262bea326f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga6d356fe5766e6aa5ba294c262bea326f">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_t</a></td></tr>
<tr class="separator:ga6d356fe5766e6aa5ba294c262bea326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s" id="struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a654db5f7d85d32f38c24c0458dc8f809"></a>uint32_t</td>
<td class="fieldname">
ECC0BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec3774debb2414a3c3d0400fdfe3257a"></a>uint32_t</td>
<td class="fieldname">
ECC1BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac6aa7b20fa6df7d6b3ec5ae5ccb960cf"></a>uint32_t</td>
<td class="fieldname">
ECC2BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a342d1206039c7e25fc8f2af6da784585"></a>uint32_t</td>
<td class="fieldname">
ECC3BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga8ac04439986eb88bbe0b5baeb40f844f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84d65aac3ca882fee22b2e2f73713b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5b588b4ef44610e4768e8f5008ba5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad2e88da5f0709716753601cab3392b68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3fd97b7655ed9adbb661a8b6be6df7c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf16eb98a19a4d74d1251476f2dc34c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga048d44d4d4a10c1d86985cde2c5f32f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0899c20b24c6b8c53c3fbe429d4515b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga322d407965d39c045bc2e8cb060f6bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8415a2ccb9b8dc33a6023c9fb4cb8dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab79481eee5a0150ace6508510472149b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3789cac0d31d08b8b82fd4f9312caf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_SET_MSK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40a19f5c73dc300a712bd6816dbec208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff00ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3afb7798d29e3538b1eacce985ff01dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1fdbe0f4e368d1267d7dd773d323a1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8ce70634d65995245e6bf6958dac44fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga01a6c4ffa7e43ace7005a019de01fc69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad87046d49b7428c495a359d7ff6954a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga287096194ace6d49bd6777ab254e4890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24e5235614fbeb9fa136b0e6274ade75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_SET_MSK&#160;&#160;&#160;0x00ff0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga855da26ff863f3f7ba34e7c1678ba9aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_CLR_MSK&#160;&#160;&#160;0xff00ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga751503bc89178510d19bb5ce6e124a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb5f4d17d61bd7c3a3db1b00feb8e783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2f3b3378369cac387d13f19a73c2b27b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad27e57242ace53840d69347611b90fad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d9299485e3d6ed6759b15d0379f0690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54e1175c9ec99017a9541ca8c40ab0de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga702475cdd7cd78c10c55982250e2f87c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_SET_MSK&#160;&#160;&#160;0xff000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8a3bd9e3cd0244544851ae9bee875033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_CLR_MSK&#160;&#160;&#160;0x00ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab3f91d4c1a0ce9e5ab8c5d5b36ded803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbbffe3b659470170dfd8cba64281d52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga488f5b89a42fef1645b28d06a29a5646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_ECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5393ecb689e3c5df01695528f2cd1c29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6964d3cfcfaefcd0e2666b0d8cddbb1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_OFST&#160;&#160;&#160;0x148</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6d356fe5766e6aa5ba294c262bea326f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s__s">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_s</a> <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html#ga6d356fe5766e6aa5ba294c262bea326f">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_d_e_c_c_d_a_t_a2_r_e_g_b_u_s.html">ALT_ECC_HMC_OCP_ECC_RDECCDATA2REGBUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
