Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:14:29 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 1.391ns (64.638%)  route 0.761ns (35.362%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.115 r  matmultinst/Cx_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.152    matmultinst/Cx0[15]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 -0.140    




