Source Block: oh/src/mio/hdl/mtx.v@14:24@HdlIdDef
   //parameters
   parameter PW         = 104;               // fifo width
   parameter NMIO       = 8;                 // IO data width
   parameter FIFO_DEPTH = 32;                // fifo depth  
   parameter TARGET     = "GENERIC";         // GENERIC,XILINX,ALTERA,ASIC
   localparam CW        = $clog2(2*PW/NMIO); // transfer count width

   //reset, clk, cfg
   input             clk;         // main core clock   
   input 	     io_clk;      // clock for tx logic
   input 	     nreset;      // async active low reset

Diff Content:
- 19    localparam CW        = $clog2(2*PW/NMIO); // transfer count width
+ 19    parameter CW         = $clog2(2*PW/NMIO); // transfer count width

Clone Blocks:
