

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Mon Apr 12 15:59:52 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          17307
FF:           22194
DSP:             90
BRAM:            63
SRL:           3906
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.425
Timing met
