Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Fri Feb 27 02:01:04 2026
| Host         : G-MF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.059        0.000                      0                33019        0.036        0.000                      0                33019        3.870        0.000                       0                 11597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.059        0.000                      0                33019        0.036        0.000                      0                33019        3.870        0.000                       0                 11597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 4.021ns (60.384%)  route 2.638ns (39.616%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.058     9.130    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.105     9.235 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[5]_i_1/O
                         net (fo=1, routed)           0.000     9.235    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[5]
    SLICE_X53Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.243    12.225    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X53Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[5]/C
                         clock pessimism              0.193    12.418    
                         clock uncertainty           -0.154    12.264    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.030    12.294    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[5]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 4.021ns (60.411%)  route 2.635ns (39.589%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.055     9.127    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.105     9.232 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[7]_i_1/O
                         net (fo=1, routed)           0.000     9.232    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[7]
    SLICE_X53Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.243    12.225    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X53Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[7]/C
                         clock pessimism              0.193    12.418    
                         clock uncertainty           -0.154    12.264    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.032    12.296    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[7]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 4.021ns (61.735%)  route 2.492ns (38.265%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.912     8.984    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X60Y44         LUT5 (Prop_lut5_I4_O)        0.105     9.089 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[21]_i_1/O
                         net (fo=1, routed)           0.000     9.089    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[21]
    SLICE_X60Y44         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.305    12.287    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X60Y44         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[21]/C
                         clock pessimism              0.193    12.480    
                         clock uncertainty           -0.154    12.326    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.032    12.358    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[21]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 4.021ns (62.174%)  route 2.446ns (37.826%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.866     8.938    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X60Y44         LUT5 (Prop_lut5_I4_O)        0.105     9.043 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[14]_i_1/O
                         net (fo=1, routed)           0.000     9.043    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[14]
    SLICE_X60Y44         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.305    12.287    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X60Y44         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[14]/C
                         clock pessimism              0.193    12.480    
                         clock uncertainty           -0.154    12.326    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.030    12.356    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[14]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 4.021ns (62.193%)  route 2.444ns (37.807%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.864     8.936    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.105     9.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[6]_i_1/O
                         net (fo=1, routed)           0.000     9.041    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[6]
    SLICE_X60Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.305    12.287    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X60Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[6]/C
                         clock pessimism              0.193    12.480    
                         clock uncertainty           -0.154    12.326    
    SLICE_X60Y42         FDRE (Setup_fdre_C_D)        0.030    12.356    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[6]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 4.021ns (62.244%)  route 2.439ns (37.756%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.497     2.576    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X3Y16         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           0.624     5.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X55Y40         LUT2 (Prop_lut2_I0_O)        0.105     5.430 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.430    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_6
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.762 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.860 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.958 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.958    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.056 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.056    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__2_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.154 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.154    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.252 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.252    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.384 f  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__5/CO[1]
                         net (fo=15, routed)          0.548     6.932    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88_reg[25][0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.275     7.207 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln91_fu_371_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.408     7.615    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10_n_66
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.072 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln91_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.859     8.931    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X59Y42         LUT5 (Prop_lut5_I4_O)        0.105     9.036 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[4]_i_1/O
                         net (fo=1, routed)           0.000     9.036    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[4]
    SLICE_X59Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.304    12.286    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X59Y42         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/C
                         clock pessimism              0.193    12.479    
                         clock uncertainty           -0.154    12.325    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.032    12.357    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.484ns (7.923%)  route 5.625ns (92.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.440     2.519    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X88Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.379     2.898 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.058     3.956    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n
    SLICE_X90Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.061 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1291, routed)        4.566     8.628    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/SR[0]
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.374    12.356    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[16]/C
                         clock pessimism              0.109    12.465    
                         clock uncertainty           -0.154    12.311    
    SLICE_X48Y125        FDRE (Setup_fdre_C_R)       -0.352    11.959    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[16]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.484ns (7.923%)  route 5.625ns (92.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.440     2.519    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X88Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.379     2.898 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.058     3.956    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n
    SLICE_X90Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.061 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1291, routed)        4.566     8.628    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/SR[0]
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.374    12.356    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[17]/C
                         clock pessimism              0.109    12.465    
                         clock uncertainty           -0.154    12.311    
    SLICE_X48Y125        FDRE (Setup_fdre_C_R)       -0.352    11.959    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[17]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.484ns (7.923%)  route 5.625ns (92.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.440     2.519    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X88Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.379     2.898 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.058     3.956    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n
    SLICE_X90Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.061 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1291, routed)        4.566     8.628    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/SR[0]
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.374    12.356    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[40]/C
                         clock pessimism              0.109    12.465    
                         clock uncertainty           -0.154    12.311    
    SLICE_X48Y125        FDRE (Setup_fdre_C_R)       -0.352    11.959    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[40]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.484ns (7.923%)  route 5.625ns (92.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.440     2.519    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X88Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.379     2.898 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.058     3.956    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n
    SLICE_X90Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.061 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1291, routed)        4.566     8.628    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/SR[0]
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.374    12.356    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X48Y125        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[51]/C
                         clock pessimism              0.109    12.465    
                         clock uncertainty           -0.154    12.311    
    SLICE_X48Y125        FDRE (Setup_fdre_C_R)       -0.352    11.959    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[51]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.572     0.908    system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/aclk
    SLICE_X55Y86         FDRE                                         r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.055     1.104    system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X54Y86         RAMD32                                       r  system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.840     1.206    system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X54Y86         RAMD32                                       r  system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.921    
    SLICE_X54Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/radiation_injector_0/inst/range_size_read_reg_387_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/divisor0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.788%)  route 0.254ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.579     0.915    system_i/radiation_injector_0/inst/ap_clk
    SLICE_X66Y96         FDRE                                         r  system_i/radiation_injector_0/inst/range_size_read_reg_387_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.148     1.063 r  system_i/radiation_injector_0/inst/range_size_read_reg_387_reg[29]/Q
                         net (fo=1, routed)           0.254     1.317    system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/divisor0_reg[31]_0[29]
    SLICE_X66Y101        FDRE                                         r  system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/divisor0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.935     1.301    system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/ap_clk
    SLICE_X66Y101        FDRE                                         r  system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/divisor0_reg[29]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)        -0.002     1.264    system_i/radiation_injector_0/inst/urem_32ns_32ns_32_36_seq_1_U2/divisor0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1056]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1056]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.812%)  route 0.141ns (43.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.659     0.995    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X31Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1056]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1056]/Q
                         net (fo=1, routed)           0.141     1.277    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg_n_0_[1056]
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.322 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1056]_i_1__0/O
                         net (fo=1, routed)           0.000     1.322    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[1056]_i_1__0_n_0
    SLICE_X31Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1056]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.845     1.211    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X31Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1056]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1056]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.344%)  route 0.214ns (56.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.624     0.960    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X50Y122        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[53]/Q
                         net (fo=1, routed)           0.214     1.338    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg_n_0_[53]
    SLICE_X46Y122        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.897     1.263    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X46Y122        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[41]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X46Y122        FDRE (Hold_fdre_C_D)         0.052     1.276    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.989%)  route 0.209ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.628     0.964    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X50Y117        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.164     1.128 r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg[32]/Q
                         net (fo=1, routed)           0.209     1.337    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf_reg_n_0_[32]
    SLICE_X47Y119        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.900     1.266    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X47Y119        FDRE                                         r  system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[20]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X47Y119        FDRE (Hold_fdre_C_D)         0.046     1.273    system_i/radiation_injector_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/radiation_injector_0/inst/xor_ln45_reg_442_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.574     0.910    system_i/radiation_injector_0/inst/ap_clk
    SLICE_X83Y79         FDRE                                         r  system_i/radiation_injector_0/inst/xor_ln45_reg_442_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/radiation_injector_0/inst/xor_ln45_reg_442_reg[17]/Q
                         net (fo=1, routed)           0.055     1.106    system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[31]_0[17]
    SLICE_X82Y79         SRLC32E                                      r  system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.841     1.207    system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/ap_clk
    SLICE_X82Y79         SRLC32E                                      r  system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X82Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    system_i/radiation_injector_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.368%)  route 0.200ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.552     0.888    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y94         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, routed)          0.200     1.228    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD2
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.820     1.186    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.158    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.368%)  route 0.200ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.552     0.888    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y94         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, routed)          0.200     1.228    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD2
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.820     1.186    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.158    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.368%)  route 0.200ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.552     0.888    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y94         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, routed)          0.200     1.228    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD2
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.820     1.186    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.158    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.368%)  route 0.200ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.552     0.888    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y94         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, routed)          0.200     1.228    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD2
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.820     1.186    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y93         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.158    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y12  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X4Y28  system_i/radiation_injector_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X4Y28  system_i/radiation_injector_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y14  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/bn_offset_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y15  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/bn_scale_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7   system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/weights_l1_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/weights_l1_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y16  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/weights_l1_U/q0_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y15  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79/weights_l1_U/q0_reg_11/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y73  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.105ns (6.187%)  route 1.592ns (93.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.592     1.592    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X90Y83         LUT1 (Prop_lut1_I0_O)        0.105     1.697 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.697    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X90Y83         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.339     2.322    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X90Y83         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.933%)  route 0.867ns (95.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.867     0.867    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X90Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.912 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.912    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X90Y83         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.869     1.235    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X90Y83         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.363ns  (logic 0.500ns (6.791%)  route 6.863ns (93.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.121     9.621 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.424    10.045    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.263     2.246    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.363ns  (logic 0.500ns (6.791%)  route 6.863ns (93.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.121     9.621 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.424    10.045    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.263     2.246    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.363ns  (logic 0.500ns (6.791%)  route 6.863ns (93.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.121     9.621 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.424    10.045    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.263     2.246    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 0.484ns (6.575%)  route 6.877ns (93.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.105     9.605 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.438    10.043    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y69         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.267     2.250    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y69         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 0.484ns (6.575%)  route 6.877ns (93.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.105     9.605 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.438    10.043    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y69         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.267     2.250    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y69         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 0.484ns (6.575%)  route 6.877ns (93.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.439     9.500    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.105     9.605 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.438    10.043    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y69         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.267     2.250    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y69         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 0.506ns (7.456%)  route 6.281ns (92.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.794     8.855    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y56         LUT1 (Prop_lut1_I0_O)        0.127     8.982 f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.487     9.469    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y55         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.276     2.259    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y55         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 0.506ns (7.456%)  route 6.281ns (92.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.794     8.855    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y56         LUT1 (Prop_lut1_I0_O)        0.127     8.982 f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.487     9.469    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y55         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.276     2.259    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y55         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 0.506ns (7.456%)  route 6.281ns (92.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.794     8.855    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y56         LUT1 (Prop_lut1_I0_O)        0.127     8.982 f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.487     9.469    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y55         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.276     2.259    system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y55         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 0.484ns (7.211%)  route 6.228ns (92.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.603     2.682    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          5.794     8.855    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y56         LUT1 (Prop_lut1_I0_O)        0.105     8.960 f  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.434     9.394    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y56         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       1.276     2.259    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y56         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.184ns (17.459%)  route 0.870ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.043     1.884 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     2.043    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.902     1.268    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.184ns (17.459%)  route 0.870ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.043     1.884 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     2.043    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.902     1.268    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.184ns (17.459%)  route 0.870ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.043     1.884 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     2.043    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.902     1.268    system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.036%)  route 1.051ns (84.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.575     0.911    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X88Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.051     2.103    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X85Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.148 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     2.148    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X85Y121        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.926     1.292    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X85Y121        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.886 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.279     2.165    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.898     1.264    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.886 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.279     2.165    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.898     1.264    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.815%)  route 0.990ns (84.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.711     1.841    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.886 f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.279     2.165    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y117        FDCE                                         f  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.898     1.264    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y117        FDCE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.521%)  route 1.012ns (84.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.858     1.988    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.033 f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.155     2.187    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y118        FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.901     1.267    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y118        FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.521%)  route 1.012ns (84.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.858     1.988    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.033 f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.155     2.187    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y118        FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.901     1.267    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y118        FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.521%)  route 1.012ns (84.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.653     0.989    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X84Y123        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.858     1.988    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.033 f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.155     2.187    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y118        FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11597, routed)       0.901     1.267    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y118        FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





