<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 191</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page191-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a191.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;8-1</p>
<p style="position:absolute;top:96px;left:714px;white-space:nowrap" class="ft01">CHAPTER 8</p>
<p style="position:absolute;top:120px;left:456px;white-space:nowrap" class="ft01">PROGRAMMING WITH THE X87 FPU</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft07">The&#160;x87&#160;Floating-Point Unit (FPU)&#160;provides&#160;high-performance&#160;floating-point processing&#160;capabilities for use&#160;in&#160;<br/>graphics&#160;processing, scientific,&#160;engineering, and business&#160;applications.&#160;It supports the&#160;floating-point, integer,&#160;and&#160;<br/>packed&#160;BCD integer data types and&#160;the floating-point processing&#160;algorithms&#160;and exception&#160;handling architecture&#160;<br/>defined in&#160;the&#160;IEEE&#160;Standard&#160;754 for Binary&#160;Floating-Point&#160;Arithmetic.<br/>This chapter describes the&#160;x87 FPU’s execution&#160;environment and&#160;instruction&#160;set. It&#160;also provides exception&#160;<br/>handling information that is specific to the x87 FPU.&#160;Refer&#160;to&#160;the&#160;following chapters or sections of chapters for&#160;addi-<br/>tional&#160;information about&#160;x87 FPU instructions and&#160;floating-point operations:</p>
<p style="position:absolute;top:319px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:319px;left:93px;white-space:nowrap" class="ft07"><i>Intel® 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer’s&#160;Manual,&#160;Volumes 2A&#160;&amp;&#160;2B,</i>&#160;provide detailed descrip-<br/>tions of&#160;x87 FPU&#160;instructions.</p>
<p style="position:absolute;top:358px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:358px;left:93px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-88.html">Section 4.2.2,&#160;“Floating-Point Data Types,” Section 4.2.1.2,&#160;“Signed&#160;Integers,”</a>&#160;<a href="o_7281d5ea06a5b67a-93.html">and Section 4.7, “BCD and&#160;<br/>Packed BCD Integers,”&#160;</a>describe the&#160;floating-point,&#160;integer,&#160;and&#160;BCD data types.</p>
<p style="position:absolute;top:397px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:397px;left:93px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-102.html">Section 4.9, “Overview of Floating-Point Exceptions,”&#160;Se</a><a href="o_7281d5ea06a5b67a-103.html">ction 4.9.1,&#160;“Floating-Point Exception Conditions,”&#160;and&#160;<br/></a><a href="o_7281d5ea06a5b67a-107.html">Section 4.9.2, “Floating-Point Exception&#160;Priority,”</a>&#160;give&#160;an&#160;overview of the floating-point exceptions that the x87&#160;<br/>FPU can&#160;detect&#160;and&#160;report.</p>
<p style="position:absolute;top:486px;left:68px;white-space:nowrap" class="ft05">8.1&#160;</p>
<p style="position:absolute;top:486px;left:147px;white-space:nowrap" class="ft05">X87 FPU EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:522px;left:68px;white-space:nowrap" class="ft07">The&#160;x87&#160;FPU represents&#160;a separate&#160;execution&#160;environment&#160;within&#160;the IA-32&#160;architecture&#160;(see<a href="o_7281d5ea06a5b67a-192.html">&#160;Figure&#160;8-1).&#160;</a>This&#160;<br/>execution&#160;environment&#160;consists of eight data registers&#160;(called&#160;the x87&#160;FPU&#160;data registers)&#160;and the following&#160;<br/>special-purpose&#160;registers:&#160;</p>
<p style="position:absolute;top:577px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:577px;left:93px;white-space:nowrap" class="ft02">Status register</p>
<p style="position:absolute;top:599px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:600px;left:93px;white-space:nowrap" class="ft02">Control register</p>
<p style="position:absolute;top:622px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:622px;left:93px;white-space:nowrap" class="ft02">Tag word register</p>
<p style="position:absolute;top:644px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:645px;left:93px;white-space:nowrap" class="ft02">Last instruction pointer&#160;register</p>
<p style="position:absolute;top:667px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:667px;left:93px;white-space:nowrap" class="ft02">Last data&#160;(operand) pointer register</p>
<p style="position:absolute;top:689px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:690px;left:93px;white-space:nowrap" class="ft02">Opcode register</p>
<p style="position:absolute;top:714px;left:68px;white-space:nowrap" class="ft07">These&#160;registers are described in&#160;the following&#160;sections.<br/>The&#160;x87&#160;FPU executes&#160;instructions from the processor’s&#160;normal&#160;instruction stream. The state of&#160;the&#160;x87&#160;FPU is inde-<br/>pendent&#160;from the&#160;state&#160;of the&#160;basic execution environment and&#160;from&#160;the state of SSE/SSE2/SSE3 extensions.&#160;<br/>However,&#160;the&#160;x87 FPU and&#160;Intel MMX technology share&#160;state because the MMX registers are aliased to the&#160;x87 FPU&#160;<br/>data registers.&#160;Therefore,&#160;when writing&#160;code&#160;that&#160;uses x87&#160;FPU and MMX&#160;instructions, the&#160;programmer&#160;must&#160;<br/>explicitly manage the&#160;x87 FPU&#160;and&#160;<a href="o_7281d5ea06a5b67a-232.html">MMX state (see Section 9.5, “Compatibility&#160;with&#160;x87 FPU&#160;Architecture”).</a></p>
<p style="position:absolute;top:862px;left:68px;white-space:nowrap" class="ft06">8.1.1&#160;</p>
<p style="position:absolute;top:862px;left:148px;white-space:nowrap" class="ft06">x87 FPU in 64-Bit Mode and Compatibility Mode</p>
<p style="position:absolute;top:892px;left:68px;white-space:nowrap" class="ft07">In&#160;compatibility&#160;mode and 64-bit mode,&#160;x87 FPU&#160;instructions function like they&#160;do in protected mode. Memory&#160;<br/>operands&#160;are specified&#160;using&#160;the&#160;ModR/M,&#160;SIB&#160;encoding&#160;that&#160;is&#160;described&#160;<a href="o_7281d5ea06a5b67a-82.html">in Section 3.7.5, “Specifying an Offset.”</a></p>
<p style="position:absolute;top:959px;left:68px;white-space:nowrap" class="ft06">8.1.2&#160;</p>
<p style="position:absolute;top:959px;left:148px;white-space:nowrap" class="ft06">x87 FPU Data Registers</p>
<p style="position:absolute;top:990px;left:68px;white-space:nowrap" class="ft07">The&#160;x87 FPU data registers (s<a href="o_7281d5ea06a5b67a-192.html">hown in&#160;Figure&#160;8-1) consist of</a>&#160;eight&#160;80-bit registers.&#160;Values are&#160;stored in these&#160;regis-<br/>ters in the&#160;double extended-precision floating-point&#160;format sh<a href="o_7281d5ea06a5b67a-87.html">own in Figure&#160;4-3.</a>&#160;When floating-point, integer,&#160;or&#160;<br/>packed BCD&#160;integer&#160;values are&#160;loaded from memory&#160;into&#160;any&#160;of&#160;the x87 FPU&#160;data&#160;registers, the values are auto-<br/>matically converted into&#160;double&#160;extended-precision&#160;floating-point format (if they&#160;are not&#160;already in&#160;that format).&#160;<br/>When&#160;computation results&#160;are subsequently transferred&#160;back&#160;into memory from&#160;any of&#160;the&#160;x87&#160;FPU registers,&#160;the&#160;</p>
</div>
</body>
</html>
