[
  {
    "path": ".eslintignore",
    "mode": "100644",
    "type": "blob",
    "sha": "13d82fb7ab6015577e4102ff618c5f6c3ca44833",
    "size": 102,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/13d82fb7ab6015577e4102ff618c5f6c3ca44833"
  },
  {
    "path": ".eslintrc.json",
    "mode": "100644",
    "type": "blob",
    "sha": "e0574306bff90f5ab69b93449888cd0b2e09c036",
    "size": 1606,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/e0574306bff90f5ab69b93449888cd0b2e09c036"
  },
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "0b914957c4178db342b4ad60a49ae4b86f219171",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/0b914957c4178db342b4ad60a49ae4b86f219171"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "26683ca4a16158bf95be4bc15c79b8be3fbbfb37",
    "size": 195,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/26683ca4a16158bf95be4bc15c79b8be3fbbfb37"
  },
  {
    "path": ".prettierignore",
    "mode": "100644",
    "type": "blob",
    "sha": "acca96fbf5fabdb0817bf26d8bed6fd05db4f951",
    "size": 294,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/acca96fbf5fabdb0817bf26d8bed6fd05db4f951"
  },
  {
    "path": ".prettierrc",
    "mode": "100644",
    "type": "blob",
    "sha": "c077c9c1424db56008e38994952012eac10fe77e",
    "size": 709,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/c077c9c1424db56008e38994952012eac10fe77e"
  },
  {
    "path": ".vscode",
    "mode": "040000",
    "type": "tree",
    "sha": "560e4755afe2b6f84aace1e2d82d7e1fc9e35d06",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/560e4755afe2b6f84aace1e2d82d7e1fc9e35d06"
  },
  {
    "path": ".vscodeignore",
    "mode": "100644",
    "type": "blob",
    "sha": "3d40c883b20d2b3502613e6ad6a3c01e36ad7d66",
    "size": 384,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/3d40c883b20d2b3502613e6ad6a3c01e36ad7d66"
  },
  {
    "path": "CHANGELOG.md",
    "mode": "100644",
    "type": "blob",
    "sha": "6e5630fcde532512e3666f17e4631ee925e551d6",
    "size": 8523,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/6e5630fcde532512e3666f17e4631ee925e551d6"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "aa5ad821c52eaf1e57a663629623fa8c497a9083",
    "size": 1077,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/aa5ad821c52eaf1e57a663629623fa8c497a9083"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "4c16415821c5ea8dfeca80df6dd7f62ab95ccaee",
    "size": 11305,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/4c16415821c5ea8dfeca80df6dd7f62ab95ccaee"
  },
  {
    "path": "build",
    "mode": "040000",
    "type": "tree",
    "sha": "10889ec6f43ba4fd0dbdd70a1ed1e04b160fa743",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/10889ec6f43ba4fd0dbdd70a1ed1e04b160fa743"
  },
  {
    "path": "configs",
    "mode": "040000",
    "type": "tree",
    "sha": "c194c00021ce020db8bee981e5a15eb2d96a8be6",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/c194c00021ce020db8bee981e5a15eb2d96a8be6"
  },
  {
    "path": "package-lock.json",
    "mode": "100644",
    "type": "blob",
    "sha": "20eeb0aee4109163310e994b30b207d7747b9225",
    "size": 499219,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/20eeb0aee4109163310e994b30b207d7747b9225"
  },
  {
    "path": "package.json",
    "mode": "100644",
    "type": "blob",
    "sha": "6deea934301576cd6f8a840091a6ba2c1b810365",
    "size": 26729,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/6deea934301576cd6f8a840091a6ba2c1b810365"
  },
  {
    "path": "resources",
    "mode": "040000",
    "type": "tree",
    "sha": "cb06d7bdf12c44ab335ca21e0abe83ceb2b7a878",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/cb06d7bdf12c44ab335ca21e0abe83ceb2b7a878"
  },
  {
    "path": "schemas",
    "mode": "040000",
    "type": "tree",
    "sha": "dae970d95884ab109639d166bac783b9eff6a283",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/dae970d95884ab109639d166bac783b9eff6a283"
  },
  {
    "path": "snippets",
    "mode": "040000",
    "type": "tree",
    "sha": "852592272b4b9f695ddd939e9263ce8cf30d4deb",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/852592272b4b9f695ddd939e9263ce8cf30d4deb"
  },
  {
    "path": "src",
    "mode": "040000",
    "type": "tree",
    "sha": "5942d0e3688ddce0410f4612642f0a006ff2fe0e",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/5942d0e3688ddce0410f4612642f0a006ff2fe0e"
  },
  {
    "path": "syntaxes",
    "mode": "040000",
    "type": "tree",
    "sha": "b0cc48013fc5aa4e6f51e530820b887f8500c200",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/b0cc48013fc5aa4e6f51e530820b887f8500c200"
  },
  {
    "path": "tsconfig.json",
    "mode": "100644",
    "type": "blob",
    "sha": "136e2e199cbb50485dcfc2ed6ade1823f8105c8b",
    "size": 582,
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/blobs/136e2e199cbb50485dcfc2ed6ade1823f8105c8b"
  },
  {
    "path": "verilog-examples",
    "mode": "040000",
    "type": "tree",
    "sha": "744ffaa154ddc3aecdae384d03d0dbf0cc90c4ec",
    "url": "https://api.github.com/repos/eirikpre/VSCode-SystemVerilog/git/trees/744ffaa154ddc3aecdae384d03d0dbf0cc90c4ec"
  }
]